<html>
<head>
<TITLE>HTML file for equations </TITLE>
</head>
<body>
<p>
-- Copyright (C) 2018  Intel Corporation. All rights reserved.<br>
-- Your use of Intel Corporation's design tools, logic functions <br>
-- and other software and tools, and its AMPP partner logic <br>
-- functions, and any output files from any of the foregoing <br>
-- (including device programming or simulation files), and any <br>
-- associated documentation or information are expressly subject <br>
-- to the terms and conditions of the Intel Program License <br>
-- Subscription Agreement, the Intel Quartus Prime License Agreement,<br>
-- the Intel FPGA IP License Agreement, or other applicable license<br>
-- agreement, including, without limitation, that your use is for<br>
-- the sole purpose of programming logic devices manufactured by<br>
-- Intel and sold by Intel or its authorized distributors.  Please<br>
-- refer to the applicable agreement for further details.<br>
<P> --SC1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3] at FF_X23_Y8_N28
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> = DFFEAS(<A HREF="#SC1L311">SC1L311</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2] at FF_X23_Y8_N22
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> = DFFEAS(<A HREF="#SC1L310">SC1L310</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4] at FF_X23_Y8_N1
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[4]">SC1_W_alu_result[4]</A> = DFFEAS(<A HREF="#SC1L312">SC1L312</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5] at FF_X23_Y8_N46
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[5]">SC1_W_alu_result[5]</A> = DFFEAS(<A HREF="#SC1L313">SC1L313</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12] at FF_X19_Y8_N28
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[12]">SC1_W_alu_result[12]</A> = DFFEAS(<A HREF="#SC1L320">SC1L320</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11] at FF_X23_Y8_N52
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[11]">SC1_W_alu_result[11]</A> = DFFEAS(<A HREF="#SC1L319">SC1L319</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10] at FF_X23_Y8_N7
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[10]">SC1_W_alu_result[10]</A> = DFFEAS(<A HREF="#SC1L318">SC1L318</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9] at FF_X19_Y8_N55
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[9]">SC1_W_alu_result[9]</A> = DFFEAS(<A HREF="#SC1L317">SC1L317</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8] at FF_X19_Y8_N5
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[8]">SC1_W_alu_result[8]</A> = DFFEAS(<A HREF="#SC1L316">SC1L316</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7] at FF_X19_Y8_N10
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[7]">SC1_W_alu_result[7]</A> = DFFEAS(<A HREF="#SC1L315">SC1L315</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6] at FF_X19_Y8_N1
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[6]">SC1_W_alu_result[6]</A> = DFFEAS(<A HREF="#SC1L314">SC1L314</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15] at FF_X23_Y8_N37
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[15]">SC1_W_alu_result[15]</A> = DFFEAS(<A HREF="#SC1L323">SC1L323</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14] at FF_X23_Y8_N31
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[14]">SC1_W_alu_result[14]</A> = DFFEAS(<A HREF="#SC1L322">SC1L322</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13] at FF_X19_Y8_N25
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[13]">SC1_W_alu_result[13]</A> = DFFEAS(<A HREF="#SC1L321">SC1L321</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --DB1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0] at FF_X3_Y3_N26
<P> --register power-up is low

<P><A NAME="DB1_td_shift[0]">DB1_td_shift[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L75">DB1L75</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, <A HREF="#DB1L62">DB1L62</A>);


<P> --PD1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1] at FF_X2_Y4_N2
<P> --register power-up is low

<P><A NAME="PD1_sr[1]">PD1_sr[1]</A> = DFFEAS(<A HREF="#PD1L59">PD1L59</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L15">PD1L15</A>,  ,  , <A HREF="#PD1L14">PD1L14</A>,  );


<P> --YC2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X14_Y7_N0
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[0]">YC2_q_b[0]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[0];

<P> --YC2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[31]">YC2_q_b[31]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[31];

<P> --YC2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[30]">YC2_q_b[30]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[30];

<P> --YC2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[29]">YC2_q_b[29]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[29];

<P> --YC2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[28]">YC2_q_b[28]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[28];

<P> --YC2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[27]">YC2_q_b[27]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[27];

<P> --YC2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[26]">YC2_q_b[26]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[26];

<P> --YC2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[25]">YC2_q_b[25]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[25];

<P> --YC2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[24]">YC2_q_b[24]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[24];

<P> --YC2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[23]">YC2_q_b[23]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[23];

<P> --YC2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[22]">YC2_q_b[22]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[22];

<P> --YC2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[21]">YC2_q_b[21]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[21];

<P> --YC2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[20]">YC2_q_b[20]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[20];

<P> --YC2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[19]">YC2_q_b[19]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[19];

<P> --YC2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[18]">YC2_q_b[18]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[18];

<P> --YC2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[17]">YC2_q_b[17]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[17];

<P> --YC2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[16]">YC2_q_b[16]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[16];

<P> --YC2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[15]">YC2_q_b[15]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[15];

<P> --YC2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[14]">YC2_q_b[14]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[14];

<P> --YC2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[13]">YC2_q_b[13]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[13];

<P> --YC2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[12]">YC2_q_b[12]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[12];

<P> --YC2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[11]">YC2_q_b[11]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[11];

<P> --YC2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[10]">YC2_q_b[10]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[10];

<P> --YC2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[9]">YC2_q_b[9]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[9];

<P> --YC2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[8]">YC2_q_b[8]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[8];

<P> --YC2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[7]">YC2_q_b[7]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[7];

<P> --YC2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[6]">YC2_q_b[6]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[6];

<P> --YC2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[5]">YC2_q_b[5]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[5];

<P> --YC2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[4]">YC2_q_b[4]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[4];

<P> --YC2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[3]">YC2_q_b[3]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[3];

<P> --YC2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[2]">YC2_q_b[2]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[2];

<P> --YC2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X14_Y7_N0
<P><A NAME="YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_data_in">YC2_q_b[0]_PORT_A_data_in</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_address">YC2_q_b[0]_PORT_A_address</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>, <A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>, <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A>, <A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>, <A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>);
<P><A NAME="YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_address">YC2_q_b[0]_PORT_B_address</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_A_write_enable">YC2_q_b[0]_PORT_A_write_enable</A>, YC2_q_b[0]_clock_0, , , );
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC2_q_b[0]_PORT_B_read_enable">YC2_q_b[0]_PORT_B_read_enable</A>, YC2_q_b[0]_clock_1, , , );
<P><A NAME="YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC2_q_b[0]_PORT_A_data_in_reg">YC2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC2_q_b[0]_PORT_A_address_reg">YC2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_B_address_reg">YC2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC2_q_b[0]_PORT_A_write_enable_reg">YC2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_PORT_B_read_enable_reg">YC2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC2_q_b[0]_clock_0">YC2_q_b[0]_clock_0</A>, <A HREF="#YC2_q_b[0]_clock_1">YC2_q_b[0]_clock_1</A>, <A HREF="#YC2_q_b[0]_clock_enable_0">YC2_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC2_q_b[1]">YC2_q_b[1]</A> = <A HREF="#YC2_q_b[0]_PORT_B_data_out">YC2_q_b[0]_PORT_B_data_out</A>[1];


<P> --SC1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3] at FF_X24_Y8_N25
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[3]">SC1_E_shift_rot_result[3]</A> = DFFEAS(<A HREF="#SC1L447">SC1L447</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[3]">SC1_E_src1[3]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1 at MLABCELL_X21_Y8_N12
<P><A NAME="SC1L58_adder_eqn">SC1L58_adder_eqn</A> = ( <A HREF="#SC1_E_src1[3]">SC1_E_src1[3]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[3]">SC1_E_src2[3]</A>) ) + ( <A HREF="#SC1L63">SC1L63</A> );
<P><A NAME="SC1L58">SC1L58</A> = SUM(<A HREF="#SC1L58_adder_eqn">SC1L58_adder_eqn</A>);

<P> --SC1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2 at MLABCELL_X21_Y8_N12
<P><A NAME="SC1L59_adder_eqn">SC1L59_adder_eqn</A> = ( <A HREF="#SC1_E_src1[3]">SC1_E_src1[3]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[3]">SC1_E_src2[3]</A>) ) + ( <A HREF="#SC1L63">SC1L63</A> );
<P><A NAME="SC1L59">SC1L59</A> = CARRY(<A HREF="#SC1L59_adder_eqn">SC1L59_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2] at FF_X24_Y8_N44
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[2]">SC1_E_shift_rot_result[2]</A> = DFFEAS(<A HREF="#SC1L446">SC1L446</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[2]">SC1_E_src1[2]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5 at MLABCELL_X21_Y8_N9
<P><A NAME="SC1L62_adder_eqn">SC1L62_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[2]">SC1_E_src2[2]</A>) ) + ( <A HREF="#SC1L482Q">SC1L482Q</A> ) + ( <A HREF="#SC1L115">SC1L115</A> );
<P><A NAME="SC1L62">SC1L62</A> = SUM(<A HREF="#SC1L62_adder_eqn">SC1L62_adder_eqn</A>);

<P> --SC1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6 at MLABCELL_X21_Y8_N9
<P><A NAME="SC1L63_adder_eqn">SC1L63_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[2]">SC1_E_src2[2]</A>) ) + ( <A HREF="#SC1L482Q">SC1L482Q</A> ) + ( <A HREF="#SC1L115">SC1L115</A> );
<P><A NAME="SC1L63">SC1L63</A> = CARRY(<A HREF="#SC1L63_adder_eqn">SC1L63_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4] at FF_X24_Y8_N14
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[4]">SC1_E_shift_rot_result[4]</A> = DFFEAS(<A HREF="#SC1L448">SC1L448</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[4]">SC1_E_src1[4]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9 at MLABCELL_X21_Y8_N15
<P><A NAME="SC1L66_adder_eqn">SC1L66_adder_eqn</A> = ( <A HREF="#SC1_E_src1[4]">SC1_E_src1[4]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A>) ) + ( <A HREF="#SC1L59">SC1L59</A> );
<P><A NAME="SC1L66">SC1L66</A> = SUM(<A HREF="#SC1L66_adder_eqn">SC1L66_adder_eqn</A>);

<P> --SC1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10 at MLABCELL_X21_Y8_N15
<P><A NAME="SC1L67_adder_eqn">SC1L67_adder_eqn</A> = ( <A HREF="#SC1_E_src1[4]">SC1_E_src1[4]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A>) ) + ( <A HREF="#SC1L59">SC1L59</A> );
<P><A NAME="SC1L67">SC1L67</A> = CARRY(<A HREF="#SC1L67_adder_eqn">SC1L67_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5] at FF_X24_Y8_N20
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[5]">SC1_E_shift_rot_result[5]</A> = DFFEAS(<A HREF="#SC1L449">SC1L449</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[5]">SC1_E_src1[5]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5] at FF_X15_Y8_N37
<P> --register power-up is low

<P><A NAME="SC1_E_src2[5]">SC1_E_src2[5]</A> = DFFEAS(<A HREF="#SC1L526">SC1L526</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[5]">YC2_q_b[5]</A>,  , <A HREF="#SC1L542">SC1L542</A>, !<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>);


<P> --SC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13 at MLABCELL_X21_Y8_N18
<P><A NAME="SC1L70_adder_eqn">SC1L70_adder_eqn</A> = ( <A HREF="#SC1L486Q">SC1L486Q</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[5]">SC1_E_src2[5]</A>) ) + ( <A HREF="#SC1L67">SC1L67</A> );
<P><A NAME="SC1L70">SC1L70</A> = SUM(<A HREF="#SC1L70_adder_eqn">SC1L70_adder_eqn</A>);

<P> --SC1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14 at MLABCELL_X21_Y8_N18
<P><A NAME="SC1L71_adder_eqn">SC1L71_adder_eqn</A> = ( <A HREF="#SC1L486Q">SC1L486Q</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[5]">SC1_E_src2[5]</A>) ) + ( <A HREF="#SC1L67">SC1L67</A> );
<P><A NAME="SC1L71">SC1L71</A> = CARRY(<A HREF="#SC1L71_adder_eqn">SC1L71_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12] at FF_X22_Y8_N25
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[12]">SC1_E_shift_rot_result[12]</A> = DFFEAS(<A HREF="#SC1L456">SC1L456</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[12]">SC1_E_src1[12]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12] at FF_X15_Y8_N40
<P> --register power-up is low

<P><A NAME="SC1_E_src2[12]">SC1_E_src2[12]</A> = DFFEAS(<A HREF="#SC1L540">SC1L540</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[12]">YC2_q_b[12]</A>,  , <A HREF="#SC1L542">SC1L542</A>, !<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>);


<P> --SC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17 at MLABCELL_X21_Y8_N39
<P><A NAME="SC1L74_adder_eqn">SC1L74_adder_eqn</A> = ( <A HREF="#SC1_E_src1[12]">SC1_E_src1[12]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[12]">SC1_E_src2[12]</A>) ) + ( <A HREF="#SC1L79">SC1L79</A> );
<P><A NAME="SC1L74">SC1L74</A> = SUM(<A HREF="#SC1L74_adder_eqn">SC1L74_adder_eqn</A>);

<P> --SC1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18 at MLABCELL_X21_Y8_N39
<P><A NAME="SC1L75_adder_eqn">SC1L75_adder_eqn</A> = ( <A HREF="#SC1_E_src1[12]">SC1_E_src1[12]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[12]">SC1_E_src2[12]</A>) ) + ( <A HREF="#SC1L79">SC1L79</A> );
<P><A NAME="SC1L75">SC1L75</A> = CARRY(<A HREF="#SC1L75_adder_eqn">SC1L75_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11] at FF_X22_Y8_N44
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[11]">SC1_E_shift_rot_result[11]</A> = DFFEAS(<A HREF="#SC1L455">SC1L455</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[11]">SC1_E_src1[11]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11] at FF_X15_Y8_N23
<P> --register power-up is low

<P><A NAME="SC1_E_src2[11]">SC1_E_src2[11]</A> = DFFEAS(<A HREF="#SC1L538">SC1L538</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[11]">YC2_q_b[11]</A>,  , <A HREF="#SC1L542">SC1L542</A>, !<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>);


<P> --SC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21 at MLABCELL_X21_Y8_N36
<P><A NAME="SC1L78_adder_eqn">SC1L78_adder_eqn</A> = ( <A HREF="#SC1_E_src1[11]">SC1_E_src1[11]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[11]">SC1_E_src2[11]</A>) ) + ( <A HREF="#SC1L83">SC1L83</A> );
<P><A NAME="SC1L78">SC1L78</A> = SUM(<A HREF="#SC1L78_adder_eqn">SC1L78_adder_eqn</A>);

<P> --SC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22 at MLABCELL_X21_Y8_N36
<P><A NAME="SC1L79_adder_eqn">SC1L79_adder_eqn</A> = ( <A HREF="#SC1_E_src1[11]">SC1_E_src1[11]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[11]">SC1_E_src2[11]</A>) ) + ( <A HREF="#SC1L83">SC1L83</A> );
<P><A NAME="SC1L79">SC1L79</A> = CARRY(<A HREF="#SC1L79_adder_eqn">SC1L79_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10] at FF_X22_Y8_N29
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[10]">SC1_E_shift_rot_result[10]</A> = DFFEAS(<A HREF="#SC1L454">SC1L454</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[10]">SC1_E_src1[10]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10] at FF_X15_Y8_N19
<P> --register power-up is low

<P><A NAME="SC1_E_src2[10]">SC1_E_src2[10]</A> = DFFEAS(<A HREF="#SC1L536">SC1L536</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[10]">YC2_q_b[10]</A>,  , <A HREF="#SC1L542">SC1L542</A>, !<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>);


<P> --SC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25 at MLABCELL_X21_Y8_N33
<P><A NAME="SC1L82_adder_eqn">SC1L82_adder_eqn</A> = ( <A HREF="#SC1_E_src1[10]">SC1_E_src1[10]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[10]">SC1_E_src2[10]</A>) ) + ( <A HREF="#SC1L87">SC1L87</A> );
<P><A NAME="SC1L82">SC1L82</A> = SUM(<A HREF="#SC1L82_adder_eqn">SC1L82_adder_eqn</A>);

<P> --SC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26 at MLABCELL_X21_Y8_N33
<P><A NAME="SC1L83_adder_eqn">SC1L83_adder_eqn</A> = ( <A HREF="#SC1_E_src1[10]">SC1_E_src1[10]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[10]">SC1_E_src2[10]</A>) ) + ( <A HREF="#SC1L87">SC1L87</A> );
<P><A NAME="SC1L83">SC1L83</A> = CARRY(<A HREF="#SC1L83_adder_eqn">SC1L83_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9] at FF_X22_Y8_N50
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[9]">SC1_E_shift_rot_result[9]</A> = DFFEAS(<A HREF="#SC1L453">SC1L453</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[9]">SC1_E_src1[9]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9] at FF_X15_Y8_N13
<P> --register power-up is low

<P><A NAME="SC1_E_src2[9]">SC1_E_src2[9]</A> = DFFEAS(<A HREF="#SC1L534">SC1L534</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[9]">YC2_q_b[9]</A>,  , <A HREF="#SC1L542">SC1L542</A>, !<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>);


<P> --SC1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29 at MLABCELL_X21_Y8_N30
<P><A NAME="SC1L86_adder_eqn">SC1L86_adder_eqn</A> = ( <A HREF="#SC1_E_src1[9]">SC1_E_src1[9]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[9]">SC1_E_src2[9]</A>) ) + ( <A HREF="#SC1L91">SC1L91</A> );
<P><A NAME="SC1L86">SC1L86</A> = SUM(<A HREF="#SC1L86_adder_eqn">SC1L86_adder_eqn</A>);

<P> --SC1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30 at MLABCELL_X21_Y8_N30
<P><A NAME="SC1L87_adder_eqn">SC1L87_adder_eqn</A> = ( <A HREF="#SC1_E_src1[9]">SC1_E_src1[9]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[9]">SC1_E_src2[9]</A>) ) + ( <A HREF="#SC1L91">SC1L91</A> );
<P><A NAME="SC1L87">SC1L87</A> = CARRY(<A HREF="#SC1L87_adder_eqn">SC1L87_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8] at FF_X22_Y8_N35
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[8]">SC1_E_shift_rot_result[8]</A> = DFFEAS(<A HREF="#SC1L452">SC1L452</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8] at FF_X15_Y8_N16
<P> --register power-up is low

<P><A NAME="SC1_E_src2[8]">SC1_E_src2[8]</A> = DFFEAS(<A HREF="#SC1L532">SC1L532</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[8]">YC2_q_b[8]</A>,  , <A HREF="#SC1L542">SC1L542</A>, !<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>);


<P> --SC1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33 at MLABCELL_X21_Y8_N27
<P><A NAME="SC1L90_adder_eqn">SC1L90_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[8]">SC1_E_src2[8]</A>) ) + ( <A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A> ) + ( <A HREF="#SC1L95">SC1L95</A> );
<P><A NAME="SC1L90">SC1L90</A> = SUM(<A HREF="#SC1L90_adder_eqn">SC1L90_adder_eqn</A>);

<P> --SC1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34 at MLABCELL_X21_Y8_N27
<P><A NAME="SC1L91_adder_eqn">SC1L91_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[8]">SC1_E_src2[8]</A>) ) + ( <A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A> ) + ( <A HREF="#SC1L95">SC1L95</A> );
<P><A NAME="SC1L91">SC1L91</A> = CARRY(<A HREF="#SC1L91_adder_eqn">SC1L91_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7] at FF_X22_Y8_N37
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[7]">SC1_E_shift_rot_result[7]</A> = DFFEAS(<A HREF="#SC1L451">SC1L451</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[7]">SC1_E_src1[7]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7] at FF_X15_Y8_N55
<P> --register power-up is low

<P><A NAME="SC1_E_src2[7]">SC1_E_src2[7]</A> = DFFEAS(<A HREF="#SC1L530">SC1L530</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[7]">YC2_q_b[7]</A>,  , <A HREF="#SC1L542">SC1L542</A>, !<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>);


<P> --SC1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37 at MLABCELL_X21_Y8_N24
<P><A NAME="SC1L94_adder_eqn">SC1L94_adder_eqn</A> = ( <A HREF="#SC1_E_src1[7]">SC1_E_src1[7]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[7]">SC1_E_src2[7]</A>) ) + ( <A HREF="#SC1L99">SC1L99</A> );
<P><A NAME="SC1L94">SC1L94</A> = SUM(<A HREF="#SC1L94_adder_eqn">SC1L94_adder_eqn</A>);

<P> --SC1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38 at MLABCELL_X21_Y8_N24
<P><A NAME="SC1L95_adder_eqn">SC1L95_adder_eqn</A> = ( <A HREF="#SC1_E_src1[7]">SC1_E_src1[7]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[7]">SC1_E_src2[7]</A>) ) + ( <A HREF="#SC1L99">SC1L99</A> );
<P><A NAME="SC1L95">SC1L95</A> = CARRY(<A HREF="#SC1L95_adder_eqn">SC1L95_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6] at FF_X22_Y8_N40
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[6]">SC1_E_shift_rot_result[6]</A> = DFFEAS(<A HREF="#SC1L450">SC1L450</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[6]">SC1_E_src1[6]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6] at FF_X15_Y8_N58
<P> --register power-up is low

<P><A NAME="SC1_E_src2[6]">SC1_E_src2[6]</A> = DFFEAS(<A HREF="#SC1L528">SC1L528</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[6]">YC2_q_b[6]</A>,  , <A HREF="#SC1L542">SC1L542</A>, !<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>);


<P> --SC1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41 at MLABCELL_X21_Y8_N21
<P><A NAME="SC1L98_adder_eqn">SC1L98_adder_eqn</A> = ( <A HREF="#SC1L488Q">SC1L488Q</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[6]">SC1_E_src2[6]</A>) ) + ( <A HREF="#SC1L71">SC1L71</A> );
<P><A NAME="SC1L98">SC1L98</A> = SUM(<A HREF="#SC1L98_adder_eqn">SC1L98_adder_eqn</A>);

<P> --SC1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42 at MLABCELL_X21_Y8_N21
<P><A NAME="SC1L99_adder_eqn">SC1L99_adder_eqn</A> = ( <A HREF="#SC1L488Q">SC1L488Q</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[6]">SC1_E_src2[6]</A>) ) + ( <A HREF="#SC1L71">SC1L71</A> );
<P><A NAME="SC1L99">SC1L99</A> = CARRY(<A HREF="#SC1L99_adder_eqn">SC1L99_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15] at FF_X22_Y8_N20
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[15]">SC1_E_shift_rot_result[15]</A> = DFFEAS(<A HREF="#SC1L459">SC1L459</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1L499Q">SC1L499Q</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15] at FF_X15_Y8_N49
<P> --register power-up is low

<P><A NAME="SC1_E_src2[15]">SC1_E_src2[15]</A> = DFFEAS(<A HREF="#SC1L547">SC1L547</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[15]">YC2_q_b[15]</A>,  , <A HREF="#SC1L542">SC1L542</A>, !<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>);


<P> --SC1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45 at MLABCELL_X21_Y8_N48
<P><A NAME="SC1L102_adder_eqn">SC1L102_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[15]">SC1_E_src2[15]</A>) ) + ( <A HREF="#SC1_E_src1[15]">SC1_E_src1[15]</A> ) + ( <A HREF="#SC1L107">SC1L107</A> );
<P><A NAME="SC1L102">SC1L102</A> = SUM(<A HREF="#SC1L102_adder_eqn">SC1L102_adder_eqn</A>);

<P> --SC1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46 at MLABCELL_X21_Y8_N48
<P><A NAME="SC1L103_adder_eqn">SC1L103_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[15]">SC1_E_src2[15]</A>) ) + ( <A HREF="#SC1_E_src1[15]">SC1_E_src1[15]</A> ) + ( <A HREF="#SC1L107">SC1L107</A> );
<P><A NAME="SC1L103">SC1L103</A> = CARRY(<A HREF="#SC1L103_adder_eqn">SC1L103_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14] at FF_X22_Y8_N4
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[14]">SC1_E_shift_rot_result[14]</A> = DFFEAS(<A HREF="#SC1L458">SC1L458</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[14]">SC1_E_src1[14]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14] at FF_X15_Y8_N52
<P> --register power-up is low

<P><A NAME="SC1_E_src2[14]">SC1_E_src2[14]</A> = DFFEAS(<A HREF="#SC1L545">SC1L545</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[14]">YC2_q_b[14]</A>,  , <A HREF="#SC1L542">SC1L542</A>, !<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>);


<P> --SC1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49 at MLABCELL_X21_Y8_N45
<P><A NAME="SC1L106_adder_eqn">SC1L106_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[14]">SC1_E_src2[14]</A>) ) + ( <A HREF="#SC1_E_src1[14]">SC1_E_src1[14]</A> ) + ( <A HREF="#SC1L111">SC1L111</A> );
<P><A NAME="SC1L106">SC1L106</A> = SUM(<A HREF="#SC1L106_adder_eqn">SC1L106_adder_eqn</A>);

<P> --SC1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50 at MLABCELL_X21_Y8_N45
<P><A NAME="SC1L107_adder_eqn">SC1L107_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[14]">SC1_E_src2[14]</A>) ) + ( <A HREF="#SC1_E_src1[14]">SC1_E_src1[14]</A> ) + ( <A HREF="#SC1L111">SC1L111</A> );
<P><A NAME="SC1L107">SC1L107</A> = CARRY(<A HREF="#SC1L107_adder_eqn">SC1L107_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13] at FF_X22_Y8_N47
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[13]">SC1_E_shift_rot_result[13]</A> = DFFEAS(<A HREF="#SC1L457">SC1L457</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[13]">SC1_E_src1[13]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13] at FF_X15_Y8_N31
<P> --register power-up is low

<P><A NAME="SC1_E_src2[13]">SC1_E_src2[13]</A> = DFFEAS(<A HREF="#SC1L543">SC1L543</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[13]">YC2_q_b[13]</A>,  , <A HREF="#SC1L542">SC1L542</A>, !<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>);


<P> --SC1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53 at MLABCELL_X21_Y8_N42
<P><A NAME="SC1L110_adder_eqn">SC1L110_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[13]">SC1_E_src2[13]</A>) ) + ( <A HREF="#SC1_E_src1[13]">SC1_E_src1[13]</A> ) + ( <A HREF="#SC1L75">SC1L75</A> );
<P><A NAME="SC1L110">SC1L110</A> = SUM(<A HREF="#SC1L110_adder_eqn">SC1L110_adder_eqn</A>);

<P> --SC1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54 at MLABCELL_X21_Y8_N42
<P><A NAME="SC1L111_adder_eqn">SC1L111_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[13]">SC1_E_src2[13]</A>) ) + ( <A HREF="#SC1_E_src1[13]">SC1_E_src1[13]</A> ) + ( <A HREF="#SC1L75">SC1L75</A> );
<P><A NAME="SC1L111">SC1L111</A> = CARRY(<A HREF="#SC1L111_adder_eqn">SC1L111_adder_eqn</A>);


<P> --SC1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st at FF_X13_Y6_N17
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_st">SC1_R_ctrl_st</A> = DFFEAS(<A HREF="#SC1L246">SC1L246</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , !<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>,  );


<P> --DB1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1] at FF_X3_Y3_N8
<P> --register power-up is low

<P><A NAME="DB1_count[1]">DB1_count[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L7Q">DB1L7Q</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, GND, <A HREF="#DB1L62">DB1L62</A>);


<P> --DB1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9] at FF_X3_Y3_N17
<P> --register power-up is low

<P><A NAME="DB1_td_shift[9]">DB1_td_shift[9]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L76">DB1L76</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, <A HREF="#DB1L62">DB1L62</A>);


<P> --PD1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2] at FF_X2_Y4_N5
<P> --register power-up is low

<P><A NAME="PD1_sr[2]">PD1_sr[2]</A> = DFFEAS(<A HREF="#PD1L60">PD1L60</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L15">PD1L15</A>,  ,  , <A HREF="#PD1L14">PD1L14</A>,  );


<P> --BD1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] at FF_X4_Y4_N16
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[0]">BD1_break_readreg[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>, <A HREF="#ND1_jdo[0]">ND1_jdo[0]</A>,  , <A HREF="#BD1L13">BD1L13</A>, VCC);


<P> --LD1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] at FF_X6_Y4_N13
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[0]">LD1_MonDReg[0]</A> = DFFEAS(<A HREF="#LD1L52">LD1L52</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[0]">XD1_q_a[0]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --SC1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0] at FF_X13_Y7_N49
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte0_data[0]">SC1_av_ld_byte0_data[0]</A> = DFFEAS(<A HREF="#GC1_src_data[0]">GC1_src_data[0]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L886">SC1L886</A>, <A HREF="#SC1_av_ld_byte1_data[0]">SC1_av_ld_byte1_data[0]</A>,  ,  , <A HREF="#SC1L979">SC1L979</A>);


<P> --SC1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0] at FF_X25_Y7_N4
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[0]">SC1_W_alu_result[0]</A> = DFFEAS(<A HREF="#SC1L308">SC1L308</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22] at FF_X10_Y7_N49
<P> --register power-up is low

<P><A NAME="SC1_D_iw[22]">SC1_D_iw[22]</A> = DFFEAS(<A HREF="#SC1L649">SC1L649</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  , <A HREF="#SC1L1047">SC1L1047</A>,  );


<P> --SC1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23] at FF_X10_Y7_N10
<P> --register power-up is low

<P><A NAME="SC1_D_iw[23]">SC1_D_iw[23]</A> = DFFEAS(<A HREF="#SC1L650">SC1L650</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  , <A HREF="#SC1L1047">SC1L1047</A>,  );


<P> --SC1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24] at FF_X15_Y7_N28
<P> --register power-up is low

<P><A NAME="SC1_D_iw[24]">SC1_D_iw[24]</A> = DFFEAS(<A HREF="#SC1L651">SC1L651</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  , <A HREF="#SC1L1047">SC1L1047</A>,  );


<P> --SC1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25] at FF_X15_Y7_N19
<P> --register power-up is low

<P><A NAME="SC1_D_iw[25]">SC1_D_iw[25]</A> = DFFEAS(<A HREF="#SC1L652">SC1L652</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  , <A HREF="#SC1L1047">SC1L1047</A>,  );


<P> --SC1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26] at FF_X10_Y7_N1
<P> --register power-up is low

<P><A NAME="SC1_D_iw[26]">SC1_D_iw[26]</A> = DFFEAS(<A HREF="#SC1L653">SC1L653</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  , <A HREF="#SC1L1047">SC1L1047</A>,  );


<P> --SC1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12] at FF_X15_Y7_N4
<P> --register power-up is low

<P><A NAME="SC1_D_iw[12]">SC1_D_iw[12]</A> = DFFEAS(<A HREF="#SC1L639">SC1L639</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  , <A HREF="#SC1L1047">SC1L1047</A>,  );


<P> --SC1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14] at FF_X15_Y7_N46
<P> --register power-up is low

<P><A NAME="SC1_D_iw[14]">SC1_D_iw[14]</A> = DFFEAS(<A HREF="#SC1L641">SC1L641</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  , <A HREF="#SC1L1047">SC1L1047</A>,  );


<P> --SC1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0] at FF_X15_Y7_N49
<P> --register power-up is low

<P><A NAME="SC1_D_iw[0]">SC1_D_iw[0]</A> = DFFEAS(<A HREF="#SC1L627">SC1L627</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  , <A HREF="#SC1L1047">SC1L1047</A>,  );


<P> --SC1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2] at FF_X15_Y7_N53
<P> --register power-up is low

<P><A NAME="SC1_D_iw[2]">SC1_D_iw[2]</A> = DFFEAS(<A HREF="#SC1L629">SC1L629</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  , <A HREF="#SC1L1047">SC1L1047</A>,  );


<P> --SC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1 at LABCELL_X16_Y8_N3
<P><A NAME="SC1L2_adder_eqn">SC1L2_adder_eqn</A> = ( <A HREF="#SC1_F_pc[1]">SC1_F_pc[1]</A> ) + ( GND ) + ( <A HREF="#SC1L7">SC1L7</A> );
<P><A NAME="SC1L2">SC1L2</A> = SUM(<A HREF="#SC1L2_adder_eqn">SC1L2_adder_eqn</A>);

<P> --SC1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2 at LABCELL_X16_Y8_N3
<P><A NAME="SC1L3_adder_eqn">SC1L3_adder_eqn</A> = ( <A HREF="#SC1_F_pc[1]">SC1_F_pc[1]</A> ) + ( GND ) + ( <A HREF="#SC1L7">SC1L7</A> );
<P><A NAME="SC1L3">SC1L3</A> = CARRY(<A HREF="#SC1L3_adder_eqn">SC1L3_adder_eqn</A>);


<P> --SC1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7] at FF_X15_Y7_N58
<P> --register power-up is low

<P><A NAME="SC1_D_iw[7]">SC1_D_iw[7]</A> = DFFEAS(<A HREF="#SC1L634">SC1L634</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  , <A HREF="#SC1L1047">SC1L1047</A>,  );


<P> --SC1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9] at FF_X15_Y7_N43
<P> --register power-up is low

<P><A NAME="SC1_D_iw[9]">SC1_D_iw[9]</A> = DFFEAS(<A HREF="#SC1L636">SC1L636</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  , <A HREF="#SC1L1047">SC1L1047</A>,  );


<P> --SC1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1] at FF_X24_Y8_N52
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[1]">SC1_E_shift_rot_result[1]</A> = DFFEAS(<A HREF="#SC1L445">SC1L445</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[1]">SC1_E_src1[1]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8] at FF_X15_Y7_N56
<P> --register power-up is low

<P><A NAME="SC1_D_iw[8]">SC1_D_iw[8]</A> = DFFEAS(<A HREF="#SC1L635">SC1L635</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  , <A HREF="#SC1L1047">SC1L1047</A>,  );


<P> --SC1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5 at LABCELL_X16_Y8_N0
<P><A NAME="SC1L6_adder_eqn">SC1L6_adder_eqn</A> = ( <A HREF="#SC1_F_pc[0]">SC1_F_pc[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="SC1L6">SC1L6</A> = SUM(<A HREF="#SC1L6_adder_eqn">SC1L6_adder_eqn</A>);

<P> --SC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6 at LABCELL_X16_Y8_N0
<P><A NAME="SC1L7_adder_eqn">SC1L7_adder_eqn</A> = ( <A HREF="#SC1_F_pc[0]">SC1_F_pc[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="SC1L7">SC1L7</A> = CARRY(<A HREF="#SC1L7_adder_eqn">SC1L7_adder_eqn</A>);


<P> --SC1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6] at FF_X15_Y7_N13
<P> --register power-up is low

<P><A NAME="SC1_D_iw[6]">SC1_D_iw[6]</A> = DFFEAS(<A HREF="#SC1L633">SC1L633</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  , <A HREF="#SC1L1047">SC1L1047</A>,  );


<P> --SC1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57 at MLABCELL_X21_Y8_N6
<P><A NAME="SC1L114_adder_eqn">SC1L114_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[1]">SC1_E_src2[1]</A>) ) + ( <A HREF="#SC1_E_src1[1]">SC1_E_src1[1]</A> ) + ( <A HREF="#SC1L123">SC1L123</A> );
<P><A NAME="SC1L114">SC1L114</A> = SUM(<A HREF="#SC1L114_adder_eqn">SC1L114_adder_eqn</A>);

<P> --SC1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58 at MLABCELL_X21_Y8_N6
<P><A NAME="SC1L115_adder_eqn">SC1L115_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[1]">SC1_E_src2[1]</A>) ) + ( <A HREF="#SC1_E_src1[1]">SC1_E_src1[1]</A> ) + ( <A HREF="#SC1L123">SC1L123</A> );
<P><A NAME="SC1L115">SC1L115</A> = CARRY(<A HREF="#SC1L115_adder_eqn">SC1L115_adder_eqn</A>);


<P> --SC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9 at LABCELL_X16_Y8_N6
<P><A NAME="SC1L10_adder_eqn">SC1L10_adder_eqn</A> = ( <A HREF="#SC1_F_pc[2]">SC1_F_pc[2]</A> ) + ( GND ) + ( <A HREF="#SC1L3">SC1L3</A> );
<P><A NAME="SC1L10">SC1L10</A> = SUM(<A HREF="#SC1L10_adder_eqn">SC1L10_adder_eqn</A>);

<P> --SC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10 at LABCELL_X16_Y8_N6
<P><A NAME="SC1L11_adder_eqn">SC1L11_adder_eqn</A> = ( <A HREF="#SC1_F_pc[2]">SC1_F_pc[2]</A> ) + ( GND ) + ( <A HREF="#SC1L3">SC1L3</A> );
<P><A NAME="SC1L11">SC1L11</A> = CARRY(<A HREF="#SC1L11_adder_eqn">SC1L11_adder_eqn</A>);


<P> --SC1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10] at FF_X16_Y5_N52
<P> --register power-up is low

<P><A NAME="SC1_D_iw[10]">SC1_D_iw[10]</A> = DFFEAS(<A HREF="#SC1L637">SC1L637</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  , <A HREF="#SC1L1047">SC1L1047</A>,  );


<P> --SC1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13 at LABCELL_X16_Y8_N9
<P><A NAME="SC1L14_adder_eqn">SC1L14_adder_eqn</A> = ( <A HREF="#SC1_F_pc[3]">SC1_F_pc[3]</A> ) + ( GND ) + ( <A HREF="#SC1L11">SC1L11</A> );
<P><A NAME="SC1L14">SC1L14</A> = SUM(<A HREF="#SC1L14_adder_eqn">SC1L14_adder_eqn</A>);

<P> --SC1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14 at LABCELL_X16_Y8_N9
<P><A NAME="SC1L15_adder_eqn">SC1L15_adder_eqn</A> = ( <A HREF="#SC1_F_pc[3]">SC1_F_pc[3]</A> ) + ( GND ) + ( <A HREF="#SC1L11">SC1L11</A> );
<P><A NAME="SC1L15">SC1L15</A> = CARRY(<A HREF="#SC1L15_adder_eqn">SC1L15_adder_eqn</A>);


<P> --SC1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17 at LABCELL_X16_Y8_N30
<P><A NAME="SC1L18_adder_eqn">SC1L18_adder_eqn</A> = ( <A HREF="#SC1_F_pc[10]">SC1_F_pc[10]</A> ) + ( GND ) + ( <A HREF="#SC1L23">SC1L23</A> );
<P><A NAME="SC1L18">SC1L18</A> = SUM(<A HREF="#SC1L18_adder_eqn">SC1L18_adder_eqn</A>);

<P> --SC1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18 at LABCELL_X16_Y8_N30
<P><A NAME="SC1L19_adder_eqn">SC1L19_adder_eqn</A> = ( <A HREF="#SC1_F_pc[10]">SC1_F_pc[10]</A> ) + ( GND ) + ( <A HREF="#SC1L23">SC1L23</A> );
<P><A NAME="SC1L19">SC1L19</A> = CARRY(<A HREF="#SC1L19_adder_eqn">SC1L19_adder_eqn</A>);


<P> --SC1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17] at FF_X16_Y5_N49
<P> --register power-up is low

<P><A NAME="SC1_D_iw[17]">SC1_D_iw[17]</A> = DFFEAS(<A HREF="#SC1L644">SC1L644</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  , <A HREF="#SC1L1047">SC1L1047</A>,  );


<P> --SC1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21 at LABCELL_X16_Y8_N27
<P><A NAME="SC1L22_adder_eqn">SC1L22_adder_eqn</A> = ( <A HREF="#SC1_F_pc[9]">SC1_F_pc[9]</A> ) + ( GND ) + ( <A HREF="#SC1L27">SC1L27</A> );
<P><A NAME="SC1L22">SC1L22</A> = SUM(<A HREF="#SC1L22_adder_eqn">SC1L22_adder_eqn</A>);

<P> --SC1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22 at LABCELL_X16_Y8_N27
<P><A NAME="SC1L23_adder_eqn">SC1L23_adder_eqn</A> = ( <A HREF="#SC1_F_pc[9]">SC1_F_pc[9]</A> ) + ( GND ) + ( <A HREF="#SC1L27">SC1L27</A> );
<P><A NAME="SC1L23">SC1L23</A> = CARRY(<A HREF="#SC1L23_adder_eqn">SC1L23_adder_eqn</A>);


<P> --SC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25 at LABCELL_X16_Y8_N24
<P><A NAME="SC1L26_adder_eqn">SC1L26_adder_eqn</A> = ( <A HREF="#SC1_F_pc[8]">SC1_F_pc[8]</A> ) + ( GND ) + ( <A HREF="#SC1L31">SC1L31</A> );
<P><A NAME="SC1L26">SC1L26</A> = SUM(<A HREF="#SC1L26_adder_eqn">SC1L26_adder_eqn</A>);

<P> --SC1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26 at LABCELL_X16_Y8_N24
<P><A NAME="SC1L27_adder_eqn">SC1L27_adder_eqn</A> = ( <A HREF="#SC1_F_pc[8]">SC1_F_pc[8]</A> ) + ( GND ) + ( <A HREF="#SC1L31">SC1L31</A> );
<P><A NAME="SC1L27">SC1L27</A> = CARRY(<A HREF="#SC1L27_adder_eqn">SC1L27_adder_eqn</A>);


<P> --SC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29 at LABCELL_X16_Y8_N21
<P><A NAME="SC1L30_adder_eqn">SC1L30_adder_eqn</A> = ( <A HREF="#SC1_F_pc[7]">SC1_F_pc[7]</A> ) + ( GND ) + ( <A HREF="#SC1L35">SC1L35</A> );
<P><A NAME="SC1L30">SC1L30</A> = SUM(<A HREF="#SC1L30_adder_eqn">SC1L30_adder_eqn</A>);

<P> --SC1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30 at LABCELL_X16_Y8_N21
<P><A NAME="SC1L31_adder_eqn">SC1L31_adder_eqn</A> = ( <A HREF="#SC1_F_pc[7]">SC1_F_pc[7]</A> ) + ( GND ) + ( <A HREF="#SC1L35">SC1L35</A> );
<P><A NAME="SC1L31">SC1L31</A> = CARRY(<A HREF="#SC1L31_adder_eqn">SC1L31_adder_eqn</A>);


<P> --SC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33 at LABCELL_X16_Y8_N18
<P><A NAME="SC1L34_adder_eqn">SC1L34_adder_eqn</A> = ( <A HREF="#SC1_F_pc[6]">SC1_F_pc[6]</A> ) + ( GND ) + ( <A HREF="#SC1L39">SC1L39</A> );
<P><A NAME="SC1L34">SC1L34</A> = SUM(<A HREF="#SC1L34_adder_eqn">SC1L34_adder_eqn</A>);

<P> --SC1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34 at LABCELL_X16_Y8_N18
<P><A NAME="SC1L35_adder_eqn">SC1L35_adder_eqn</A> = ( <A HREF="#SC1_F_pc[6]">SC1_F_pc[6]</A> ) + ( GND ) + ( <A HREF="#SC1L39">SC1L39</A> );
<P><A NAME="SC1L35">SC1L35</A> = CARRY(<A HREF="#SC1L35_adder_eqn">SC1L35_adder_eqn</A>);


<P> --SC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37 at LABCELL_X16_Y8_N15
<P><A NAME="SC1L38_adder_eqn">SC1L38_adder_eqn</A> = ( <A HREF="#SC1_F_pc[5]">SC1_F_pc[5]</A> ) + ( GND ) + ( <A HREF="#SC1L43">SC1L43</A> );
<P><A NAME="SC1L38">SC1L38</A> = SUM(<A HREF="#SC1L38_adder_eqn">SC1L38_adder_eqn</A>);

<P> --SC1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38 at LABCELL_X16_Y8_N15
<P><A NAME="SC1L39_adder_eqn">SC1L39_adder_eqn</A> = ( <A HREF="#SC1_F_pc[5]">SC1_F_pc[5]</A> ) + ( GND ) + ( <A HREF="#SC1L43">SC1L43</A> );
<P><A NAME="SC1L39">SC1L39</A> = CARRY(<A HREF="#SC1L39_adder_eqn">SC1L39_adder_eqn</A>);


<P> --SC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41 at LABCELL_X16_Y8_N12
<P><A NAME="SC1L42_adder_eqn">SC1L42_adder_eqn</A> = ( <A HREF="#SC1_F_pc[4]">SC1_F_pc[4]</A> ) + ( GND ) + ( <A HREF="#SC1L15">SC1L15</A> );
<P><A NAME="SC1L42">SC1L42</A> = SUM(<A HREF="#SC1L42_adder_eqn">SC1L42_adder_eqn</A>);

<P> --SC1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42 at LABCELL_X16_Y8_N12
<P><A NAME="SC1L43_adder_eqn">SC1L43_adder_eqn</A> = ( <A HREF="#SC1_F_pc[4]">SC1_F_pc[4]</A> ) + ( GND ) + ( <A HREF="#SC1L15">SC1L15</A> );
<P><A NAME="SC1L43">SC1L43</A> = CARRY(<A HREF="#SC1L43_adder_eqn">SC1L43_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16] at FF_X23_Y7_N17
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[16]">SC1_E_shift_rot_result[16]</A> = DFFEAS(<A HREF="#SC1L460">SC1L460</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[16]">SC1_E_src1[16]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45 at LABCELL_X16_Y8_N39
<P><A NAME="SC1L46_adder_eqn">SC1L46_adder_eqn</A> = ( <A HREF="#SC1_F_pc[13]">SC1_F_pc[13]</A> ) + ( GND ) + ( <A HREF="#SC1L51">SC1L51</A> );
<P><A NAME="SC1L46">SC1L46</A> = SUM(<A HREF="#SC1L46_adder_eqn">SC1L46_adder_eqn</A>);


<P> --SC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49 at LABCELL_X16_Y8_N36
<P><A NAME="SC1L50_adder_eqn">SC1L50_adder_eqn</A> = ( !<A HREF="#SC1_F_pc[12]">SC1_F_pc[12]</A> ) + ( GND ) + ( <A HREF="#SC1L55">SC1L55</A> );
<P><A NAME="SC1L50">SC1L50</A> = SUM(<A HREF="#SC1L50_adder_eqn">SC1L50_adder_eqn</A>);

<P> --SC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~50 at LABCELL_X16_Y8_N36
<P><A NAME="SC1L51_adder_eqn">SC1L51_adder_eqn</A> = ( !<A HREF="#SC1_F_pc[12]">SC1_F_pc[12]</A> ) + ( GND ) + ( <A HREF="#SC1L55">SC1L55</A> );
<P><A NAME="SC1L51">SC1L51</A> = CARRY(<A HREF="#SC1L51_adder_eqn">SC1L51_adder_eqn</A>);


<P> --SC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53 at LABCELL_X16_Y8_N33
<P><A NAME="SC1L54_adder_eqn">SC1L54_adder_eqn</A> = ( <A HREF="#SC1_F_pc[11]">SC1_F_pc[11]</A> ) + ( GND ) + ( <A HREF="#SC1L19">SC1L19</A> );
<P><A NAME="SC1L54">SC1L54</A> = SUM(<A HREF="#SC1L54_adder_eqn">SC1L54_adder_eqn</A>);

<P> --SC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54 at LABCELL_X16_Y8_N33
<P><A NAME="SC1L55_adder_eqn">SC1L55_adder_eqn</A> = ( <A HREF="#SC1_F_pc[11]">SC1_F_pc[11]</A> ) + ( GND ) + ( <A HREF="#SC1L19">SC1L19</A> );
<P><A NAME="SC1L55">SC1L55</A> = CARRY(<A HREF="#SC1L55_adder_eqn">SC1L55_adder_eqn</A>);


<P> --SC1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10] at FF_X17_Y8_N38
<P> --register power-up is low

<P><A NAME="SC1_F_pc[10]">SC1_F_pc[10]</A> = DFFEAS(<A HREF="#SC1L683">SC1L683</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>,  );


<P> --SC1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9] at FF_X17_Y8_N7
<P> --register power-up is low

<P><A NAME="SC1_F_pc[9]">SC1_F_pc[9]</A> = DFFEAS(<A HREF="#SC1L682">SC1L682</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>,  );


<P> --SC1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13] at FF_X17_Y8_N29
<P> --register power-up is low

<P><A NAME="SC1_F_pc[13]">SC1_F_pc[13]</A> = DFFEAS(<A HREF="#SC1L686">SC1L686</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>,  );


<P> --SC1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11] at FF_X17_Y8_N46
<P> --register power-up is low

<P><A NAME="SC1_F_pc[11]">SC1_F_pc[11]</A> = DFFEAS(<A HREF="#SC1L684">SC1L684</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>,  );


<P> --SC1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1] at FF_X13_Y7_N43
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte0_data[1]">SC1_av_ld_byte0_data[1]</A> = DFFEAS(<A HREF="#GC1_src_data[1]">GC1_src_data[1]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L886">SC1L886</A>, <A HREF="#SC1_av_ld_byte1_data[1]">SC1_av_ld_byte1_data[1]</A>,  ,  , <A HREF="#SC1L979">SC1L979</A>);


<P> --SC1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1] at FF_X23_Y8_N16
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[1]">SC1_W_alu_result[1]</A> = DFFEAS(<A HREF="#SC1L309">SC1L309</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2] at FF_X13_Y7_N37
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte0_data[2]">SC1_av_ld_byte0_data[2]</A> = DFFEAS(<A HREF="#GC1_src_data[2]">GC1_src_data[2]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L886">SC1L886</A>, <A HREF="#SC1_av_ld_byte1_data[2]">SC1_av_ld_byte1_data[2]</A>,  ,  , <A HREF="#SC1L979">SC1L979</A>);


<P> --SC1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3] at FF_X13_Y7_N19
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte0_data[3]">SC1_av_ld_byte0_data[3]</A> = DFFEAS(<A HREF="#GC1_src_data[3]">GC1_src_data[3]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L886">SC1L886</A>, <A HREF="#SC1_av_ld_byte1_data[3]">SC1_av_ld_byte1_data[3]</A>,  ,  , <A HREF="#SC1L979">SC1L979</A>);


<P> --SC1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4] at FF_X13_Y7_N25
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte0_data[4]">SC1_av_ld_byte0_data[4]</A> = DFFEAS(<A HREF="#GC1_src_data[4]">GC1_src_data[4]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L886">SC1L886</A>, <A HREF="#SC1_av_ld_byte1_data[4]">SC1_av_ld_byte1_data[4]</A>,  ,  , <A HREF="#SC1L979">SC1L979</A>);


<P> --SC1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5] at FF_X15_Y6_N26
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte0_data[5]">SC1_av_ld_byte0_data[5]</A> = DFFEAS(<A HREF="#GC1_src_data[5]">GC1_src_data[5]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L886">SC1L886</A>, <A HREF="#SC1_av_ld_byte1_data[5]">SC1_av_ld_byte1_data[5]</A>,  ,  , <A HREF="#SC1L979">SC1L979</A>);


<P> --SC1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6] at FF_X11_Y7_N25
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte0_data[6]">SC1_av_ld_byte0_data[6]</A> = DFFEAS(<A HREF="#GC1_src_data[6]">GC1_src_data[6]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L886">SC1L886</A>, <A HREF="#SC1_av_ld_byte1_data[6]">SC1_av_ld_byte1_data[6]</A>,  ,  , <A HREF="#SC1L979">SC1L979</A>);


<P> --SC1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7] at FF_X13_Y7_N56
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte0_data[7]">SC1_av_ld_byte0_data[7]</A> = DFFEAS(<A HREF="#GC1_src_data[7]">GC1_src_data[7]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L886">SC1L886</A>, <A HREF="#SC1_av_ld_byte1_data[7]">SC1_av_ld_byte1_data[7]</A>,  ,  , <A HREF="#SC1L979">SC1L979</A>);


<P> --DB1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0] at FF_X3_Y3_N14
<P> --register power-up is low

<P><A NAME="DB1_count[0]">DB1_count[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L18">DB1L18</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, <A HREF="#DB1L62">DB1L62</A>);


<P> --DB1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10] at FF_X3_Y3_N47
<P> --register power-up is low

<P><A NAME="DB1_td_shift[10]">DB1_td_shift[10]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#A1L6">A1L6</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, GND, <A HREF="#DB1L62">DB1L62</A>);


<P> --DB1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8] at FF_X3_Y3_N2
<P> --register power-up is low

<P><A NAME="DB1_count[8]">DB1_count[8]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1_count[7]">DB1_count[7]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, GND, <A HREF="#DB1L62">DB1L62</A>);


<P> --PD1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3] at FF_X2_Y4_N56
<P> --register power-up is low

<P><A NAME="PD1_sr[3]">PD1_sr[3]</A> = DFFEAS(<A HREF="#PD1L61">PD1L61</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L15">PD1L15</A>,  ,  , <A HREF="#PD1L14">PD1L14</A>,  );


<P> --BD1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] at FF_X4_Y4_N19
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[1]">BD1_break_readreg[1]</A> = DFFEAS(<A HREF="#BD1L4">BD1L4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>,  ,  , <A HREF="#BD1L13">BD1L13</A>,  );


<P> --LD1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] at FF_X6_Y4_N32
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[1]">LD1_MonDReg[1]</A> = DFFEAS(<A HREF="#LD1L54">LD1L54</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[1]">XD1_q_a[1]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --XD1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0] at M10K_X5_Y6_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 20
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[0]">XD1_q_a[0]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[0];

<P> --XD1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[23]">XD1_q_a[23]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[17];

<P> --XD1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[22]">XD1_q_a[22]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[16];

<P> --XD1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[21]">XD1_q_a[21]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[15];

<P> --XD1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[20]">XD1_q_a[20]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[14];

<P> --XD1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[19]">XD1_q_a[19]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[13];

<P> --XD1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[18]">XD1_q_a[18]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[12];

<P> --XD1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[17]">XD1_q_a[17]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[11];

<P> --XD1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[16]">XD1_q_a[16]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[10];

<P> --XD1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[7]">XD1_q_a[7]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[7];

<P> --XD1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[6]">XD1_q_a[6]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[6];

<P> --XD1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[5]">XD1_q_a[5]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[5];

<P> --XD1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[4]">XD1_q_a[4]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[4];

<P> --XD1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[3]">XD1_q_a[3]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[3];

<P> --XD1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[2]">XD1_q_a[2]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[2];

<P> --XD1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L160">LD1L160</A>, <A HREF="#LD1L161">LD1L161</A>, <A HREF="#LD1L162">LD1L162</A>, <A HREF="#LD1L163">LD1L163</A>, <A HREF="#LD1L164">LD1L164</A>, <A HREF="#LD1L165">LD1L165</A>, <A HREF="#LD1L166">LD1L166</A>, <A HREF="#LD1L167">LD1L167</A>, , , <A HREF="#LD1L176">LD1L176</A>, <A HREF="#LD1L177">LD1L177</A>, <A HREF="#LD1L178">LD1L178</A>, <A HREF="#LD1L179">LD1L179</A>, <A HREF="#LD1L180">LD1L180</A>, <A HREF="#LD1L181">LD1L181</A>, <A HREF="#LD1L182">LD1L182</A>, <A HREF="#LD1L183">LD1L183</A>, , );
<P><A NAME="XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_data_in">XD1_q_a[0]_PORT_A_data_in</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_address">XD1_q_a[0]_PORT_A_address</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_write_enable">XD1_q_a[0]_PORT_A_write_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_read_enable">XD1_q_a[0]_PORT_A_read_enable</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L155">LD1L155</A>, <A HREF="#LD1L157">LD1L157</A>);
<P><A NAME="XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[0]_PORT_A_byte_mask">XD1_q_a[0]_PORT_A_byte_mask</A>, XD1_q_a[0]_clock_0, , , XD1_q_a[0]_clock_enable_0);
<P><A NAME="XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[0]_PORT_A_data_in_reg">XD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_address_reg">XD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[0]_PORT_A_write_enable_reg">XD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[0]_PORT_A_read_enable_reg">XD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[0]_PORT_A_byte_mask_reg">XD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[0]_clock_0">XD1_q_a[0]_clock_0</A>, , <A HREF="#XD1_q_a[0]_clock_enable_0">XD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[1]">XD1_q_a[1]</A> = <A HREF="#XD1_q_a[0]_PORT_A_data_out">XD1_q_a[0]_PORT_A_data_out</A>[1];


<P> --SC1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4] at FF_X17_Y6_N5
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_cnt[4]">SC1_E_shift_rot_cnt[4]</A> = DFFEAS(<A HREF="#SC1L193">SC1L193</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3] at FF_X17_Y6_N23
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_cnt[3]">SC1_E_shift_rot_cnt[3]</A> = DFFEAS(<A HREF="#SC1L194">SC1L194</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src2[3]">SC1_E_src2[3]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2] at FF_X17_Y6_N53
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_cnt[2]">SC1_E_shift_rot_cnt[2]</A> = DFFEAS(<A HREF="#SC1L195">SC1L195</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src2[2]">SC1_E_src2[2]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1] at FF_X17_Y6_N44
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_cnt[1]">SC1_E_shift_rot_cnt[1]</A> = DFFEAS(<A HREF="#SC1L196">SC1L196</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src2[1]">SC1_E_src2[1]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0] at FF_X24_Y6_N2
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_cnt[0]">SC1_E_shift_rot_cnt[0]</A> = DFFEAS(<A HREF="#SC1L390">SC1L390</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1L389">SC1L389</A>,  ,  , !<A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --YD1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[0] at M10K_X26_Y11_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[0]_PORT_A_data_in">YD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L25">VB2L25</A>, <A HREF="#VB2L37">VB2L37</A>);
<P><A NAME="YD1_q_a[0]_PORT_A_data_in_reg">YD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[0]_PORT_A_data_in">YD1_q_a[0]_PORT_A_data_in</A>, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
<P><A NAME="YD1_q_a[0]_PORT_A_address">YD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[0]_PORT_A_address_reg">YD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[0]_PORT_A_address">YD1_q_a[0]_PORT_A_address</A>, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
<P><A NAME="YD1_q_a[0]_PORT_A_write_enable">YD1_q_a[0]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[0]_PORT_A_write_enable_reg">YD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[0]_PORT_A_write_enable">YD1_q_a[0]_PORT_A_write_enable</A>, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
<P><A NAME="YD1_q_a[0]_PORT_A_read_enable">YD1_q_a[0]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[0]_PORT_A_read_enable_reg">YD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[0]_PORT_A_read_enable">YD1_q_a[0]_PORT_A_read_enable</A>, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
<P><A NAME="YD1_q_a[0]_PORT_A_byte_mask">YD1_q_a[0]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[32]">VB2_src_data[32]</A>;
<P><A NAME="YD1_q_a[0]_PORT_A_byte_mask_reg">YD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[0]_PORT_A_byte_mask">YD1_q_a[0]_PORT_A_byte_mask</A>, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
<P><A NAME="YD1_q_a[0]_clock_0">YD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[0]_clock_enable_0">YD1_q_a[0]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[0]_PORT_A_data_out">YD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[0]_PORT_A_data_in_reg">YD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[0]_PORT_A_address_reg">YD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[0]_PORT_A_write_enable_reg">YD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[0]_PORT_A_read_enable_reg">YD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[0]_PORT_A_byte_mask_reg">YD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[0]_clock_0">YD1_q_a[0]_clock_0</A>, , <A HREF="#YD1_q_a[0]_clock_enable_0">YD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[0]">YD1_q_a[0]</A> = <A HREF="#YD1_q_a[0]_PORT_A_data_out">YD1_q_a[0]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[1] at M10K_X26_Y11_N0
<P><A NAME="YD1_q_a[0]_PORT_A_data_in">YD1_q_a[0]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L25">VB2L25</A>, <A HREF="#VB2L37">VB2L37</A>);
<P><A NAME="YD1_q_a[0]_PORT_A_data_in_reg">YD1_q_a[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[0]_PORT_A_data_in">YD1_q_a[0]_PORT_A_data_in</A>, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
<P><A NAME="YD1_q_a[0]_PORT_A_address">YD1_q_a[0]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[0]_PORT_A_address_reg">YD1_q_a[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[0]_PORT_A_address">YD1_q_a[0]_PORT_A_address</A>, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
<P><A NAME="YD1_q_a[0]_PORT_A_write_enable">YD1_q_a[0]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[0]_PORT_A_write_enable_reg">YD1_q_a[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[0]_PORT_A_write_enable">YD1_q_a[0]_PORT_A_write_enable</A>, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
<P><A NAME="YD1_q_a[0]_PORT_A_read_enable">YD1_q_a[0]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[0]_PORT_A_read_enable_reg">YD1_q_a[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[0]_PORT_A_read_enable">YD1_q_a[0]_PORT_A_read_enable</A>, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
<P><A NAME="YD1_q_a[0]_PORT_A_byte_mask">YD1_q_a[0]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[32]">VB2_src_data[32]</A>;
<P><A NAME="YD1_q_a[0]_PORT_A_byte_mask_reg">YD1_q_a[0]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[0]_PORT_A_byte_mask">YD1_q_a[0]_PORT_A_byte_mask</A>, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
<P><A NAME="YD1_q_a[0]_clock_0">YD1_q_a[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[0]_clock_enable_0">YD1_q_a[0]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[0]_PORT_A_data_out">YD1_q_a[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[0]_PORT_A_data_in_reg">YD1_q_a[0]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[0]_PORT_A_address_reg">YD1_q_a[0]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[0]_PORT_A_write_enable_reg">YD1_q_a[0]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[0]_PORT_A_read_enable_reg">YD1_q_a[0]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[0]_PORT_A_byte_mask_reg">YD1_q_a[0]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[0]_clock_0">YD1_q_a[0]_clock_0</A>, , <A HREF="#YD1_q_a[0]_clock_enable_0">YD1_q_a[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[1]">YD1_q_a[1]</A> = <A HREF="#YD1_q_a[0]_PORT_A_data_out">YD1_q_a[0]_PORT_A_data_out</A>[1];


<P> --YB1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] at FF_X10_Y5_N40
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[0]">YB1_av_readdata_pre[0]</A> = DFFEAS(<A HREF="#YB1L3">YB1L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#NB2_q_b[0]">NB2_q_b[0]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --SC1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61 at MLABCELL_X21_Y7_N39
<P><A NAME="SC1L118_adder_eqn">SC1L118_adder_eqn</A> = ( <A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> ) + ( GND ) + ( <A HREF="#SC1L127">SC1L127</A> );
<P><A NAME="SC1L118">SC1L118</A> = SUM(<A HREF="#SC1L118_adder_eqn">SC1L118_adder_eqn</A>);


<P> --SC1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16] at FF_X18_Y7_N1
<P> --register power-up is low

<P><A NAME="SC1_E_src2[16]">SC1_E_src2[16]</A> = DFFEAS(<A HREF="#SC1L747">SC1L747</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L763">SC1L763</A>,  );


<P> --SC1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16] at FF_X24_Y7_N14
<P> --register power-up is low

<P><A NAME="SC1_E_src1[16]">SC1_E_src1[16]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[16]">YC1_q_b[16]</A>,  , <A HREF="#SC1L478">SC1L478</A>, VCC);


<P> --SC1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1] at FF_X24_Y7_N44
<P> --register power-up is low

<P><A NAME="SC1_E_src1[1]">SC1_E_src1[1]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[1]">YC1_q_b[1]</A>,  , <A HREF="#SC1L478">SC1L478</A>, VCC);


<P> --SC1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23] at FF_X18_Y7_N22
<P> --register power-up is low

<P><A NAME="SC1_E_src2[23]">SC1_E_src2[23]</A> = DFFEAS(<A HREF="#SC1L754">SC1L754</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L763">SC1L763</A>,  );


<P> --SC1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23] at FF_X24_Y7_N25
<P> --register power-up is low

<P><A NAME="SC1_E_src1[23]">SC1_E_src1[23]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[23]">YC1_q_b[23]</A>,  , <A HREF="#SC1L478">SC1L478</A>, VCC);


<P> --SC1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21] at FF_X18_Y7_N37
<P> --register power-up is low

<P><A NAME="SC1_E_src2[21]">SC1_E_src2[21]</A> = DFFEAS(<A HREF="#SC1L752">SC1L752</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L763">SC1L763</A>,  );


<P> --SC1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21] at FF_X24_Y7_N46
<P> --register power-up is low

<P><A NAME="SC1_E_src1[21]">SC1_E_src1[21]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[21]">YC1_q_b[21]</A>,  , <A HREF="#SC1L478">SC1L478</A>, VCC);


<P> --SC1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20] at FF_X18_Y7_N40
<P> --register power-up is low

<P><A NAME="SC1_E_src2[20]">SC1_E_src2[20]</A> = DFFEAS(<A HREF="#SC1L751">SC1L751</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L763">SC1L763</A>,  );


<P> --SC1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20] at FF_X24_Y7_N19
<P> --register power-up is low

<P><A NAME="SC1_E_src1[20]">SC1_E_src1[20]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[20]">YC1_q_b[20]</A>,  , <A HREF="#SC1L478">SC1L478</A>, VCC);


<P> --SC1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19] at FF_X18_Y7_N43
<P> --register power-up is low

<P><A NAME="SC1_E_src2[19]">SC1_E_src2[19]</A> = DFFEAS(<A HREF="#SC1L750">SC1L750</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L763">SC1L763</A>,  );


<P> --SC1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19] at FF_X24_Y7_N5
<P> --register power-up is low

<P><A NAME="SC1_E_src1[19]">SC1_E_src1[19]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[19]">YC1_q_b[19]</A>,  , <A HREF="#SC1L478">SC1L478</A>, VCC);


<P> --SC1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18] at FF_X18_Y7_N13
<P> --register power-up is low

<P><A NAME="SC1_E_src2[18]">SC1_E_src2[18]</A> = DFFEAS(<A HREF="#SC1L749">SC1L749</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L763">SC1L763</A>,  );


<P> --SC1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18] at FF_X24_Y7_N58
<P> --register power-up is low

<P><A NAME="SC1_E_src1[18]">SC1_E_src1[18]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[18]">YC1_q_b[18]</A>,  , <A HREF="#SC1L478">SC1L478</A>, VCC);


<P> --SC1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17] at FF_X18_Y7_N16
<P> --register power-up is low

<P><A NAME="SC1_E_src2[17]">SC1_E_src2[17]</A> = DFFEAS(<A HREF="#SC1L748">SC1L748</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L763">SC1L763</A>,  );


<P> --SC1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17] at FF_X24_Y7_N41
<P> --register power-up is low

<P><A NAME="SC1_E_src1[17]">SC1_E_src1[17]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[17]">YC1_q_b[17]</A>,  , <A HREF="#SC1L478">SC1L478</A>, VCC);


<P> --SC1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26] at FF_X18_Y7_N46
<P> --register power-up is low

<P><A NAME="SC1_E_src2[26]">SC1_E_src2[26]</A> = DFFEAS(<A HREF="#SC1L757">SC1L757</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L763">SC1L763</A>,  );


<P> --SC1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26] at FF_X24_Y7_N8
<P> --register power-up is low

<P><A NAME="SC1_E_src1[26]">SC1_E_src1[26]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[26]">YC1_q_b[26]</A>,  , <A HREF="#SC1L478">SC1L478</A>, VCC);


<P> --SC1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25] at FF_X18_Y7_N55
<P> --register power-up is low

<P><A NAME="SC1_E_src2[25]">SC1_E_src2[25]</A> = DFFEAS(<A HREF="#SC1L756">SC1L756</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L763">SC1L763</A>,  );


<P> --SC1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25] at FF_X24_Y7_N11
<P> --register power-up is low

<P><A NAME="SC1_E_src1[25]">SC1_E_src1[25]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[25]">YC1_q_b[25]</A>,  , <A HREF="#SC1L478">SC1L478</A>, VCC);


<P> --SC1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28] at FF_X18_Y7_N59
<P> --register power-up is low

<P><A NAME="SC1_E_src2[28]">SC1_E_src2[28]</A> = DFFEAS(<A HREF="#SC1L759">SC1L759</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L763">SC1L763</A>,  );


<P> --SC1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28] at FF_X24_Y7_N50
<P> --register power-up is low

<P><A NAME="SC1_E_src1[28]">SC1_E_src1[28]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[28]">YC1_q_b[28]</A>,  , <A HREF="#SC1L478">SC1L478</A>, VCC);


<P> --SC1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27] at FF_X18_Y7_N26
<P> --register power-up is low

<P><A NAME="SC1_E_src2[27]">SC1_E_src2[27]</A> = DFFEAS(<A HREF="#SC1L758">SC1L758</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L763">SC1L763</A>,  );


<P> --SC1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27] at FF_X24_Y7_N53
<P> --register power-up is low

<P><A NAME="SC1_E_src1[27]">SC1_E_src1[27]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[27]">YC1_q_b[27]</A>,  , <A HREF="#SC1L478">SC1L478</A>, VCC);


<P> --SC1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30] at FF_X18_Y7_N28
<P> --register power-up is low

<P><A NAME="SC1_E_src2[30]">SC1_E_src2[30]</A> = DFFEAS(<A HREF="#SC1L761">SC1L761</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L763">SC1L763</A>,  );


<P> --SC1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30] at FF_X21_Y7_N47
<P> --register power-up is low

<P><A NAME="SC1_E_src1[30]">SC1_E_src1[30]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[30]">YC1_q_b[30]</A>,  , <A HREF="#SC1L478">SC1L478</A>, VCC);


<P> --SC1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29] at FF_X18_Y7_N31
<P> --register power-up is low

<P><A NAME="SC1_E_src2[29]">SC1_E_src2[29]</A> = DFFEAS(<A HREF="#SC1L760">SC1L760</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L763">SC1L763</A>,  );


<P> --SC1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29] at FF_X21_Y7_N53
<P> --register power-up is low

<P><A NAME="SC1_E_src1[29]">SC1_E_src1[29]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[29]">YC1_q_b[29]</A>,  , <A HREF="#SC1L478">SC1L478</A>, VCC);


<P> --SC1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24] at FF_X18_Y7_N34
<P> --register power-up is low

<P><A NAME="SC1_E_src2[24]">SC1_E_src2[24]</A> = DFFEAS(<A HREF="#SC1L755">SC1L755</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L763">SC1L763</A>,  );


<P> --SC1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24] at FF_X21_Y7_N56
<P> --register power-up is low

<P><A NAME="SC1_E_src1[24]">SC1_E_src1[24]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[24]">YC1_q_b[24]</A>,  , <A HREF="#SC1L478">SC1L478</A>, VCC);


<P> --SC1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0] at FF_X21_Y9_N49
<P> --register power-up is low

<P><A NAME="SC1_E_src1[0]">SC1_E_src1[0]</A> = DFFEAS(<A HREF="#SC1L479">SC1L479</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L478">SC1L478</A>,  );


<P> --SC1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22] at FF_X18_Y7_N19
<P> --register power-up is low

<P><A NAME="SC1_E_src2[22]">SC1_E_src2[22]</A> = DFFEAS(<A HREF="#SC1L753">SC1L753</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L763">SC1L763</A>,  );


<P> --SC1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22] at FF_X24_Y7_N23
<P> --register power-up is low

<P><A NAME="SC1_E_src1[22]">SC1_E_src1[22]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[22]">YC1_q_b[22]</A>,  , <A HREF="#SC1L478">SC1L478</A>, VCC);


<P> --SC1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31] at FF_X24_Y7_N29
<P> --register power-up is low

<P><A NAME="SC1_E_src1[31]">SC1_E_src1[31]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[31]">YC1_q_b[31]</A>,  , <A HREF="#SC1L478">SC1L478</A>, VCC);


<P> --SC1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg at FF_X18_Y6_N26
<P> --register power-up is low

<P><A NAME="SC1_W_estatus_reg">SC1_W_estatus_reg</A> = DFFEAS(<A HREF="#SC1L817">SC1L817</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A>, <A HREF="#SC1_W_status_reg_pie">SC1_W_status_reg_pie</A>,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>);


<P> --SC1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0] at FF_X23_Y7_N11
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[0]">SC1_E_shift_rot_result[0]</A> = DFFEAS(<A HREF="#SC1L444">SC1L444</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65 at MLABCELL_X21_Y8_N3
<P><A NAME="SC1L122_adder_eqn">SC1L122_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[0]">SC1_E_src2[0]</A>) ) + ( <A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A> ) + ( <A HREF="#SC1L131">SC1L131</A> );
<P><A NAME="SC1L122">SC1L122</A> = SUM(<A HREF="#SC1L122_adder_eqn">SC1L122_adder_eqn</A>);

<P> --SC1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~66 at MLABCELL_X21_Y8_N3
<P><A NAME="SC1L123_adder_eqn">SC1L123_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[0]">SC1_E_src2[0]</A>) ) + ( <A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A> ) + ( <A HREF="#SC1L131">SC1L131</A> );
<P><A NAME="SC1L123">SC1L123</A> = CARRY(<A HREF="#SC1L123_adder_eqn">SC1L123_adder_eqn</A>);


<P> --YD1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[22] at M10K_X5_Y10_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[22]_PORT_A_data_in">YD1_q_a[22]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L26">VB2L26</A>, <A HREF="#VB2L27">VB2L27</A>);
<P><A NAME="YD1_q_a[22]_PORT_A_data_in_reg">YD1_q_a[22]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[22]_PORT_A_data_in">YD1_q_a[22]_PORT_A_data_in</A>, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
<P><A NAME="YD1_q_a[22]_PORT_A_address">YD1_q_a[22]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[22]_PORT_A_address_reg">YD1_q_a[22]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[22]_PORT_A_address">YD1_q_a[22]_PORT_A_address</A>, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
<P><A NAME="YD1_q_a[22]_PORT_A_write_enable">YD1_q_a[22]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[22]_PORT_A_write_enable_reg">YD1_q_a[22]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[22]_PORT_A_write_enable">YD1_q_a[22]_PORT_A_write_enable</A>, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
<P><A NAME="YD1_q_a[22]_PORT_A_read_enable">YD1_q_a[22]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[22]_PORT_A_read_enable_reg">YD1_q_a[22]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[22]_PORT_A_read_enable">YD1_q_a[22]_PORT_A_read_enable</A>, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
<P><A NAME="YD1_q_a[22]_PORT_A_byte_mask">YD1_q_a[22]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[34]">VB2_src_data[34]</A>;
<P><A NAME="YD1_q_a[22]_PORT_A_byte_mask_reg">YD1_q_a[22]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[22]_PORT_A_byte_mask">YD1_q_a[22]_PORT_A_byte_mask</A>, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
<P><A NAME="YD1_q_a[22]_clock_0">YD1_q_a[22]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[22]_clock_enable_0">YD1_q_a[22]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[22]_PORT_A_data_out">YD1_q_a[22]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[22]_PORT_A_data_in_reg">YD1_q_a[22]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[22]_PORT_A_address_reg">YD1_q_a[22]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[22]_PORT_A_write_enable_reg">YD1_q_a[22]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[22]_PORT_A_read_enable_reg">YD1_q_a[22]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[22]_PORT_A_byte_mask_reg">YD1_q_a[22]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[22]_clock_0">YD1_q_a[22]_clock_0</A>, , <A HREF="#YD1_q_a[22]_clock_enable_0">YD1_q_a[22]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[22]">YD1_q_a[22]</A> = <A HREF="#YD1_q_a[22]_PORT_A_data_out">YD1_q_a[22]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[23] at M10K_X5_Y10_N0
<P><A NAME="YD1_q_a[22]_PORT_A_data_in">YD1_q_a[22]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L26">VB2L26</A>, <A HREF="#VB2L27">VB2L27</A>);
<P><A NAME="YD1_q_a[22]_PORT_A_data_in_reg">YD1_q_a[22]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[22]_PORT_A_data_in">YD1_q_a[22]_PORT_A_data_in</A>, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
<P><A NAME="YD1_q_a[22]_PORT_A_address">YD1_q_a[22]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[22]_PORT_A_address_reg">YD1_q_a[22]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[22]_PORT_A_address">YD1_q_a[22]_PORT_A_address</A>, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
<P><A NAME="YD1_q_a[22]_PORT_A_write_enable">YD1_q_a[22]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[22]_PORT_A_write_enable_reg">YD1_q_a[22]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[22]_PORT_A_write_enable">YD1_q_a[22]_PORT_A_write_enable</A>, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
<P><A NAME="YD1_q_a[22]_PORT_A_read_enable">YD1_q_a[22]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[22]_PORT_A_read_enable_reg">YD1_q_a[22]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[22]_PORT_A_read_enable">YD1_q_a[22]_PORT_A_read_enable</A>, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
<P><A NAME="YD1_q_a[22]_PORT_A_byte_mask">YD1_q_a[22]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[34]">VB2_src_data[34]</A>;
<P><A NAME="YD1_q_a[22]_PORT_A_byte_mask_reg">YD1_q_a[22]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[22]_PORT_A_byte_mask">YD1_q_a[22]_PORT_A_byte_mask</A>, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
<P><A NAME="YD1_q_a[22]_clock_0">YD1_q_a[22]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[22]_clock_enable_0">YD1_q_a[22]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[22]_PORT_A_data_out">YD1_q_a[22]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[22]_PORT_A_data_in_reg">YD1_q_a[22]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[22]_PORT_A_address_reg">YD1_q_a[22]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[22]_PORT_A_write_enable_reg">YD1_q_a[22]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[22]_PORT_A_read_enable_reg">YD1_q_a[22]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[22]_PORT_A_byte_mask_reg">YD1_q_a[22]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[22]_clock_0">YD1_q_a[22]_clock_0</A>, , <A HREF="#YD1_q_a[22]_clock_enable_0">YD1_q_a[22]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[23]">YD1_q_a[23]</A> = <A HREF="#YD1_q_a[22]_PORT_A_data_out">YD1_q_a[22]_PORT_A_data_out</A>[1];


<P> --YD1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[24] at M10K_X14_Y14_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[24]_PORT_A_data_in">YD1_q_a[24]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L28">VB2L28</A>, <A HREF="#VB2L29">VB2L29</A>);
<P><A NAME="YD1_q_a[24]_PORT_A_data_in_reg">YD1_q_a[24]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[24]_PORT_A_data_in">YD1_q_a[24]_PORT_A_data_in</A>, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
<P><A NAME="YD1_q_a[24]_PORT_A_address">YD1_q_a[24]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[24]_PORT_A_address_reg">YD1_q_a[24]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[24]_PORT_A_address">YD1_q_a[24]_PORT_A_address</A>, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
<P><A NAME="YD1_q_a[24]_PORT_A_write_enable">YD1_q_a[24]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[24]_PORT_A_write_enable_reg">YD1_q_a[24]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[24]_PORT_A_write_enable">YD1_q_a[24]_PORT_A_write_enable</A>, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
<P><A NAME="YD1_q_a[24]_PORT_A_read_enable">YD1_q_a[24]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[24]_PORT_A_read_enable_reg">YD1_q_a[24]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[24]_PORT_A_read_enable">YD1_q_a[24]_PORT_A_read_enable</A>, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
<P><A NAME="YD1_q_a[24]_PORT_A_byte_mask">YD1_q_a[24]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[35]">VB2_src_data[35]</A>;
<P><A NAME="YD1_q_a[24]_PORT_A_byte_mask_reg">YD1_q_a[24]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[24]_PORT_A_byte_mask">YD1_q_a[24]_PORT_A_byte_mask</A>, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
<P><A NAME="YD1_q_a[24]_clock_0">YD1_q_a[24]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[24]_clock_enable_0">YD1_q_a[24]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[24]_PORT_A_data_out">YD1_q_a[24]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[24]_PORT_A_data_in_reg">YD1_q_a[24]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[24]_PORT_A_address_reg">YD1_q_a[24]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[24]_PORT_A_write_enable_reg">YD1_q_a[24]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[24]_PORT_A_read_enable_reg">YD1_q_a[24]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[24]_PORT_A_byte_mask_reg">YD1_q_a[24]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[24]_clock_0">YD1_q_a[24]_clock_0</A>, , <A HREF="#YD1_q_a[24]_clock_enable_0">YD1_q_a[24]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[24]">YD1_q_a[24]</A> = <A HREF="#YD1_q_a[24]_PORT_A_data_out">YD1_q_a[24]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[25] at M10K_X14_Y14_N0
<P><A NAME="YD1_q_a[24]_PORT_A_data_in">YD1_q_a[24]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L28">VB2L28</A>, <A HREF="#VB2L29">VB2L29</A>);
<P><A NAME="YD1_q_a[24]_PORT_A_data_in_reg">YD1_q_a[24]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[24]_PORT_A_data_in">YD1_q_a[24]_PORT_A_data_in</A>, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
<P><A NAME="YD1_q_a[24]_PORT_A_address">YD1_q_a[24]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[24]_PORT_A_address_reg">YD1_q_a[24]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[24]_PORT_A_address">YD1_q_a[24]_PORT_A_address</A>, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
<P><A NAME="YD1_q_a[24]_PORT_A_write_enable">YD1_q_a[24]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[24]_PORT_A_write_enable_reg">YD1_q_a[24]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[24]_PORT_A_write_enable">YD1_q_a[24]_PORT_A_write_enable</A>, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
<P><A NAME="YD1_q_a[24]_PORT_A_read_enable">YD1_q_a[24]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[24]_PORT_A_read_enable_reg">YD1_q_a[24]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[24]_PORT_A_read_enable">YD1_q_a[24]_PORT_A_read_enable</A>, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
<P><A NAME="YD1_q_a[24]_PORT_A_byte_mask">YD1_q_a[24]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[35]">VB2_src_data[35]</A>;
<P><A NAME="YD1_q_a[24]_PORT_A_byte_mask_reg">YD1_q_a[24]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[24]_PORT_A_byte_mask">YD1_q_a[24]_PORT_A_byte_mask</A>, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
<P><A NAME="YD1_q_a[24]_clock_0">YD1_q_a[24]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[24]_clock_enable_0">YD1_q_a[24]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[24]_PORT_A_data_out">YD1_q_a[24]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[24]_PORT_A_data_in_reg">YD1_q_a[24]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[24]_PORT_A_address_reg">YD1_q_a[24]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[24]_PORT_A_write_enable_reg">YD1_q_a[24]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[24]_PORT_A_read_enable_reg">YD1_q_a[24]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[24]_PORT_A_byte_mask_reg">YD1_q_a[24]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[24]_clock_0">YD1_q_a[24]_clock_0</A>, , <A HREF="#YD1_q_a[24]_clock_enable_0">YD1_q_a[24]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[25]">YD1_q_a[25]</A> = <A HREF="#YD1_q_a[24]_PORT_A_data_out">YD1_q_a[24]_PORT_A_data_out</A>[1];


<P> --YD1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[26] at M10K_X5_Y12_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[26]_PORT_A_data_in">YD1_q_a[26]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L30">VB2L30</A>, <A HREF="#VB2L52">VB2L52</A>);
<P><A NAME="YD1_q_a[26]_PORT_A_data_in_reg">YD1_q_a[26]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[26]_PORT_A_data_in">YD1_q_a[26]_PORT_A_data_in</A>, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
<P><A NAME="YD1_q_a[26]_PORT_A_address">YD1_q_a[26]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[26]_PORT_A_address_reg">YD1_q_a[26]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[26]_PORT_A_address">YD1_q_a[26]_PORT_A_address</A>, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
<P><A NAME="YD1_q_a[26]_PORT_A_write_enable">YD1_q_a[26]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[26]_PORT_A_write_enable_reg">YD1_q_a[26]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[26]_PORT_A_write_enable">YD1_q_a[26]_PORT_A_write_enable</A>, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
<P><A NAME="YD1_q_a[26]_PORT_A_read_enable">YD1_q_a[26]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[26]_PORT_A_read_enable_reg">YD1_q_a[26]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[26]_PORT_A_read_enable">YD1_q_a[26]_PORT_A_read_enable</A>, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
<P><A NAME="YD1_q_a[26]_PORT_A_byte_mask">YD1_q_a[26]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[35]">VB2_src_data[35]</A>;
<P><A NAME="YD1_q_a[26]_PORT_A_byte_mask_reg">YD1_q_a[26]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[26]_PORT_A_byte_mask">YD1_q_a[26]_PORT_A_byte_mask</A>, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
<P><A NAME="YD1_q_a[26]_clock_0">YD1_q_a[26]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[26]_clock_enable_0">YD1_q_a[26]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[26]_PORT_A_data_out">YD1_q_a[26]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[26]_PORT_A_data_in_reg">YD1_q_a[26]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[26]_PORT_A_address_reg">YD1_q_a[26]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[26]_PORT_A_write_enable_reg">YD1_q_a[26]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[26]_PORT_A_read_enable_reg">YD1_q_a[26]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[26]_PORT_A_byte_mask_reg">YD1_q_a[26]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[26]_clock_0">YD1_q_a[26]_clock_0</A>, , <A HREF="#YD1_q_a[26]_clock_enable_0">YD1_q_a[26]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[26]">YD1_q_a[26]</A> = <A HREF="#YD1_q_a[26]_PORT_A_data_out">YD1_q_a[26]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[27] at M10K_X5_Y12_N0
<P><A NAME="YD1_q_a[26]_PORT_A_data_in">YD1_q_a[26]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L30">VB2L30</A>, <A HREF="#VB2L52">VB2L52</A>);
<P><A NAME="YD1_q_a[26]_PORT_A_data_in_reg">YD1_q_a[26]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[26]_PORT_A_data_in">YD1_q_a[26]_PORT_A_data_in</A>, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
<P><A NAME="YD1_q_a[26]_PORT_A_address">YD1_q_a[26]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[26]_PORT_A_address_reg">YD1_q_a[26]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[26]_PORT_A_address">YD1_q_a[26]_PORT_A_address</A>, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
<P><A NAME="YD1_q_a[26]_PORT_A_write_enable">YD1_q_a[26]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[26]_PORT_A_write_enable_reg">YD1_q_a[26]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[26]_PORT_A_write_enable">YD1_q_a[26]_PORT_A_write_enable</A>, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
<P><A NAME="YD1_q_a[26]_PORT_A_read_enable">YD1_q_a[26]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[26]_PORT_A_read_enable_reg">YD1_q_a[26]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[26]_PORT_A_read_enable">YD1_q_a[26]_PORT_A_read_enable</A>, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
<P><A NAME="YD1_q_a[26]_PORT_A_byte_mask">YD1_q_a[26]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[35]">VB2_src_data[35]</A>;
<P><A NAME="YD1_q_a[26]_PORT_A_byte_mask_reg">YD1_q_a[26]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[26]_PORT_A_byte_mask">YD1_q_a[26]_PORT_A_byte_mask</A>, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
<P><A NAME="YD1_q_a[26]_clock_0">YD1_q_a[26]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[26]_clock_enable_0">YD1_q_a[26]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[26]_PORT_A_data_out">YD1_q_a[26]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[26]_PORT_A_data_in_reg">YD1_q_a[26]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[26]_PORT_A_address_reg">YD1_q_a[26]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[26]_PORT_A_write_enable_reg">YD1_q_a[26]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[26]_PORT_A_read_enable_reg">YD1_q_a[26]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[26]_PORT_A_byte_mask_reg">YD1_q_a[26]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[26]_clock_0">YD1_q_a[26]_clock_0</A>, , <A HREF="#YD1_q_a[26]_clock_enable_0">YD1_q_a[26]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[27]">YD1_q_a[27]</A> = <A HREF="#YD1_q_a[26]_PORT_A_data_out">YD1_q_a[26]_PORT_A_data_out</A>[1];


<P> --YD1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[11] at M10K_X14_Y10_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[11]_PORT_A_data_in">YD1_q_a[11]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L31">VB2L31</A>, <A HREF="#VB2L32">VB2L32</A>);
<P><A NAME="YD1_q_a[11]_PORT_A_data_in_reg">YD1_q_a[11]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[11]_PORT_A_data_in">YD1_q_a[11]_PORT_A_data_in</A>, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
<P><A NAME="YD1_q_a[11]_PORT_A_address">YD1_q_a[11]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[11]_PORT_A_address_reg">YD1_q_a[11]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[11]_PORT_A_address">YD1_q_a[11]_PORT_A_address</A>, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
<P><A NAME="YD1_q_a[11]_PORT_A_write_enable">YD1_q_a[11]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[11]_PORT_A_write_enable_reg">YD1_q_a[11]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[11]_PORT_A_write_enable">YD1_q_a[11]_PORT_A_write_enable</A>, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
<P><A NAME="YD1_q_a[11]_PORT_A_read_enable">YD1_q_a[11]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[11]_PORT_A_read_enable_reg">YD1_q_a[11]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[11]_PORT_A_read_enable">YD1_q_a[11]_PORT_A_read_enable</A>, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
<P><A NAME="YD1_q_a[11]_PORT_A_byte_mask">YD1_q_a[11]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[33]">VB2_src_data[33]</A>;
<P><A NAME="YD1_q_a[11]_PORT_A_byte_mask_reg">YD1_q_a[11]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[11]_PORT_A_byte_mask">YD1_q_a[11]_PORT_A_byte_mask</A>, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
<P><A NAME="YD1_q_a[11]_clock_0">YD1_q_a[11]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[11]_clock_enable_0">YD1_q_a[11]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[11]_PORT_A_data_out">YD1_q_a[11]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[11]_PORT_A_data_in_reg">YD1_q_a[11]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[11]_PORT_A_address_reg">YD1_q_a[11]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[11]_PORT_A_write_enable_reg">YD1_q_a[11]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[11]_PORT_A_read_enable_reg">YD1_q_a[11]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[11]_PORT_A_byte_mask_reg">YD1_q_a[11]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[11]_clock_0">YD1_q_a[11]_clock_0</A>, , <A HREF="#YD1_q_a[11]_clock_enable_0">YD1_q_a[11]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[11]">YD1_q_a[11]</A> = <A HREF="#YD1_q_a[11]_PORT_A_data_out">YD1_q_a[11]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[12] at M10K_X14_Y10_N0
<P><A NAME="YD1_q_a[11]_PORT_A_data_in">YD1_q_a[11]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L31">VB2L31</A>, <A HREF="#VB2L32">VB2L32</A>);
<P><A NAME="YD1_q_a[11]_PORT_A_data_in_reg">YD1_q_a[11]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[11]_PORT_A_data_in">YD1_q_a[11]_PORT_A_data_in</A>, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
<P><A NAME="YD1_q_a[11]_PORT_A_address">YD1_q_a[11]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[11]_PORT_A_address_reg">YD1_q_a[11]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[11]_PORT_A_address">YD1_q_a[11]_PORT_A_address</A>, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
<P><A NAME="YD1_q_a[11]_PORT_A_write_enable">YD1_q_a[11]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[11]_PORT_A_write_enable_reg">YD1_q_a[11]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[11]_PORT_A_write_enable">YD1_q_a[11]_PORT_A_write_enable</A>, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
<P><A NAME="YD1_q_a[11]_PORT_A_read_enable">YD1_q_a[11]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[11]_PORT_A_read_enable_reg">YD1_q_a[11]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[11]_PORT_A_read_enable">YD1_q_a[11]_PORT_A_read_enable</A>, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
<P><A NAME="YD1_q_a[11]_PORT_A_byte_mask">YD1_q_a[11]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[33]">VB2_src_data[33]</A>;
<P><A NAME="YD1_q_a[11]_PORT_A_byte_mask_reg">YD1_q_a[11]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[11]_PORT_A_byte_mask">YD1_q_a[11]_PORT_A_byte_mask</A>, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
<P><A NAME="YD1_q_a[11]_clock_0">YD1_q_a[11]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[11]_clock_enable_0">YD1_q_a[11]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[11]_PORT_A_data_out">YD1_q_a[11]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[11]_PORT_A_data_in_reg">YD1_q_a[11]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[11]_PORT_A_address_reg">YD1_q_a[11]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[11]_PORT_A_write_enable_reg">YD1_q_a[11]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[11]_PORT_A_read_enable_reg">YD1_q_a[11]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[11]_PORT_A_byte_mask_reg">YD1_q_a[11]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[11]_clock_0">YD1_q_a[11]_clock_0</A>, , <A HREF="#YD1_q_a[11]_clock_enable_0">YD1_q_a[11]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[12]">YD1_q_a[12]</A> = <A HREF="#YD1_q_a[11]_PORT_A_data_out">YD1_q_a[11]_PORT_A_data_out</A>[1];


<P> --YD1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[13] at M10K_X14_Y12_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[13]_PORT_A_data_in">YD1_q_a[13]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L33">VB2L33</A>, <A HREF="#VB2L34">VB2L34</A>);
<P><A NAME="YD1_q_a[13]_PORT_A_data_in_reg">YD1_q_a[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[13]_PORT_A_data_in">YD1_q_a[13]_PORT_A_data_in</A>, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
<P><A NAME="YD1_q_a[13]_PORT_A_address">YD1_q_a[13]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[13]_PORT_A_address_reg">YD1_q_a[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[13]_PORT_A_address">YD1_q_a[13]_PORT_A_address</A>, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
<P><A NAME="YD1_q_a[13]_PORT_A_write_enable">YD1_q_a[13]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[13]_PORT_A_write_enable_reg">YD1_q_a[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[13]_PORT_A_write_enable">YD1_q_a[13]_PORT_A_write_enable</A>, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
<P><A NAME="YD1_q_a[13]_PORT_A_read_enable">YD1_q_a[13]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[13]_PORT_A_read_enable_reg">YD1_q_a[13]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[13]_PORT_A_read_enable">YD1_q_a[13]_PORT_A_read_enable</A>, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
<P><A NAME="YD1_q_a[13]_PORT_A_byte_mask">YD1_q_a[13]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[33]">VB2_src_data[33]</A>;
<P><A NAME="YD1_q_a[13]_PORT_A_byte_mask_reg">YD1_q_a[13]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[13]_PORT_A_byte_mask">YD1_q_a[13]_PORT_A_byte_mask</A>, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
<P><A NAME="YD1_q_a[13]_clock_0">YD1_q_a[13]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[13]_clock_enable_0">YD1_q_a[13]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[13]_PORT_A_data_out">YD1_q_a[13]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[13]_PORT_A_data_in_reg">YD1_q_a[13]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[13]_PORT_A_address_reg">YD1_q_a[13]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[13]_PORT_A_write_enable_reg">YD1_q_a[13]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[13]_PORT_A_read_enable_reg">YD1_q_a[13]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[13]_PORT_A_byte_mask_reg">YD1_q_a[13]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[13]_clock_0">YD1_q_a[13]_clock_0</A>, , <A HREF="#YD1_q_a[13]_clock_enable_0">YD1_q_a[13]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[13]">YD1_q_a[13]</A> = <A HREF="#YD1_q_a[13]_PORT_A_data_out">YD1_q_a[13]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[14] at M10K_X14_Y12_N0
<P><A NAME="YD1_q_a[13]_PORT_A_data_in">YD1_q_a[13]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L33">VB2L33</A>, <A HREF="#VB2L34">VB2L34</A>);
<P><A NAME="YD1_q_a[13]_PORT_A_data_in_reg">YD1_q_a[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[13]_PORT_A_data_in">YD1_q_a[13]_PORT_A_data_in</A>, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
<P><A NAME="YD1_q_a[13]_PORT_A_address">YD1_q_a[13]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[13]_PORT_A_address_reg">YD1_q_a[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[13]_PORT_A_address">YD1_q_a[13]_PORT_A_address</A>, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
<P><A NAME="YD1_q_a[13]_PORT_A_write_enable">YD1_q_a[13]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[13]_PORT_A_write_enable_reg">YD1_q_a[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[13]_PORT_A_write_enable">YD1_q_a[13]_PORT_A_write_enable</A>, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
<P><A NAME="YD1_q_a[13]_PORT_A_read_enable">YD1_q_a[13]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[13]_PORT_A_read_enable_reg">YD1_q_a[13]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[13]_PORT_A_read_enable">YD1_q_a[13]_PORT_A_read_enable</A>, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
<P><A NAME="YD1_q_a[13]_PORT_A_byte_mask">YD1_q_a[13]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[33]">VB2_src_data[33]</A>;
<P><A NAME="YD1_q_a[13]_PORT_A_byte_mask_reg">YD1_q_a[13]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[13]_PORT_A_byte_mask">YD1_q_a[13]_PORT_A_byte_mask</A>, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
<P><A NAME="YD1_q_a[13]_clock_0">YD1_q_a[13]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[13]_clock_enable_0">YD1_q_a[13]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[13]_PORT_A_data_out">YD1_q_a[13]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[13]_PORT_A_data_in_reg">YD1_q_a[13]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[13]_PORT_A_address_reg">YD1_q_a[13]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[13]_PORT_A_write_enable_reg">YD1_q_a[13]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[13]_PORT_A_read_enable_reg">YD1_q_a[13]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[13]_PORT_A_byte_mask_reg">YD1_q_a[13]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[13]_clock_0">YD1_q_a[13]_clock_0</A>, , <A HREF="#YD1_q_a[13]_clock_enable_0">YD1_q_a[13]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[14]">YD1_q_a[14]</A> = <A HREF="#YD1_q_a[13]_PORT_A_data_out">YD1_q_a[13]_PORT_A_data_out</A>[1];


<P> --YD1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[16] at M10K_X5_Y13_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[16]_PORT_A_data_in">YD1_q_a[16]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L36">VB2L36</A>, <A HREF="#VB2L47">VB2L47</A>);
<P><A NAME="YD1_q_a[16]_PORT_A_data_in_reg">YD1_q_a[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[16]_PORT_A_data_in">YD1_q_a[16]_PORT_A_data_in</A>, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
<P><A NAME="YD1_q_a[16]_PORT_A_address">YD1_q_a[16]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[16]_PORT_A_address_reg">YD1_q_a[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[16]_PORT_A_address">YD1_q_a[16]_PORT_A_address</A>, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
<P><A NAME="YD1_q_a[16]_PORT_A_write_enable">YD1_q_a[16]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[16]_PORT_A_write_enable_reg">YD1_q_a[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[16]_PORT_A_write_enable">YD1_q_a[16]_PORT_A_write_enable</A>, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
<P><A NAME="YD1_q_a[16]_PORT_A_read_enable">YD1_q_a[16]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[16]_PORT_A_read_enable_reg">YD1_q_a[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[16]_PORT_A_read_enable">YD1_q_a[16]_PORT_A_read_enable</A>, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
<P><A NAME="YD1_q_a[16]_PORT_A_byte_mask">YD1_q_a[16]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[34]">VB2_src_data[34]</A>;
<P><A NAME="YD1_q_a[16]_PORT_A_byte_mask_reg">YD1_q_a[16]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[16]_PORT_A_byte_mask">YD1_q_a[16]_PORT_A_byte_mask</A>, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
<P><A NAME="YD1_q_a[16]_clock_0">YD1_q_a[16]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[16]_clock_enable_0">YD1_q_a[16]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[16]_PORT_A_data_out">YD1_q_a[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[16]_PORT_A_data_in_reg">YD1_q_a[16]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[16]_PORT_A_address_reg">YD1_q_a[16]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[16]_PORT_A_write_enable_reg">YD1_q_a[16]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[16]_PORT_A_read_enable_reg">YD1_q_a[16]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[16]_PORT_A_byte_mask_reg">YD1_q_a[16]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[16]_clock_0">YD1_q_a[16]_clock_0</A>, , <A HREF="#YD1_q_a[16]_clock_enable_0">YD1_q_a[16]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[16]">YD1_q_a[16]</A> = <A HREF="#YD1_q_a[16]_PORT_A_data_out">YD1_q_a[16]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[18] at M10K_X5_Y13_N0
<P><A NAME="YD1_q_a[16]_PORT_A_data_in">YD1_q_a[16]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L36">VB2L36</A>, <A HREF="#VB2L47">VB2L47</A>);
<P><A NAME="YD1_q_a[16]_PORT_A_data_in_reg">YD1_q_a[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[16]_PORT_A_data_in">YD1_q_a[16]_PORT_A_data_in</A>, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
<P><A NAME="YD1_q_a[16]_PORT_A_address">YD1_q_a[16]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[16]_PORT_A_address_reg">YD1_q_a[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[16]_PORT_A_address">YD1_q_a[16]_PORT_A_address</A>, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
<P><A NAME="YD1_q_a[16]_PORT_A_write_enable">YD1_q_a[16]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[16]_PORT_A_write_enable_reg">YD1_q_a[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[16]_PORT_A_write_enable">YD1_q_a[16]_PORT_A_write_enable</A>, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
<P><A NAME="YD1_q_a[16]_PORT_A_read_enable">YD1_q_a[16]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[16]_PORT_A_read_enable_reg">YD1_q_a[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[16]_PORT_A_read_enable">YD1_q_a[16]_PORT_A_read_enable</A>, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
<P><A NAME="YD1_q_a[16]_PORT_A_byte_mask">YD1_q_a[16]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[34]">VB2_src_data[34]</A>;
<P><A NAME="YD1_q_a[16]_PORT_A_byte_mask_reg">YD1_q_a[16]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[16]_PORT_A_byte_mask">YD1_q_a[16]_PORT_A_byte_mask</A>, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
<P><A NAME="YD1_q_a[16]_clock_0">YD1_q_a[16]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[16]_clock_enable_0">YD1_q_a[16]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[16]_PORT_A_data_out">YD1_q_a[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[16]_PORT_A_data_in_reg">YD1_q_a[16]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[16]_PORT_A_address_reg">YD1_q_a[16]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[16]_PORT_A_write_enable_reg">YD1_q_a[16]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[16]_PORT_A_read_enable_reg">YD1_q_a[16]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[16]_PORT_A_byte_mask_reg">YD1_q_a[16]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[16]_clock_0">YD1_q_a[16]_clock_0</A>, , <A HREF="#YD1_q_a[16]_clock_enable_0">YD1_q_a[16]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[18]">YD1_q_a[18]</A> = <A HREF="#YD1_q_a[16]_PORT_A_data_out">YD1_q_a[16]_PORT_A_data_out</A>[1];


<P> --YD1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[2] at M10K_X26_Y13_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[2]_PORT_A_data_in">YD1_q_a[2]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L38">VB2L38</A>, <A HREF="#VB2L39">VB2L39</A>);
<P><A NAME="YD1_q_a[2]_PORT_A_data_in_reg">YD1_q_a[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[2]_PORT_A_data_in">YD1_q_a[2]_PORT_A_data_in</A>, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
<P><A NAME="YD1_q_a[2]_PORT_A_address">YD1_q_a[2]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[2]_PORT_A_address_reg">YD1_q_a[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[2]_PORT_A_address">YD1_q_a[2]_PORT_A_address</A>, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
<P><A NAME="YD1_q_a[2]_PORT_A_write_enable">YD1_q_a[2]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[2]_PORT_A_write_enable_reg">YD1_q_a[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[2]_PORT_A_write_enable">YD1_q_a[2]_PORT_A_write_enable</A>, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
<P><A NAME="YD1_q_a[2]_PORT_A_read_enable">YD1_q_a[2]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[2]_PORT_A_read_enable_reg">YD1_q_a[2]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[2]_PORT_A_read_enable">YD1_q_a[2]_PORT_A_read_enable</A>, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
<P><A NAME="YD1_q_a[2]_PORT_A_byte_mask">YD1_q_a[2]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[32]">VB2_src_data[32]</A>;
<P><A NAME="YD1_q_a[2]_PORT_A_byte_mask_reg">YD1_q_a[2]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[2]_PORT_A_byte_mask">YD1_q_a[2]_PORT_A_byte_mask</A>, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
<P><A NAME="YD1_q_a[2]_clock_0">YD1_q_a[2]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[2]_clock_enable_0">YD1_q_a[2]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[2]_PORT_A_data_out">YD1_q_a[2]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[2]_PORT_A_data_in_reg">YD1_q_a[2]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[2]_PORT_A_address_reg">YD1_q_a[2]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[2]_PORT_A_write_enable_reg">YD1_q_a[2]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[2]_PORT_A_read_enable_reg">YD1_q_a[2]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[2]_PORT_A_byte_mask_reg">YD1_q_a[2]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[2]_clock_0">YD1_q_a[2]_clock_0</A>, , <A HREF="#YD1_q_a[2]_clock_enable_0">YD1_q_a[2]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[2]">YD1_q_a[2]</A> = <A HREF="#YD1_q_a[2]_PORT_A_data_out">YD1_q_a[2]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[3] at M10K_X26_Y13_N0
<P><A NAME="YD1_q_a[2]_PORT_A_data_in">YD1_q_a[2]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L38">VB2L38</A>, <A HREF="#VB2L39">VB2L39</A>);
<P><A NAME="YD1_q_a[2]_PORT_A_data_in_reg">YD1_q_a[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[2]_PORT_A_data_in">YD1_q_a[2]_PORT_A_data_in</A>, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
<P><A NAME="YD1_q_a[2]_PORT_A_address">YD1_q_a[2]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[2]_PORT_A_address_reg">YD1_q_a[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[2]_PORT_A_address">YD1_q_a[2]_PORT_A_address</A>, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
<P><A NAME="YD1_q_a[2]_PORT_A_write_enable">YD1_q_a[2]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[2]_PORT_A_write_enable_reg">YD1_q_a[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[2]_PORT_A_write_enable">YD1_q_a[2]_PORT_A_write_enable</A>, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
<P><A NAME="YD1_q_a[2]_PORT_A_read_enable">YD1_q_a[2]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[2]_PORT_A_read_enable_reg">YD1_q_a[2]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[2]_PORT_A_read_enable">YD1_q_a[2]_PORT_A_read_enable</A>, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
<P><A NAME="YD1_q_a[2]_PORT_A_byte_mask">YD1_q_a[2]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[32]">VB2_src_data[32]</A>;
<P><A NAME="YD1_q_a[2]_PORT_A_byte_mask_reg">YD1_q_a[2]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[2]_PORT_A_byte_mask">YD1_q_a[2]_PORT_A_byte_mask</A>, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
<P><A NAME="YD1_q_a[2]_clock_0">YD1_q_a[2]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[2]_clock_enable_0">YD1_q_a[2]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[2]_PORT_A_data_out">YD1_q_a[2]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[2]_PORT_A_data_in_reg">YD1_q_a[2]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[2]_PORT_A_address_reg">YD1_q_a[2]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[2]_PORT_A_write_enable_reg">YD1_q_a[2]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[2]_PORT_A_read_enable_reg">YD1_q_a[2]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[2]_PORT_A_byte_mask_reg">YD1_q_a[2]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[2]_clock_0">YD1_q_a[2]_clock_0</A>, , <A HREF="#YD1_q_a[2]_clock_enable_0">YD1_q_a[2]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[3]">YD1_q_a[3]</A> = <A HREF="#YD1_q_a[2]_PORT_A_data_out">YD1_q_a[2]_PORT_A_data_out</A>[1];


<P> --YD1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[4] at M10K_X26_Y10_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[4]_PORT_A_data_in">YD1_q_a[4]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L40">VB2L40</A>, <A HREF="#VB2L41">VB2L41</A>);
<P><A NAME="YD1_q_a[4]_PORT_A_data_in_reg">YD1_q_a[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[4]_PORT_A_data_in">YD1_q_a[4]_PORT_A_data_in</A>, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
<P><A NAME="YD1_q_a[4]_PORT_A_address">YD1_q_a[4]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[4]_PORT_A_address_reg">YD1_q_a[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[4]_PORT_A_address">YD1_q_a[4]_PORT_A_address</A>, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
<P><A NAME="YD1_q_a[4]_PORT_A_write_enable">YD1_q_a[4]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[4]_PORT_A_write_enable_reg">YD1_q_a[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[4]_PORT_A_write_enable">YD1_q_a[4]_PORT_A_write_enable</A>, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
<P><A NAME="YD1_q_a[4]_PORT_A_read_enable">YD1_q_a[4]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[4]_PORT_A_read_enable_reg">YD1_q_a[4]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[4]_PORT_A_read_enable">YD1_q_a[4]_PORT_A_read_enable</A>, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
<P><A NAME="YD1_q_a[4]_PORT_A_byte_mask">YD1_q_a[4]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[32]">VB2_src_data[32]</A>;
<P><A NAME="YD1_q_a[4]_PORT_A_byte_mask_reg">YD1_q_a[4]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[4]_PORT_A_byte_mask">YD1_q_a[4]_PORT_A_byte_mask</A>, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
<P><A NAME="YD1_q_a[4]_clock_0">YD1_q_a[4]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[4]_clock_enable_0">YD1_q_a[4]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[4]_PORT_A_data_out">YD1_q_a[4]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[4]_PORT_A_data_in_reg">YD1_q_a[4]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[4]_PORT_A_address_reg">YD1_q_a[4]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[4]_PORT_A_write_enable_reg">YD1_q_a[4]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[4]_PORT_A_read_enable_reg">YD1_q_a[4]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[4]_PORT_A_byte_mask_reg">YD1_q_a[4]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[4]_clock_0">YD1_q_a[4]_clock_0</A>, , <A HREF="#YD1_q_a[4]_clock_enable_0">YD1_q_a[4]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[4]">YD1_q_a[4]</A> = <A HREF="#YD1_q_a[4]_PORT_A_data_out">YD1_q_a[4]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[5] at M10K_X26_Y10_N0
<P><A NAME="YD1_q_a[4]_PORT_A_data_in">YD1_q_a[4]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L40">VB2L40</A>, <A HREF="#VB2L41">VB2L41</A>);
<P><A NAME="YD1_q_a[4]_PORT_A_data_in_reg">YD1_q_a[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[4]_PORT_A_data_in">YD1_q_a[4]_PORT_A_data_in</A>, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
<P><A NAME="YD1_q_a[4]_PORT_A_address">YD1_q_a[4]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[4]_PORT_A_address_reg">YD1_q_a[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[4]_PORT_A_address">YD1_q_a[4]_PORT_A_address</A>, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
<P><A NAME="YD1_q_a[4]_PORT_A_write_enable">YD1_q_a[4]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[4]_PORT_A_write_enable_reg">YD1_q_a[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[4]_PORT_A_write_enable">YD1_q_a[4]_PORT_A_write_enable</A>, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
<P><A NAME="YD1_q_a[4]_PORT_A_read_enable">YD1_q_a[4]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[4]_PORT_A_read_enable_reg">YD1_q_a[4]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[4]_PORT_A_read_enable">YD1_q_a[4]_PORT_A_read_enable</A>, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
<P><A NAME="YD1_q_a[4]_PORT_A_byte_mask">YD1_q_a[4]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[32]">VB2_src_data[32]</A>;
<P><A NAME="YD1_q_a[4]_PORT_A_byte_mask_reg">YD1_q_a[4]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[4]_PORT_A_byte_mask">YD1_q_a[4]_PORT_A_byte_mask</A>, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
<P><A NAME="YD1_q_a[4]_clock_0">YD1_q_a[4]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[4]_clock_enable_0">YD1_q_a[4]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[4]_PORT_A_data_out">YD1_q_a[4]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[4]_PORT_A_data_in_reg">YD1_q_a[4]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[4]_PORT_A_address_reg">YD1_q_a[4]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[4]_PORT_A_write_enable_reg">YD1_q_a[4]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[4]_PORT_A_read_enable_reg">YD1_q_a[4]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[4]_PORT_A_byte_mask_reg">YD1_q_a[4]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[4]_clock_0">YD1_q_a[4]_clock_0</A>, , <A HREF="#YD1_q_a[4]_clock_enable_0">YD1_q_a[4]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[5]">YD1_q_a[5]</A> = <A HREF="#YD1_q_a[4]_PORT_A_data_out">YD1_q_a[4]_PORT_A_data_out</A>[1];


<P> --SC1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1] at FF_X17_Y8_N2
<P> --register power-up is low

<P><A NAME="SC1_F_pc[1]">SC1_F_pc[1]</A> = DFFEAS(<A HREF="#SC1L675">SC1L675</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>,  );


<P> --SC1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27] at FF_X15_Y7_N16
<P> --register power-up is low

<P><A NAME="SC1_D_iw[27]">SC1_D_iw[27]</A> = DFFEAS(<A HREF="#SC1L654">SC1L654</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  , <A HREF="#SC1L1047">SC1L1047</A>,  );


<P> --SC1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28] at FF_X15_Y7_N25
<P> --register power-up is low

<P><A NAME="SC1_D_iw[28]">SC1_D_iw[28]</A> = DFFEAS(<A HREF="#SC1L655">SC1L655</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  , <A HREF="#SC1L1047">SC1L1047</A>,  );


<P> --SC1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29] at FF_X15_Y7_N10
<P> --register power-up is low

<P><A NAME="SC1_D_iw[29]">SC1_D_iw[29]</A> = DFFEAS(<A HREF="#SC1L656">SC1L656</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  , <A HREF="#SC1L1047">SC1L1047</A>,  );


<P> --SC1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30] at FF_X10_Y7_N31
<P> --register power-up is low

<P><A NAME="SC1_D_iw[30]">SC1_D_iw[30]</A> = DFFEAS(<A HREF="#SC1L657">SC1L657</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  , <A HREF="#SC1L1047">SC1L1047</A>,  );


<P> --SC1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31] at FF_X10_Y7_N34
<P> --register power-up is low

<P><A NAME="SC1_D_iw[31]">SC1_D_iw[31]</A> = DFFEAS(<A HREF="#SC1L658">SC1L658</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  , <A HREF="#SC1L1047">SC1L1047</A>,  );


<P> --YD1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[9] at M10K_X5_Y11_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[9]_PORT_A_data_in">YD1_q_a[9]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L43">VB2L43</A>, <A HREF="#VB2L35">VB2L35</A>);
<P><A NAME="YD1_q_a[9]_PORT_A_data_in_reg">YD1_q_a[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[9]_PORT_A_data_in">YD1_q_a[9]_PORT_A_data_in</A>, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
<P><A NAME="YD1_q_a[9]_PORT_A_address">YD1_q_a[9]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[9]_PORT_A_address_reg">YD1_q_a[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[9]_PORT_A_address">YD1_q_a[9]_PORT_A_address</A>, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
<P><A NAME="YD1_q_a[9]_PORT_A_write_enable">YD1_q_a[9]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[9]_PORT_A_write_enable_reg">YD1_q_a[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[9]_PORT_A_write_enable">YD1_q_a[9]_PORT_A_write_enable</A>, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
<P><A NAME="YD1_q_a[9]_PORT_A_read_enable">YD1_q_a[9]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[9]_PORT_A_read_enable_reg">YD1_q_a[9]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[9]_PORT_A_read_enable">YD1_q_a[9]_PORT_A_read_enable</A>, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
<P><A NAME="YD1_q_a[9]_PORT_A_byte_mask">YD1_q_a[9]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[33]">VB2_src_data[33]</A>;
<P><A NAME="YD1_q_a[9]_PORT_A_byte_mask_reg">YD1_q_a[9]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[9]_PORT_A_byte_mask">YD1_q_a[9]_PORT_A_byte_mask</A>, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
<P><A NAME="YD1_q_a[9]_clock_0">YD1_q_a[9]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[9]_clock_enable_0">YD1_q_a[9]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[9]_PORT_A_data_out">YD1_q_a[9]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[9]_PORT_A_data_in_reg">YD1_q_a[9]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[9]_PORT_A_address_reg">YD1_q_a[9]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[9]_PORT_A_write_enable_reg">YD1_q_a[9]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[9]_PORT_A_read_enable_reg">YD1_q_a[9]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[9]_PORT_A_byte_mask_reg">YD1_q_a[9]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[9]_clock_0">YD1_q_a[9]_clock_0</A>, , <A HREF="#YD1_q_a[9]_clock_enable_0">YD1_q_a[9]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[9]">YD1_q_a[9]</A> = <A HREF="#YD1_q_a[9]_PORT_A_data_out">YD1_q_a[9]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[15] at M10K_X5_Y11_N0
<P><A NAME="YD1_q_a[9]_PORT_A_data_in">YD1_q_a[9]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L43">VB2L43</A>, <A HREF="#VB2L35">VB2L35</A>);
<P><A NAME="YD1_q_a[9]_PORT_A_data_in_reg">YD1_q_a[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[9]_PORT_A_data_in">YD1_q_a[9]_PORT_A_data_in</A>, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
<P><A NAME="YD1_q_a[9]_PORT_A_address">YD1_q_a[9]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[9]_PORT_A_address_reg">YD1_q_a[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[9]_PORT_A_address">YD1_q_a[9]_PORT_A_address</A>, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
<P><A NAME="YD1_q_a[9]_PORT_A_write_enable">YD1_q_a[9]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[9]_PORT_A_write_enable_reg">YD1_q_a[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[9]_PORT_A_write_enable">YD1_q_a[9]_PORT_A_write_enable</A>, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
<P><A NAME="YD1_q_a[9]_PORT_A_read_enable">YD1_q_a[9]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[9]_PORT_A_read_enable_reg">YD1_q_a[9]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[9]_PORT_A_read_enable">YD1_q_a[9]_PORT_A_read_enable</A>, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
<P><A NAME="YD1_q_a[9]_PORT_A_byte_mask">YD1_q_a[9]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[33]">VB2_src_data[33]</A>;
<P><A NAME="YD1_q_a[9]_PORT_A_byte_mask_reg">YD1_q_a[9]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[9]_PORT_A_byte_mask">YD1_q_a[9]_PORT_A_byte_mask</A>, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
<P><A NAME="YD1_q_a[9]_clock_0">YD1_q_a[9]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[9]_clock_enable_0">YD1_q_a[9]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[9]_PORT_A_data_out">YD1_q_a[9]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[9]_PORT_A_data_in_reg">YD1_q_a[9]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[9]_PORT_A_address_reg">YD1_q_a[9]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[9]_PORT_A_write_enable_reg">YD1_q_a[9]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[9]_PORT_A_read_enable_reg">YD1_q_a[9]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[9]_PORT_A_byte_mask_reg">YD1_q_a[9]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[9]_clock_0">YD1_q_a[9]_clock_0</A>, , <A HREF="#YD1_q_a[9]_clock_enable_0">YD1_q_a[9]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[15]">YD1_q_a[15]</A> = <A HREF="#YD1_q_a[9]_PORT_A_data_out">YD1_q_a[9]_PORT_A_data_out</A>[1];


<P> --YD1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[8] at M10K_X14_Y9_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[8]_PORT_A_data_in">YD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L44">VB2L44</A>, <A HREF="#VB2L46">VB2L46</A>);
<P><A NAME="YD1_q_a[8]_PORT_A_data_in_reg">YD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[8]_PORT_A_data_in">YD1_q_a[8]_PORT_A_data_in</A>, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
<P><A NAME="YD1_q_a[8]_PORT_A_address">YD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[8]_PORT_A_address_reg">YD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[8]_PORT_A_address">YD1_q_a[8]_PORT_A_address</A>, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
<P><A NAME="YD1_q_a[8]_PORT_A_write_enable">YD1_q_a[8]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[8]_PORT_A_write_enable_reg">YD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[8]_PORT_A_write_enable">YD1_q_a[8]_PORT_A_write_enable</A>, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
<P><A NAME="YD1_q_a[8]_PORT_A_read_enable">YD1_q_a[8]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[8]_PORT_A_read_enable_reg">YD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[8]_PORT_A_read_enable">YD1_q_a[8]_PORT_A_read_enable</A>, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
<P><A NAME="YD1_q_a[8]_PORT_A_byte_mask">YD1_q_a[8]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[33]">VB2_src_data[33]</A>;
<P><A NAME="YD1_q_a[8]_PORT_A_byte_mask_reg">YD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[8]_PORT_A_byte_mask">YD1_q_a[8]_PORT_A_byte_mask</A>, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
<P><A NAME="YD1_q_a[8]_clock_0">YD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[8]_clock_enable_0">YD1_q_a[8]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[8]_PORT_A_data_out">YD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[8]_PORT_A_data_in_reg">YD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[8]_PORT_A_address_reg">YD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[8]_PORT_A_write_enable_reg">YD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[8]_PORT_A_read_enable_reg">YD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[8]_PORT_A_byte_mask_reg">YD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[8]_clock_0">YD1_q_a[8]_clock_0</A>, , <A HREF="#YD1_q_a[8]_clock_enable_0">YD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[8]">YD1_q_a[8]</A> = <A HREF="#YD1_q_a[8]_PORT_A_data_out">YD1_q_a[8]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[10] at M10K_X14_Y9_N0
<P><A NAME="YD1_q_a[8]_PORT_A_data_in">YD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L44">VB2L44</A>, <A HREF="#VB2L46">VB2L46</A>);
<P><A NAME="YD1_q_a[8]_PORT_A_data_in_reg">YD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[8]_PORT_A_data_in">YD1_q_a[8]_PORT_A_data_in</A>, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
<P><A NAME="YD1_q_a[8]_PORT_A_address">YD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[8]_PORT_A_address_reg">YD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[8]_PORT_A_address">YD1_q_a[8]_PORT_A_address</A>, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
<P><A NAME="YD1_q_a[8]_PORT_A_write_enable">YD1_q_a[8]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[8]_PORT_A_write_enable_reg">YD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[8]_PORT_A_write_enable">YD1_q_a[8]_PORT_A_write_enable</A>, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
<P><A NAME="YD1_q_a[8]_PORT_A_read_enable">YD1_q_a[8]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[8]_PORT_A_read_enable_reg">YD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[8]_PORT_A_read_enable">YD1_q_a[8]_PORT_A_read_enable</A>, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
<P><A NAME="YD1_q_a[8]_PORT_A_byte_mask">YD1_q_a[8]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[33]">VB2_src_data[33]</A>;
<P><A NAME="YD1_q_a[8]_PORT_A_byte_mask_reg">YD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[8]_PORT_A_byte_mask">YD1_q_a[8]_PORT_A_byte_mask</A>, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
<P><A NAME="YD1_q_a[8]_clock_0">YD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[8]_clock_enable_0">YD1_q_a[8]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[8]_PORT_A_data_out">YD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[8]_PORT_A_data_in_reg">YD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[8]_PORT_A_address_reg">YD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[8]_PORT_A_write_enable_reg">YD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[8]_PORT_A_read_enable_reg">YD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[8]_PORT_A_byte_mask_reg">YD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[8]_clock_0">YD1_q_a[8]_clock_0</A>, , <A HREF="#YD1_q_a[8]_clock_enable_0">YD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[10]">YD1_q_a[10]</A> = <A HREF="#YD1_q_a[8]_PORT_A_data_out">YD1_q_a[8]_PORT_A_data_out</A>[1];


<P> --SC1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0] at FF_X17_Y8_N4
<P> --register power-up is low

<P><A NAME="SC1_F_pc[0]">SC1_F_pc[0]</A> = DFFEAS(<A HREF="#SC1L674">SC1L674</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>,  );


<P> --YD1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[6] at M10K_X14_Y11_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[6]_PORT_A_data_in">YD1_q_a[6]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L45">VB2L45</A>, <A HREF="#VB2L42">VB2L42</A>);
<P><A NAME="YD1_q_a[6]_PORT_A_data_in_reg">YD1_q_a[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[6]_PORT_A_data_in">YD1_q_a[6]_PORT_A_data_in</A>, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
<P><A NAME="YD1_q_a[6]_PORT_A_address">YD1_q_a[6]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[6]_PORT_A_address_reg">YD1_q_a[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[6]_PORT_A_address">YD1_q_a[6]_PORT_A_address</A>, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
<P><A NAME="YD1_q_a[6]_PORT_A_write_enable">YD1_q_a[6]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[6]_PORT_A_write_enable_reg">YD1_q_a[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[6]_PORT_A_write_enable">YD1_q_a[6]_PORT_A_write_enable</A>, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
<P><A NAME="YD1_q_a[6]_PORT_A_read_enable">YD1_q_a[6]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[6]_PORT_A_read_enable_reg">YD1_q_a[6]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[6]_PORT_A_read_enable">YD1_q_a[6]_PORT_A_read_enable</A>, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
<P><A NAME="YD1_q_a[6]_PORT_A_byte_mask">YD1_q_a[6]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[32]">VB2_src_data[32]</A>;
<P><A NAME="YD1_q_a[6]_PORT_A_byte_mask_reg">YD1_q_a[6]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[6]_PORT_A_byte_mask">YD1_q_a[6]_PORT_A_byte_mask</A>, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
<P><A NAME="YD1_q_a[6]_clock_0">YD1_q_a[6]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[6]_clock_enable_0">YD1_q_a[6]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[6]_PORT_A_data_out">YD1_q_a[6]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[6]_PORT_A_data_in_reg">YD1_q_a[6]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[6]_PORT_A_address_reg">YD1_q_a[6]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[6]_PORT_A_write_enable_reg">YD1_q_a[6]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[6]_PORT_A_read_enable_reg">YD1_q_a[6]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[6]_PORT_A_byte_mask_reg">YD1_q_a[6]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[6]_clock_0">YD1_q_a[6]_clock_0</A>, , <A HREF="#YD1_q_a[6]_clock_enable_0">YD1_q_a[6]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[6]">YD1_q_a[6]</A> = <A HREF="#YD1_q_a[6]_PORT_A_data_out">YD1_q_a[6]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[7] at M10K_X14_Y11_N0
<P><A NAME="YD1_q_a[6]_PORT_A_data_in">YD1_q_a[6]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L45">VB2L45</A>, <A HREF="#VB2L42">VB2L42</A>);
<P><A NAME="YD1_q_a[6]_PORT_A_data_in_reg">YD1_q_a[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[6]_PORT_A_data_in">YD1_q_a[6]_PORT_A_data_in</A>, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
<P><A NAME="YD1_q_a[6]_PORT_A_address">YD1_q_a[6]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[6]_PORT_A_address_reg">YD1_q_a[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[6]_PORT_A_address">YD1_q_a[6]_PORT_A_address</A>, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
<P><A NAME="YD1_q_a[6]_PORT_A_write_enable">YD1_q_a[6]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[6]_PORT_A_write_enable_reg">YD1_q_a[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[6]_PORT_A_write_enable">YD1_q_a[6]_PORT_A_write_enable</A>, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
<P><A NAME="YD1_q_a[6]_PORT_A_read_enable">YD1_q_a[6]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[6]_PORT_A_read_enable_reg">YD1_q_a[6]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[6]_PORT_A_read_enable">YD1_q_a[6]_PORT_A_read_enable</A>, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
<P><A NAME="YD1_q_a[6]_PORT_A_byte_mask">YD1_q_a[6]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[32]">VB2_src_data[32]</A>;
<P><A NAME="YD1_q_a[6]_PORT_A_byte_mask_reg">YD1_q_a[6]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[6]_PORT_A_byte_mask">YD1_q_a[6]_PORT_A_byte_mask</A>, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
<P><A NAME="YD1_q_a[6]_clock_0">YD1_q_a[6]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[6]_clock_enable_0">YD1_q_a[6]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[6]_PORT_A_data_out">YD1_q_a[6]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[6]_PORT_A_data_in_reg">YD1_q_a[6]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[6]_PORT_A_address_reg">YD1_q_a[6]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[6]_PORT_A_write_enable_reg">YD1_q_a[6]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[6]_PORT_A_read_enable_reg">YD1_q_a[6]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[6]_PORT_A_byte_mask_reg">YD1_q_a[6]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[6]_clock_0">YD1_q_a[6]_clock_0</A>, , <A HREF="#YD1_q_a[6]_clock_enable_0">YD1_q_a[6]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[7]">YD1_q_a[7]</A> = <A HREF="#YD1_q_a[6]_PORT_A_data_out">YD1_q_a[6]_PORT_A_data_out</A>[1];


<P> --SC1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2] at FF_X17_Y8_N55
<P> --register power-up is low

<P><A NAME="SC1_F_pc[2]">SC1_F_pc[2]</A> = DFFEAS(<A HREF="#SC1L676">SC1L676</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>,  );


<P> --SC1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3] at FF_X18_Y6_N31
<P> --register power-up is low

<P><A NAME="SC1_F_pc[3]">SC1_F_pc[3]</A> = DFFEAS(<A HREF="#SC1L687">SC1L687</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>, VCC,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>);


<P> --YD1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[17] at M10K_X14_Y13_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[17]_PORT_A_data_in">YD1_q_a[17]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L48">VB2L48</A>, <A HREF="#VB2L49">VB2L49</A>);
<P><A NAME="YD1_q_a[17]_PORT_A_data_in_reg">YD1_q_a[17]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[17]_PORT_A_data_in">YD1_q_a[17]_PORT_A_data_in</A>, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
<P><A NAME="YD1_q_a[17]_PORT_A_address">YD1_q_a[17]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[17]_PORT_A_address_reg">YD1_q_a[17]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[17]_PORT_A_address">YD1_q_a[17]_PORT_A_address</A>, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
<P><A NAME="YD1_q_a[17]_PORT_A_write_enable">YD1_q_a[17]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[17]_PORT_A_write_enable_reg">YD1_q_a[17]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[17]_PORT_A_write_enable">YD1_q_a[17]_PORT_A_write_enable</A>, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
<P><A NAME="YD1_q_a[17]_PORT_A_read_enable">YD1_q_a[17]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[17]_PORT_A_read_enable_reg">YD1_q_a[17]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[17]_PORT_A_read_enable">YD1_q_a[17]_PORT_A_read_enable</A>, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
<P><A NAME="YD1_q_a[17]_PORT_A_byte_mask">YD1_q_a[17]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[34]">VB2_src_data[34]</A>;
<P><A NAME="YD1_q_a[17]_PORT_A_byte_mask_reg">YD1_q_a[17]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[17]_PORT_A_byte_mask">YD1_q_a[17]_PORT_A_byte_mask</A>, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
<P><A NAME="YD1_q_a[17]_clock_0">YD1_q_a[17]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[17]_clock_enable_0">YD1_q_a[17]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[17]_PORT_A_data_out">YD1_q_a[17]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[17]_PORT_A_data_in_reg">YD1_q_a[17]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[17]_PORT_A_address_reg">YD1_q_a[17]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[17]_PORT_A_write_enable_reg">YD1_q_a[17]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[17]_PORT_A_read_enable_reg">YD1_q_a[17]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[17]_PORT_A_byte_mask_reg">YD1_q_a[17]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[17]_clock_0">YD1_q_a[17]_clock_0</A>, , <A HREF="#YD1_q_a[17]_clock_enable_0">YD1_q_a[17]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[17]">YD1_q_a[17]</A> = <A HREF="#YD1_q_a[17]_PORT_A_data_out">YD1_q_a[17]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[19] at M10K_X14_Y13_N0
<P><A NAME="YD1_q_a[17]_PORT_A_data_in">YD1_q_a[17]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L48">VB2L48</A>, <A HREF="#VB2L49">VB2L49</A>);
<P><A NAME="YD1_q_a[17]_PORT_A_data_in_reg">YD1_q_a[17]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[17]_PORT_A_data_in">YD1_q_a[17]_PORT_A_data_in</A>, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
<P><A NAME="YD1_q_a[17]_PORT_A_address">YD1_q_a[17]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[17]_PORT_A_address_reg">YD1_q_a[17]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[17]_PORT_A_address">YD1_q_a[17]_PORT_A_address</A>, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
<P><A NAME="YD1_q_a[17]_PORT_A_write_enable">YD1_q_a[17]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[17]_PORT_A_write_enable_reg">YD1_q_a[17]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[17]_PORT_A_write_enable">YD1_q_a[17]_PORT_A_write_enable</A>, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
<P><A NAME="YD1_q_a[17]_PORT_A_read_enable">YD1_q_a[17]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[17]_PORT_A_read_enable_reg">YD1_q_a[17]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[17]_PORT_A_read_enable">YD1_q_a[17]_PORT_A_read_enable</A>, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
<P><A NAME="YD1_q_a[17]_PORT_A_byte_mask">YD1_q_a[17]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[34]">VB2_src_data[34]</A>;
<P><A NAME="YD1_q_a[17]_PORT_A_byte_mask_reg">YD1_q_a[17]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[17]_PORT_A_byte_mask">YD1_q_a[17]_PORT_A_byte_mask</A>, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
<P><A NAME="YD1_q_a[17]_clock_0">YD1_q_a[17]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[17]_clock_enable_0">YD1_q_a[17]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[17]_PORT_A_data_out">YD1_q_a[17]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[17]_PORT_A_data_in_reg">YD1_q_a[17]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[17]_PORT_A_address_reg">YD1_q_a[17]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[17]_PORT_A_write_enable_reg">YD1_q_a[17]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[17]_PORT_A_read_enable_reg">YD1_q_a[17]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[17]_PORT_A_byte_mask_reg">YD1_q_a[17]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[17]_clock_0">YD1_q_a[17]_clock_0</A>, , <A HREF="#YD1_q_a[17]_clock_enable_0">YD1_q_a[17]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[19]">YD1_q_a[19]</A> = <A HREF="#YD1_q_a[17]_PORT_A_data_out">YD1_q_a[17]_PORT_A_data_out</A>[1];


<P> --SC1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8] at FF_X17_Y8_N58
<P> --register power-up is low

<P><A NAME="SC1_F_pc[8]">SC1_F_pc[8]</A> = DFFEAS(<A HREF="#SC1L681">SC1L681</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>,  );


<P> --SC1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7] at FF_X17_Y8_N14
<P> --register power-up is low

<P><A NAME="SC1_F_pc[7]">SC1_F_pc[7]</A> = DFFEAS(<A HREF="#SC1L680">SC1L680</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>,  );


<P> --SC1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6] at FF_X17_Y8_N16
<P> --register power-up is low

<P><A NAME="SC1_F_pc[6]">SC1_F_pc[6]</A> = DFFEAS(<A HREF="#SC1L679">SC1L679</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>,  );


<P> --SC1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5] at FF_X17_Y8_N31
<P> --register power-up is low

<P><A NAME="SC1_F_pc[5]">SC1_F_pc[5]</A> = DFFEAS(<A HREF="#SC1L678">SC1L678</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>,  );


<P> --SC1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4] at FF_X17_Y8_N34
<P> --register power-up is low

<P><A NAME="SC1_F_pc[4]">SC1_F_pc[4]</A> = DFFEAS(<A HREF="#SC1L677">SC1L677</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>,  );


<P> --SC1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17] at FF_X23_Y7_N1
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[17]">SC1_E_shift_rot_result[17]</A> = DFFEAS(<A HREF="#SC1L461">SC1L461</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1L502Q">SC1L502Q</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --YD1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[20] at M10K_X26_Y12_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[20]_PORT_A_data_in">YD1_q_a[20]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L51">VB2L51</A>, <A HREF="#VB2L50">VB2L50</A>);
<P><A NAME="YD1_q_a[20]_PORT_A_data_in_reg">YD1_q_a[20]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[20]_PORT_A_data_in">YD1_q_a[20]_PORT_A_data_in</A>, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
<P><A NAME="YD1_q_a[20]_PORT_A_address">YD1_q_a[20]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[20]_PORT_A_address_reg">YD1_q_a[20]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[20]_PORT_A_address">YD1_q_a[20]_PORT_A_address</A>, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
<P><A NAME="YD1_q_a[20]_PORT_A_write_enable">YD1_q_a[20]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[20]_PORT_A_write_enable_reg">YD1_q_a[20]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[20]_PORT_A_write_enable">YD1_q_a[20]_PORT_A_write_enable</A>, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
<P><A NAME="YD1_q_a[20]_PORT_A_read_enable">YD1_q_a[20]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[20]_PORT_A_read_enable_reg">YD1_q_a[20]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[20]_PORT_A_read_enable">YD1_q_a[20]_PORT_A_read_enable</A>, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
<P><A NAME="YD1_q_a[20]_PORT_A_byte_mask">YD1_q_a[20]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[34]">VB2_src_data[34]</A>;
<P><A NAME="YD1_q_a[20]_PORT_A_byte_mask_reg">YD1_q_a[20]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[20]_PORT_A_byte_mask">YD1_q_a[20]_PORT_A_byte_mask</A>, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
<P><A NAME="YD1_q_a[20]_clock_0">YD1_q_a[20]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[20]_clock_enable_0">YD1_q_a[20]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[20]_PORT_A_data_out">YD1_q_a[20]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[20]_PORT_A_data_in_reg">YD1_q_a[20]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[20]_PORT_A_address_reg">YD1_q_a[20]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[20]_PORT_A_write_enable_reg">YD1_q_a[20]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[20]_PORT_A_read_enable_reg">YD1_q_a[20]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[20]_PORT_A_byte_mask_reg">YD1_q_a[20]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[20]_clock_0">YD1_q_a[20]_clock_0</A>, , <A HREF="#YD1_q_a[20]_clock_enable_0">YD1_q_a[20]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[20]">YD1_q_a[20]</A> = <A HREF="#YD1_q_a[20]_PORT_A_data_out">YD1_q_a[20]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[21] at M10K_X26_Y12_N0
<P><A NAME="YD1_q_a[20]_PORT_A_data_in">YD1_q_a[20]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L51">VB2L51</A>, <A HREF="#VB2L50">VB2L50</A>);
<P><A NAME="YD1_q_a[20]_PORT_A_data_in_reg">YD1_q_a[20]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[20]_PORT_A_data_in">YD1_q_a[20]_PORT_A_data_in</A>, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
<P><A NAME="YD1_q_a[20]_PORT_A_address">YD1_q_a[20]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[20]_PORT_A_address_reg">YD1_q_a[20]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[20]_PORT_A_address">YD1_q_a[20]_PORT_A_address</A>, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
<P><A NAME="YD1_q_a[20]_PORT_A_write_enable">YD1_q_a[20]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[20]_PORT_A_write_enable_reg">YD1_q_a[20]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[20]_PORT_A_write_enable">YD1_q_a[20]_PORT_A_write_enable</A>, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
<P><A NAME="YD1_q_a[20]_PORT_A_read_enable">YD1_q_a[20]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[20]_PORT_A_read_enable_reg">YD1_q_a[20]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[20]_PORT_A_read_enable">YD1_q_a[20]_PORT_A_read_enable</A>, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
<P><A NAME="YD1_q_a[20]_PORT_A_byte_mask">YD1_q_a[20]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[34]">VB2_src_data[34]</A>;
<P><A NAME="YD1_q_a[20]_PORT_A_byte_mask_reg">YD1_q_a[20]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[20]_PORT_A_byte_mask">YD1_q_a[20]_PORT_A_byte_mask</A>, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
<P><A NAME="YD1_q_a[20]_clock_0">YD1_q_a[20]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[20]_clock_enable_0">YD1_q_a[20]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[20]_PORT_A_data_out">YD1_q_a[20]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[20]_PORT_A_data_in_reg">YD1_q_a[20]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[20]_PORT_A_address_reg">YD1_q_a[20]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[20]_PORT_A_write_enable_reg">YD1_q_a[20]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[20]_PORT_A_read_enable_reg">YD1_q_a[20]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[20]_PORT_A_byte_mask_reg">YD1_q_a[20]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[20]_clock_0">YD1_q_a[20]_clock_0</A>, , <A HREF="#YD1_q_a[20]_clock_enable_0">YD1_q_a[20]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[21]">YD1_q_a[21]</A> = <A HREF="#YD1_q_a[20]_PORT_A_data_out">YD1_q_a[20]_PORT_A_data_out</A>[1];


<P> --LD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1 at MLABCELL_X6_Y6_N54
<P><A NAME="LD1L2_adder_eqn">LD1L2_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[10]">LD1_MonAReg[10]</A> ) + ( VCC ) + ( <A HREF="#LD1L8">LD1L8</A> );
<P><A NAME="LD1L2">LD1L2</A> = SUM(<A HREF="#LD1L2_adder_eqn">LD1L2_adder_eqn</A>);


<P> --YB1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] at FF_X11_Y4_N29
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[1]">YB1_av_readdata_pre[1]</A> = DFFEAS(<A HREF="#YB1L5">YB1L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#NB2_q_b[1]">NB2_q_b[1]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --YB1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] at FF_X11_Y4_N58
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[2]">YB1_av_readdata_pre[2]</A> = DFFEAS(<A HREF="#YB1L7">YB1L7</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#NB2_q_b[2]">NB2_q_b[2]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --YB1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] at FF_X11_Y4_N17
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[3]">YB1_av_readdata_pre[3]</A> = DFFEAS(<A HREF="#YB1L9">YB1L9</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#NB2_q_b[3]">NB2_q_b[3]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --YB1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] at FF_X11_Y4_N8
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[4]">YB1_av_readdata_pre[4]</A> = DFFEAS(<A HREF="#YB1L11">YB1L11</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#NB2_q_b[4]">NB2_q_b[4]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --YB1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] at FF_X10_Y4_N25
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[5]">YB1_av_readdata_pre[5]</A> = DFFEAS(<A HREF="#YB1L13">YB1L13</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#NB2_q_b[5]">NB2_q_b[5]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --YB1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] at FF_X11_Y4_N53
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[6]">YB1_av_readdata_pre[6]</A> = DFFEAS(<A HREF="#YB1L15">YB1L15</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#NB2_q_b[6]">NB2_q_b[6]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --YB1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] at FF_X11_Y4_N35
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[7]">YB1_av_readdata_pre[7]</A> = DFFEAS(<A HREF="#YB1L17">YB1L17</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#NB2_q_b[7]">NB2_q_b[7]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --DB1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7] at FF_X4_Y3_N40
<P> --register power-up is low

<P><A NAME="DB1_count[7]">DB1_count[7]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1_count[6]">DB1_count[6]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, GND, <A HREF="#DB1L62">DB1L62</A>);


<P> --PD1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4] at FF_X2_Y4_N59
<P> --register power-up is low

<P><A NAME="PD1_sr[4]">PD1_sr[4]</A> = DFFEAS(<A HREF="#PD1L62">PD1L62</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L15">PD1L15</A>,  ,  , <A HREF="#PD1L14">PD1L14</A>,  );


<P> --BD1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] at FF_X2_Y5_N37
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[2]">BD1_break_readreg[2]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>, <A HREF="#ND1_jdo[2]">ND1_jdo[2]</A>,  , <A HREF="#BD1L13">BD1L13</A>, VCC);


<P> --LD1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] at FF_X6_Y4_N4
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[2]">LD1_MonDReg[2]</A> = DFFEAS(<A HREF="#LD1L56">LD1L56</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[2]">XD1_q_a[2]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --LD1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] at FF_X6_Y6_N31
<P> --register power-up is low

<P><A NAME="LD1_MonAReg[2]">LD1_MonAReg[2]</A> = DFFEAS(<A HREF="#LD1L11">LD1L11</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1L68">ND1L68</A>, <A HREF="#ND1_jdo[26]">ND1_jdo[26]</A>,  ,  , <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>);


<P> --LD1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] at FF_X6_Y6_N34
<P> --register power-up is low

<P><A NAME="LD1_MonAReg[3]">LD1_MonAReg[3]</A> = DFFEAS(<A HREF="#LD1L15">LD1L15</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1L68">ND1L68</A>, <A HREF="#ND1_jdo[27]">ND1_jdo[27]</A>,  ,  , <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>);


<P> --LD1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] at FF_X6_Y6_N37
<P> --register power-up is low

<P><A NAME="LD1_MonAReg[4]">LD1_MonAReg[4]</A> = DFFEAS(<A HREF="#LD1L19">LD1L19</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1L68">ND1L68</A>, <A HREF="#ND1_jdo[28]">ND1_jdo[28]</A>,  ,  , <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>);


<P> --LD1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] at FF_X6_Y6_N41
<P> --register power-up is low

<P><A NAME="LD1_MonAReg[5]">LD1_MonAReg[5]</A> = DFFEAS(<A HREF="#LD1L23">LD1L23</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1L68">ND1L68</A>, <A HREF="#ND1_jdo[29]">ND1_jdo[29]</A>,  ,  , <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>);


<P> --LD1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] at FF_X6_Y6_N44
<P> --register power-up is low

<P><A NAME="LD1_MonAReg[6]">LD1_MonAReg[6]</A> = DFFEAS(<A HREF="#LD1L27">LD1L27</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1L68">ND1L68</A>, <A HREF="#ND1_jdo[30]">ND1_jdo[30]</A>,  ,  , <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>);


<P> --LD1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] at FF_X6_Y6_N47
<P> --register power-up is low

<P><A NAME="LD1_MonAReg[7]">LD1_MonAReg[7]</A> = DFFEAS(<A HREF="#LD1L31">LD1L31</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1L68">ND1L68</A>, <A HREF="#ND1_jdo[31]">ND1_jdo[31]</A>,  ,  , <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>);


<P> --LD1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] at FF_X6_Y6_N50
<P> --register power-up is low

<P><A NAME="LD1_MonAReg[8]">LD1_MonAReg[8]</A> = DFFEAS(<A HREF="#LD1L35">LD1L35</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1L68">ND1L68</A>, <A HREF="#ND1_jdo[32]">ND1_jdo[32]</A>,  ,  , <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>);


<P> --LD1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] at FF_X6_Y6_N52
<P> --register power-up is low

<P><A NAME="LD1_MonAReg[9]">LD1_MonAReg[9]</A> = DFFEAS(<A HREF="#LD1L7">LD1L7</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1L68">ND1L68</A>, <A HREF="#ND1_jdo[33]">ND1_jdo[33]</A>,  ,  , <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>);


<P> --VC1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0] at FF_X8_Y5_N26
<P> --register power-up is low

<P><A NAME="VC1_readdata[0]">VC1_readdata[0]</A> = DFFEAS(<A HREF="#AD1L8">AD1L8</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[0]">XD1_q_a[0]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --NB2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0] at M10K_X5_Y2_N0
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#DB1_wdata[0]">DB1_wdata[0]</A>, <A HREF="#DB1_wdata[1]">DB1_wdata[1]</A>, <A HREF="#DB1_wdata[2]">DB1_wdata[2]</A>, <A HREF="#DB1_wdata[3]">DB1_wdata[3]</A>, <A HREF="#DB1_wdata[4]">DB1_wdata[4]</A>, <A HREF="#DB1_wdata[5]">DB1_wdata[5]</A>, <A HREF="#DB1_wdata[6]">DB1_wdata[6]</A>, <A HREF="#DB1_wdata[7]">DB1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A>, <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A>, <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A>, <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A>, <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A>, <A HREF="#PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A>, <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A>, <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A>, <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A>, <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A>, <A HREF="#PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A> = <A HREF="#T1L74">T1L74</A>;
<P><A NAME="NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A>, <A HREF="#NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A>, <A HREF="#NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A>, <A HREF="#NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="NB2_q_b[0]">NB2_q_b[0]</A> = <A HREF="#NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A>[0];

<P> --NB2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7] at M10K_X5_Y2_N0
<P><A NAME="NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#DB1_wdata[0]">DB1_wdata[0]</A>, <A HREF="#DB1_wdata[1]">DB1_wdata[1]</A>, <A HREF="#DB1_wdata[2]">DB1_wdata[2]</A>, <A HREF="#DB1_wdata[3]">DB1_wdata[3]</A>, <A HREF="#DB1_wdata[4]">DB1_wdata[4]</A>, <A HREF="#DB1_wdata[5]">DB1_wdata[5]</A>, <A HREF="#DB1_wdata[6]">DB1_wdata[6]</A>, <A HREF="#DB1_wdata[7]">DB1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A>, <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A>, <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A>, <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A>, <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A>, <A HREF="#PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A>, <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A>, <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A>, <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A>, <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A>, <A HREF="#PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A> = <A HREF="#T1L74">T1L74</A>;
<P><A NAME="NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A>, <A HREF="#NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A>, <A HREF="#NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A>, <A HREF="#NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="NB2_q_b[7]">NB2_q_b[7]</A> = <A HREF="#NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A>[7];

<P> --NB2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6] at M10K_X5_Y2_N0
<P><A NAME="NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#DB1_wdata[0]">DB1_wdata[0]</A>, <A HREF="#DB1_wdata[1]">DB1_wdata[1]</A>, <A HREF="#DB1_wdata[2]">DB1_wdata[2]</A>, <A HREF="#DB1_wdata[3]">DB1_wdata[3]</A>, <A HREF="#DB1_wdata[4]">DB1_wdata[4]</A>, <A HREF="#DB1_wdata[5]">DB1_wdata[5]</A>, <A HREF="#DB1_wdata[6]">DB1_wdata[6]</A>, <A HREF="#DB1_wdata[7]">DB1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A>, <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A>, <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A>, <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A>, <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A>, <A HREF="#PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A>, <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A>, <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A>, <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A>, <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A>, <A HREF="#PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A> = <A HREF="#T1L74">T1L74</A>;
<P><A NAME="NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A>, <A HREF="#NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A>, <A HREF="#NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A>, <A HREF="#NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="NB2_q_b[6]">NB2_q_b[6]</A> = <A HREF="#NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A>[6];

<P> --NB2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5] at M10K_X5_Y2_N0
<P><A NAME="NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#DB1_wdata[0]">DB1_wdata[0]</A>, <A HREF="#DB1_wdata[1]">DB1_wdata[1]</A>, <A HREF="#DB1_wdata[2]">DB1_wdata[2]</A>, <A HREF="#DB1_wdata[3]">DB1_wdata[3]</A>, <A HREF="#DB1_wdata[4]">DB1_wdata[4]</A>, <A HREF="#DB1_wdata[5]">DB1_wdata[5]</A>, <A HREF="#DB1_wdata[6]">DB1_wdata[6]</A>, <A HREF="#DB1_wdata[7]">DB1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A>, <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A>, <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A>, <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A>, <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A>, <A HREF="#PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A>, <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A>, <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A>, <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A>, <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A>, <A HREF="#PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A> = <A HREF="#T1L74">T1L74</A>;
<P><A NAME="NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A>, <A HREF="#NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A>, <A HREF="#NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A>, <A HREF="#NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="NB2_q_b[5]">NB2_q_b[5]</A> = <A HREF="#NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A>[5];

<P> --NB2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4] at M10K_X5_Y2_N0
<P><A NAME="NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#DB1_wdata[0]">DB1_wdata[0]</A>, <A HREF="#DB1_wdata[1]">DB1_wdata[1]</A>, <A HREF="#DB1_wdata[2]">DB1_wdata[2]</A>, <A HREF="#DB1_wdata[3]">DB1_wdata[3]</A>, <A HREF="#DB1_wdata[4]">DB1_wdata[4]</A>, <A HREF="#DB1_wdata[5]">DB1_wdata[5]</A>, <A HREF="#DB1_wdata[6]">DB1_wdata[6]</A>, <A HREF="#DB1_wdata[7]">DB1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A>, <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A>, <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A>, <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A>, <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A>, <A HREF="#PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A>, <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A>, <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A>, <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A>, <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A>, <A HREF="#PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A> = <A HREF="#T1L74">T1L74</A>;
<P><A NAME="NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A>, <A HREF="#NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A>, <A HREF="#NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A>, <A HREF="#NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="NB2_q_b[4]">NB2_q_b[4]</A> = <A HREF="#NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A>[4];

<P> --NB2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3] at M10K_X5_Y2_N0
<P><A NAME="NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#DB1_wdata[0]">DB1_wdata[0]</A>, <A HREF="#DB1_wdata[1]">DB1_wdata[1]</A>, <A HREF="#DB1_wdata[2]">DB1_wdata[2]</A>, <A HREF="#DB1_wdata[3]">DB1_wdata[3]</A>, <A HREF="#DB1_wdata[4]">DB1_wdata[4]</A>, <A HREF="#DB1_wdata[5]">DB1_wdata[5]</A>, <A HREF="#DB1_wdata[6]">DB1_wdata[6]</A>, <A HREF="#DB1_wdata[7]">DB1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A>, <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A>, <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A>, <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A>, <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A>, <A HREF="#PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A>, <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A>, <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A>, <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A>, <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A>, <A HREF="#PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A> = <A HREF="#T1L74">T1L74</A>;
<P><A NAME="NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A>, <A HREF="#NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A>, <A HREF="#NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A>, <A HREF="#NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="NB2_q_b[3]">NB2_q_b[3]</A> = <A HREF="#NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A>[3];

<P> --NB2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2] at M10K_X5_Y2_N0
<P><A NAME="NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#DB1_wdata[0]">DB1_wdata[0]</A>, <A HREF="#DB1_wdata[1]">DB1_wdata[1]</A>, <A HREF="#DB1_wdata[2]">DB1_wdata[2]</A>, <A HREF="#DB1_wdata[3]">DB1_wdata[3]</A>, <A HREF="#DB1_wdata[4]">DB1_wdata[4]</A>, <A HREF="#DB1_wdata[5]">DB1_wdata[5]</A>, <A HREF="#DB1_wdata[6]">DB1_wdata[6]</A>, <A HREF="#DB1_wdata[7]">DB1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A>, <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A>, <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A>, <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A>, <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A>, <A HREF="#PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A>, <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A>, <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A>, <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A>, <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A>, <A HREF="#PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A> = <A HREF="#T1L74">T1L74</A>;
<P><A NAME="NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A>, <A HREF="#NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A>, <A HREF="#NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A>, <A HREF="#NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="NB2_q_b[2]">NB2_q_b[2]</A> = <A HREF="#NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A>[2];

<P> --NB2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1] at M10K_X5_Y2_N0
<P><A NAME="NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#DB1_wdata[0]">DB1_wdata[0]</A>, <A HREF="#DB1_wdata[1]">DB1_wdata[1]</A>, <A HREF="#DB1_wdata[2]">DB1_wdata[2]</A>, <A HREF="#DB1_wdata[3]">DB1_wdata[3]</A>, <A HREF="#DB1_wdata[4]">DB1_wdata[4]</A>, <A HREF="#DB1_wdata[5]">DB1_wdata[5]</A>, <A HREF="#DB1_wdata[6]">DB1_wdata[6]</A>, <A HREF="#DB1_wdata[7]">DB1_wdata[7]</A>, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
<P><A NAME="NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_data_in">NB2_q_b[0]_PORT_A_data_in</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A>, <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A>, <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A>, <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A>, <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A>, <A HREF="#PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_address">NB2_q_b[0]_PORT_A_address</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A>, <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A>, <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A>, <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A>, <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A>, <A HREF="#PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A>);
<P><A NAME="NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_address">NB2_q_b[0]_PORT_B_address</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_A_write_enable">NB2_q_b[0]_PORT_A_write_enable</A>, NB2_q_b[0]_clock_0, , , );
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#NB2_q_b[0]_PORT_B_read_enable">NB2_q_b[0]_PORT_B_read_enable</A>, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
<P><A NAME="NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A> = <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>;
<P><A NAME="NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A> = <A HREF="#T1L74">T1L74</A>;
<P><A NAME="NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#NB2_q_b[0]_PORT_A_data_in_reg">NB2_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#NB2_q_b[0]_PORT_A_address_reg">NB2_q_b[0]_PORT_A_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_B_address_reg">NB2_q_b[0]_PORT_B_address_reg</A>, <A HREF="#NB2_q_b[0]_PORT_A_write_enable_reg">NB2_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_PORT_B_read_enable_reg">NB2_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#NB2_q_b[0]_clock_0">NB2_q_b[0]_clock_0</A>, <A HREF="#NB2_q_b[0]_clock_1">NB2_q_b[0]_clock_1</A>, <A HREF="#NB2_q_b[0]_clock_enable_0">NB2_q_b[0]_clock_enable_0</A>, <A HREF="#NB2_q_b[0]_clock_enable_1">NB2_q_b[0]_clock_enable_1</A>, , , , );
<P><A NAME="NB2_q_b[1]">NB2_q_b[1]</A> = <A HREF="#NB2_q_b[0]_PORT_B_data_out">NB2_q_b[0]_PORT_B_data_out</A>[1];


<P> --YB2_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[0] at M10K_X26_Y4_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 8
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="YB2_av_readdata_pre[0]_PORT_A_data_in">YB2_av_readdata_pre[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[0]">SC1_d_writedata[0]</A>, <A HREF="#SC1_d_writedata[1]">SC1_d_writedata[1]</A>);
<P><A NAME="YB2_av_readdata_pre[0]_PORT_A_data_in_reg">YB2_av_readdata_pre[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[0]_PORT_A_data_in">YB2_av_readdata_pre[0]_PORT_A_data_in</A>, YB2_av_readdata_pre[0]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[0]_PORT_A_address">YB2_av_readdata_pre[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[0]_PORT_A_address_reg">YB2_av_readdata_pre[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[0]_PORT_A_address">YB2_av_readdata_pre[0]_PORT_A_address</A>, YB2_av_readdata_pre[0]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[0]_PORT_A_write_enable">YB2_av_readdata_pre[0]_PORT_A_write_enable</A> = <A HREF="#Z1L8">Z1L8</A>;
<P><A NAME="YB2_av_readdata_pre[0]_PORT_A_write_enable_reg">YB2_av_readdata_pre[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[0]_PORT_A_write_enable">YB2_av_readdata_pre[0]_PORT_A_write_enable</A>, YB2_av_readdata_pre[0]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[0]_PORT_A_read_enable">YB2_av_readdata_pre[0]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[0]_PORT_A_read_enable_reg">YB2_av_readdata_pre[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[0]_PORT_A_read_enable">YB2_av_readdata_pre[0]_PORT_A_read_enable</A>, YB2_av_readdata_pre[0]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[0]_clock_0">YB2_av_readdata_pre[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[0]_clear_0">YB2_av_readdata_pre[0]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[0]_PORT_A_data_out">YB2_av_readdata_pre[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[0]_PORT_A_data_in_reg">YB2_av_readdata_pre[0]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[0]_PORT_A_address_reg">YB2_av_readdata_pre[0]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[0]_PORT_A_write_enable_reg">YB2_av_readdata_pre[0]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[0]_PORT_A_read_enable_reg">YB2_av_readdata_pre[0]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[0]_clock_0">YB2_av_readdata_pre[0]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[0]_clear_0">YB2_av_readdata_pre[0]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[0]_PORT_A_data_out_reg">YB2_av_readdata_pre[0]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[0]_PORT_A_data_out">YB2_av_readdata_pre[0]_PORT_A_data_out</A>, YB2_av_readdata_pre[0]_clock_0, YB2_av_readdata_pre[0]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[0]">YB2_av_readdata_pre[0]</A> = <A HREF="#YB2_av_readdata_pre[0]_PORT_A_data_out_reg">YB2_av_readdata_pre[0]_PORT_A_data_out_reg</A>[0];

<P> --YB2_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[1] at M10K_X26_Y4_N0
<P><A NAME="YB2_av_readdata_pre[0]_PORT_A_data_in">YB2_av_readdata_pre[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[0]">SC1_d_writedata[0]</A>, <A HREF="#SC1_d_writedata[1]">SC1_d_writedata[1]</A>);
<P><A NAME="YB2_av_readdata_pre[0]_PORT_A_data_in_reg">YB2_av_readdata_pre[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[0]_PORT_A_data_in">YB2_av_readdata_pre[0]_PORT_A_data_in</A>, YB2_av_readdata_pre[0]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[0]_PORT_A_address">YB2_av_readdata_pre[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[0]_PORT_A_address_reg">YB2_av_readdata_pre[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[0]_PORT_A_address">YB2_av_readdata_pre[0]_PORT_A_address</A>, YB2_av_readdata_pre[0]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[0]_PORT_A_write_enable">YB2_av_readdata_pre[0]_PORT_A_write_enable</A> = <A HREF="#Z1L8">Z1L8</A>;
<P><A NAME="YB2_av_readdata_pre[0]_PORT_A_write_enable_reg">YB2_av_readdata_pre[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[0]_PORT_A_write_enable">YB2_av_readdata_pre[0]_PORT_A_write_enable</A>, YB2_av_readdata_pre[0]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[0]_PORT_A_read_enable">YB2_av_readdata_pre[0]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[0]_PORT_A_read_enable_reg">YB2_av_readdata_pre[0]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[0]_PORT_A_read_enable">YB2_av_readdata_pre[0]_PORT_A_read_enable</A>, YB2_av_readdata_pre[0]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[0]_clock_0">YB2_av_readdata_pre[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[0]_clear_0">YB2_av_readdata_pre[0]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[0]_PORT_A_data_out">YB2_av_readdata_pre[0]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[0]_PORT_A_data_in_reg">YB2_av_readdata_pre[0]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[0]_PORT_A_address_reg">YB2_av_readdata_pre[0]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[0]_PORT_A_write_enable_reg">YB2_av_readdata_pre[0]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[0]_PORT_A_read_enable_reg">YB2_av_readdata_pre[0]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[0]_clock_0">YB2_av_readdata_pre[0]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[0]_clear_0">YB2_av_readdata_pre[0]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[0]_PORT_A_data_out_reg">YB2_av_readdata_pre[0]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[0]_PORT_A_data_out">YB2_av_readdata_pre[0]_PORT_A_data_out</A>, YB2_av_readdata_pre[0]_clock_0, YB2_av_readdata_pre[0]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[1]">YB2_av_readdata_pre[1]</A> = <A HREF="#YB2_av_readdata_pre[0]_PORT_A_data_out_reg">YB2_av_readdata_pre[0]_PORT_A_data_out_reg</A>[1];


<P> --SC1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69 at MLABCELL_X21_Y7_N36
<P><A NAME="SC1L126_adder_eqn">SC1L126_adder_eqn</A> = ( !<A HREF="#SC1_E_invert_arith_src_msb">SC1_E_invert_arith_src_msb</A> $ (!<A HREF="#SC1_E_src1[31]">SC1_E_src1[31]</A>) ) + ( !<A HREF="#SC1_E_invert_arith_src_msb">SC1_E_invert_arith_src_msb</A> $ (!<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (<A HREF="#SC1_E_src2[31]">SC1_E_src2[31]</A>)) ) + ( <A HREF="#SC1L135">SC1L135</A> );
<P><A NAME="SC1L126">SC1L126</A> = SUM(<A HREF="#SC1L126_adder_eqn">SC1L126_adder_eqn</A>);

<P> --SC1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70 at MLABCELL_X21_Y7_N36
<P><A NAME="SC1L127_adder_eqn">SC1L127_adder_eqn</A> = ( !<A HREF="#SC1_E_invert_arith_src_msb">SC1_E_invert_arith_src_msb</A> $ (!<A HREF="#SC1_E_src1[31]">SC1_E_src1[31]</A>) ) + ( !<A HREF="#SC1_E_invert_arith_src_msb">SC1_E_invert_arith_src_msb</A> $ (!<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (<A HREF="#SC1_E_src2[31]">SC1_E_src2[31]</A>)) ) + ( <A HREF="#SC1L135">SC1L135</A> );
<P><A NAME="SC1L127">SC1L127</A> = CARRY(<A HREF="#SC1L127_adder_eqn">SC1L127_adder_eqn</A>);


<P> --YC1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X26_Y7_N0
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
<P> --Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[0]">YC1_q_b[0]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[0];

<P> --YC1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[31]">YC1_q_b[31]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[31];

<P> --YC1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[30]">YC1_q_b[30]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[30];

<P> --YC1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[29]">YC1_q_b[29]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[29];

<P> --YC1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[28]">YC1_q_b[28]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[28];

<P> --YC1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[27]">YC1_q_b[27]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[27];

<P> --YC1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[26]">YC1_q_b[26]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[26];

<P> --YC1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[25]">YC1_q_b[25]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[25];

<P> --YC1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[24]">YC1_q_b[24]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[24];

<P> --YC1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[23]">YC1_q_b[23]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[23];

<P> --YC1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[22]">YC1_q_b[22]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[22];

<P> --YC1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[21]">YC1_q_b[21]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[21];

<P> --YC1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[20]">YC1_q_b[20]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[20];

<P> --YC1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[19]">YC1_q_b[19]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[19];

<P> --YC1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[18]">YC1_q_b[18]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[18];

<P> --YC1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[17]">YC1_q_b[17]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[17];

<P> --YC1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[16]">YC1_q_b[16]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[16];

<P> --YC1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[15]">YC1_q_b[15]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[15];

<P> --YC1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[14]">YC1_q_b[14]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[14];

<P> --YC1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[13]">YC1_q_b[13]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[13];

<P> --YC1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[12]">YC1_q_b[12]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[12];

<P> --YC1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[11]">YC1_q_b[11]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[11];

<P> --YC1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[10]">YC1_q_b[10]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[10];

<P> --YC1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[9]">YC1_q_b[9]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[9];

<P> --YC1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[8]">YC1_q_b[8]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[8];

<P> --YC1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[7]">YC1_q_b[7]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[7];

<P> --YC1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[6]">YC1_q_b[6]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[6];

<P> --YC1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[5]">YC1_q_b[5]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[5];

<P> --YC1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[4]">YC1_q_b[4]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[4];

<P> --YC1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[3]">YC1_q_b[3]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[3];

<P> --YC1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[2]">YC1_q_b[2]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[2];

<P> --YC1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X26_Y7_N0
<P><A NAME="YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A> = BUS(<A HREF="#SC1L825">SC1L825</A>, <A HREF="#SC1L829">SC1L829</A>, <A HREF="#SC1L830">SC1L830</A>, <A HREF="#SC1L831">SC1L831</A>, <A HREF="#SC1L832">SC1L832</A>, <A HREF="#SC1L833">SC1L833</A>, <A HREF="#SC1L834">SC1L834</A>, <A HREF="#SC1L835">SC1L835</A>, <A HREF="#SC1L836">SC1L836</A>, <A HREF="#SC1L837">SC1L837</A>, <A HREF="#SC1L838">SC1L838</A>, <A HREF="#SC1L839">SC1L839</A>, <A HREF="#SC1L840">SC1L840</A>, <A HREF="#SC1L841">SC1L841</A>, <A HREF="#SC1L842">SC1L842</A>, <A HREF="#SC1L843">SC1L843</A>, <A HREF="#SC1L844">SC1L844</A>, <A HREF="#SC1L845">SC1L845</A>, <A HREF="#SC1L846">SC1L846</A>, <A HREF="#SC1L847">SC1L847</A>, <A HREF="#SC1L848">SC1L848</A>, <A HREF="#SC1L849">SC1L849</A>, <A HREF="#SC1L850">SC1L850</A>, <A HREF="#SC1L851">SC1L851</A>, <A HREF="#SC1L852">SC1L852</A>, <A HREF="#SC1L853">SC1L853</A>, <A HREF="#SC1L854">SC1L854</A>, <A HREF="#SC1L855">SC1L855</A>, <A HREF="#SC1L856">SC1L856</A>, <A HREF="#SC1L857">SC1L857</A>, <A HREF="#SC1L858">SC1L858</A>, <A HREF="#SC1L859">SC1L859</A>, , , , , , , , );
<P><A NAME="YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_data_in">YC1_q_b[0]_PORT_A_data_in</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A> = BUS(<A HREF="#SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A>, <A HREF="#SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A>, <A HREF="#SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A>, <A HREF="#SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A>, <A HREF="#SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A>);
<P><A NAME="YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_address">YC1_q_b[0]_PORT_A_address</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A> = BUS(<A HREF="#SC1_D_iw[27]">SC1_D_iw[27]</A>, <A HREF="#SC1_D_iw[28]">SC1_D_iw[28]</A>, <A HREF="#SC1_D_iw[29]">SC1_D_iw[29]</A>, <A HREF="#SC1_D_iw[30]">SC1_D_iw[30]</A>, <A HREF="#SC1_D_iw[31]">SC1_D_iw[31]</A>);
<P><A NAME="YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_address">YC1_q_b[0]_PORT_B_address</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_A_write_enable">YC1_q_b[0]_PORT_A_write_enable</A>, YC1_q_b[0]_clock_0, , , );
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A> = VCC;
<P><A NAME="YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A> = DFFE(<A HREF="#YC1_q_b[0]_PORT_B_read_enable">YC1_q_b[0]_PORT_B_read_enable</A>, YC1_q_b[0]_clock_1, , , );
<P><A NAME="YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A> = <A HREF="#SC1_W_rf_wren">SC1_W_rf_wren</A>;
<P><A NAME="YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A> = MEMORY(<A HREF="#YC1_q_b[0]_PORT_A_data_in_reg">YC1_q_b[0]_PORT_A_data_in_reg</A>, , <A HREF="#YC1_q_b[0]_PORT_A_address_reg">YC1_q_b[0]_PORT_A_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_B_address_reg">YC1_q_b[0]_PORT_B_address_reg</A>, <A HREF="#YC1_q_b[0]_PORT_A_write_enable_reg">YC1_q_b[0]_PORT_A_write_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_PORT_B_read_enable_reg">YC1_q_b[0]_PORT_B_read_enable_reg</A>, , , <A HREF="#YC1_q_b[0]_clock_0">YC1_q_b[0]_clock_0</A>, <A HREF="#YC1_q_b[0]_clock_1">YC1_q_b[0]_clock_1</A>, <A HREF="#YC1_q_b[0]_clock_enable_0">YC1_q_b[0]_clock_enable_0</A>, , , , , );
<P><A NAME="YC1_q_b[1]">YC1_q_b[1]</A> = <A HREF="#YC1_q_b[0]_PORT_B_data_out">YC1_q_b[0]_PORT_B_data_out</A>[1];


<P> --SC1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31] at FF_X23_Y7_N20
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[31]">SC1_E_shift_rot_result[31]</A> = DFFEAS(<A HREF="#SC1L475">SC1L475</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[31]">SC1_E_src1[31]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74 at MLABCELL_X21_Y8_N0
<P><A NAME="SC1L131_adder_eqn">SC1L131_adder_eqn</A> = ( <A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="SC1L131">SC1L131</A> = CARRY(<A HREF="#SC1L131_adder_eqn">SC1L131_adder_eqn</A>);


<P> --VC1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22] at FF_X8_Y6_N4
<P> --register power-up is low

<P><A NAME="VC1_readdata[22]">VC1_readdata[22]</A> = DFFEAS(<A HREF="#VC1L60">VC1L60</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[22]">XD1_q_a[22]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22] at FF_X12_Y9_N2
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[22]">SC1_d_writedata[22]</A> = DFFEAS(<A HREF="#SC1L1032">SC1L1032</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[22]">YC2_q_b[22]</A>,  ,  , <A HREF="#SC1L564">SC1L564</A>);


<P> --VC1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23] at FF_X6_Y5_N13
<P> --register power-up is low

<P><A NAME="VC1_readdata[23]">VC1_readdata[23]</A> = DFFEAS(<A HREF="#VC1L62">VC1L62</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[23]">XD1_q_a[23]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23] at FF_X12_Y9_N35
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[23]">SC1_d_writedata[23]</A> = DFFEAS(<A HREF="#SC1L1034">SC1L1034</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[23]">YC2_q_b[23]</A>,  ,  , <A HREF="#SC1L564">SC1L564</A>);


<P> --VC1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24] at FF_X7_Y5_N40
<P> --register power-up is low

<P><A NAME="VC1_readdata[24]">VC1_readdata[24]</A> = DFFEAS(<A HREF="#VC1L64">VC1L64</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[24]">XD1_q_a[24]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --VC1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25] at FF_X7_Y7_N26
<P> --register power-up is low

<P><A NAME="VC1_readdata[25]">VC1_readdata[25]</A> = DFFEAS(<A HREF="#VC1L66">VC1L66</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[25]">XD1_q_a[25]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --VC1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26] at FF_X6_Y5_N31
<P> --register power-up is low

<P><A NAME="VC1_readdata[26]">VC1_readdata[26]</A> = DFFEAS(<A HREF="#VC1L68">VC1L68</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[26]">XD1_q_a[26]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --VC1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11] at FF_X6_Y5_N34
<P> --register power-up is low

<P><A NAME="VC1_readdata[11]">VC1_readdata[11]</A> = DFFEAS(<A HREF="#VC1L38">VC1L38</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[11]">XD1_q_a[11]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11] at FF_X13_Y8_N50
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[11]">SC1_d_writedata[11]</A> = DFFEAS(<A HREF="#SC1L1010">SC1L1010</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[11]">YC2_q_b[11]</A>,  ,  , <A HREF="#SC1L230">SC1L230</A>);


<P> --VC1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12] at FF_X8_Y6_N58
<P> --register power-up is low

<P><A NAME="VC1_readdata[12]">VC1_readdata[12]</A> = DFFEAS(<A HREF="#VC1L40">VC1L40</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[12]">XD1_q_a[12]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12] at FF_X13_Y8_N11
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[12]">SC1_d_writedata[12]</A> = DFFEAS(<A HREF="#SC1L1012">SC1L1012</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[12]">YC2_q_b[12]</A>,  ,  , <A HREF="#SC1L230">SC1L230</A>);


<P> --VC1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13] at FF_X6_Y5_N37
<P> --register power-up is low

<P><A NAME="VC1_readdata[13]">VC1_readdata[13]</A> = DFFEAS(<A HREF="#VC1L42">VC1L42</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[13]">XD1_q_a[13]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13] at FF_X13_Y8_N38
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[13]">SC1_d_writedata[13]</A> = DFFEAS(<A HREF="#SC1L1014">SC1L1014</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[13]">YC2_q_b[13]</A>,  ,  , <A HREF="#SC1L230">SC1L230</A>);


<P> --VC1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14] at FF_X8_Y6_N49
<P> --register power-up is low

<P><A NAME="VC1_readdata[14]">VC1_readdata[14]</A> = DFFEAS(<A HREF="#VC1L44">VC1L44</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[14]">XD1_q_a[14]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14] at FF_X13_Y8_N41
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[14]">SC1_d_writedata[14]</A> = DFFEAS(<A HREF="#SC1L1016">SC1L1016</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[14]">YC2_q_b[14]</A>,  ,  , <A HREF="#SC1L230">SC1L230</A>);


<P> --VC1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15] at FF_X6_Y5_N40
<P> --register power-up is low

<P><A NAME="VC1_readdata[15]">VC1_readdata[15]</A> = DFFEAS(<A HREF="#VC1L46">VC1L46</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[15]">XD1_q_a[15]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15] at FF_X13_Y8_N59
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[15]">SC1_d_writedata[15]</A> = DFFEAS(<A HREF="#SC1L1018">SC1L1018</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[15]">YC2_q_b[15]</A>,  ,  , <A HREF="#SC1L230">SC1L230</A>);


<P> --VC1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16] at FF_X7_Y5_N7
<P> --register power-up is low

<P><A NAME="VC1_readdata[16]">VC1_readdata[16]</A> = DFFEAS(<A HREF="#VC1L48">VC1L48</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[16]">XD1_q_a[16]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16] at FF_X12_Y9_N53
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[16]">SC1_d_writedata[16]</A> = DFFEAS(<A HREF="#SC1L1020">SC1L1020</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[16]">YC2_q_b[16]</A>,  ,  , <A HREF="#SC1L564">SC1L564</A>);


<P> --VC1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1] at FF_X8_Y5_N7
<P> --register power-up is low

<P><A NAME="VC1_readdata[1]">VC1_readdata[1]</A> = DFFEAS(<A HREF="#VC1L79">VC1L79</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[1]">XD1_q_a[1]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --VC1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2] at FF_X8_Y5_N11
<P> --register power-up is low

<P><A NAME="VC1_readdata[2]">VC1_readdata[2]</A> = DFFEAS(<A HREF="#VC1L80">VC1L80</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[2]">XD1_q_a[2]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --VC1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3] at FF_X8_Y5_N2
<P> --register power-up is low

<P><A NAME="VC1_readdata[3]">VC1_readdata[3]</A> = DFFEAS(<A HREF="#VC1L81">VC1L81</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[3]">XD1_q_a[3]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --VC1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4] at FF_X8_Y6_N52
<P> --register power-up is low

<P><A NAME="VC1_readdata[4]">VC1_readdata[4]</A> = DFFEAS(<A HREF="#VC1L24">VC1L24</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[4]">XD1_q_a[4]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --VC1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5] at FF_X6_Y5_N16
<P> --register power-up is low

<P><A NAME="VC1_readdata[5]">VC1_readdata[5]</A> = DFFEAS(<A HREF="#VC1L26">VC1L26</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[5]">XD1_q_a[5]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --VC1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7] at FF_X6_Y5_N19
<P> --register power-up is low

<P><A NAME="VC1_readdata[7]">VC1_readdata[7]</A> = DFFEAS(<A HREF="#VC1L30">VC1L30</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[7]">XD1_q_a[7]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --YD1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[28] at M10K_X26_Y9_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[28]_PORT_A_data_in">YD1_q_a[28]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L53">VB2L53</A>, <A HREF="#VB2L54">VB2L54</A>);
<P><A NAME="YD1_q_a[28]_PORT_A_data_in_reg">YD1_q_a[28]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[28]_PORT_A_data_in">YD1_q_a[28]_PORT_A_data_in</A>, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
<P><A NAME="YD1_q_a[28]_PORT_A_address">YD1_q_a[28]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[28]_PORT_A_address_reg">YD1_q_a[28]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[28]_PORT_A_address">YD1_q_a[28]_PORT_A_address</A>, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
<P><A NAME="YD1_q_a[28]_PORT_A_write_enable">YD1_q_a[28]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[28]_PORT_A_write_enable_reg">YD1_q_a[28]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[28]_PORT_A_write_enable">YD1_q_a[28]_PORT_A_write_enable</A>, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
<P><A NAME="YD1_q_a[28]_PORT_A_read_enable">YD1_q_a[28]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[28]_PORT_A_read_enable_reg">YD1_q_a[28]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[28]_PORT_A_read_enable">YD1_q_a[28]_PORT_A_read_enable</A>, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
<P><A NAME="YD1_q_a[28]_PORT_A_byte_mask">YD1_q_a[28]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[35]">VB2_src_data[35]</A>;
<P><A NAME="YD1_q_a[28]_PORT_A_byte_mask_reg">YD1_q_a[28]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[28]_PORT_A_byte_mask">YD1_q_a[28]_PORT_A_byte_mask</A>, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
<P><A NAME="YD1_q_a[28]_clock_0">YD1_q_a[28]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[28]_clock_enable_0">YD1_q_a[28]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[28]_PORT_A_data_out">YD1_q_a[28]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[28]_PORT_A_data_in_reg">YD1_q_a[28]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[28]_PORT_A_address_reg">YD1_q_a[28]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[28]_PORT_A_write_enable_reg">YD1_q_a[28]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[28]_PORT_A_read_enable_reg">YD1_q_a[28]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[28]_PORT_A_byte_mask_reg">YD1_q_a[28]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[28]_clock_0">YD1_q_a[28]_clock_0</A>, , <A HREF="#YD1_q_a[28]_clock_enable_0">YD1_q_a[28]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[28]">YD1_q_a[28]</A> = <A HREF="#YD1_q_a[28]_PORT_A_data_out">YD1_q_a[28]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[29] at M10K_X26_Y9_N0
<P><A NAME="YD1_q_a[28]_PORT_A_data_in">YD1_q_a[28]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L53">VB2L53</A>, <A HREF="#VB2L54">VB2L54</A>);
<P><A NAME="YD1_q_a[28]_PORT_A_data_in_reg">YD1_q_a[28]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[28]_PORT_A_data_in">YD1_q_a[28]_PORT_A_data_in</A>, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
<P><A NAME="YD1_q_a[28]_PORT_A_address">YD1_q_a[28]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[28]_PORT_A_address_reg">YD1_q_a[28]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[28]_PORT_A_address">YD1_q_a[28]_PORT_A_address</A>, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
<P><A NAME="YD1_q_a[28]_PORT_A_write_enable">YD1_q_a[28]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[28]_PORT_A_write_enable_reg">YD1_q_a[28]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[28]_PORT_A_write_enable">YD1_q_a[28]_PORT_A_write_enable</A>, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
<P><A NAME="YD1_q_a[28]_PORT_A_read_enable">YD1_q_a[28]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[28]_PORT_A_read_enable_reg">YD1_q_a[28]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[28]_PORT_A_read_enable">YD1_q_a[28]_PORT_A_read_enable</A>, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
<P><A NAME="YD1_q_a[28]_PORT_A_byte_mask">YD1_q_a[28]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[35]">VB2_src_data[35]</A>;
<P><A NAME="YD1_q_a[28]_PORT_A_byte_mask_reg">YD1_q_a[28]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[28]_PORT_A_byte_mask">YD1_q_a[28]_PORT_A_byte_mask</A>, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
<P><A NAME="YD1_q_a[28]_clock_0">YD1_q_a[28]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[28]_clock_enable_0">YD1_q_a[28]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[28]_PORT_A_data_out">YD1_q_a[28]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[28]_PORT_A_data_in_reg">YD1_q_a[28]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[28]_PORT_A_address_reg">YD1_q_a[28]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[28]_PORT_A_write_enable_reg">YD1_q_a[28]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[28]_PORT_A_read_enable_reg">YD1_q_a[28]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[28]_PORT_A_byte_mask_reg">YD1_q_a[28]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[28]_clock_0">YD1_q_a[28]_clock_0</A>, , <A HREF="#YD1_q_a[28]_clock_enable_0">YD1_q_a[28]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[29]">YD1_q_a[29]</A> = <A HREF="#YD1_q_a[28]_PORT_A_data_out">YD1_q_a[28]_PORT_A_data_out</A>[1];


<P> --YD1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[30] at M10K_X5_Y14_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="YD1_q_a[30]_PORT_A_data_in">YD1_q_a[30]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L55">VB2L55</A>, <A HREF="#VB2L56">VB2L56</A>);
<P><A NAME="YD1_q_a[30]_PORT_A_data_in_reg">YD1_q_a[30]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[30]_PORT_A_data_in">YD1_q_a[30]_PORT_A_data_in</A>, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
<P><A NAME="YD1_q_a[30]_PORT_A_address">YD1_q_a[30]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[30]_PORT_A_address_reg">YD1_q_a[30]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[30]_PORT_A_address">YD1_q_a[30]_PORT_A_address</A>, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
<P><A NAME="YD1_q_a[30]_PORT_A_write_enable">YD1_q_a[30]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[30]_PORT_A_write_enable_reg">YD1_q_a[30]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[30]_PORT_A_write_enable">YD1_q_a[30]_PORT_A_write_enable</A>, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
<P><A NAME="YD1_q_a[30]_PORT_A_read_enable">YD1_q_a[30]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[30]_PORT_A_read_enable_reg">YD1_q_a[30]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[30]_PORT_A_read_enable">YD1_q_a[30]_PORT_A_read_enable</A>, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
<P><A NAME="YD1_q_a[30]_PORT_A_byte_mask">YD1_q_a[30]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[35]">VB2_src_data[35]</A>;
<P><A NAME="YD1_q_a[30]_PORT_A_byte_mask_reg">YD1_q_a[30]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[30]_PORT_A_byte_mask">YD1_q_a[30]_PORT_A_byte_mask</A>, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
<P><A NAME="YD1_q_a[30]_clock_0">YD1_q_a[30]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[30]_clock_enable_0">YD1_q_a[30]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[30]_PORT_A_data_out">YD1_q_a[30]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[30]_PORT_A_data_in_reg">YD1_q_a[30]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[30]_PORT_A_address_reg">YD1_q_a[30]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[30]_PORT_A_write_enable_reg">YD1_q_a[30]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[30]_PORT_A_read_enable_reg">YD1_q_a[30]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[30]_PORT_A_byte_mask_reg">YD1_q_a[30]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[30]_clock_0">YD1_q_a[30]_clock_0</A>, , <A HREF="#YD1_q_a[30]_clock_enable_0">YD1_q_a[30]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[30]">YD1_q_a[30]</A> = <A HREF="#YD1_q_a[30]_PORT_A_data_out">YD1_q_a[30]_PORT_A_data_out</A>[0];

<P> --YD1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[31] at M10K_X5_Y14_N0
<P><A NAME="YD1_q_a[30]_PORT_A_data_in">YD1_q_a[30]_PORT_A_data_in</A> = BUS(<A HREF="#VB2L55">VB2L55</A>, <A HREF="#VB2L56">VB2L56</A>);
<P><A NAME="YD1_q_a[30]_PORT_A_data_in_reg">YD1_q_a[30]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YD1_q_a[30]_PORT_A_data_in">YD1_q_a[30]_PORT_A_data_in</A>, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
<P><A NAME="YD1_q_a[30]_PORT_A_address">YD1_q_a[30]_PORT_A_address</A> = BUS(<A HREF="#VB2_src_data[38]">VB2_src_data[38]</A>, <A HREF="#VB2_src_data[39]">VB2_src_data[39]</A>, <A HREF="#VB2_src_data[40]">VB2_src_data[40]</A>, <A HREF="#VB2_src_data[41]">VB2_src_data[41]</A>, <A HREF="#VB2_src_data[42]">VB2_src_data[42]</A>, <A HREF="#VB2_src_data[43]">VB2_src_data[43]</A>, <A HREF="#VB2_src_data[44]">VB2_src_data[44]</A>, <A HREF="#VB2_src_data[45]">VB2_src_data[45]</A>, <A HREF="#VB2_src_data[46]">VB2_src_data[46]</A>, <A HREF="#VB2_src_data[47]">VB2_src_data[47]</A>, <A HREF="#VB2_src_data[48]">VB2_src_data[48]</A>, <A HREF="#VB2_src_data[49]">VB2_src_data[49]</A>);
<P><A NAME="YD1_q_a[30]_PORT_A_address_reg">YD1_q_a[30]_PORT_A_address_reg</A> = DFFE(<A HREF="#YD1_q_a[30]_PORT_A_address">YD1_q_a[30]_PORT_A_address</A>, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
<P><A NAME="YD1_q_a[30]_PORT_A_write_enable">YD1_q_a[30]_PORT_A_write_enable</A> = !<A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[30]_PORT_A_write_enable_reg">YD1_q_a[30]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[30]_PORT_A_write_enable">YD1_q_a[30]_PORT_A_write_enable</A>, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
<P><A NAME="YD1_q_a[30]_PORT_A_read_enable">YD1_q_a[30]_PORT_A_read_enable</A> = <A HREF="#Y1L3">Y1L3</A>;
<P><A NAME="YD1_q_a[30]_PORT_A_read_enable_reg">YD1_q_a[30]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YD1_q_a[30]_PORT_A_read_enable">YD1_q_a[30]_PORT_A_read_enable</A>, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
<P><A NAME="YD1_q_a[30]_PORT_A_byte_mask">YD1_q_a[30]_PORT_A_byte_mask</A> = <A HREF="#VB2_src_data[35]">VB2_src_data[35]</A>;
<P><A NAME="YD1_q_a[30]_PORT_A_byte_mask_reg">YD1_q_a[30]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#YD1_q_a[30]_PORT_A_byte_mask">YD1_q_a[30]_PORT_A_byte_mask</A>, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
<P><A NAME="YD1_q_a[30]_clock_0">YD1_q_a[30]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YD1_q_a[30]_clock_enable_0">YD1_q_a[30]_clock_enable_0</A> = !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A>;
<P><A NAME="YD1_q_a[30]_PORT_A_data_out">YD1_q_a[30]_PORT_A_data_out</A> = MEMORY(<A HREF="#YD1_q_a[30]_PORT_A_data_in_reg">YD1_q_a[30]_PORT_A_data_in_reg</A>, , <A HREF="#YD1_q_a[30]_PORT_A_address_reg">YD1_q_a[30]_PORT_A_address_reg</A>, , <A HREF="#YD1_q_a[30]_PORT_A_write_enable_reg">YD1_q_a[30]_PORT_A_write_enable_reg</A>, <A HREF="#YD1_q_a[30]_PORT_A_read_enable_reg">YD1_q_a[30]_PORT_A_read_enable_reg</A>, , , <A HREF="#YD1_q_a[30]_PORT_A_byte_mask_reg">YD1_q_a[30]_PORT_A_byte_mask_reg</A>, , <A HREF="#YD1_q_a[30]_clock_0">YD1_q_a[30]_clock_0</A>, , <A HREF="#YD1_q_a[30]_clock_enable_0">YD1_q_a[30]_clock_enable_0</A>, , , , , );
<P><A NAME="YD1_q_a[31]">YD1_q_a[31]</A> = <A HREF="#YD1_q_a[30]_PORT_A_data_out">YD1_q_a[30]_PORT_A_data_out</A>[1];


<P> --VC1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9] at FF_X6_Y5_N22
<P> --register power-up is low

<P><A NAME="VC1_readdata[9]">VC1_readdata[9]</A> = DFFEAS(<A HREF="#VC1L34">VC1L34</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[9]">XD1_q_a[9]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9] at FF_X13_Y8_N5
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[9]">SC1_d_writedata[9]</A> = DFFEAS(<A HREF="#SC1L1006">SC1L1006</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[9]">YC2_q_b[9]</A>,  ,  , <A HREF="#SC1L230">SC1L230</A>);


<P> --VC1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8] at FF_X8_Y6_N56
<P> --register power-up is low

<P><A NAME="VC1_readdata[8]">VC1_readdata[8]</A> = DFFEAS(<A HREF="#VC1L32">VC1L32</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[8]">XD1_q_a[8]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8] at FF_X13_Y8_N35
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[8]">SC1_d_writedata[8]</A> = DFFEAS(<A HREF="#SC1L1004">SC1L1004</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[8]">YC2_q_b[8]</A>,  ,  , <A HREF="#SC1L230">SC1L230</A>);


<P> --VC1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6] at FF_X6_Y5_N1
<P> --register power-up is low

<P><A NAME="VC1_readdata[6]">VC1_readdata[6]</A> = DFFEAS(<A HREF="#VC1L28">VC1L28</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[6]">XD1_q_a[6]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --VC1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10] at FF_X10_Y6_N40
<P> --register power-up is low

<P><A NAME="VC1_readdata[10]">VC1_readdata[10]</A> = DFFEAS(<A HREF="#VC1L36">VC1L36</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[10]">XD1_q_a[10]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10] at FF_X13_Y8_N29
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[10]">SC1_d_writedata[10]</A> = DFFEAS(<A HREF="#SC1L1008">SC1L1008</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[10]">YC2_q_b[10]</A>,  ,  , <A HREF="#SC1L230">SC1L230</A>);


<P> --VC1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18] at FF_X7_Y5_N16
<P> --register power-up is low

<P><A NAME="VC1_readdata[18]">VC1_readdata[18]</A> = DFFEAS(<A HREF="#VC1L52">VC1L52</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[18]">XD1_q_a[18]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18] at FF_X12_Y9_N8
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[18]">SC1_d_writedata[18]</A> = DFFEAS(<A HREF="#SC1L1024">SC1L1024</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[18]">YC2_q_b[18]</A>,  ,  , <A HREF="#SC1L564">SC1L564</A>);


<P> --VC1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17] at FF_X7_Y5_N46
<P> --register power-up is low

<P><A NAME="VC1_readdata[17]">VC1_readdata[17]</A> = DFFEAS(<A HREF="#VC1L50">VC1L50</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[17]">XD1_q_a[17]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17] at FF_X12_Y9_N26
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[17]">SC1_d_writedata[17]</A> = DFFEAS(<A HREF="#SC1L1022">SC1L1022</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[17]">YC2_q_b[17]</A>,  ,  , <A HREF="#SC1L564">SC1L564</A>);


<P> --SC1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18] at FF_X23_Y7_N29
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[18]">SC1_E_shift_rot_result[18]</A> = DFFEAS(<A HREF="#SC1L462">SC1L462</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[18]">SC1_E_src1[18]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --VC1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19] at FF_X6_Y5_N4
<P> --register power-up is low

<P><A NAME="VC1_readdata[19]">VC1_readdata[19]</A> = DFFEAS(<A HREF="#VC1L54">VC1L54</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[19]">XD1_q_a[19]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19] at FF_X12_Y9_N20
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[19]">SC1_d_writedata[19]</A> = DFFEAS(<A HREF="#SC1L1026">SC1L1026</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[19]">YC2_q_b[19]</A>,  ,  , <A HREF="#SC1L564">SC1L564</A>);


<P> --VC1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21] at FF_X8_Y6_N10
<P> --register power-up is low

<P><A NAME="VC1_readdata[21]">VC1_readdata[21]</A> = DFFEAS(<A HREF="#VC1L58">VC1L58</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[21]">XD1_q_a[21]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21] at FF_X12_Y9_N17
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[21]">SC1_d_writedata[21]</A> = DFFEAS(<A HREF="#SC1L1030">SC1L1030</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[21]">YC2_q_b[21]</A>,  ,  , <A HREF="#SC1L564">SC1L564</A>);


<P> --VC1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20] at FF_X7_Y5_N4
<P> --register power-up is low

<P><A NAME="VC1_readdata[20]">VC1_readdata[20]</A> = DFFEAS(<A HREF="#VC1L56">VC1L56</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[20]">XD1_q_a[20]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --SC1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20] at FF_X12_Y9_N59
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[20]">SC1_d_writedata[20]</A> = DFFEAS(<A HREF="#SC1L1028">SC1L1028</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[20]">YC2_q_b[20]</A>,  ,  , <A HREF="#SC1L564">SC1L564</A>);


<P> --PD1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17] at FF_X1_Y5_N41
<P> --register power-up is low

<P><A NAME="PD1_sr[17]">PD1_sr[17]</A> = DFFEAS(<A HREF="#PD1L66">PD1L66</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L35">PD1L35</A>,  ,  , <A HREF="#PD1L34">PD1L34</A>,  );


<P> --LD1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] at FF_X6_Y6_N2
<P> --register power-up is low

<P><A NAME="LD1_MonAReg[10]">LD1_MonAReg[10]</A> = DFFEAS(<A HREF="#LD1L3">LD1L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1L68">ND1L68</A>, <A HREF="#ND1_jdo[17]">ND1_jdo[17]</A>,  ,  , <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>);


<P> --LD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5 at MLABCELL_X6_Y6_N51
<P><A NAME="LD1L7_adder_eqn">LD1L7_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[9]">LD1_MonAReg[9]</A> ) + ( GND ) + ( <A HREF="#LD1L36">LD1L36</A> );
<P><A NAME="LD1L7">LD1L7</A> = SUM(<A HREF="#LD1L7_adder_eqn">LD1L7_adder_eqn</A>);

<P> --LD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6 at MLABCELL_X6_Y6_N51
<P><A NAME="LD1L8_adder_eqn">LD1L8_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[9]">LD1_MonAReg[9]</A> ) + ( GND ) + ( <A HREF="#LD1L36">LD1L36</A> );
<P><A NAME="LD1L8">LD1L8</A> = CARRY(<A HREF="#LD1L8_adder_eqn">LD1L8_adder_eqn</A>);


<P> --YB2_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[2] at M10K_X14_Y3_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 8
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="YB2_av_readdata_pre[2]_PORT_A_data_in">YB2_av_readdata_pre[2]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[2]">SC1_d_writedata[2]</A>, <A HREF="#SC1_d_writedata[3]">SC1_d_writedata[3]</A>);
<P><A NAME="YB2_av_readdata_pre[2]_PORT_A_data_in_reg">YB2_av_readdata_pre[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[2]_PORT_A_data_in">YB2_av_readdata_pre[2]_PORT_A_data_in</A>, YB2_av_readdata_pre[2]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[2]_PORT_A_address">YB2_av_readdata_pre[2]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[2]_PORT_A_address_reg">YB2_av_readdata_pre[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[2]_PORT_A_address">YB2_av_readdata_pre[2]_PORT_A_address</A>, YB2_av_readdata_pre[2]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[2]_PORT_A_write_enable">YB2_av_readdata_pre[2]_PORT_A_write_enable</A> = <A HREF="#Z1L8">Z1L8</A>;
<P><A NAME="YB2_av_readdata_pre[2]_PORT_A_write_enable_reg">YB2_av_readdata_pre[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[2]_PORT_A_write_enable">YB2_av_readdata_pre[2]_PORT_A_write_enable</A>, YB2_av_readdata_pre[2]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[2]_PORT_A_read_enable">YB2_av_readdata_pre[2]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[2]_PORT_A_read_enable_reg">YB2_av_readdata_pre[2]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[2]_PORT_A_read_enable">YB2_av_readdata_pre[2]_PORT_A_read_enable</A>, YB2_av_readdata_pre[2]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[2]_clock_0">YB2_av_readdata_pre[2]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[2]_clear_0">YB2_av_readdata_pre[2]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[2]_PORT_A_data_out">YB2_av_readdata_pre[2]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[2]_PORT_A_data_in_reg">YB2_av_readdata_pre[2]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[2]_PORT_A_address_reg">YB2_av_readdata_pre[2]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[2]_PORT_A_write_enable_reg">YB2_av_readdata_pre[2]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[2]_PORT_A_read_enable_reg">YB2_av_readdata_pre[2]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[2]_clock_0">YB2_av_readdata_pre[2]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[2]_clear_0">YB2_av_readdata_pre[2]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[2]_PORT_A_data_out_reg">YB2_av_readdata_pre[2]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[2]_PORT_A_data_out">YB2_av_readdata_pre[2]_PORT_A_data_out</A>, YB2_av_readdata_pre[2]_clock_0, YB2_av_readdata_pre[2]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[2]">YB2_av_readdata_pre[2]</A> = <A HREF="#YB2_av_readdata_pre[2]_PORT_A_data_out_reg">YB2_av_readdata_pre[2]_PORT_A_data_out_reg</A>[0];

<P> --YB2_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[3] at M10K_X14_Y3_N0
<P><A NAME="YB2_av_readdata_pre[2]_PORT_A_data_in">YB2_av_readdata_pre[2]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[2]">SC1_d_writedata[2]</A>, <A HREF="#SC1_d_writedata[3]">SC1_d_writedata[3]</A>);
<P><A NAME="YB2_av_readdata_pre[2]_PORT_A_data_in_reg">YB2_av_readdata_pre[2]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[2]_PORT_A_data_in">YB2_av_readdata_pre[2]_PORT_A_data_in</A>, YB2_av_readdata_pre[2]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[2]_PORT_A_address">YB2_av_readdata_pre[2]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[2]_PORT_A_address_reg">YB2_av_readdata_pre[2]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[2]_PORT_A_address">YB2_av_readdata_pre[2]_PORT_A_address</A>, YB2_av_readdata_pre[2]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[2]_PORT_A_write_enable">YB2_av_readdata_pre[2]_PORT_A_write_enable</A> = <A HREF="#Z1L8">Z1L8</A>;
<P><A NAME="YB2_av_readdata_pre[2]_PORT_A_write_enable_reg">YB2_av_readdata_pre[2]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[2]_PORT_A_write_enable">YB2_av_readdata_pre[2]_PORT_A_write_enable</A>, YB2_av_readdata_pre[2]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[2]_PORT_A_read_enable">YB2_av_readdata_pre[2]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[2]_PORT_A_read_enable_reg">YB2_av_readdata_pre[2]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[2]_PORT_A_read_enable">YB2_av_readdata_pre[2]_PORT_A_read_enable</A>, YB2_av_readdata_pre[2]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[2]_clock_0">YB2_av_readdata_pre[2]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[2]_clear_0">YB2_av_readdata_pre[2]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[2]_PORT_A_data_out">YB2_av_readdata_pre[2]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[2]_PORT_A_data_in_reg">YB2_av_readdata_pre[2]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[2]_PORT_A_address_reg">YB2_av_readdata_pre[2]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[2]_PORT_A_write_enable_reg">YB2_av_readdata_pre[2]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[2]_PORT_A_read_enable_reg">YB2_av_readdata_pre[2]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[2]_clock_0">YB2_av_readdata_pre[2]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[2]_clear_0">YB2_av_readdata_pre[2]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[2]_PORT_A_data_out_reg">YB2_av_readdata_pre[2]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[2]_PORT_A_data_out">YB2_av_readdata_pre[2]_PORT_A_data_out</A>, YB2_av_readdata_pre[2]_clock_0, YB2_av_readdata_pre[2]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[3]">YB2_av_readdata_pre[3]</A> = <A HREF="#YB2_av_readdata_pre[2]_PORT_A_data_out_reg">YB2_av_readdata_pre[2]_PORT_A_data_out_reg</A>[1];


<P> --YB2_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[4] at M10K_X14_Y4_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 8
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="YB2_av_readdata_pre[4]_PORT_A_data_in">YB2_av_readdata_pre[4]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[4]">SC1_d_writedata[4]</A>, <A HREF="#SC1_d_writedata[5]">SC1_d_writedata[5]</A>);
<P><A NAME="YB2_av_readdata_pre[4]_PORT_A_data_in_reg">YB2_av_readdata_pre[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[4]_PORT_A_data_in">YB2_av_readdata_pre[4]_PORT_A_data_in</A>, YB2_av_readdata_pre[4]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[4]_PORT_A_address">YB2_av_readdata_pre[4]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[4]_PORT_A_address_reg">YB2_av_readdata_pre[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[4]_PORT_A_address">YB2_av_readdata_pre[4]_PORT_A_address</A>, YB2_av_readdata_pre[4]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[4]_PORT_A_write_enable">YB2_av_readdata_pre[4]_PORT_A_write_enable</A> = <A HREF="#Z1L8">Z1L8</A>;
<P><A NAME="YB2_av_readdata_pre[4]_PORT_A_write_enable_reg">YB2_av_readdata_pre[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[4]_PORT_A_write_enable">YB2_av_readdata_pre[4]_PORT_A_write_enable</A>, YB2_av_readdata_pre[4]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[4]_PORT_A_read_enable">YB2_av_readdata_pre[4]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[4]_PORT_A_read_enable_reg">YB2_av_readdata_pre[4]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[4]_PORT_A_read_enable">YB2_av_readdata_pre[4]_PORT_A_read_enable</A>, YB2_av_readdata_pre[4]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[4]_clock_0">YB2_av_readdata_pre[4]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[4]_clear_0">YB2_av_readdata_pre[4]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[4]_PORT_A_data_out">YB2_av_readdata_pre[4]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[4]_PORT_A_data_in_reg">YB2_av_readdata_pre[4]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[4]_PORT_A_address_reg">YB2_av_readdata_pre[4]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[4]_PORT_A_write_enable_reg">YB2_av_readdata_pre[4]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[4]_PORT_A_read_enable_reg">YB2_av_readdata_pre[4]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[4]_clock_0">YB2_av_readdata_pre[4]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[4]_clear_0">YB2_av_readdata_pre[4]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[4]_PORT_A_data_out_reg">YB2_av_readdata_pre[4]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[4]_PORT_A_data_out">YB2_av_readdata_pre[4]_PORT_A_data_out</A>, YB2_av_readdata_pre[4]_clock_0, YB2_av_readdata_pre[4]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[4]">YB2_av_readdata_pre[4]</A> = <A HREF="#YB2_av_readdata_pre[4]_PORT_A_data_out_reg">YB2_av_readdata_pre[4]_PORT_A_data_out_reg</A>[0];

<P> --YB2_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[5] at M10K_X14_Y4_N0
<P><A NAME="YB2_av_readdata_pre[4]_PORT_A_data_in">YB2_av_readdata_pre[4]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[4]">SC1_d_writedata[4]</A>, <A HREF="#SC1_d_writedata[5]">SC1_d_writedata[5]</A>);
<P><A NAME="YB2_av_readdata_pre[4]_PORT_A_data_in_reg">YB2_av_readdata_pre[4]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[4]_PORT_A_data_in">YB2_av_readdata_pre[4]_PORT_A_data_in</A>, YB2_av_readdata_pre[4]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[4]_PORT_A_address">YB2_av_readdata_pre[4]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[4]_PORT_A_address_reg">YB2_av_readdata_pre[4]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[4]_PORT_A_address">YB2_av_readdata_pre[4]_PORT_A_address</A>, YB2_av_readdata_pre[4]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[4]_PORT_A_write_enable">YB2_av_readdata_pre[4]_PORT_A_write_enable</A> = <A HREF="#Z1L8">Z1L8</A>;
<P><A NAME="YB2_av_readdata_pre[4]_PORT_A_write_enable_reg">YB2_av_readdata_pre[4]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[4]_PORT_A_write_enable">YB2_av_readdata_pre[4]_PORT_A_write_enable</A>, YB2_av_readdata_pre[4]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[4]_PORT_A_read_enable">YB2_av_readdata_pre[4]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[4]_PORT_A_read_enable_reg">YB2_av_readdata_pre[4]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[4]_PORT_A_read_enable">YB2_av_readdata_pre[4]_PORT_A_read_enable</A>, YB2_av_readdata_pre[4]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[4]_clock_0">YB2_av_readdata_pre[4]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[4]_clear_0">YB2_av_readdata_pre[4]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[4]_PORT_A_data_out">YB2_av_readdata_pre[4]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[4]_PORT_A_data_in_reg">YB2_av_readdata_pre[4]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[4]_PORT_A_address_reg">YB2_av_readdata_pre[4]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[4]_PORT_A_write_enable_reg">YB2_av_readdata_pre[4]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[4]_PORT_A_read_enable_reg">YB2_av_readdata_pre[4]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[4]_clock_0">YB2_av_readdata_pre[4]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[4]_clear_0">YB2_av_readdata_pre[4]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[4]_PORT_A_data_out_reg">YB2_av_readdata_pre[4]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[4]_PORT_A_data_out">YB2_av_readdata_pre[4]_PORT_A_data_out</A>, YB2_av_readdata_pre[4]_clock_0, YB2_av_readdata_pre[4]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[5]">YB2_av_readdata_pre[5]</A> = <A HREF="#YB2_av_readdata_pre[4]_PORT_A_data_out_reg">YB2_av_readdata_pre[4]_PORT_A_data_out_reg</A>[1];


<P> --YB2_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[6] at M10K_X14_Y2_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 8
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="YB2_av_readdata_pre[6]_PORT_A_data_in">YB2_av_readdata_pre[6]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[6]">SC1_d_writedata[6]</A>, <A HREF="#SC1_d_writedata[7]">SC1_d_writedata[7]</A>);
<P><A NAME="YB2_av_readdata_pre[6]_PORT_A_data_in_reg">YB2_av_readdata_pre[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[6]_PORT_A_data_in">YB2_av_readdata_pre[6]_PORT_A_data_in</A>, YB2_av_readdata_pre[6]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[6]_PORT_A_address">YB2_av_readdata_pre[6]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[6]_PORT_A_address_reg">YB2_av_readdata_pre[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[6]_PORT_A_address">YB2_av_readdata_pre[6]_PORT_A_address</A>, YB2_av_readdata_pre[6]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[6]_PORT_A_write_enable">YB2_av_readdata_pre[6]_PORT_A_write_enable</A> = <A HREF="#Z1L8">Z1L8</A>;
<P><A NAME="YB2_av_readdata_pre[6]_PORT_A_write_enable_reg">YB2_av_readdata_pre[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[6]_PORT_A_write_enable">YB2_av_readdata_pre[6]_PORT_A_write_enable</A>, YB2_av_readdata_pre[6]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[6]_PORT_A_read_enable">YB2_av_readdata_pre[6]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[6]_PORT_A_read_enable_reg">YB2_av_readdata_pre[6]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[6]_PORT_A_read_enable">YB2_av_readdata_pre[6]_PORT_A_read_enable</A>, YB2_av_readdata_pre[6]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[6]_clock_0">YB2_av_readdata_pre[6]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[6]_clear_0">YB2_av_readdata_pre[6]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[6]_PORT_A_data_out">YB2_av_readdata_pre[6]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[6]_PORT_A_data_in_reg">YB2_av_readdata_pre[6]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[6]_PORT_A_address_reg">YB2_av_readdata_pre[6]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[6]_PORT_A_write_enable_reg">YB2_av_readdata_pre[6]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[6]_PORT_A_read_enable_reg">YB2_av_readdata_pre[6]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[6]_clock_0">YB2_av_readdata_pre[6]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[6]_clear_0">YB2_av_readdata_pre[6]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[6]_PORT_A_data_out_reg">YB2_av_readdata_pre[6]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[6]_PORT_A_data_out">YB2_av_readdata_pre[6]_PORT_A_data_out</A>, YB2_av_readdata_pre[6]_clock_0, YB2_av_readdata_pre[6]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[6]">YB2_av_readdata_pre[6]</A> = <A HREF="#YB2_av_readdata_pre[6]_PORT_A_data_out_reg">YB2_av_readdata_pre[6]_PORT_A_data_out_reg</A>[0];

<P> --YB2_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[7] at M10K_X14_Y2_N0
<P><A NAME="YB2_av_readdata_pre[6]_PORT_A_data_in">YB2_av_readdata_pre[6]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[6]">SC1_d_writedata[6]</A>, <A HREF="#SC1_d_writedata[7]">SC1_d_writedata[7]</A>);
<P><A NAME="YB2_av_readdata_pre[6]_PORT_A_data_in_reg">YB2_av_readdata_pre[6]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[6]_PORT_A_data_in">YB2_av_readdata_pre[6]_PORT_A_data_in</A>, YB2_av_readdata_pre[6]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[6]_PORT_A_address">YB2_av_readdata_pre[6]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[6]_PORT_A_address_reg">YB2_av_readdata_pre[6]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[6]_PORT_A_address">YB2_av_readdata_pre[6]_PORT_A_address</A>, YB2_av_readdata_pre[6]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[6]_PORT_A_write_enable">YB2_av_readdata_pre[6]_PORT_A_write_enable</A> = <A HREF="#Z1L8">Z1L8</A>;
<P><A NAME="YB2_av_readdata_pre[6]_PORT_A_write_enable_reg">YB2_av_readdata_pre[6]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[6]_PORT_A_write_enable">YB2_av_readdata_pre[6]_PORT_A_write_enable</A>, YB2_av_readdata_pre[6]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[6]_PORT_A_read_enable">YB2_av_readdata_pre[6]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[6]_PORT_A_read_enable_reg">YB2_av_readdata_pre[6]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[6]_PORT_A_read_enable">YB2_av_readdata_pre[6]_PORT_A_read_enable</A>, YB2_av_readdata_pre[6]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[6]_clock_0">YB2_av_readdata_pre[6]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[6]_clear_0">YB2_av_readdata_pre[6]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[6]_PORT_A_data_out">YB2_av_readdata_pre[6]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[6]_PORT_A_data_in_reg">YB2_av_readdata_pre[6]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[6]_PORT_A_address_reg">YB2_av_readdata_pre[6]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[6]_PORT_A_write_enable_reg">YB2_av_readdata_pre[6]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[6]_PORT_A_read_enable_reg">YB2_av_readdata_pre[6]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[6]_clock_0">YB2_av_readdata_pre[6]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[6]_clear_0">YB2_av_readdata_pre[6]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[6]_PORT_A_data_out_reg">YB2_av_readdata_pre[6]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[6]_PORT_A_data_out">YB2_av_readdata_pre[6]_PORT_A_data_out</A>, YB2_av_readdata_pre[6]_clock_0, YB2_av_readdata_pre[6]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[7]">YB2_av_readdata_pre[7]</A> = <A HREF="#YB2_av_readdata_pre[6]_PORT_A_data_out_reg">YB2_av_readdata_pre[6]_PORT_A_data_out_reg</A>[1];


<P> --DB1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0] at M10K_X5_Y3_N0
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
<P> --Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
<P><A NAME="DB1_rdata[0]">DB1_rdata[0]</A> = AMPP_FUNCTION(<A HREF="#T1_fifo_wr">T1_fifo_wr</A>, GND, <A HREF="#A1L23">A1L23</A>, <A HREF="#A1L23">A1L23</A>, <A HREF="#DB1L26">DB1L26</A>, <A HREF="#T1L85">T1L85</A>, <A HREF="#T1_fifo_wr">T1_fifo_wr</A>, <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>, <A HREF="#SC1_d_writedata[0]">SC1_d_writedata[0]</A>, <A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A>, <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A>, <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A>, <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A>, <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A>, <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A>, <A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A>, <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A>, <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A>, <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A>, <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A>, <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#SC1_d_writedata[1]">SC1_d_writedata[1]</A>, <A HREF="#SC1_d_writedata[2]">SC1_d_writedata[2]</A>, <A HREF="#SC1_d_writedata[3]">SC1_d_writedata[3]</A>, <A HREF="#SC1_d_writedata[4]">SC1_d_writedata[4]</A>, <A HREF="#SC1_d_writedata[5]">SC1_d_writedata[5]</A>, <A HREF="#SC1_d_writedata[6]">SC1_d_writedata[6]</A>, <A HREF="#SC1_d_writedata[7]">SC1_d_writedata[7]</A>);

<P> --DB1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7] at M10K_X5_Y3_N0
<P><A NAME="DB1_rdata[7]">DB1_rdata[7]</A> = AMPP_FUNCTION(<A HREF="#T1_fifo_wr">T1_fifo_wr</A>, GND, <A HREF="#A1L23">A1L23</A>, <A HREF="#A1L23">A1L23</A>, <A HREF="#DB1L26">DB1L26</A>, <A HREF="#T1L85">T1L85</A>, <A HREF="#T1_fifo_wr">T1_fifo_wr</A>, <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>, <A HREF="#SC1_d_writedata[0]">SC1_d_writedata[0]</A>, <A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A>, <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A>, <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A>, <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A>, <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A>, <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A>, <A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A>, <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A>, <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A>, <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A>, <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A>, <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#SC1_d_writedata[1]">SC1_d_writedata[1]</A>, <A HREF="#SC1_d_writedata[2]">SC1_d_writedata[2]</A>, <A HREF="#SC1_d_writedata[3]">SC1_d_writedata[3]</A>, <A HREF="#SC1_d_writedata[4]">SC1_d_writedata[4]</A>, <A HREF="#SC1_d_writedata[5]">SC1_d_writedata[5]</A>, <A HREF="#SC1_d_writedata[6]">SC1_d_writedata[6]</A>, <A HREF="#SC1_d_writedata[7]">SC1_d_writedata[7]</A>);

<P> --DB1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6] at M10K_X5_Y3_N0
<P><A NAME="DB1_rdata[6]">DB1_rdata[6]</A> = AMPP_FUNCTION(<A HREF="#T1_fifo_wr">T1_fifo_wr</A>, GND, <A HREF="#A1L23">A1L23</A>, <A HREF="#A1L23">A1L23</A>, <A HREF="#DB1L26">DB1L26</A>, <A HREF="#T1L85">T1L85</A>, <A HREF="#T1_fifo_wr">T1_fifo_wr</A>, <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>, <A HREF="#SC1_d_writedata[0]">SC1_d_writedata[0]</A>, <A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A>, <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A>, <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A>, <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A>, <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A>, <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A>, <A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A>, <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A>, <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A>, <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A>, <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A>, <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#SC1_d_writedata[1]">SC1_d_writedata[1]</A>, <A HREF="#SC1_d_writedata[2]">SC1_d_writedata[2]</A>, <A HREF="#SC1_d_writedata[3]">SC1_d_writedata[3]</A>, <A HREF="#SC1_d_writedata[4]">SC1_d_writedata[4]</A>, <A HREF="#SC1_d_writedata[5]">SC1_d_writedata[5]</A>, <A HREF="#SC1_d_writedata[6]">SC1_d_writedata[6]</A>, <A HREF="#SC1_d_writedata[7]">SC1_d_writedata[7]</A>);

<P> --DB1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5] at M10K_X5_Y3_N0
<P><A NAME="DB1_rdata[5]">DB1_rdata[5]</A> = AMPP_FUNCTION(<A HREF="#T1_fifo_wr">T1_fifo_wr</A>, GND, <A HREF="#A1L23">A1L23</A>, <A HREF="#A1L23">A1L23</A>, <A HREF="#DB1L26">DB1L26</A>, <A HREF="#T1L85">T1L85</A>, <A HREF="#T1_fifo_wr">T1_fifo_wr</A>, <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>, <A HREF="#SC1_d_writedata[0]">SC1_d_writedata[0]</A>, <A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A>, <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A>, <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A>, <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A>, <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A>, <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A>, <A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A>, <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A>, <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A>, <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A>, <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A>, <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#SC1_d_writedata[1]">SC1_d_writedata[1]</A>, <A HREF="#SC1_d_writedata[2]">SC1_d_writedata[2]</A>, <A HREF="#SC1_d_writedata[3]">SC1_d_writedata[3]</A>, <A HREF="#SC1_d_writedata[4]">SC1_d_writedata[4]</A>, <A HREF="#SC1_d_writedata[5]">SC1_d_writedata[5]</A>, <A HREF="#SC1_d_writedata[6]">SC1_d_writedata[6]</A>, <A HREF="#SC1_d_writedata[7]">SC1_d_writedata[7]</A>);

<P> --DB1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4] at M10K_X5_Y3_N0
<P><A NAME="DB1_rdata[4]">DB1_rdata[4]</A> = AMPP_FUNCTION(<A HREF="#T1_fifo_wr">T1_fifo_wr</A>, GND, <A HREF="#A1L23">A1L23</A>, <A HREF="#A1L23">A1L23</A>, <A HREF="#DB1L26">DB1L26</A>, <A HREF="#T1L85">T1L85</A>, <A HREF="#T1_fifo_wr">T1_fifo_wr</A>, <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>, <A HREF="#SC1_d_writedata[0]">SC1_d_writedata[0]</A>, <A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A>, <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A>, <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A>, <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A>, <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A>, <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A>, <A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A>, <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A>, <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A>, <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A>, <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A>, <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#SC1_d_writedata[1]">SC1_d_writedata[1]</A>, <A HREF="#SC1_d_writedata[2]">SC1_d_writedata[2]</A>, <A HREF="#SC1_d_writedata[3]">SC1_d_writedata[3]</A>, <A HREF="#SC1_d_writedata[4]">SC1_d_writedata[4]</A>, <A HREF="#SC1_d_writedata[5]">SC1_d_writedata[5]</A>, <A HREF="#SC1_d_writedata[6]">SC1_d_writedata[6]</A>, <A HREF="#SC1_d_writedata[7]">SC1_d_writedata[7]</A>);

<P> --DB1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3] at M10K_X5_Y3_N0
<P><A NAME="DB1_rdata[3]">DB1_rdata[3]</A> = AMPP_FUNCTION(<A HREF="#T1_fifo_wr">T1_fifo_wr</A>, GND, <A HREF="#A1L23">A1L23</A>, <A HREF="#A1L23">A1L23</A>, <A HREF="#DB1L26">DB1L26</A>, <A HREF="#T1L85">T1L85</A>, <A HREF="#T1_fifo_wr">T1_fifo_wr</A>, <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>, <A HREF="#SC1_d_writedata[0]">SC1_d_writedata[0]</A>, <A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A>, <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A>, <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A>, <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A>, <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A>, <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A>, <A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A>, <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A>, <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A>, <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A>, <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A>, <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#SC1_d_writedata[1]">SC1_d_writedata[1]</A>, <A HREF="#SC1_d_writedata[2]">SC1_d_writedata[2]</A>, <A HREF="#SC1_d_writedata[3]">SC1_d_writedata[3]</A>, <A HREF="#SC1_d_writedata[4]">SC1_d_writedata[4]</A>, <A HREF="#SC1_d_writedata[5]">SC1_d_writedata[5]</A>, <A HREF="#SC1_d_writedata[6]">SC1_d_writedata[6]</A>, <A HREF="#SC1_d_writedata[7]">SC1_d_writedata[7]</A>);

<P> --DB1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2] at M10K_X5_Y3_N0
<P><A NAME="DB1_rdata[2]">DB1_rdata[2]</A> = AMPP_FUNCTION(<A HREF="#T1_fifo_wr">T1_fifo_wr</A>, GND, <A HREF="#A1L23">A1L23</A>, <A HREF="#A1L23">A1L23</A>, <A HREF="#DB1L26">DB1L26</A>, <A HREF="#T1L85">T1L85</A>, <A HREF="#T1_fifo_wr">T1_fifo_wr</A>, <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>, <A HREF="#SC1_d_writedata[0]">SC1_d_writedata[0]</A>, <A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A>, <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A>, <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A>, <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A>, <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A>, <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A>, <A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A>, <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A>, <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A>, <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A>, <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A>, <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#SC1_d_writedata[1]">SC1_d_writedata[1]</A>, <A HREF="#SC1_d_writedata[2]">SC1_d_writedata[2]</A>, <A HREF="#SC1_d_writedata[3]">SC1_d_writedata[3]</A>, <A HREF="#SC1_d_writedata[4]">SC1_d_writedata[4]</A>, <A HREF="#SC1_d_writedata[5]">SC1_d_writedata[5]</A>, <A HREF="#SC1_d_writedata[6]">SC1_d_writedata[6]</A>, <A HREF="#SC1_d_writedata[7]">SC1_d_writedata[7]</A>);

<P> --DB1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1] at M10K_X5_Y3_N0
<P><A NAME="DB1_rdata[1]">DB1_rdata[1]</A> = AMPP_FUNCTION(<A HREF="#T1_fifo_wr">T1_fifo_wr</A>, GND, <A HREF="#A1L23">A1L23</A>, <A HREF="#A1L23">A1L23</A>, <A HREF="#DB1L26">DB1L26</A>, <A HREF="#T1L85">T1L85</A>, <A HREF="#T1_fifo_wr">T1_fifo_wr</A>, <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>, <A HREF="#SC1_d_writedata[0]">SC1_d_writedata[0]</A>, <A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A>, <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A>, <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A>, <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A>, <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A>, <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A>, <A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A>, <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A>, <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A>, <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A>, <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A>, <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A>, GND, GND, GND, GND, <A HREF="#SC1_d_writedata[1]">SC1_d_writedata[1]</A>, <A HREF="#SC1_d_writedata[2]">SC1_d_writedata[2]</A>, <A HREF="#SC1_d_writedata[3]">SC1_d_writedata[3]</A>, <A HREF="#SC1_d_writedata[4]">SC1_d_writedata[4]</A>, <A HREF="#SC1_d_writedata[5]">SC1_d_writedata[5]</A>, <A HREF="#SC1_d_writedata[6]">SC1_d_writedata[6]</A>, <A HREF="#SC1_d_writedata[7]">SC1_d_writedata[7]</A>);


<P> --DB1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6] at FF_X3_Y3_N59
<P> --register power-up is low

<P><A NAME="DB1_count[6]">DB1_count[6]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1_count[5]">DB1_count[5]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, GND, <A HREF="#DB1L62">DB1L62</A>);


<P> --PD1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25] at FF_X1_Y5_N59
<P> --register power-up is low

<P><A NAME="PD1_sr[25]">PD1_sr[25]</A> = DFFEAS(<A HREF="#PD1L68">PD1L68</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L35">PD1L35</A>,  ,  , <A HREF="#PD1L34">PD1L34</A>,  );


<P> --PD1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5] at FF_X2_Y4_N14
<P> --register power-up is low

<P><A NAME="PD1_sr[5]">PD1_sr[5]</A> = DFFEAS(<A HREF="#PD1L69">PD1L69</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L15">PD1L15</A>,  ,  , <A HREF="#PD1L14">PD1L14</A>,  );


<P> --BD1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] at FF_X4_Y4_N25
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[3]">BD1_break_readreg[3]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>, <A HREF="#ND1_jdo[3]">ND1_jdo[3]</A>,  , <A HREF="#BD1L13">BD1L13</A>, VCC);


<P> --LD1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] at FF_X6_Y4_N44
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[3]">LD1_MonDReg[3]</A> = DFFEAS(<A HREF="#LD1L58">LD1L58</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[3]">XD1_q_a[3]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --LD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9 at MLABCELL_X6_Y6_N30
<P><A NAME="LD1L11_adder_eqn">LD1L11_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[2]">LD1_MonAReg[2]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="LD1L11">LD1L11</A> = SUM(<A HREF="#LD1L11_adder_eqn">LD1L11_adder_eqn</A>);

<P> --LD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10 at MLABCELL_X6_Y6_N30
<P><A NAME="LD1L12_adder_eqn">LD1L12_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[2]">LD1_MonAReg[2]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="LD1L12">LD1L12</A> = CARRY(<A HREF="#LD1L12_adder_eqn">LD1L12_adder_eqn</A>);


<P> --LD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13 at MLABCELL_X6_Y6_N33
<P><A NAME="LD1L15_adder_eqn">LD1L15_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[3]">LD1_MonAReg[3]</A> ) + ( GND ) + ( <A HREF="#LD1L12">LD1L12</A> );
<P><A NAME="LD1L15">LD1L15</A> = SUM(<A HREF="#LD1L15_adder_eqn">LD1L15_adder_eqn</A>);

<P> --LD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14 at MLABCELL_X6_Y6_N33
<P><A NAME="LD1L16_adder_eqn">LD1L16_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[3]">LD1_MonAReg[3]</A> ) + ( GND ) + ( <A HREF="#LD1L12">LD1L12</A> );
<P><A NAME="LD1L16">LD1L16</A> = CARRY(<A HREF="#LD1L16_adder_eqn">LD1L16_adder_eqn</A>);


<P> --LD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17 at MLABCELL_X6_Y6_N36
<P><A NAME="LD1L19_adder_eqn">LD1L19_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[4]">LD1_MonAReg[4]</A> ) + ( GND ) + ( <A HREF="#LD1L16">LD1L16</A> );
<P><A NAME="LD1L19">LD1L19</A> = SUM(<A HREF="#LD1L19_adder_eqn">LD1L19_adder_eqn</A>);

<P> --LD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18 at MLABCELL_X6_Y6_N36
<P><A NAME="LD1L20_adder_eqn">LD1L20_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[4]">LD1_MonAReg[4]</A> ) + ( GND ) + ( <A HREF="#LD1L16">LD1L16</A> );
<P><A NAME="LD1L20">LD1L20</A> = CARRY(<A HREF="#LD1L20_adder_eqn">LD1L20_adder_eqn</A>);


<P> --LD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21 at MLABCELL_X6_Y6_N39
<P><A NAME="LD1L23_adder_eqn">LD1L23_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[5]">LD1_MonAReg[5]</A> ) + ( GND ) + ( <A HREF="#LD1L20">LD1L20</A> );
<P><A NAME="LD1L23">LD1L23</A> = SUM(<A HREF="#LD1L23_adder_eqn">LD1L23_adder_eqn</A>);

<P> --LD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22 at MLABCELL_X6_Y6_N39
<P><A NAME="LD1L24_adder_eqn">LD1L24_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[5]">LD1_MonAReg[5]</A> ) + ( GND ) + ( <A HREF="#LD1L20">LD1L20</A> );
<P><A NAME="LD1L24">LD1L24</A> = CARRY(<A HREF="#LD1L24_adder_eqn">LD1L24_adder_eqn</A>);


<P> --LD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25 at MLABCELL_X6_Y6_N42
<P><A NAME="LD1L27_adder_eqn">LD1L27_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[6]">LD1_MonAReg[6]</A> ) + ( GND ) + ( <A HREF="#LD1L24">LD1L24</A> );
<P><A NAME="LD1L27">LD1L27</A> = SUM(<A HREF="#LD1L27_adder_eqn">LD1L27_adder_eqn</A>);

<P> --LD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26 at MLABCELL_X6_Y6_N42
<P><A NAME="LD1L28_adder_eqn">LD1L28_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[6]">LD1_MonAReg[6]</A> ) + ( GND ) + ( <A HREF="#LD1L24">LD1L24</A> );
<P><A NAME="LD1L28">LD1L28</A> = CARRY(<A HREF="#LD1L28_adder_eqn">LD1L28_adder_eqn</A>);


<P> --LD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29 at MLABCELL_X6_Y6_N45
<P><A NAME="LD1L31_adder_eqn">LD1L31_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[7]">LD1_MonAReg[7]</A> ) + ( GND ) + ( <A HREF="#LD1L28">LD1L28</A> );
<P><A NAME="LD1L31">LD1L31</A> = SUM(<A HREF="#LD1L31_adder_eqn">LD1L31_adder_eqn</A>);

<P> --LD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30 at MLABCELL_X6_Y6_N45
<P><A NAME="LD1L32_adder_eqn">LD1L32_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[7]">LD1_MonAReg[7]</A> ) + ( GND ) + ( <A HREF="#LD1L28">LD1L28</A> );
<P><A NAME="LD1L32">LD1L32</A> = CARRY(<A HREF="#LD1L32_adder_eqn">LD1L32_adder_eqn</A>);


<P> --LD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33 at MLABCELL_X6_Y6_N48
<P><A NAME="LD1L35_adder_eqn">LD1L35_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[8]">LD1_MonAReg[8]</A> ) + ( GND ) + ( <A HREF="#LD1L32">LD1L32</A> );
<P><A NAME="LD1L35">LD1L35</A> = SUM(<A HREF="#LD1L35_adder_eqn">LD1L35_adder_eqn</A>);

<P> --LD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34 at MLABCELL_X6_Y6_N48
<P><A NAME="LD1L36_adder_eqn">LD1L36_adder_eqn</A> = ( <A HREF="#LD1_MonAReg[8]">LD1_MonAReg[8]</A> ) + ( GND ) + ( <A HREF="#LD1L32">LD1L32</A> );
<P><A NAME="LD1L36">LD1L36</A> = CARRY(<A HREF="#LD1L36_adder_eqn">LD1L36_adder_eqn</A>);


<P> --YB2_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[8] at M10K_X5_Y7_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 8
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="YB2_av_readdata_pre[8]_PORT_A_data_in">YB2_av_readdata_pre[8]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[8]">SC1_d_writedata[8]</A>, <A HREF="#SC1_d_writedata[12]">SC1_d_writedata[12]</A>);
<P><A NAME="YB2_av_readdata_pre[8]_PORT_A_data_in_reg">YB2_av_readdata_pre[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[8]_PORT_A_data_in">YB2_av_readdata_pre[8]_PORT_A_data_in</A>, YB2_av_readdata_pre[8]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[8]_PORT_A_address">YB2_av_readdata_pre[8]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[8]_PORT_A_address_reg">YB2_av_readdata_pre[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[8]_PORT_A_address">YB2_av_readdata_pre[8]_PORT_A_address</A>, YB2_av_readdata_pre[8]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[8]_PORT_A_write_enable">YB2_av_readdata_pre[8]_PORT_A_write_enable</A> = <A HREF="#Z1L6">Z1L6</A>;
<P><A NAME="YB2_av_readdata_pre[8]_PORT_A_write_enable_reg">YB2_av_readdata_pre[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[8]_PORT_A_write_enable">YB2_av_readdata_pre[8]_PORT_A_write_enable</A>, YB2_av_readdata_pre[8]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[8]_PORT_A_read_enable">YB2_av_readdata_pre[8]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[8]_PORT_A_read_enable_reg">YB2_av_readdata_pre[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[8]_PORT_A_read_enable">YB2_av_readdata_pre[8]_PORT_A_read_enable</A>, YB2_av_readdata_pre[8]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[8]_clock_0">YB2_av_readdata_pre[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[8]_clear_0">YB2_av_readdata_pre[8]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[8]_PORT_A_data_out">YB2_av_readdata_pre[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[8]_PORT_A_data_in_reg">YB2_av_readdata_pre[8]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[8]_PORT_A_address_reg">YB2_av_readdata_pre[8]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[8]_PORT_A_write_enable_reg">YB2_av_readdata_pre[8]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[8]_PORT_A_read_enable_reg">YB2_av_readdata_pre[8]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[8]_clock_0">YB2_av_readdata_pre[8]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[8]_clear_0">YB2_av_readdata_pre[8]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[8]_PORT_A_data_out_reg">YB2_av_readdata_pre[8]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[8]_PORT_A_data_out">YB2_av_readdata_pre[8]_PORT_A_data_out</A>, YB2_av_readdata_pre[8]_clock_0, YB2_av_readdata_pre[8]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[8]">YB2_av_readdata_pre[8]</A> = <A HREF="#YB2_av_readdata_pre[8]_PORT_A_data_out_reg">YB2_av_readdata_pre[8]_PORT_A_data_out_reg</A>[0];

<P> --YB2_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[12] at M10K_X5_Y7_N0
<P><A NAME="YB2_av_readdata_pre[8]_PORT_A_data_in">YB2_av_readdata_pre[8]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[8]">SC1_d_writedata[8]</A>, <A HREF="#SC1_d_writedata[12]">SC1_d_writedata[12]</A>);
<P><A NAME="YB2_av_readdata_pre[8]_PORT_A_data_in_reg">YB2_av_readdata_pre[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[8]_PORT_A_data_in">YB2_av_readdata_pre[8]_PORT_A_data_in</A>, YB2_av_readdata_pre[8]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[8]_PORT_A_address">YB2_av_readdata_pre[8]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[8]_PORT_A_address_reg">YB2_av_readdata_pre[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[8]_PORT_A_address">YB2_av_readdata_pre[8]_PORT_A_address</A>, YB2_av_readdata_pre[8]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[8]_PORT_A_write_enable">YB2_av_readdata_pre[8]_PORT_A_write_enable</A> = <A HREF="#Z1L6">Z1L6</A>;
<P><A NAME="YB2_av_readdata_pre[8]_PORT_A_write_enable_reg">YB2_av_readdata_pre[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[8]_PORT_A_write_enable">YB2_av_readdata_pre[8]_PORT_A_write_enable</A>, YB2_av_readdata_pre[8]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[8]_PORT_A_read_enable">YB2_av_readdata_pre[8]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[8]_PORT_A_read_enable_reg">YB2_av_readdata_pre[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[8]_PORT_A_read_enable">YB2_av_readdata_pre[8]_PORT_A_read_enable</A>, YB2_av_readdata_pre[8]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[8]_clock_0">YB2_av_readdata_pre[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[8]_clear_0">YB2_av_readdata_pre[8]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[8]_PORT_A_data_out">YB2_av_readdata_pre[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[8]_PORT_A_data_in_reg">YB2_av_readdata_pre[8]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[8]_PORT_A_address_reg">YB2_av_readdata_pre[8]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[8]_PORT_A_write_enable_reg">YB2_av_readdata_pre[8]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[8]_PORT_A_read_enable_reg">YB2_av_readdata_pre[8]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[8]_clock_0">YB2_av_readdata_pre[8]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[8]_clear_0">YB2_av_readdata_pre[8]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[8]_PORT_A_data_out_reg">YB2_av_readdata_pre[8]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[8]_PORT_A_data_out">YB2_av_readdata_pre[8]_PORT_A_data_out</A>, YB2_av_readdata_pre[8]_clock_0, YB2_av_readdata_pre[8]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[12]">YB2_av_readdata_pre[12]</A> = <A HREF="#YB2_av_readdata_pre[8]_PORT_A_data_out_reg">YB2_av_readdata_pre[8]_PORT_A_data_out_reg</A>[1];


<P> --YB1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] at FF_X10_Y3_N31
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[16]">YB1_av_readdata_pre[16]</A> = DFFEAS(<A HREF="#T1L30">T1L30</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --SC1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0] at FF_X12_Y7_N1
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte3_data[0]">SC1_av_ld_byte3_data[0]</A> = DFFEAS(<A HREF="#GC1_src_data[24]">GC1_src_data[24]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , !<A HREF="#SC1L979">SC1L979</A>, <A HREF="#SC1L867">SC1L867</A>,  ,  , <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>);


<P> --SC1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~77 at MLABCELL_X21_Y7_N33
<P><A NAME="SC1L134_adder_eqn">SC1L134_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[30]">SC1_E_src2[30]</A>) ) + ( <A HREF="#SC1_E_src1[30]">SC1_E_src1[30]</A> ) + ( <A HREF="#SC1L139">SC1L139</A> );
<P><A NAME="SC1L134">SC1L134</A> = SUM(<A HREF="#SC1L134_adder_eqn">SC1L134_adder_eqn</A>);

<P> --SC1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78 at MLABCELL_X21_Y7_N33
<P><A NAME="SC1L135_adder_eqn">SC1L135_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[30]">SC1_E_src2[30]</A>) ) + ( <A HREF="#SC1_E_src1[30]">SC1_E_src1[30]</A> ) + ( <A HREF="#SC1L139">SC1L139</A> );
<P><A NAME="SC1L135">SC1L135</A> = CARRY(<A HREF="#SC1L135_adder_eqn">SC1L135_adder_eqn</A>);


<P> --SC1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16] at FF_X23_Y8_N55
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[16]">SC1_W_alu_result[16]</A> = DFFEAS(<A HREF="#SC1L324">SC1L324</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23] at FF_X19_Y7_N26
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[23]">SC1_W_alu_result[23]</A> = DFFEAS(<A HREF="#SC1L331">SC1L331</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21] at FF_X19_Y7_N11
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[21]">SC1_W_alu_result[21]</A> = DFFEAS(<A HREF="#SC1L329">SC1L329</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20] at FF_X19_Y7_N14
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[20]">SC1_W_alu_result[20]</A> = DFFEAS(<A HREF="#SC1L328">SC1L328</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19] at FF_X19_Y7_N17
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[19]">SC1_W_alu_result[19]</A> = DFFEAS(<A HREF="#SC1L327">SC1L327</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18] at FF_X22_Y7_N14
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[18]">SC1_W_alu_result[18]</A> = DFFEAS(<A HREF="#SC1L326">SC1L326</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17] at FF_X19_Y7_N35
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[17]">SC1_W_alu_result[17]</A> = DFFEAS(<A HREF="#SC1L325">SC1L325</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2] at FF_X13_Y5_N40
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte3_data[2]">SC1_av_ld_byte3_data[2]</A> = DFFEAS(<A HREF="#GC1_src_data[26]">GC1_src_data[26]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , !<A HREF="#SC1L979">SC1L979</A>, <A HREF="#SC1L867">SC1L867</A>,  ,  , <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>);


<P> --SC1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26] at FF_X23_Y6_N40
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[26]">SC1_W_alu_result[26]</A> = DFFEAS(<A HREF="#SC1L334">SC1L334</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1] at FF_X13_Y5_N19
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte3_data[1]">SC1_av_ld_byte3_data[1]</A> = DFFEAS(<A HREF="#GC1_src_data[25]">GC1_src_data[25]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , !<A HREF="#SC1L979">SC1L979</A>, <A HREF="#SC1L867">SC1L867</A>,  ,  , <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>);


<P> --SC1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25] at FF_X22_Y7_N35
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[25]">SC1_W_alu_result[25]</A> = DFFEAS(<A HREF="#SC1L333">SC1L333</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4] at FF_X13_Y5_N17
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte3_data[4]">SC1_av_ld_byte3_data[4]</A> = DFFEAS(<A HREF="#GC1_src_data[28]">GC1_src_data[28]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , !<A HREF="#SC1L979">SC1L979</A>, <A HREF="#SC1L867">SC1L867</A>,  ,  , <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>);


<P> --SC1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28] at FF_X22_Y7_N50
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[28]">SC1_W_alu_result[28]</A> = DFFEAS(<A HREF="#SC1L336">SC1L336</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3] at FF_X13_Y5_N55
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte3_data[3]">SC1_av_ld_byte3_data[3]</A> = DFFEAS(<A HREF="#GC1_src_data[27]">GC1_src_data[27]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , !<A HREF="#SC1L979">SC1L979</A>, <A HREF="#SC1L867">SC1L867</A>,  ,  , <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>);


<P> --SC1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27] at FF_X22_Y7_N20
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[27]">SC1_W_alu_result[27]</A> = DFFEAS(<A HREF="#SC1L335">SC1L335</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6] at FF_X13_Y5_N28
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte3_data[6]">SC1_av_ld_byte3_data[6]</A> = DFFEAS(<A HREF="#GC1_src_data[30]">GC1_src_data[30]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , !<A HREF="#SC1L979">SC1L979</A>, <A HREF="#SC1L867">SC1L867</A>,  ,  , <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>);


<P> --SC1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30] at FF_X19_Y7_N50
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[30]">SC1_W_alu_result[30]</A> = DFFEAS(<A HREF="#SC1L338">SC1L338</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5] at FF_X12_Y7_N31
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte3_data[5]">SC1_av_ld_byte3_data[5]</A> = DFFEAS(<A HREF="#GC1_src_data[29]">GC1_src_data[29]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , !<A HREF="#SC1L979">SC1L979</A>, <A HREF="#SC1L867">SC1L867</A>,  ,  , <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>);


<P> --SC1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29] at FF_X22_Y7_N17
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[29]">SC1_W_alu_result[29]</A> = DFFEAS(<A HREF="#SC1L337">SC1L337</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24] at FF_X25_Y7_N31
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[24]">SC1_W_alu_result[24]</A> = DFFEAS(<A HREF="#SC1L332">SC1L332</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22] at FF_X22_Y7_N29
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[22]">SC1_W_alu_result[22]</A> = DFFEAS(<A HREF="#SC1L330">SC1L330</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --SC1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7] at FF_X12_Y7_N26
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte3_data[7]">SC1_av_ld_byte3_data[7]</A> = DFFEAS(<A HREF="#GC1_src_data[31]">GC1_src_data[31]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , !<A HREF="#SC1L979">SC1L979</A>, <A HREF="#SC1L867">SC1L867</A>,  ,  , <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>);


<P> --SC1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31] at FF_X22_Y7_N26
<P> --register power-up is low

<P><A NAME="SC1_W_alu_result[31]">SC1_W_alu_result[31]</A> = DFFEAS(<A HREF="#SC1L339">SC1L339</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  , <A HREF="#SC1L340">SC1L340</A>,  );


<P> --T1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1 at LABCELL_X11_Y3_N39
<P><A NAME="T1L2_adder_eqn">T1L2_adder_eqn</A> = ( !<A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#T1L19">T1L19</A> );
<P><A NAME="T1L2">T1L2</A> = SUM(<A HREF="#T1L2_adder_eqn">T1L2_adder_eqn</A>);

<P> --T1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2 at LABCELL_X11_Y3_N39
<P><A NAME="T1L3_adder_eqn">T1L3_adder_eqn</A> = ( !<A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#T1L19">T1L19</A> );
<P><A NAME="T1L3">T1L3</A> = CARRY(<A HREF="#T1L3_adder_eqn">T1L3_adder_eqn</A>);


<P> --T1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5 at LABCELL_X11_Y3_N42
<P><A NAME="T1L6_adder_eqn">T1L6_adder_eqn</A> = ( !<A HREF="#QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#T1L3">T1L3</A> );
<P><A NAME="T1L6">T1L6</A> = SUM(<A HREF="#T1L6_adder_eqn">T1L6_adder_eqn</A>);

<P> --T1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6 at LABCELL_X11_Y3_N42
<P><A NAME="T1L7_adder_eqn">T1L7_adder_eqn</A> = ( !<A HREF="#QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#T1L3">T1L3</A> );
<P><A NAME="T1L7">T1L7</A> = CARRY(<A HREF="#T1L7_adder_eqn">T1L7_adder_eqn</A>);


<P> --T1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9 at LABCELL_X11_Y3_N45
<P><A NAME="T1L10_adder_eqn">T1L10_adder_eqn</A> = ( !<A HREF="#MB2_b_full">MB2_b_full</A> ) + ( VCC ) + ( <A HREF="#T1L7">T1L7</A> );
<P><A NAME="T1L10">T1L10</A> = SUM(<A HREF="#T1L10_adder_eqn">T1L10_adder_eqn</A>);

<P> --T1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10 at LABCELL_X11_Y3_N45
<P><A NAME="T1L11_adder_eqn">T1L11_adder_eqn</A> = ( !<A HREF="#MB2_b_full">MB2_b_full</A> ) + ( VCC ) + ( <A HREF="#T1L7">T1L7</A> );
<P><A NAME="T1L11">T1L11</A> = CARRY(<A HREF="#T1L11_adder_eqn">T1L11_adder_eqn</A>);


<P> --T1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13 at LABCELL_X11_Y3_N48
<P><A NAME="T1L14_adder_eqn">T1L14_adder_eqn</A> = ( VCC ) + ( GND ) + ( <A HREF="#T1L11">T1L11</A> );
<P><A NAME="T1L14">T1L14</A> = SUM(<A HREF="#T1L14_adder_eqn">T1L14_adder_eqn</A>);


<P> --T1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17 at LABCELL_X11_Y3_N36
<P><A NAME="T1L18_adder_eqn">T1L18_adder_eqn</A> = ( !<A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#T1L27">T1L27</A> );
<P><A NAME="T1L18">T1L18</A> = SUM(<A HREF="#T1L18_adder_eqn">T1L18_adder_eqn</A>);

<P> --T1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18 at LABCELL_X11_Y3_N36
<P><A NAME="T1L19_adder_eqn">T1L19_adder_eqn</A> = ( !<A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#T1L27">T1L27</A> );
<P><A NAME="T1L19">T1L19</A> = CARRY(<A HREF="#T1L19_adder_eqn">T1L19_adder_eqn</A>);


<P> --T1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21 at LABCELL_X11_Y3_N30
<P><A NAME="T1L22_adder_eqn">T1L22_adder_eqn</A> = ( !<A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A> ) + ( !<A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A> ) + ( !VCC );
<P><A NAME="T1L22">T1L22</A> = SUM(<A HREF="#T1L22_adder_eqn">T1L22_adder_eqn</A>);

<P> --T1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22 at LABCELL_X11_Y3_N30
<P><A NAME="T1L23_adder_eqn">T1L23_adder_eqn</A> = ( !<A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A> ) + ( !<A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A> ) + ( !VCC );
<P><A NAME="T1L23">T1L23</A> = CARRY(<A HREF="#T1L23_adder_eqn">T1L23_adder_eqn</A>);


<P> --T1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25 at LABCELL_X11_Y3_N33
<P><A NAME="T1L26_adder_eqn">T1L26_adder_eqn</A> = ( !<A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#T1L23">T1L23</A> );
<P><A NAME="T1L26">T1L26</A> = SUM(<A HREF="#T1L26_adder_eqn">T1L26_adder_eqn</A>);

<P> --T1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26 at LABCELL_X11_Y3_N33
<P><A NAME="T1L27_adder_eqn">T1L27_adder_eqn</A> = ( !<A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#T1L23">T1L23</A> );
<P><A NAME="T1L27">T1L27</A> = CARRY(<A HREF="#T1L27_adder_eqn">T1L27_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30] at FF_X23_Y7_N5
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[30]">SC1_E_shift_rot_result[30]</A> = DFFEAS(<A HREF="#SC1L474">SC1L474</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[30]">SC1_E_src1[30]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --PD1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21] at FF_X1_Y5_N53
<P> --register power-up is low

<P><A NAME="PD1_sr[21]">PD1_sr[21]</A> = DFFEAS(<A HREF="#PD1L70">PD1L70</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L35">PD1L35</A>,  ,  , <A HREF="#PD1L34">PD1L34</A>,  );


<P> --PD1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20] at FF_X1_Y5_N50
<P> --register power-up is low

<P><A NAME="PD1_sr[20]">PD1_sr[20]</A> = DFFEAS(<A HREF="#PD1L71">PD1L71</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L35">PD1L35</A>,  ,  , <A HREF="#PD1L34">PD1L34</A>,  );


<P> --VC1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27] at FF_X8_Y5_N28
<P> --register power-up is low

<P><A NAME="VC1_readdata[27]">VC1_readdata[27]</A> = DFFEAS(<A HREF="#VC1L70">VC1L70</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[27]">XD1_q_a[27]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --VC1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28] at FF_X10_Y6_N58
<P> --register power-up is low

<P><A NAME="VC1_readdata[28]">VC1_readdata[28]</A> = DFFEAS(<A HREF="#VC1L72">VC1L72</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[28]">XD1_q_a[28]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --VC1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29] at FF_X8_Y6_N7
<P> --register power-up is low

<P><A NAME="VC1_readdata[29]">VC1_readdata[29]</A> = DFFEAS(<A HREF="#VC1L74">VC1L74</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[29]">XD1_q_a[29]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --VC1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30] at FF_X7_Y5_N43
<P> --register power-up is low

<P><A NAME="VC1_readdata[30]">VC1_readdata[30]</A> = DFFEAS(<A HREF="#VC1L76">VC1L76</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[30]">XD1_q_a[30]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --VC1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31] at FF_X7_Y5_N31
<P> --register power-up is low

<P><A NAME="VC1_readdata[31]">VC1_readdata[31]</A> = DFFEAS(<A HREF="#VC1L78">VC1L78</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#XD1_q_a[31]">XD1_q_a[31]</A>,  ,  , !<A HREF="#VC1_address[8]">VC1_address[8]</A>);


<P> --XD1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8] at M10K_X5_Y6_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 256, Port A Width: 20
<P> --Port A Logical Depth: 256, Port A Logical Width: 32
<P> --Port A Input: Registered, Port A Output: Un-registered
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[8]">XD1_q_a[8]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[0];

<P> --XD1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[31]">XD1_q_a[31]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[17];

<P> --XD1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[30]">XD1_q_a[30]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[16];

<P> --XD1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[29]">XD1_q_a[29]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[15];

<P> --XD1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[28]">XD1_q_a[28]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[14];

<P> --XD1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[27]">XD1_q_a[27]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[13];

<P> --XD1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[26]">XD1_q_a[26]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[12];

<P> --XD1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[25]">XD1_q_a[25]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[11];

<P> --XD1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[24]">XD1_q_a[24]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[10];

<P> --XD1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[15]">XD1_q_a[15]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[7];

<P> --XD1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[14]">XD1_q_a[14]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[6];

<P> --XD1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[13]">XD1_q_a[13]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[5];

<P> --XD1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[12]">XD1_q_a[12]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[4];

<P> --XD1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[11]">XD1_q_a[11]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[3];

<P> --XD1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[10]">XD1_q_a[10]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[2];

<P> --XD1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9] at M10K_X5_Y6_N0
<P><A NAME="XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A> = BUS(<A HREF="#LD1L168">LD1L168</A>, <A HREF="#LD1L169">LD1L169</A>, <A HREF="#LD1L170">LD1L170</A>, <A HREF="#LD1L171">LD1L171</A>, <A HREF="#LD1L172">LD1L172</A>, <A HREF="#LD1L173">LD1L173</A>, <A HREF="#LD1L174">LD1L174</A>, <A HREF="#LD1L175">LD1L175</A>, , , <A HREF="#LD1L184">LD1L184</A>, <A HREF="#LD1L185">LD1L185</A>, <A HREF="#LD1L186">LD1L186</A>, <A HREF="#LD1L187">LD1L187</A>, <A HREF="#LD1L188">LD1L188</A>, <A HREF="#LD1L189">LD1L189</A>, <A HREF="#LD1L190">LD1L190</A>, <A HREF="#LD1L191">LD1L191</A>, , );
<P><A NAME="XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_data_in">XD1_q_a[8]_PORT_A_data_in</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A> = BUS(<A HREF="#LD1L147">LD1L147</A>, <A HREF="#LD1L148">LD1L148</A>, <A HREF="#LD1L149">LD1L149</A>, <A HREF="#LD1L150">LD1L150</A>, <A HREF="#LD1L151">LD1L151</A>, <A HREF="#LD1L152">LD1L152</A>, <A HREF="#LD1L153">LD1L153</A>, <A HREF="#LD1L154">LD1L154</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_address">XD1_q_a[8]_PORT_A_address</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A> = <A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_write_enable">XD1_q_a[8]_PORT_A_write_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A> = !<A HREF="#LD1L192">LD1L192</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_read_enable">XD1_q_a[8]_PORT_A_read_enable</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A> = BUS(<A HREF="#LD1L156">LD1L156</A>, <A HREF="#LD1L158">LD1L158</A>);
<P><A NAME="XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A> = DFFE(<A HREF="#XD1_q_a[8]_PORT_A_byte_mask">XD1_q_a[8]_PORT_A_byte_mask</A>, XD1_q_a[8]_clock_0, , , XD1_q_a[8]_clock_enable_0);
<P><A NAME="XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A> = <A HREF="#LD1_ociram_reset_req">LD1_ociram_reset_req</A>;
<P><A NAME="XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A> = MEMORY(<A HREF="#XD1_q_a[8]_PORT_A_data_in_reg">XD1_q_a[8]_PORT_A_data_in_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_address_reg">XD1_q_a[8]_PORT_A_address_reg</A>, , <A HREF="#XD1_q_a[8]_PORT_A_write_enable_reg">XD1_q_a[8]_PORT_A_write_enable_reg</A>, <A HREF="#XD1_q_a[8]_PORT_A_read_enable_reg">XD1_q_a[8]_PORT_A_read_enable_reg</A>, , , <A HREF="#XD1_q_a[8]_PORT_A_byte_mask_reg">XD1_q_a[8]_PORT_A_byte_mask_reg</A>, , <A HREF="#XD1_q_a[8]_clock_0">XD1_q_a[8]_clock_0</A>, , <A HREF="#XD1_q_a[8]_clock_enable_0">XD1_q_a[8]_clock_enable_0</A>, , , , , );
<P><A NAME="XD1_q_a[9]">XD1_q_a[9]</A> = <A HREF="#XD1_q_a[8]_PORT_A_data_out">XD1_q_a[8]_PORT_A_data_out</A>[1];


<P> --YB1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] at FF_X10_Y3_N43
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[20]">YB1_av_readdata_pre[20]</A> = DFFEAS(<A HREF="#T1L34">T1L34</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --YB1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] at FF_X10_Y3_N40
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[19]">YB1_av_readdata_pre[19]</A> = DFFEAS(<A HREF="#T1L38">T1L38</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --YB2_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[10] at M10K_X26_Y3_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 8
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="YB2_av_readdata_pre[10]_PORT_A_data_in">YB2_av_readdata_pre[10]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[10]">SC1_d_writedata[10]</A>, <A HREF="#SC1_d_writedata[11]">SC1_d_writedata[11]</A>);
<P><A NAME="YB2_av_readdata_pre[10]_PORT_A_data_in_reg">YB2_av_readdata_pre[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[10]_PORT_A_data_in">YB2_av_readdata_pre[10]_PORT_A_data_in</A>, YB2_av_readdata_pre[10]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[10]_PORT_A_address">YB2_av_readdata_pre[10]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[10]_PORT_A_address_reg">YB2_av_readdata_pre[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[10]_PORT_A_address">YB2_av_readdata_pre[10]_PORT_A_address</A>, YB2_av_readdata_pre[10]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[10]_PORT_A_write_enable">YB2_av_readdata_pre[10]_PORT_A_write_enable</A> = <A HREF="#Z1L6">Z1L6</A>;
<P><A NAME="YB2_av_readdata_pre[10]_PORT_A_write_enable_reg">YB2_av_readdata_pre[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[10]_PORT_A_write_enable">YB2_av_readdata_pre[10]_PORT_A_write_enable</A>, YB2_av_readdata_pre[10]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[10]_PORT_A_read_enable">YB2_av_readdata_pre[10]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[10]_PORT_A_read_enable_reg">YB2_av_readdata_pre[10]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[10]_PORT_A_read_enable">YB2_av_readdata_pre[10]_PORT_A_read_enable</A>, YB2_av_readdata_pre[10]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[10]_clock_0">YB2_av_readdata_pre[10]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[10]_clear_0">YB2_av_readdata_pre[10]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[10]_PORT_A_data_out">YB2_av_readdata_pre[10]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[10]_PORT_A_data_in_reg">YB2_av_readdata_pre[10]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[10]_PORT_A_address_reg">YB2_av_readdata_pre[10]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[10]_PORT_A_write_enable_reg">YB2_av_readdata_pre[10]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[10]_PORT_A_read_enable_reg">YB2_av_readdata_pre[10]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[10]_clock_0">YB2_av_readdata_pre[10]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[10]_clear_0">YB2_av_readdata_pre[10]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[10]_PORT_A_data_out_reg">YB2_av_readdata_pre[10]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[10]_PORT_A_data_out">YB2_av_readdata_pre[10]_PORT_A_data_out</A>, YB2_av_readdata_pre[10]_clock_0, YB2_av_readdata_pre[10]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[10]">YB2_av_readdata_pre[10]</A> = <A HREF="#YB2_av_readdata_pre[10]_PORT_A_data_out_reg">YB2_av_readdata_pre[10]_PORT_A_data_out_reg</A>[0];

<P> --YB2_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[11] at M10K_X26_Y3_N0
<P><A NAME="YB2_av_readdata_pre[10]_PORT_A_data_in">YB2_av_readdata_pre[10]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[10]">SC1_d_writedata[10]</A>, <A HREF="#SC1_d_writedata[11]">SC1_d_writedata[11]</A>);
<P><A NAME="YB2_av_readdata_pre[10]_PORT_A_data_in_reg">YB2_av_readdata_pre[10]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[10]_PORT_A_data_in">YB2_av_readdata_pre[10]_PORT_A_data_in</A>, YB2_av_readdata_pre[10]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[10]_PORT_A_address">YB2_av_readdata_pre[10]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[10]_PORT_A_address_reg">YB2_av_readdata_pre[10]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[10]_PORT_A_address">YB2_av_readdata_pre[10]_PORT_A_address</A>, YB2_av_readdata_pre[10]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[10]_PORT_A_write_enable">YB2_av_readdata_pre[10]_PORT_A_write_enable</A> = <A HREF="#Z1L6">Z1L6</A>;
<P><A NAME="YB2_av_readdata_pre[10]_PORT_A_write_enable_reg">YB2_av_readdata_pre[10]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[10]_PORT_A_write_enable">YB2_av_readdata_pre[10]_PORT_A_write_enable</A>, YB2_av_readdata_pre[10]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[10]_PORT_A_read_enable">YB2_av_readdata_pre[10]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[10]_PORT_A_read_enable_reg">YB2_av_readdata_pre[10]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[10]_PORT_A_read_enable">YB2_av_readdata_pre[10]_PORT_A_read_enable</A>, YB2_av_readdata_pre[10]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[10]_clock_0">YB2_av_readdata_pre[10]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[10]_clear_0">YB2_av_readdata_pre[10]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[10]_PORT_A_data_out">YB2_av_readdata_pre[10]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[10]_PORT_A_data_in_reg">YB2_av_readdata_pre[10]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[10]_PORT_A_address_reg">YB2_av_readdata_pre[10]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[10]_PORT_A_write_enable_reg">YB2_av_readdata_pre[10]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[10]_PORT_A_read_enable_reg">YB2_av_readdata_pre[10]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[10]_clock_0">YB2_av_readdata_pre[10]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[10]_clear_0">YB2_av_readdata_pre[10]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[10]_PORT_A_data_out_reg">YB2_av_readdata_pre[10]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[10]_PORT_A_data_out">YB2_av_readdata_pre[10]_PORT_A_data_out</A>, YB2_av_readdata_pre[10]_clock_0, YB2_av_readdata_pre[10]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[11]">YB2_av_readdata_pre[11]</A> = <A HREF="#YB2_av_readdata_pre[10]_PORT_A_data_out_reg">YB2_av_readdata_pre[10]_PORT_A_data_out_reg</A>[1];


<P> --YB1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] at FF_X10_Y3_N38
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[18]">YB1_av_readdata_pre[18]</A> = DFFEAS(<A HREF="#T1L42">T1L42</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --YB2_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[9] at M10K_X5_Y8_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 8
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="YB2_av_readdata_pre[9]_PORT_A_data_in">YB2_av_readdata_pre[9]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[9]">SC1_d_writedata[9]</A>, <A HREF="#SC1_d_writedata[15]">SC1_d_writedata[15]</A>);
<P><A NAME="YB2_av_readdata_pre[9]_PORT_A_data_in_reg">YB2_av_readdata_pre[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[9]_PORT_A_data_in">YB2_av_readdata_pre[9]_PORT_A_data_in</A>, YB2_av_readdata_pre[9]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[9]_PORT_A_address">YB2_av_readdata_pre[9]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[9]_PORT_A_address_reg">YB2_av_readdata_pre[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[9]_PORT_A_address">YB2_av_readdata_pre[9]_PORT_A_address</A>, YB2_av_readdata_pre[9]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[9]_PORT_A_write_enable">YB2_av_readdata_pre[9]_PORT_A_write_enable</A> = <A HREF="#Z1L6">Z1L6</A>;
<P><A NAME="YB2_av_readdata_pre[9]_PORT_A_write_enable_reg">YB2_av_readdata_pre[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[9]_PORT_A_write_enable">YB2_av_readdata_pre[9]_PORT_A_write_enable</A>, YB2_av_readdata_pre[9]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[9]_PORT_A_read_enable">YB2_av_readdata_pre[9]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[9]_PORT_A_read_enable_reg">YB2_av_readdata_pre[9]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[9]_PORT_A_read_enable">YB2_av_readdata_pre[9]_PORT_A_read_enable</A>, YB2_av_readdata_pre[9]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[9]_clock_0">YB2_av_readdata_pre[9]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[9]_clear_0">YB2_av_readdata_pre[9]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[9]_PORT_A_data_out">YB2_av_readdata_pre[9]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[9]_PORT_A_data_in_reg">YB2_av_readdata_pre[9]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[9]_PORT_A_address_reg">YB2_av_readdata_pre[9]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[9]_PORT_A_write_enable_reg">YB2_av_readdata_pre[9]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[9]_PORT_A_read_enable_reg">YB2_av_readdata_pre[9]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[9]_clock_0">YB2_av_readdata_pre[9]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[9]_clear_0">YB2_av_readdata_pre[9]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[9]_PORT_A_data_out_reg">YB2_av_readdata_pre[9]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[9]_PORT_A_data_out">YB2_av_readdata_pre[9]_PORT_A_data_out</A>, YB2_av_readdata_pre[9]_clock_0, YB2_av_readdata_pre[9]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[9]">YB2_av_readdata_pre[9]</A> = <A HREF="#YB2_av_readdata_pre[9]_PORT_A_data_out_reg">YB2_av_readdata_pre[9]_PORT_A_data_out_reg</A>[0];

<P> --YB2_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[15] at M10K_X5_Y8_N0
<P><A NAME="YB2_av_readdata_pre[9]_PORT_A_data_in">YB2_av_readdata_pre[9]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[9]">SC1_d_writedata[9]</A>, <A HREF="#SC1_d_writedata[15]">SC1_d_writedata[15]</A>);
<P><A NAME="YB2_av_readdata_pre[9]_PORT_A_data_in_reg">YB2_av_readdata_pre[9]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[9]_PORT_A_data_in">YB2_av_readdata_pre[9]_PORT_A_data_in</A>, YB2_av_readdata_pre[9]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[9]_PORT_A_address">YB2_av_readdata_pre[9]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[9]_PORT_A_address_reg">YB2_av_readdata_pre[9]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[9]_PORT_A_address">YB2_av_readdata_pre[9]_PORT_A_address</A>, YB2_av_readdata_pre[9]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[9]_PORT_A_write_enable">YB2_av_readdata_pre[9]_PORT_A_write_enable</A> = <A HREF="#Z1L6">Z1L6</A>;
<P><A NAME="YB2_av_readdata_pre[9]_PORT_A_write_enable_reg">YB2_av_readdata_pre[9]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[9]_PORT_A_write_enable">YB2_av_readdata_pre[9]_PORT_A_write_enable</A>, YB2_av_readdata_pre[9]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[9]_PORT_A_read_enable">YB2_av_readdata_pre[9]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[9]_PORT_A_read_enable_reg">YB2_av_readdata_pre[9]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[9]_PORT_A_read_enable">YB2_av_readdata_pre[9]_PORT_A_read_enable</A>, YB2_av_readdata_pre[9]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[9]_clock_0">YB2_av_readdata_pre[9]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[9]_clear_0">YB2_av_readdata_pre[9]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[9]_PORT_A_data_out">YB2_av_readdata_pre[9]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[9]_PORT_A_data_in_reg">YB2_av_readdata_pre[9]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[9]_PORT_A_address_reg">YB2_av_readdata_pre[9]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[9]_PORT_A_write_enable_reg">YB2_av_readdata_pre[9]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[9]_PORT_A_read_enable_reg">YB2_av_readdata_pre[9]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[9]_clock_0">YB2_av_readdata_pre[9]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[9]_clear_0">YB2_av_readdata_pre[9]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[9]_PORT_A_data_out_reg">YB2_av_readdata_pre[9]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[9]_PORT_A_data_out">YB2_av_readdata_pre[9]_PORT_A_data_out</A>, YB2_av_readdata_pre[9]_clock_0, YB2_av_readdata_pre[9]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[15]">YB2_av_readdata_pre[15]</A> = <A HREF="#YB2_av_readdata_pre[9]_PORT_A_data_out_reg">YB2_av_readdata_pre[9]_PORT_A_data_out_reg</A>[1];


<P> --YB1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] at FF_X10_Y3_N34
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[17]">YB1_av_readdata_pre[17]</A> = DFFEAS(<A HREF="#T1L46">T1L46</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --SC1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19] at FF_X23_Y7_N25
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[19]">SC1_E_shift_rot_result[19]</A> = DFFEAS(<A HREF="#SC1L463">SC1L463</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1L505Q">SC1L505Q</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --YB1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] at FF_X10_Y3_N49
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[22]">YB1_av_readdata_pre[22]</A> = DFFEAS(<A HREF="#T1L50">T1L50</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#MB2_b_full">MB2_b_full</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --YB2_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[13] at M10K_X26_Y6_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 8
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="YB2_av_readdata_pre[13]_PORT_A_data_in">YB2_av_readdata_pre[13]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[13]">SC1_d_writedata[13]</A>, <A HREF="#SC1_d_writedata[14]">SC1_d_writedata[14]</A>);
<P><A NAME="YB2_av_readdata_pre[13]_PORT_A_data_in_reg">YB2_av_readdata_pre[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[13]_PORT_A_data_in">YB2_av_readdata_pre[13]_PORT_A_data_in</A>, YB2_av_readdata_pre[13]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[13]_PORT_A_address">YB2_av_readdata_pre[13]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[13]_PORT_A_address_reg">YB2_av_readdata_pre[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[13]_PORT_A_address">YB2_av_readdata_pre[13]_PORT_A_address</A>, YB2_av_readdata_pre[13]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[13]_PORT_A_write_enable">YB2_av_readdata_pre[13]_PORT_A_write_enable</A> = <A HREF="#Z1L6">Z1L6</A>;
<P><A NAME="YB2_av_readdata_pre[13]_PORT_A_write_enable_reg">YB2_av_readdata_pre[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[13]_PORT_A_write_enable">YB2_av_readdata_pre[13]_PORT_A_write_enable</A>, YB2_av_readdata_pre[13]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[13]_PORT_A_read_enable">YB2_av_readdata_pre[13]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[13]_PORT_A_read_enable_reg">YB2_av_readdata_pre[13]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[13]_PORT_A_read_enable">YB2_av_readdata_pre[13]_PORT_A_read_enable</A>, YB2_av_readdata_pre[13]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[13]_clock_0">YB2_av_readdata_pre[13]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[13]_clear_0">YB2_av_readdata_pre[13]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[13]_PORT_A_data_out">YB2_av_readdata_pre[13]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[13]_PORT_A_data_in_reg">YB2_av_readdata_pre[13]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[13]_PORT_A_address_reg">YB2_av_readdata_pre[13]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[13]_PORT_A_write_enable_reg">YB2_av_readdata_pre[13]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[13]_PORT_A_read_enable_reg">YB2_av_readdata_pre[13]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[13]_clock_0">YB2_av_readdata_pre[13]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[13]_clear_0">YB2_av_readdata_pre[13]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[13]_PORT_A_data_out_reg">YB2_av_readdata_pre[13]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[13]_PORT_A_data_out">YB2_av_readdata_pre[13]_PORT_A_data_out</A>, YB2_av_readdata_pre[13]_clock_0, YB2_av_readdata_pre[13]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[13]">YB2_av_readdata_pre[13]</A> = <A HREF="#YB2_av_readdata_pre[13]_PORT_A_data_out_reg">YB2_av_readdata_pre[13]_PORT_A_data_out_reg</A>[0];

<P> --YB2_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[14] at M10K_X26_Y6_N0
<P><A NAME="YB2_av_readdata_pre[13]_PORT_A_data_in">YB2_av_readdata_pre[13]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[13]">SC1_d_writedata[13]</A>, <A HREF="#SC1_d_writedata[14]">SC1_d_writedata[14]</A>);
<P><A NAME="YB2_av_readdata_pre[13]_PORT_A_data_in_reg">YB2_av_readdata_pre[13]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[13]_PORT_A_data_in">YB2_av_readdata_pre[13]_PORT_A_data_in</A>, YB2_av_readdata_pre[13]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[13]_PORT_A_address">YB2_av_readdata_pre[13]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[13]_PORT_A_address_reg">YB2_av_readdata_pre[13]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[13]_PORT_A_address">YB2_av_readdata_pre[13]_PORT_A_address</A>, YB2_av_readdata_pre[13]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[13]_PORT_A_write_enable">YB2_av_readdata_pre[13]_PORT_A_write_enable</A> = <A HREF="#Z1L6">Z1L6</A>;
<P><A NAME="YB2_av_readdata_pre[13]_PORT_A_write_enable_reg">YB2_av_readdata_pre[13]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[13]_PORT_A_write_enable">YB2_av_readdata_pre[13]_PORT_A_write_enable</A>, YB2_av_readdata_pre[13]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[13]_PORT_A_read_enable">YB2_av_readdata_pre[13]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[13]_PORT_A_read_enable_reg">YB2_av_readdata_pre[13]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[13]_PORT_A_read_enable">YB2_av_readdata_pre[13]_PORT_A_read_enable</A>, YB2_av_readdata_pre[13]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[13]_clock_0">YB2_av_readdata_pre[13]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[13]_clear_0">YB2_av_readdata_pre[13]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[13]_PORT_A_data_out">YB2_av_readdata_pre[13]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[13]_PORT_A_data_in_reg">YB2_av_readdata_pre[13]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[13]_PORT_A_address_reg">YB2_av_readdata_pre[13]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[13]_PORT_A_write_enable_reg">YB2_av_readdata_pre[13]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[13]_PORT_A_read_enable_reg">YB2_av_readdata_pre[13]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[13]_clock_0">YB2_av_readdata_pre[13]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[13]_clear_0">YB2_av_readdata_pre[13]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[13]_PORT_A_data_out_reg">YB2_av_readdata_pre[13]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[13]_PORT_A_data_out">YB2_av_readdata_pre[13]_PORT_A_data_out</A>, YB2_av_readdata_pre[13]_clock_0, YB2_av_readdata_pre[13]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[14]">YB2_av_readdata_pre[14]</A> = <A HREF="#YB2_av_readdata_pre[13]_PORT_A_data_out_reg">YB2_av_readdata_pre[13]_PORT_A_data_out_reg</A>[1];


<P> --YB1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] at FF_X10_Y3_N46
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[21]">YB1_av_readdata_pre[21]</A> = DFFEAS(<A HREF="#T1L54">T1L54</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A>,  ,  , <A HREF="#T1_read_0">T1_read_0</A>);


<P> --PD1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18] at FF_X1_Y5_N44
<P> --register power-up is low

<P><A NAME="PD1_sr[18]">PD1_sr[18]</A> = DFFEAS(<A HREF="#PD1L72">PD1L72</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L35">PD1L35</A>,  ,  , <A HREF="#PD1L34">PD1L34</A>,  );


<P> --BD1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] at FF_X2_Y5_N22
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[16]">BD1_break_readreg[16]</A> = DFFEAS(<A HREF="#BD1L30">BD1L30</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>,  ,  , <A HREF="#BD1L13">BD1L13</A>,  );


<P> --LD1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] at FF_X6_Y4_N28
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[16]">LD1_MonDReg[16]</A> = DFFEAS(<A HREF="#LD1L81">LD1L81</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[16]">XD1_q_a[16]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --PB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at MLABCELL_X6_Y3_N30
<P><A NAME="PB2_counter_comb_bita0_adder_eqn">PB2_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB2_counter_comb_bita0">PB2_counter_comb_bita0</A> = SUM(<A HREF="#PB2_counter_comb_bita0_adder_eqn">PB2_counter_comb_bita0_adder_eqn</A>);

<P> --PB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X6_Y3_N30
<P><A NAME="PB2L3_adder_eqn">PB2L3_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB2L3">PB2L3</A> = CARRY(<A HREF="#PB2L3_adder_eqn">PB2L3_adder_eqn</A>);


<P> --PB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at MLABCELL_X6_Y3_N33
<P><A NAME="PB2_counter_comb_bita1_adder_eqn">PB2_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#PB2L3">PB2L3</A> );
<P><A NAME="PB2_counter_comb_bita1">PB2_counter_comb_bita1</A> = SUM(<A HREF="#PB2_counter_comb_bita1_adder_eqn">PB2_counter_comb_bita1_adder_eqn</A>);

<P> --PB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X6_Y3_N33
<P><A NAME="PB2L7_adder_eqn">PB2L7_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#PB2L3">PB2L3</A> );
<P><A NAME="PB2L7">PB2L7</A> = CARRY(<A HREF="#PB2L7_adder_eqn">PB2L7_adder_eqn</A>);


<P> --PB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at MLABCELL_X6_Y3_N36
<P><A NAME="PB2_counter_comb_bita2_adder_eqn">PB2_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#PB2L7">PB2L7</A> );
<P><A NAME="PB2_counter_comb_bita2">PB2_counter_comb_bita2</A> = SUM(<A HREF="#PB2_counter_comb_bita2_adder_eqn">PB2_counter_comb_bita2_adder_eqn</A>);

<P> --PB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X6_Y3_N36
<P><A NAME="PB2L11_adder_eqn">PB2L11_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#PB2L7">PB2L7</A> );
<P><A NAME="PB2L11">PB2L11</A> = CARRY(<A HREF="#PB2L11_adder_eqn">PB2L11_adder_eqn</A>);


<P> --PB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at MLABCELL_X6_Y3_N39
<P><A NAME="PB2_counter_comb_bita3_adder_eqn">PB2_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#PB2L11">PB2L11</A> );
<P><A NAME="PB2_counter_comb_bita3">PB2_counter_comb_bita3</A> = SUM(<A HREF="#PB2_counter_comb_bita3_adder_eqn">PB2_counter_comb_bita3_adder_eqn</A>);

<P> --PB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X6_Y3_N39
<P><A NAME="PB2L15_adder_eqn">PB2L15_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#PB2L11">PB2L11</A> );
<P><A NAME="PB2L15">PB2L15</A> = CARRY(<A HREF="#PB2L15_adder_eqn">PB2L15_adder_eqn</A>);


<P> --PB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at MLABCELL_X6_Y3_N42
<P><A NAME="PB2_counter_comb_bita4_adder_eqn">PB2_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#PB2L15">PB2L15</A> );
<P><A NAME="PB2_counter_comb_bita4">PB2_counter_comb_bita4</A> = SUM(<A HREF="#PB2_counter_comb_bita4_adder_eqn">PB2_counter_comb_bita4_adder_eqn</A>);

<P> --PB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X6_Y3_N42
<P><A NAME="PB2L19_adder_eqn">PB2L19_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#PB2L15">PB2L15</A> );
<P><A NAME="PB2L19">PB2L19</A> = CARRY(<A HREF="#PB2L19_adder_eqn">PB2L19_adder_eqn</A>);


<P> --PB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at MLABCELL_X6_Y3_N45
<P><A NAME="PB2_counter_comb_bita5_adder_eqn">PB2_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#PB2L19">PB2L19</A> );
<P><A NAME="PB2_counter_comb_bita5">PB2_counter_comb_bita5</A> = SUM(<A HREF="#PB2_counter_comb_bita5_adder_eqn">PB2_counter_comb_bita5_adder_eqn</A>);


<P> --PB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X6_Y3_N0
<P><A NAME="PB1_counter_comb_bita0_adder_eqn">PB1_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB1_counter_comb_bita0">PB1_counter_comb_bita0</A> = SUM(<A HREF="#PB1_counter_comb_bita0_adder_eqn">PB1_counter_comb_bita0_adder_eqn</A>);

<P> --PB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X6_Y3_N0
<P><A NAME="PB1L3_adder_eqn">PB1L3_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB1L3">PB1L3</A> = CARRY(<A HREF="#PB1L3_adder_eqn">PB1L3_adder_eqn</A>);


<P> --PB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X6_Y3_N3
<P><A NAME="PB1_counter_comb_bita1_adder_eqn">PB1_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#PB1L3">PB1L3</A> );
<P><A NAME="PB1_counter_comb_bita1">PB1_counter_comb_bita1</A> = SUM(<A HREF="#PB1_counter_comb_bita1_adder_eqn">PB1_counter_comb_bita1_adder_eqn</A>);

<P> --PB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X6_Y3_N3
<P><A NAME="PB1L7_adder_eqn">PB1L7_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#PB1L3">PB1L3</A> );
<P><A NAME="PB1L7">PB1L7</A> = CARRY(<A HREF="#PB1L7_adder_eqn">PB1L7_adder_eqn</A>);


<P> --PB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X6_Y3_N6
<P><A NAME="PB1_counter_comb_bita2_adder_eqn">PB1_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#PB1L7">PB1L7</A> );
<P><A NAME="PB1_counter_comb_bita2">PB1_counter_comb_bita2</A> = SUM(<A HREF="#PB1_counter_comb_bita2_adder_eqn">PB1_counter_comb_bita2_adder_eqn</A>);

<P> --PB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X6_Y3_N6
<P><A NAME="PB1L11_adder_eqn">PB1L11_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#PB1L7">PB1L7</A> );
<P><A NAME="PB1L11">PB1L11</A> = CARRY(<A HREF="#PB1L11_adder_eqn">PB1L11_adder_eqn</A>);


<P> --PB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X6_Y3_N9
<P><A NAME="PB1_counter_comb_bita3_adder_eqn">PB1_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#PB1L11">PB1L11</A> );
<P><A NAME="PB1_counter_comb_bita3">PB1_counter_comb_bita3</A> = SUM(<A HREF="#PB1_counter_comb_bita3_adder_eqn">PB1_counter_comb_bita3_adder_eqn</A>);

<P> --PB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X6_Y3_N9
<P><A NAME="PB1L15_adder_eqn">PB1L15_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#PB1L11">PB1L11</A> );
<P><A NAME="PB1L15">PB1L15</A> = CARRY(<A HREF="#PB1L15_adder_eqn">PB1L15_adder_eqn</A>);


<P> --PB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X6_Y3_N12
<P><A NAME="PB1_counter_comb_bita4_adder_eqn">PB1_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#PB1L15">PB1L15</A> );
<P><A NAME="PB1_counter_comb_bita4">PB1_counter_comb_bita4</A> = SUM(<A HREF="#PB1_counter_comb_bita4_adder_eqn">PB1_counter_comb_bita4_adder_eqn</A>);

<P> --PB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X6_Y3_N12
<P><A NAME="PB1L19_adder_eqn">PB1L19_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#PB1L15">PB1L15</A> );
<P><A NAME="PB1L19">PB1L19</A> = CARRY(<A HREF="#PB1L19_adder_eqn">PB1L19_adder_eqn</A>);


<P> --PB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X6_Y3_N15
<P><A NAME="PB1_counter_comb_bita5_adder_eqn">PB1_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#PB1L19">PB1L19</A> );
<P><A NAME="PB1_counter_comb_bita5">PB1_counter_comb_bita5</A> = SUM(<A HREF="#PB1_counter_comb_bita5_adder_eqn">PB1_counter_comb_bita5_adder_eqn</A>);


<P> --QB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X11_Y3_N3
<P><A NAME="QB2_counter_comb_bita1_adder_eqn">QB2_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A> ) + ( !<A HREF="#T1_wr_rfifo">T1_wr_rfifo</A> ) + ( <A HREF="#QB2L3">QB2L3</A> );
<P><A NAME="QB2_counter_comb_bita1">QB2_counter_comb_bita1</A> = SUM(<A HREF="#QB2_counter_comb_bita1_adder_eqn">QB2_counter_comb_bita1_adder_eqn</A>);

<P> --QB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X11_Y3_N3
<P><A NAME="QB2L7_adder_eqn">QB2L7_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A> ) + ( !<A HREF="#T1_wr_rfifo">T1_wr_rfifo</A> ) + ( <A HREF="#QB2L3">QB2L3</A> );
<P><A NAME="QB2L7">QB2L7</A> = CARRY(<A HREF="#QB2L7_adder_eqn">QB2L7_adder_eqn</A>);


<P> --QB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X11_Y3_N0
<P><A NAME="QB2_counter_comb_bita0_adder_eqn">QB2_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="QB2_counter_comb_bita0">QB2_counter_comb_bita0</A> = SUM(<A HREF="#QB2_counter_comb_bita0_adder_eqn">QB2_counter_comb_bita0_adder_eqn</A>);

<P> --QB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X11_Y3_N0
<P><A NAME="QB2L3_adder_eqn">QB2L3_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="QB2L3">QB2L3</A> = CARRY(<A HREF="#QB2L3_adder_eqn">QB2L3_adder_eqn</A>);


<P> --QB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X11_Y3_N15
<P><A NAME="QB2_counter_comb_bita5_adder_eqn">QB2_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A> ) + ( !<A HREF="#T1_wr_rfifo">T1_wr_rfifo</A> ) + ( <A HREF="#QB2L19">QB2L19</A> );
<P><A NAME="QB2_counter_comb_bita5">QB2_counter_comb_bita5</A> = SUM(<A HREF="#QB2_counter_comb_bita5_adder_eqn">QB2_counter_comb_bita5_adder_eqn</A>);


<P> --QB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X11_Y3_N12
<P><A NAME="QB2_counter_comb_bita4_adder_eqn">QB2_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A> ) + ( !<A HREF="#T1_wr_rfifo">T1_wr_rfifo</A> ) + ( <A HREF="#QB2L15">QB2L15</A> );
<P><A NAME="QB2_counter_comb_bita4">QB2_counter_comb_bita4</A> = SUM(<A HREF="#QB2_counter_comb_bita4_adder_eqn">QB2_counter_comb_bita4_adder_eqn</A>);

<P> --QB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X11_Y3_N12
<P><A NAME="QB2L19_adder_eqn">QB2L19_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A> ) + ( !<A HREF="#T1_wr_rfifo">T1_wr_rfifo</A> ) + ( <A HREF="#QB2L15">QB2L15</A> );
<P><A NAME="QB2L19">QB2L19</A> = CARRY(<A HREF="#QB2L19_adder_eqn">QB2L19_adder_eqn</A>);


<P> --QB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X11_Y3_N9
<P><A NAME="QB2_counter_comb_bita3_adder_eqn">QB2_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A> ) + ( !<A HREF="#T1_wr_rfifo">T1_wr_rfifo</A> ) + ( <A HREF="#QB2L11">QB2L11</A> );
<P><A NAME="QB2_counter_comb_bita3">QB2_counter_comb_bita3</A> = SUM(<A HREF="#QB2_counter_comb_bita3_adder_eqn">QB2_counter_comb_bita3_adder_eqn</A>);

<P> --QB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X11_Y3_N9
<P><A NAME="QB2L15_adder_eqn">QB2L15_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A> ) + ( !<A HREF="#T1_wr_rfifo">T1_wr_rfifo</A> ) + ( <A HREF="#QB2L11">QB2L11</A> );
<P><A NAME="QB2L15">QB2L15</A> = CARRY(<A HREF="#QB2L15_adder_eqn">QB2L15_adder_eqn</A>);


<P> --QB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X11_Y3_N6
<P><A NAME="QB2_counter_comb_bita2_adder_eqn">QB2_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A> ) + ( !<A HREF="#T1_wr_rfifo">T1_wr_rfifo</A> ) + ( <A HREF="#QB2L7">QB2L7</A> );
<P><A NAME="QB2_counter_comb_bita2">QB2_counter_comb_bita2</A> = SUM(<A HREF="#QB2_counter_comb_bita2_adder_eqn">QB2_counter_comb_bita2_adder_eqn</A>);

<P> --QB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X11_Y3_N6
<P><A NAME="QB2L11_adder_eqn">QB2L11_adder_eqn</A> = ( <A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A> ) + ( !<A HREF="#T1_wr_rfifo">T1_wr_rfifo</A> ) + ( <A HREF="#QB2L7">QB2L7</A> );
<P><A NAME="QB2L11">QB2L11</A> = CARRY(<A HREF="#QB2L11_adder_eqn">QB2L11_adder_eqn</A>);


<P> --DB1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5] at FF_X3_Y3_N55
<P> --register power-up is low

<P><A NAME="DB1_count[5]">DB1_count[5]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1_count[4]">DB1_count[4]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, GND, <A HREF="#DB1L62">DB1L62</A>);


<P> --PD1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26] at FF_X1_Y5_N2
<P> --register power-up is low

<P><A NAME="PD1_sr[26]">PD1_sr[26]</A> = DFFEAS(<A HREF="#PD1L73">PD1L73</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L35">PD1L35</A>,  ,  , <A HREF="#PD1L34">PD1L34</A>,  );


<P> --BD1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] at FF_X2_Y5_N50
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[24]">BD1_break_readreg[24]</A> = DFFEAS(<A HREF="#BD1L43">BD1L43</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>,  ,  , <A HREF="#BD1L13">BD1L13</A>,  );


<P> --LD1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] at FF_X6_Y4_N20
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[24]">LD1_MonDReg[24]</A> = DFFEAS(<A HREF="#LD1L98">LD1L98</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[24]">XD1_q_a[24]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --PD1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6] at FF_X2_Y4_N17
<P> --register power-up is low

<P><A NAME="PD1_sr[6]">PD1_sr[6]</A> = DFFEAS(<A HREF="#PD1L74">PD1L74</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L15">PD1L15</A>,  ,  , <A HREF="#PD1L14">PD1L14</A>,  );


<P> --BD1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] at FF_X4_Y4_N43
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[4]">BD1_break_readreg[4]</A> = DFFEAS(<A HREF="#BD1L8">BD1L8</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>,  ,  , <A HREF="#BD1L13">BD1L13</A>,  );


<P> --PD1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27] at FF_X1_Y5_N5
<P> --register power-up is low

<P><A NAME="PD1_sr[27]">PD1_sr[27]</A> = DFFEAS(<A HREF="#PD1L75">PD1L75</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L35">PD1L35</A>,  ,  , <A HREF="#PD1L34">PD1L34</A>,  );


<P> --PD1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28] at FF_X1_Y5_N20
<P> --register power-up is low

<P><A NAME="PD1_sr[28]">PD1_sr[28]</A> = DFFEAS(<A HREF="#PD1L76">PD1L76</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L35">PD1L35</A>,  ,  , <A HREF="#PD1L34">PD1L34</A>,  );


<P> --PD1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29] at FF_X1_Y5_N23
<P> --register power-up is low

<P><A NAME="PD1_sr[29]">PD1_sr[29]</A> = DFFEAS(<A HREF="#PD1L77">PD1L77</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L35">PD1L35</A>,  ,  , <A HREF="#PD1L34">PD1L34</A>,  );


<P> --PD1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30] at FF_X1_Y5_N14
<P> --register power-up is low

<P><A NAME="PD1_sr[30]">PD1_sr[30]</A> = DFFEAS(<A HREF="#PD1L78">PD1L78</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L35">PD1L35</A>,  ,  , <A HREF="#PD1L34">PD1L34</A>,  );


<P> --PD1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32] at FF_X1_Y5_N32
<P> --register power-up is low

<P><A NAME="PD1_sr[32]">PD1_sr[32]</A> = DFFEAS(<A HREF="#PD1L82">PD1L82</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L35">PD1L35</A>,  ,  , <A HREF="#PD1L34">PD1L34</A>,  );


<P> --PB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at LABCELL_X9_Y2_N30
<P><A NAME="PB4_counter_comb_bita0_adder_eqn">PB4_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB4_counter_comb_bita0">PB4_counter_comb_bita0</A> = SUM(<A HREF="#PB4_counter_comb_bita0_adder_eqn">PB4_counter_comb_bita0_adder_eqn</A>);

<P> --PB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at LABCELL_X9_Y2_N30
<P><A NAME="PB4L3_adder_eqn">PB4L3_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB4L3">PB4L3</A> = CARRY(<A HREF="#PB4L3_adder_eqn">PB4L3_adder_eqn</A>);


<P> --PB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at LABCELL_X9_Y2_N33
<P><A NAME="PB4_counter_comb_bita1_adder_eqn">PB4_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#PB4L3">PB4L3</A> );
<P><A NAME="PB4_counter_comb_bita1">PB4_counter_comb_bita1</A> = SUM(<A HREF="#PB4_counter_comb_bita1_adder_eqn">PB4_counter_comb_bita1_adder_eqn</A>);

<P> --PB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at LABCELL_X9_Y2_N33
<P><A NAME="PB4L7_adder_eqn">PB4L7_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#PB4L3">PB4L3</A> );
<P><A NAME="PB4L7">PB4L7</A> = CARRY(<A HREF="#PB4L7_adder_eqn">PB4L7_adder_eqn</A>);


<P> --PB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at LABCELL_X9_Y2_N36
<P><A NAME="PB4_counter_comb_bita2_adder_eqn">PB4_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#PB4L7">PB4L7</A> );
<P><A NAME="PB4_counter_comb_bita2">PB4_counter_comb_bita2</A> = SUM(<A HREF="#PB4_counter_comb_bita2_adder_eqn">PB4_counter_comb_bita2_adder_eqn</A>);

<P> --PB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at LABCELL_X9_Y2_N36
<P><A NAME="PB4L11_adder_eqn">PB4L11_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#PB4L7">PB4L7</A> );
<P><A NAME="PB4L11">PB4L11</A> = CARRY(<A HREF="#PB4L11_adder_eqn">PB4L11_adder_eqn</A>);


<P> --PB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at LABCELL_X9_Y2_N39
<P><A NAME="PB4_counter_comb_bita3_adder_eqn">PB4_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#PB4L11">PB4L11</A> );
<P><A NAME="PB4_counter_comb_bita3">PB4_counter_comb_bita3</A> = SUM(<A HREF="#PB4_counter_comb_bita3_adder_eqn">PB4_counter_comb_bita3_adder_eqn</A>);

<P> --PB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at LABCELL_X9_Y2_N39
<P><A NAME="PB4L15_adder_eqn">PB4L15_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#PB4L11">PB4L11</A> );
<P><A NAME="PB4L15">PB4L15</A> = CARRY(<A HREF="#PB4L15_adder_eqn">PB4L15_adder_eqn</A>);


<P> --PB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at LABCELL_X9_Y2_N42
<P><A NAME="PB4_counter_comb_bita4_adder_eqn">PB4_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#PB4L15">PB4L15</A> );
<P><A NAME="PB4_counter_comb_bita4">PB4_counter_comb_bita4</A> = SUM(<A HREF="#PB4_counter_comb_bita4_adder_eqn">PB4_counter_comb_bita4_adder_eqn</A>);

<P> --PB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at LABCELL_X9_Y2_N42
<P><A NAME="PB4L19_adder_eqn">PB4L19_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#PB4L15">PB4L15</A> );
<P><A NAME="PB4L19">PB4L19</A> = CARRY(<A HREF="#PB4L19_adder_eqn">PB4L19_adder_eqn</A>);


<P> --PB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at LABCELL_X9_Y2_N45
<P><A NAME="PB4_counter_comb_bita5_adder_eqn">PB4_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#PB4L19">PB4L19</A> );
<P><A NAME="PB4_counter_comb_bita5">PB4_counter_comb_bita5</A> = SUM(<A HREF="#PB4_counter_comb_bita5_adder_eqn">PB4_counter_comb_bita5_adder_eqn</A>);


<P> --PB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at LABCELL_X7_Y2_N30
<P><A NAME="PB3_counter_comb_bita0_adder_eqn">PB3_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB3_counter_comb_bita0">PB3_counter_comb_bita0</A> = SUM(<A HREF="#PB3_counter_comb_bita0_adder_eqn">PB3_counter_comb_bita0_adder_eqn</A>);

<P> --PB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at LABCELL_X7_Y2_N30
<P><A NAME="PB3L3_adder_eqn">PB3L3_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="PB3L3">PB3L3</A> = CARRY(<A HREF="#PB3L3_adder_eqn">PB3L3_adder_eqn</A>);


<P> --PB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at LABCELL_X7_Y2_N33
<P><A NAME="PB3_counter_comb_bita1_adder_eqn">PB3_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#PB3L3">PB3L3</A> );
<P><A NAME="PB3_counter_comb_bita1">PB3_counter_comb_bita1</A> = SUM(<A HREF="#PB3_counter_comb_bita1_adder_eqn">PB3_counter_comb_bita1_adder_eqn</A>);

<P> --PB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at LABCELL_X7_Y2_N33
<P><A NAME="PB3L7_adder_eqn">PB3L7_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A> ) + ( GND ) + ( <A HREF="#PB3L3">PB3L3</A> );
<P><A NAME="PB3L7">PB3L7</A> = CARRY(<A HREF="#PB3L7_adder_eqn">PB3L7_adder_eqn</A>);


<P> --PB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at LABCELL_X7_Y2_N36
<P><A NAME="PB3_counter_comb_bita2_adder_eqn">PB3_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#PB3L7">PB3L7</A> );
<P><A NAME="PB3_counter_comb_bita2">PB3_counter_comb_bita2</A> = SUM(<A HREF="#PB3_counter_comb_bita2_adder_eqn">PB3_counter_comb_bita2_adder_eqn</A>);

<P> --PB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at LABCELL_X7_Y2_N36
<P><A NAME="PB3L11_adder_eqn">PB3L11_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A> ) + ( GND ) + ( <A HREF="#PB3L7">PB3L7</A> );
<P><A NAME="PB3L11">PB3L11</A> = CARRY(<A HREF="#PB3L11_adder_eqn">PB3L11_adder_eqn</A>);


<P> --PB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at LABCELL_X7_Y2_N39
<P><A NAME="PB3_counter_comb_bita3_adder_eqn">PB3_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#PB3L11">PB3L11</A> );
<P><A NAME="PB3_counter_comb_bita3">PB3_counter_comb_bita3</A> = SUM(<A HREF="#PB3_counter_comb_bita3_adder_eqn">PB3_counter_comb_bita3_adder_eqn</A>);

<P> --PB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at LABCELL_X7_Y2_N39
<P><A NAME="PB3L15_adder_eqn">PB3L15_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#PB3L11">PB3L11</A> );
<P><A NAME="PB3L15">PB3L15</A> = CARRY(<A HREF="#PB3L15_adder_eqn">PB3L15_adder_eqn</A>);


<P> --PB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at LABCELL_X7_Y2_N42
<P><A NAME="PB3_counter_comb_bita4_adder_eqn">PB3_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#PB3L15">PB3L15</A> );
<P><A NAME="PB3_counter_comb_bita4">PB3_counter_comb_bita4</A> = SUM(<A HREF="#PB3_counter_comb_bita4_adder_eqn">PB3_counter_comb_bita4_adder_eqn</A>);

<P> --PB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at LABCELL_X7_Y2_N42
<P><A NAME="PB3L19_adder_eqn">PB3L19_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#PB3L15">PB3L15</A> );
<P><A NAME="PB3L19">PB3L19</A> = CARRY(<A HREF="#PB3L19_adder_eqn">PB3L19_adder_eqn</A>);


<P> --PB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at LABCELL_X7_Y2_N45
<P><A NAME="PB3_counter_comb_bita5_adder_eqn">PB3_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#PB3L19">PB3L19</A> );
<P><A NAME="PB3_counter_comb_bita5">PB3_counter_comb_bita5</A> = SUM(<A HREF="#PB3_counter_comb_bita5_adder_eqn">PB3_counter_comb_bita5_adder_eqn</A>);


<P> --T1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1 at LABCELL_X10_Y3_N30
<P><A NAME="T1L30_adder_eqn">T1L30_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="T1L30">T1L30</A> = SUM(<A HREF="#T1L30_adder_eqn">T1L30_adder_eqn</A>);

<P> --T1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2 at LABCELL_X10_Y3_N30
<P><A NAME="T1L31_adder_eqn">T1L31_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="T1L31">T1L31</A> = CARRY(<A HREF="#T1L31_adder_eqn">T1L31_adder_eqn</A>);


<P> --YB2_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[16] at M10K_X14_Y8_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 8
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="YB2_av_readdata_pre[16]_PORT_A_data_in">YB2_av_readdata_pre[16]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[16]">SC1_d_writedata[16]</A>, <A HREF="#SC1_d_writedata[20]">SC1_d_writedata[20]</A>);
<P><A NAME="YB2_av_readdata_pre[16]_PORT_A_data_in_reg">YB2_av_readdata_pre[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[16]_PORT_A_data_in">YB2_av_readdata_pre[16]_PORT_A_data_in</A>, YB2_av_readdata_pre[16]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[16]_PORT_A_address">YB2_av_readdata_pre[16]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[16]_PORT_A_address_reg">YB2_av_readdata_pre[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[16]_PORT_A_address">YB2_av_readdata_pre[16]_PORT_A_address</A>, YB2_av_readdata_pre[16]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[16]_PORT_A_write_enable">YB2_av_readdata_pre[16]_PORT_A_write_enable</A> = <A HREF="#Z1L4">Z1L4</A>;
<P><A NAME="YB2_av_readdata_pre[16]_PORT_A_write_enable_reg">YB2_av_readdata_pre[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[16]_PORT_A_write_enable">YB2_av_readdata_pre[16]_PORT_A_write_enable</A>, YB2_av_readdata_pre[16]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[16]_PORT_A_read_enable">YB2_av_readdata_pre[16]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[16]_PORT_A_read_enable_reg">YB2_av_readdata_pre[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[16]_PORT_A_read_enable">YB2_av_readdata_pre[16]_PORT_A_read_enable</A>, YB2_av_readdata_pre[16]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[16]_clock_0">YB2_av_readdata_pre[16]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[16]_clear_0">YB2_av_readdata_pre[16]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[16]_PORT_A_data_out">YB2_av_readdata_pre[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[16]_PORT_A_data_in_reg">YB2_av_readdata_pre[16]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[16]_PORT_A_address_reg">YB2_av_readdata_pre[16]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[16]_PORT_A_write_enable_reg">YB2_av_readdata_pre[16]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[16]_PORT_A_read_enable_reg">YB2_av_readdata_pre[16]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[16]_clock_0">YB2_av_readdata_pre[16]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[16]_clear_0">YB2_av_readdata_pre[16]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[16]_PORT_A_data_out_reg">YB2_av_readdata_pre[16]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[16]_PORT_A_data_out">YB2_av_readdata_pre[16]_PORT_A_data_out</A>, YB2_av_readdata_pre[16]_clock_0, YB2_av_readdata_pre[16]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[16]">YB2_av_readdata_pre[16]</A> = <A HREF="#YB2_av_readdata_pre[16]_PORT_A_data_out_reg">YB2_av_readdata_pre[16]_PORT_A_data_out_reg</A>[0];

<P> --YB2_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[20] at M10K_X14_Y8_N0
<P><A NAME="YB2_av_readdata_pre[16]_PORT_A_data_in">YB2_av_readdata_pre[16]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[16]">SC1_d_writedata[16]</A>, <A HREF="#SC1_d_writedata[20]">SC1_d_writedata[20]</A>);
<P><A NAME="YB2_av_readdata_pre[16]_PORT_A_data_in_reg">YB2_av_readdata_pre[16]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[16]_PORT_A_data_in">YB2_av_readdata_pre[16]_PORT_A_data_in</A>, YB2_av_readdata_pre[16]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[16]_PORT_A_address">YB2_av_readdata_pre[16]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[16]_PORT_A_address_reg">YB2_av_readdata_pre[16]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[16]_PORT_A_address">YB2_av_readdata_pre[16]_PORT_A_address</A>, YB2_av_readdata_pre[16]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[16]_PORT_A_write_enable">YB2_av_readdata_pre[16]_PORT_A_write_enable</A> = <A HREF="#Z1L4">Z1L4</A>;
<P><A NAME="YB2_av_readdata_pre[16]_PORT_A_write_enable_reg">YB2_av_readdata_pre[16]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[16]_PORT_A_write_enable">YB2_av_readdata_pre[16]_PORT_A_write_enable</A>, YB2_av_readdata_pre[16]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[16]_PORT_A_read_enable">YB2_av_readdata_pre[16]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[16]_PORT_A_read_enable_reg">YB2_av_readdata_pre[16]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[16]_PORT_A_read_enable">YB2_av_readdata_pre[16]_PORT_A_read_enable</A>, YB2_av_readdata_pre[16]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[16]_clock_0">YB2_av_readdata_pre[16]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[16]_clear_0">YB2_av_readdata_pre[16]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[16]_PORT_A_data_out">YB2_av_readdata_pre[16]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[16]_PORT_A_data_in_reg">YB2_av_readdata_pre[16]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[16]_PORT_A_address_reg">YB2_av_readdata_pre[16]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[16]_PORT_A_write_enable_reg">YB2_av_readdata_pre[16]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[16]_PORT_A_read_enable_reg">YB2_av_readdata_pre[16]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[16]_clock_0">YB2_av_readdata_pre[16]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[16]_clear_0">YB2_av_readdata_pre[16]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[16]_PORT_A_data_out_reg">YB2_av_readdata_pre[16]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[16]_PORT_A_data_out">YB2_av_readdata_pre[16]_PORT_A_data_out</A>, YB2_av_readdata_pre[16]_clock_0, YB2_av_readdata_pre[16]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[20]">YB2_av_readdata_pre[20]</A> = <A HREF="#YB2_av_readdata_pre[16]_PORT_A_data_out_reg">YB2_av_readdata_pre[16]_PORT_A_data_out_reg</A>[1];


<P> --SC1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81 at MLABCELL_X21_Y7_N30
<P><A NAME="SC1L138_adder_eqn">SC1L138_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[29]">SC1_E_src2[29]</A>) ) + ( <A HREF="#SC1_E_src1[29]">SC1_E_src1[29]</A> ) + ( <A HREF="#SC1L179">SC1L179</A> );
<P><A NAME="SC1L138">SC1L138</A> = SUM(<A HREF="#SC1L138_adder_eqn">SC1L138_adder_eqn</A>);

<P> --SC1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82 at MLABCELL_X21_Y7_N30
<P><A NAME="SC1L139_adder_eqn">SC1L139_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[29]">SC1_E_src2[29]</A>) ) + ( <A HREF="#SC1_E_src1[29]">SC1_E_src1[29]</A> ) + ( <A HREF="#SC1L179">SC1L179</A> );
<P><A NAME="SC1L139">SC1L139</A> = CARRY(<A HREF="#SC1L139_adder_eqn">SC1L139_adder_eqn</A>);


<P> --SC1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85 at MLABCELL_X21_Y8_N51
<P><A NAME="SC1L142_adder_eqn">SC1L142_adder_eqn</A> = ( <A HREF="#SC1_E_src1[16]">SC1_E_src1[16]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[16]">SC1_E_src2[16]</A>) ) + ( <A HREF="#SC1L103">SC1L103</A> );
<P><A NAME="SC1L142">SC1L142</A> = SUM(<A HREF="#SC1L142_adder_eqn">SC1L142_adder_eqn</A>);

<P> --SC1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86 at MLABCELL_X21_Y8_N51
<P><A NAME="SC1L143_adder_eqn">SC1L143_adder_eqn</A> = ( <A HREF="#SC1_E_src1[16]">SC1_E_src1[16]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[16]">SC1_E_src2[16]</A>) ) + ( <A HREF="#SC1L103">SC1L103</A> );
<P><A NAME="SC1L143">SC1L143</A> = CARRY(<A HREF="#SC1L143_adder_eqn">SC1L143_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23] at FF_X23_Y7_N44
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[23]">SC1_E_shift_rot_result[23]</A> = DFFEAS(<A HREF="#SC1L467">SC1L467</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[23]">SC1_E_src1[23]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89 at MLABCELL_X21_Y7_N12
<P><A NAME="SC1L146_adder_eqn">SC1L146_adder_eqn</A> = ( <A HREF="#SC1_E_src1[23]">SC1_E_src1[23]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[23]">SC1_E_src2[23]</A>) ) + ( <A HREF="#SC1L191">SC1L191</A> );
<P><A NAME="SC1L146">SC1L146</A> = SUM(<A HREF="#SC1L146_adder_eqn">SC1L146_adder_eqn</A>);

<P> --SC1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90 at MLABCELL_X21_Y7_N12
<P><A NAME="SC1L147_adder_eqn">SC1L147_adder_eqn</A> = ( <A HREF="#SC1_E_src1[23]">SC1_E_src1[23]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[23]">SC1_E_src2[23]</A>) ) + ( <A HREF="#SC1L191">SC1L191</A> );
<P><A NAME="SC1L147">SC1L147</A> = CARRY(<A HREF="#SC1L147_adder_eqn">SC1L147_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21] at FF_X23_Y7_N46
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[21]">SC1_E_shift_rot_result[21]</A> = DFFEAS(<A HREF="#SC1L465">SC1L465</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[21]">SC1_E_src1[21]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93 at MLABCELL_X21_Y7_N6
<P><A NAME="SC1L150_adder_eqn">SC1L150_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[21]">SC1_E_src2[21]</A>) ) + ( <A HREF="#SC1_E_src1[21]">SC1_E_src1[21]</A> ) + ( <A HREF="#SC1L155">SC1L155</A> );
<P><A NAME="SC1L150">SC1L150</A> = SUM(<A HREF="#SC1L150_adder_eqn">SC1L150_adder_eqn</A>);

<P> --SC1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94 at MLABCELL_X21_Y7_N6
<P><A NAME="SC1L151_adder_eqn">SC1L151_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[21]">SC1_E_src2[21]</A>) ) + ( <A HREF="#SC1_E_src1[21]">SC1_E_src1[21]</A> ) + ( <A HREF="#SC1L155">SC1L155</A> );
<P><A NAME="SC1L151">SC1L151</A> = CARRY(<A HREF="#SC1L151_adder_eqn">SC1L151_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20] at FF_X23_Y7_N40
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[20]">SC1_E_shift_rot_result[20]</A> = DFFEAS(<A HREF="#SC1L464">SC1L464</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[20]">SC1_E_src1[20]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97 at MLABCELL_X21_Y7_N3
<P><A NAME="SC1L154_adder_eqn">SC1L154_adder_eqn</A> = ( <A HREF="#SC1_E_src1[20]">SC1_E_src1[20]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[20]">SC1_E_src2[20]</A>) ) + ( <A HREF="#SC1L159">SC1L159</A> );
<P><A NAME="SC1L154">SC1L154</A> = SUM(<A HREF="#SC1L154_adder_eqn">SC1L154_adder_eqn</A>);

<P> --SC1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98 at MLABCELL_X21_Y7_N3
<P><A NAME="SC1L155_adder_eqn">SC1L155_adder_eqn</A> = ( <A HREF="#SC1_E_src1[20]">SC1_E_src1[20]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[20]">SC1_E_src2[20]</A>) ) + ( <A HREF="#SC1L159">SC1L159</A> );
<P><A NAME="SC1L155">SC1L155</A> = CARRY(<A HREF="#SC1L155_adder_eqn">SC1L155_adder_eqn</A>);


<P> --SC1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101 at MLABCELL_X21_Y7_N0
<P><A NAME="SC1L158_adder_eqn">SC1L158_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[19]">SC1_E_src2[19]</A>) ) + ( <A HREF="#SC1L505Q">SC1L505Q</A> ) + ( <A HREF="#SC1L163">SC1L163</A> );
<P><A NAME="SC1L158">SC1L158</A> = SUM(<A HREF="#SC1L158_adder_eqn">SC1L158_adder_eqn</A>);

<P> --SC1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102 at MLABCELL_X21_Y7_N0
<P><A NAME="SC1L159_adder_eqn">SC1L159_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[19]">SC1_E_src2[19]</A>) ) + ( <A HREF="#SC1L505Q">SC1L505Q</A> ) + ( <A HREF="#SC1L163">SC1L163</A> );
<P><A NAME="SC1L159">SC1L159</A> = CARRY(<A HREF="#SC1L159_adder_eqn">SC1L159_adder_eqn</A>);


<P> --SC1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105 at MLABCELL_X21_Y8_N57
<P><A NAME="SC1L162_adder_eqn">SC1L162_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[18]">SC1_E_src2[18]</A>) ) + ( <A HREF="#SC1_E_src1[18]">SC1_E_src1[18]</A> ) + ( <A HREF="#SC1L167">SC1L167</A> );
<P><A NAME="SC1L162">SC1L162</A> = SUM(<A HREF="#SC1L162_adder_eqn">SC1L162_adder_eqn</A>);

<P> --SC1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106 at MLABCELL_X21_Y8_N57
<P><A NAME="SC1L163_adder_eqn">SC1L163_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[18]">SC1_E_src2[18]</A>) ) + ( <A HREF="#SC1_E_src1[18]">SC1_E_src1[18]</A> ) + ( <A HREF="#SC1L167">SC1L167</A> );
<P><A NAME="SC1L163">SC1L163</A> = CARRY(<A HREF="#SC1L163_adder_eqn">SC1L163_adder_eqn</A>);


<P> --SC1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109 at MLABCELL_X21_Y8_N54
<P><A NAME="SC1L166_adder_eqn">SC1L166_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[17]">SC1_E_src2[17]</A>) ) + ( <A HREF="#SC1L502Q">SC1L502Q</A> ) + ( <A HREF="#SC1L143">SC1L143</A> );
<P><A NAME="SC1L166">SC1L166</A> = SUM(<A HREF="#SC1L166_adder_eqn">SC1L166_adder_eqn</A>);

<P> --SC1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110 at MLABCELL_X21_Y8_N54
<P><A NAME="SC1L167_adder_eqn">SC1L167_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[17]">SC1_E_src2[17]</A>) ) + ( <A HREF="#SC1L502Q">SC1L502Q</A> ) + ( <A HREF="#SC1L143">SC1L143</A> );
<P><A NAME="SC1L167">SC1L167</A> = CARRY(<A HREF="#SC1L167_adder_eqn">SC1L167_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26] at FF_X23_Y7_N56
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[26]">SC1_E_shift_rot_result[26]</A> = DFFEAS(<A HREF="#SC1L470">SC1L470</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113 at MLABCELL_X21_Y7_N21
<P><A NAME="SC1L170_adder_eqn">SC1L170_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[26]">SC1_E_src2[26]</A>) ) + ( <A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A> ) + ( <A HREF="#SC1L175">SC1L175</A> );
<P><A NAME="SC1L170">SC1L170</A> = SUM(<A HREF="#SC1L170_adder_eqn">SC1L170_adder_eqn</A>);

<P> --SC1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114 at MLABCELL_X21_Y7_N21
<P><A NAME="SC1L171_adder_eqn">SC1L171_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[26]">SC1_E_src2[26]</A>) ) + ( <A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A> ) + ( <A HREF="#SC1L175">SC1L175</A> );
<P><A NAME="SC1L171">SC1L171</A> = CARRY(<A HREF="#SC1L171_adder_eqn">SC1L171_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25] at FF_X23_Y7_N38
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[25]">SC1_E_shift_rot_result[25]</A> = DFFEAS(<A HREF="#SC1L469">SC1L469</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[25]">SC1_E_src1[25]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117 at MLABCELL_X21_Y7_N18
<P><A NAME="SC1L174_adder_eqn">SC1L174_adder_eqn</A> = ( <A HREF="#SC1_E_src1[25]">SC1_E_src1[25]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[25]">SC1_E_src2[25]</A>) ) + ( <A HREF="#SC1L187">SC1L187</A> );
<P><A NAME="SC1L174">SC1L174</A> = SUM(<A HREF="#SC1L174_adder_eqn">SC1L174_adder_eqn</A>);

<P> --SC1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118 at MLABCELL_X21_Y7_N18
<P><A NAME="SC1L175_adder_eqn">SC1L175_adder_eqn</A> = ( <A HREF="#SC1_E_src1[25]">SC1_E_src1[25]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[25]">SC1_E_src2[25]</A>) ) + ( <A HREF="#SC1L187">SC1L187</A> );
<P><A NAME="SC1L175">SC1L175</A> = CARRY(<A HREF="#SC1L175_adder_eqn">SC1L175_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28] at FF_X23_Y7_N50
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[28]">SC1_E_shift_rot_result[28]</A> = DFFEAS(<A HREF="#SC1L472">SC1L472</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121 at MLABCELL_X21_Y7_N27
<P><A NAME="SC1L178_adder_eqn">SC1L178_adder_eqn</A> = ( <A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[28]">SC1_E_src2[28]</A>) ) + ( <A HREF="#SC1L183">SC1L183</A> );
<P><A NAME="SC1L178">SC1L178</A> = SUM(<A HREF="#SC1L178_adder_eqn">SC1L178_adder_eqn</A>);

<P> --SC1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122 at MLABCELL_X21_Y7_N27
<P><A NAME="SC1L179_adder_eqn">SC1L179_adder_eqn</A> = ( <A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[28]">SC1_E_src2[28]</A>) ) + ( <A HREF="#SC1L183">SC1L183</A> );
<P><A NAME="SC1L179">SC1L179</A> = CARRY(<A HREF="#SC1L179_adder_eqn">SC1L179_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27] at FF_X23_Y7_N58
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[27]">SC1_E_shift_rot_result[27]</A> = DFFEAS(<A HREF="#SC1L471">SC1L471</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[27]">SC1_E_src1[27]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125 at MLABCELL_X21_Y7_N24
<P><A NAME="SC1L182_adder_eqn">SC1L182_adder_eqn</A> = ( <A HREF="#SC1_E_src1[27]">SC1_E_src1[27]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[27]">SC1_E_src2[27]</A>) ) + ( <A HREF="#SC1L171">SC1L171</A> );
<P><A NAME="SC1L182">SC1L182</A> = SUM(<A HREF="#SC1L182_adder_eqn">SC1L182_adder_eqn</A>);

<P> --SC1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126 at MLABCELL_X21_Y7_N24
<P><A NAME="SC1L183_adder_eqn">SC1L183_adder_eqn</A> = ( <A HREF="#SC1_E_src1[27]">SC1_E_src1[27]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[27]">SC1_E_src2[27]</A>) ) + ( <A HREF="#SC1L171">SC1L171</A> );
<P><A NAME="SC1L183">SC1L183</A> = CARRY(<A HREF="#SC1L183_adder_eqn">SC1L183_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29] at FF_X23_Y7_N52
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[29]">SC1_E_shift_rot_result[29]</A> = DFFEAS(<A HREF="#SC1L473">SC1L473</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1L516Q">SC1L516Q</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24] at FF_X23_Y7_N35
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[24]">SC1_E_shift_rot_result[24]</A> = DFFEAS(<A HREF="#SC1L468">SC1L468</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[24]">SC1_E_src1[24]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129 at MLABCELL_X21_Y7_N15
<P><A NAME="SC1L186_adder_eqn">SC1L186_adder_eqn</A> = ( <A HREF="#SC1_E_src1[24]">SC1_E_src1[24]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[24]">SC1_E_src2[24]</A>) ) + ( <A HREF="#SC1L147">SC1L147</A> );
<P><A NAME="SC1L186">SC1L186</A> = SUM(<A HREF="#SC1L186_adder_eqn">SC1L186_adder_eqn</A>);

<P> --SC1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130 at MLABCELL_X21_Y7_N15
<P><A NAME="SC1L187_adder_eqn">SC1L187_adder_eqn</A> = ( <A HREF="#SC1_E_src1[24]">SC1_E_src1[24]</A> ) + ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[24]">SC1_E_src2[24]</A>) ) + ( <A HREF="#SC1L147">SC1L147</A> );
<P><A NAME="SC1L187">SC1L187</A> = CARRY(<A HREF="#SC1L187_adder_eqn">SC1L187_adder_eqn</A>);


<P> --SC1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22] at FF_X23_Y7_N32
<P> --register power-up is low

<P><A NAME="SC1_E_shift_rot_result[22]">SC1_E_shift_rot_result[22]</A> = DFFEAS(<A HREF="#SC1L466">SC1L466</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[22]">SC1_E_src1[22]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133 at MLABCELL_X21_Y7_N9
<P><A NAME="SC1L190_adder_eqn">SC1L190_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[22]">SC1_E_src2[22]</A>) ) + ( <A HREF="#SC1_E_src1[22]">SC1_E_src1[22]</A> ) + ( <A HREF="#SC1L151">SC1L151</A> );
<P><A NAME="SC1L190">SC1L190</A> = SUM(<A HREF="#SC1L190_adder_eqn">SC1L190_adder_eqn</A>);

<P> --SC1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134 at MLABCELL_X21_Y7_N9
<P><A NAME="SC1L191_adder_eqn">SC1L191_adder_eqn</A> = ( !<A HREF="#SC1_E_alu_sub">SC1_E_alu_sub</A> $ (!<A HREF="#SC1_E_src2[22]">SC1_E_src2[22]</A>) ) + ( <A HREF="#SC1_E_src1[22]">SC1_E_src1[22]</A> ) + ( <A HREF="#SC1L151">SC1L151</A> );
<P><A NAME="SC1L191">SC1L191</A> = CARRY(<A HREF="#SC1L191_adder_eqn">SC1L191_adder_eqn</A>);


<P> --QB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X9_Y3_N39
<P><A NAME="QB1_counter_comb_bita3_adder_eqn">QB1_counter_comb_bita3_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> ) + ( !<A HREF="#T1_fifo_wr">T1_fifo_wr</A> ) + ( <A HREF="#QB1L11">QB1L11</A> );
<P><A NAME="QB1_counter_comb_bita3">QB1_counter_comb_bita3</A> = SUM(<A HREF="#QB1_counter_comb_bita3_adder_eqn">QB1_counter_comb_bita3_adder_eqn</A>);

<P> --QB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X9_Y3_N39
<P><A NAME="QB1L15_adder_eqn">QB1L15_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> ) + ( !<A HREF="#T1_fifo_wr">T1_fifo_wr</A> ) + ( <A HREF="#QB1L11">QB1L11</A> );
<P><A NAME="QB1L15">QB1L15</A> = CARRY(<A HREF="#QB1L15_adder_eqn">QB1L15_adder_eqn</A>);


<P> --QB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X9_Y3_N30
<P><A NAME="QB1_counter_comb_bita0_adder_eqn">QB1_counter_comb_bita0_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="QB1_counter_comb_bita0">QB1_counter_comb_bita0</A> = SUM(<A HREF="#QB1_counter_comb_bita0_adder_eqn">QB1_counter_comb_bita0_adder_eqn</A>);

<P> --QB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X9_Y3_N30
<P><A NAME="QB1L3_adder_eqn">QB1L3_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> ) + ( VCC ) + ( !VCC );
<P><A NAME="QB1L3">QB1L3</A> = CARRY(<A HREF="#QB1L3_adder_eqn">QB1L3_adder_eqn</A>);


<P> --QB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X9_Y3_N36
<P><A NAME="QB1_counter_comb_bita2_adder_eqn">QB1_counter_comb_bita2_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A> ) + ( !<A HREF="#T1_fifo_wr">T1_fifo_wr</A> ) + ( <A HREF="#QB1L7">QB1L7</A> );
<P><A NAME="QB1_counter_comb_bita2">QB1_counter_comb_bita2</A> = SUM(<A HREF="#QB1_counter_comb_bita2_adder_eqn">QB1_counter_comb_bita2_adder_eqn</A>);

<P> --QB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X9_Y3_N36
<P><A NAME="QB1L11_adder_eqn">QB1L11_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A> ) + ( !<A HREF="#T1_fifo_wr">T1_fifo_wr</A> ) + ( <A HREF="#QB1L7">QB1L7</A> );
<P><A NAME="QB1L11">QB1L11</A> = CARRY(<A HREF="#QB1L11_adder_eqn">QB1L11_adder_eqn</A>);


<P> --QB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X9_Y3_N33
<P><A NAME="QB1_counter_comb_bita1_adder_eqn">QB1_counter_comb_bita1_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A> ) + ( !<A HREF="#T1_fifo_wr">T1_fifo_wr</A> ) + ( <A HREF="#QB1L3">QB1L3</A> );
<P><A NAME="QB1_counter_comb_bita1">QB1_counter_comb_bita1</A> = SUM(<A HREF="#QB1_counter_comb_bita1_adder_eqn">QB1_counter_comb_bita1_adder_eqn</A>);

<P> --QB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X9_Y3_N33
<P><A NAME="QB1L7_adder_eqn">QB1L7_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A> ) + ( !<A HREF="#T1_fifo_wr">T1_fifo_wr</A> ) + ( <A HREF="#QB1L3">QB1L3</A> );
<P><A NAME="QB1L7">QB1L7</A> = CARRY(<A HREF="#QB1L7_adder_eqn">QB1L7_adder_eqn</A>);


<P> --QB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X9_Y3_N45
<P><A NAME="QB1_counter_comb_bita5_adder_eqn">QB1_counter_comb_bita5_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A> ) + ( !<A HREF="#T1_fifo_wr">T1_fifo_wr</A> ) + ( <A HREF="#QB1L19">QB1L19</A> );
<P><A NAME="QB1_counter_comb_bita5">QB1_counter_comb_bita5</A> = SUM(<A HREF="#QB1_counter_comb_bita5_adder_eqn">QB1_counter_comb_bita5_adder_eqn</A>);


<P> --QB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X9_Y3_N42
<P><A NAME="QB1_counter_comb_bita4_adder_eqn">QB1_counter_comb_bita4_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A> ) + ( !<A HREF="#T1_fifo_wr">T1_fifo_wr</A> ) + ( <A HREF="#QB1L15">QB1L15</A> );
<P><A NAME="QB1_counter_comb_bita4">QB1_counter_comb_bita4</A> = SUM(<A HREF="#QB1_counter_comb_bita4_adder_eqn">QB1_counter_comb_bita4_adder_eqn</A>);

<P> --QB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X9_Y3_N42
<P><A NAME="QB1L19_adder_eqn">QB1L19_adder_eqn</A> = ( <A HREF="#QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A> ) + ( !<A HREF="#T1_fifo_wr">T1_fifo_wr</A> ) + ( <A HREF="#QB1L15">QB1L15</A> );
<P><A NAME="QB1L19">QB1L19</A> = CARRY(<A HREF="#QB1L19_adder_eqn">QB1L19_adder_eqn</A>);


<P> --LD1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] at FF_X6_Y4_N34
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[22]">LD1_MonDReg[22]</A> = DFFEAS(<A HREF="#LD1L93">LD1L93</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[22]">XD1_q_a[22]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --PD1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22] at FF_X1_Y5_N26
<P> --register power-up is low

<P><A NAME="PD1_sr[22]">PD1_sr[22]</A> = DFFEAS(<A HREF="#PD1L84">PD1L84</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L35">PD1L35</A>,  ,  , <A HREF="#PD1L34">PD1L34</A>,  );


<P> --BD1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] at FF_X2_Y5_N56
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[20]">BD1_break_readreg[20]</A> = DFFEAS(<A HREF="#BD1L37">BD1L37</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>,  ,  , <A HREF="#BD1L13">BD1L13</A>,  );


<P> --LD1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] at FF_X6_Y4_N38
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[20]">LD1_MonDReg[20]</A> = DFFEAS(<A HREF="#LD1L89">LD1L89</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[20]">XD1_q_a[20]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --BD1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] at FF_X2_Y5_N58
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[19]">BD1_break_readreg[19]</A> = DFFEAS(<A HREF="#BD1L35">BD1L35</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>,  ,  , <A HREF="#BD1L13">BD1L13</A>,  );


<P> --LD1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] at FF_X6_Y4_N41
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[19]">LD1_MonDReg[19]</A> = DFFEAS(<A HREF="#LD1L87">LD1L87</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[19]">XD1_q_a[19]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --PD1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19] at FF_X1_Y5_N47
<P> --register power-up is low

<P><A NAME="PD1_sr[19]">PD1_sr[19]</A> = DFFEAS(<A HREF="#PD1L85">PD1L85</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L35">PD1L35</A>,  ,  , <A HREF="#PD1L34">PD1L34</A>,  );


<P> --LD1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] at FF_X6_Y4_N58
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[23]">LD1_MonDReg[23]</A> = DFFEAS(<A HREF="#LD1L95">LD1L95</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[23]">XD1_q_a[23]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --LD1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] at FF_X7_Y6_N41
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[25]">LD1_MonDReg[25]</A> = DFFEAS(<A HREF="#LD1L100">LD1L100</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[25]">XD1_q_a[25]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --LD1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] at FF_X6_Y4_N49
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[26]">LD1_MonDReg[26]</A> = DFFEAS(<A HREF="#LD1L102">LD1L102</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[26]">XD1_q_a[26]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --LD1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] at FF_X6_Y4_N52
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[11]">LD1_MonDReg[11]</A> = DFFEAS(<A HREF="#LD1L72">LD1L72</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[11]">XD1_q_a[11]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --LD1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] at FF_X6_Y4_N7
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[13]">LD1_MonDReg[13]</A> = DFFEAS(<A HREF="#LD1L75">LD1L75</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[13]">XD1_q_a[13]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --LD1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] at FF_X6_Y4_N11
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[15]">LD1_MonDReg[15]</A> = DFFEAS(<A HREF="#LD1L78">LD1L78</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[15]">XD1_q_a[15]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --LD1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] at FF_X4_Y6_N17
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[7]">LD1_MonDReg[7]</A> = DFFEAS(<A HREF="#LD1L65">LD1L65</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[7]">XD1_q_a[7]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --LD1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] at FF_X4_Y6_N43
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[9]">LD1_MonDReg[9]</A> = DFFEAS(<A HREF="#LD1L68">LD1L68</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[9]">XD1_q_a[9]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --LD1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] at FF_X4_Y6_N46
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[6]">LD1_MonDReg[6]</A> = DFFEAS(<A HREF="#LD1L63">LD1L63</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[6]">XD1_q_a[6]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --LD1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] at FF_X4_Y6_N49
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[10]">LD1_MonDReg[10]</A> = DFFEAS(<A HREF="#LD1L70">LD1L70</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[10]">XD1_q_a[10]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --T1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5 at LABCELL_X10_Y3_N42
<P><A NAME="T1L34_adder_eqn">T1L34_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#T1L39">T1L39</A> );
<P><A NAME="T1L34">T1L34</A> = SUM(<A HREF="#T1L34_adder_eqn">T1L34_adder_eqn</A>);

<P> --T1L35 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~6 at LABCELL_X10_Y3_N42
<P><A NAME="T1L35_adder_eqn">T1L35_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A> ) + ( GND ) + ( <A HREF="#T1L39">T1L39</A> );
<P><A NAME="T1L35">T1L35</A> = CARRY(<A HREF="#T1L35_adder_eqn">T1L35_adder_eqn</A>);


<P> --LD1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] at FF_X4_Y6_N52
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[17]">LD1_MonDReg[17]</A> = DFFEAS(<A HREF="#LD1L83">LD1L83</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[17]">XD1_q_a[17]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --T1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9 at LABCELL_X10_Y3_N39
<P><A NAME="T1L38_adder_eqn">T1L38_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#T1L43">T1L43</A> );
<P><A NAME="T1L38">T1L38</A> = SUM(<A HREF="#T1L38_adder_eqn">T1L38_adder_eqn</A>);

<P> --T1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~10 at LABCELL_X10_Y3_N39
<P><A NAME="T1L39_adder_eqn">T1L39_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> ) + ( GND ) + ( <A HREF="#T1L43">T1L43</A> );
<P><A NAME="T1L39">T1L39</A> = CARRY(<A HREF="#T1L39_adder_eqn">T1L39_adder_eqn</A>);


<P> --T1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13 at LABCELL_X10_Y3_N36
<P><A NAME="T1L42_adder_eqn">T1L42_adder_eqn</A> = ( !<A HREF="#QB1L30Q">QB1L30Q</A> ) + ( GND ) + ( <A HREF="#T1L47">T1L47</A> );
<P><A NAME="T1L42">T1L42</A> = SUM(<A HREF="#T1L42_adder_eqn">T1L42_adder_eqn</A>);

<P> --T1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14 at LABCELL_X10_Y3_N36
<P><A NAME="T1L43_adder_eqn">T1L43_adder_eqn</A> = ( !<A HREF="#QB1L30Q">QB1L30Q</A> ) + ( GND ) + ( <A HREF="#T1L47">T1L47</A> );
<P><A NAME="T1L43">T1L43</A> = CARRY(<A HREF="#T1L43_adder_eqn">T1L43_adder_eqn</A>);


<P> --YB2_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[18] at M10K_X26_Y5_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 8
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="YB2_av_readdata_pre[18]_PORT_A_data_in">YB2_av_readdata_pre[18]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[18]">SC1_d_writedata[18]</A>, <A HREF="#SC1_d_writedata[19]">SC1_d_writedata[19]</A>);
<P><A NAME="YB2_av_readdata_pre[18]_PORT_A_data_in_reg">YB2_av_readdata_pre[18]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[18]_PORT_A_data_in">YB2_av_readdata_pre[18]_PORT_A_data_in</A>, YB2_av_readdata_pre[18]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[18]_PORT_A_address">YB2_av_readdata_pre[18]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[18]_PORT_A_address_reg">YB2_av_readdata_pre[18]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[18]_PORT_A_address">YB2_av_readdata_pre[18]_PORT_A_address</A>, YB2_av_readdata_pre[18]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[18]_PORT_A_write_enable">YB2_av_readdata_pre[18]_PORT_A_write_enable</A> = <A HREF="#Z1L4">Z1L4</A>;
<P><A NAME="YB2_av_readdata_pre[18]_PORT_A_write_enable_reg">YB2_av_readdata_pre[18]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[18]_PORT_A_write_enable">YB2_av_readdata_pre[18]_PORT_A_write_enable</A>, YB2_av_readdata_pre[18]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[18]_PORT_A_read_enable">YB2_av_readdata_pre[18]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[18]_PORT_A_read_enable_reg">YB2_av_readdata_pre[18]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[18]_PORT_A_read_enable">YB2_av_readdata_pre[18]_PORT_A_read_enable</A>, YB2_av_readdata_pre[18]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[18]_clock_0">YB2_av_readdata_pre[18]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[18]_clear_0">YB2_av_readdata_pre[18]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[18]_PORT_A_data_out">YB2_av_readdata_pre[18]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[18]_PORT_A_data_in_reg">YB2_av_readdata_pre[18]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[18]_PORT_A_address_reg">YB2_av_readdata_pre[18]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[18]_PORT_A_write_enable_reg">YB2_av_readdata_pre[18]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[18]_PORT_A_read_enable_reg">YB2_av_readdata_pre[18]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[18]_clock_0">YB2_av_readdata_pre[18]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[18]_clear_0">YB2_av_readdata_pre[18]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[18]_PORT_A_data_out_reg">YB2_av_readdata_pre[18]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[18]_PORT_A_data_out">YB2_av_readdata_pre[18]_PORT_A_data_out</A>, YB2_av_readdata_pre[18]_clock_0, YB2_av_readdata_pre[18]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[18]">YB2_av_readdata_pre[18]</A> = <A HREF="#YB2_av_readdata_pre[18]_PORT_A_data_out_reg">YB2_av_readdata_pre[18]_PORT_A_data_out_reg</A>[0];

<P> --YB2_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[19] at M10K_X26_Y5_N0
<P><A NAME="YB2_av_readdata_pre[18]_PORT_A_data_in">YB2_av_readdata_pre[18]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[18]">SC1_d_writedata[18]</A>, <A HREF="#SC1_d_writedata[19]">SC1_d_writedata[19]</A>);
<P><A NAME="YB2_av_readdata_pre[18]_PORT_A_data_in_reg">YB2_av_readdata_pre[18]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[18]_PORT_A_data_in">YB2_av_readdata_pre[18]_PORT_A_data_in</A>, YB2_av_readdata_pre[18]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[18]_PORT_A_address">YB2_av_readdata_pre[18]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[18]_PORT_A_address_reg">YB2_av_readdata_pre[18]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[18]_PORT_A_address">YB2_av_readdata_pre[18]_PORT_A_address</A>, YB2_av_readdata_pre[18]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[18]_PORT_A_write_enable">YB2_av_readdata_pre[18]_PORT_A_write_enable</A> = <A HREF="#Z1L4">Z1L4</A>;
<P><A NAME="YB2_av_readdata_pre[18]_PORT_A_write_enable_reg">YB2_av_readdata_pre[18]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[18]_PORT_A_write_enable">YB2_av_readdata_pre[18]_PORT_A_write_enable</A>, YB2_av_readdata_pre[18]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[18]_PORT_A_read_enable">YB2_av_readdata_pre[18]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[18]_PORT_A_read_enable_reg">YB2_av_readdata_pre[18]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[18]_PORT_A_read_enable">YB2_av_readdata_pre[18]_PORT_A_read_enable</A>, YB2_av_readdata_pre[18]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[18]_clock_0">YB2_av_readdata_pre[18]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[18]_clear_0">YB2_av_readdata_pre[18]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[18]_PORT_A_data_out">YB2_av_readdata_pre[18]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[18]_PORT_A_data_in_reg">YB2_av_readdata_pre[18]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[18]_PORT_A_address_reg">YB2_av_readdata_pre[18]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[18]_PORT_A_write_enable_reg">YB2_av_readdata_pre[18]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[18]_PORT_A_read_enable_reg">YB2_av_readdata_pre[18]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[18]_clock_0">YB2_av_readdata_pre[18]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[18]_clear_0">YB2_av_readdata_pre[18]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[18]_PORT_A_data_out_reg">YB2_av_readdata_pre[18]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[18]_PORT_A_data_out">YB2_av_readdata_pre[18]_PORT_A_data_out</A>, YB2_av_readdata_pre[18]_clock_0, YB2_av_readdata_pre[18]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[19]">YB2_av_readdata_pre[19]</A> = <A HREF="#YB2_av_readdata_pre[18]_PORT_A_data_out_reg">YB2_av_readdata_pre[18]_PORT_A_data_out_reg</A>[1];


<P> --T1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17 at LABCELL_X10_Y3_N33
<P><A NAME="T1L46_adder_eqn">T1L46_adder_eqn</A> = ( !<A HREF="#QB1L28Q">QB1L28Q</A> ) + ( GND ) + ( <A HREF="#T1L31">T1L31</A> );
<P><A NAME="T1L46">T1L46</A> = SUM(<A HREF="#T1L46_adder_eqn">T1L46_adder_eqn</A>);

<P> --T1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18 at LABCELL_X10_Y3_N33
<P><A NAME="T1L47_adder_eqn">T1L47_adder_eqn</A> = ( !<A HREF="#QB1L28Q">QB1L28Q</A> ) + ( GND ) + ( <A HREF="#T1L31">T1L31</A> );
<P><A NAME="T1L47">T1L47</A> = CARRY(<A HREF="#T1L47_adder_eqn">T1L47_adder_eqn</A>);


<P> --YB2_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[17] at M10K_X14_Y6_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 8
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="YB2_av_readdata_pre[17]_PORT_A_data_in">YB2_av_readdata_pre[17]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[17]">SC1_d_writedata[17]</A>, <A HREF="#SC1_d_writedata[23]">SC1_d_writedata[23]</A>);
<P><A NAME="YB2_av_readdata_pre[17]_PORT_A_data_in_reg">YB2_av_readdata_pre[17]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[17]_PORT_A_data_in">YB2_av_readdata_pre[17]_PORT_A_data_in</A>, YB2_av_readdata_pre[17]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[17]_PORT_A_address">YB2_av_readdata_pre[17]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[17]_PORT_A_address_reg">YB2_av_readdata_pre[17]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[17]_PORT_A_address">YB2_av_readdata_pre[17]_PORT_A_address</A>, YB2_av_readdata_pre[17]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[17]_PORT_A_write_enable">YB2_av_readdata_pre[17]_PORT_A_write_enable</A> = <A HREF="#Z1L4">Z1L4</A>;
<P><A NAME="YB2_av_readdata_pre[17]_PORT_A_write_enable_reg">YB2_av_readdata_pre[17]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[17]_PORT_A_write_enable">YB2_av_readdata_pre[17]_PORT_A_write_enable</A>, YB2_av_readdata_pre[17]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[17]_PORT_A_read_enable">YB2_av_readdata_pre[17]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[17]_PORT_A_read_enable_reg">YB2_av_readdata_pre[17]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[17]_PORT_A_read_enable">YB2_av_readdata_pre[17]_PORT_A_read_enable</A>, YB2_av_readdata_pre[17]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[17]_clock_0">YB2_av_readdata_pre[17]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[17]_clear_0">YB2_av_readdata_pre[17]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[17]_PORT_A_data_out">YB2_av_readdata_pre[17]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[17]_PORT_A_data_in_reg">YB2_av_readdata_pre[17]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[17]_PORT_A_address_reg">YB2_av_readdata_pre[17]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[17]_PORT_A_write_enable_reg">YB2_av_readdata_pre[17]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[17]_PORT_A_read_enable_reg">YB2_av_readdata_pre[17]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[17]_clock_0">YB2_av_readdata_pre[17]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[17]_clear_0">YB2_av_readdata_pre[17]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[17]_PORT_A_data_out_reg">YB2_av_readdata_pre[17]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[17]_PORT_A_data_out">YB2_av_readdata_pre[17]_PORT_A_data_out</A>, YB2_av_readdata_pre[17]_clock_0, YB2_av_readdata_pre[17]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[17]">YB2_av_readdata_pre[17]</A> = <A HREF="#YB2_av_readdata_pre[17]_PORT_A_data_out_reg">YB2_av_readdata_pre[17]_PORT_A_data_out_reg</A>[0];

<P> --YB2_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[23] at M10K_X14_Y6_N0
<P><A NAME="YB2_av_readdata_pre[17]_PORT_A_data_in">YB2_av_readdata_pre[17]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[17]">SC1_d_writedata[17]</A>, <A HREF="#SC1_d_writedata[23]">SC1_d_writedata[23]</A>);
<P><A NAME="YB2_av_readdata_pre[17]_PORT_A_data_in_reg">YB2_av_readdata_pre[17]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[17]_PORT_A_data_in">YB2_av_readdata_pre[17]_PORT_A_data_in</A>, YB2_av_readdata_pre[17]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[17]_PORT_A_address">YB2_av_readdata_pre[17]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[17]_PORT_A_address_reg">YB2_av_readdata_pre[17]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[17]_PORT_A_address">YB2_av_readdata_pre[17]_PORT_A_address</A>, YB2_av_readdata_pre[17]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[17]_PORT_A_write_enable">YB2_av_readdata_pre[17]_PORT_A_write_enable</A> = <A HREF="#Z1L4">Z1L4</A>;
<P><A NAME="YB2_av_readdata_pre[17]_PORT_A_write_enable_reg">YB2_av_readdata_pre[17]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[17]_PORT_A_write_enable">YB2_av_readdata_pre[17]_PORT_A_write_enable</A>, YB2_av_readdata_pre[17]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[17]_PORT_A_read_enable">YB2_av_readdata_pre[17]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[17]_PORT_A_read_enable_reg">YB2_av_readdata_pre[17]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[17]_PORT_A_read_enable">YB2_av_readdata_pre[17]_PORT_A_read_enable</A>, YB2_av_readdata_pre[17]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[17]_clock_0">YB2_av_readdata_pre[17]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[17]_clear_0">YB2_av_readdata_pre[17]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[17]_PORT_A_data_out">YB2_av_readdata_pre[17]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[17]_PORT_A_data_in_reg">YB2_av_readdata_pre[17]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[17]_PORT_A_address_reg">YB2_av_readdata_pre[17]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[17]_PORT_A_write_enable_reg">YB2_av_readdata_pre[17]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[17]_PORT_A_read_enable_reg">YB2_av_readdata_pre[17]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[17]_clock_0">YB2_av_readdata_pre[17]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[17]_clear_0">YB2_av_readdata_pre[17]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[17]_PORT_A_data_out_reg">YB2_av_readdata_pre[17]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[17]_PORT_A_data_out">YB2_av_readdata_pre[17]_PORT_A_data_out</A>, YB2_av_readdata_pre[17]_clock_0, YB2_av_readdata_pre[17]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[23]">YB2_av_readdata_pre[23]</A> = <A HREF="#YB2_av_readdata_pre[17]_PORT_A_data_out_reg">YB2_av_readdata_pre[17]_PORT_A_data_out_reg</A>[1];


<P> --LD1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] at FF_X4_Y6_N14
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[21]">LD1_MonDReg[21]</A> = DFFEAS(<A HREF="#LD1L91">LD1L91</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[21]">XD1_q_a[21]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --T1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21 at LABCELL_X10_Y3_N48
<P><A NAME="T1L50_adder_eqn">T1L50_adder_eqn</A> = ( !<A HREF="#MB1_b_full">MB1_b_full</A> ) + ( VCC ) + ( <A HREF="#T1L55">T1L55</A> );
<P><A NAME="T1L50">T1L50</A> = SUM(<A HREF="#T1L50_adder_eqn">T1L50_adder_eqn</A>);


<P> --T1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25 at LABCELL_X10_Y3_N45
<P><A NAME="T1L54_adder_eqn">T1L54_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#T1L35">T1L35</A> );
<P><A NAME="T1L54">T1L54</A> = SUM(<A HREF="#T1L54_adder_eqn">T1L54_adder_eqn</A>);

<P> --T1L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~26 at LABCELL_X10_Y3_N45
<P><A NAME="T1L55_adder_eqn">T1L55_adder_eqn</A> = ( !<A HREF="#QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A> ) + ( GND ) + ( <A HREF="#T1L35">T1L35</A> );
<P><A NAME="T1L55">T1L55</A> = CARRY(<A HREF="#T1L55_adder_eqn">T1L55_adder_eqn</A>);


<P> --YB2_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[21] at M10K_X26_Y8_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 8
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="YB2_av_readdata_pre[21]_PORT_A_data_in">YB2_av_readdata_pre[21]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[21]">SC1_d_writedata[21]</A>, <A HREF="#SC1_d_writedata[22]">SC1_d_writedata[22]</A>);
<P><A NAME="YB2_av_readdata_pre[21]_PORT_A_data_in_reg">YB2_av_readdata_pre[21]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[21]_PORT_A_data_in">YB2_av_readdata_pre[21]_PORT_A_data_in</A>, YB2_av_readdata_pre[21]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[21]_PORT_A_address">YB2_av_readdata_pre[21]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[21]_PORT_A_address_reg">YB2_av_readdata_pre[21]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[21]_PORT_A_address">YB2_av_readdata_pre[21]_PORT_A_address</A>, YB2_av_readdata_pre[21]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[21]_PORT_A_write_enable">YB2_av_readdata_pre[21]_PORT_A_write_enable</A> = <A HREF="#Z1L4">Z1L4</A>;
<P><A NAME="YB2_av_readdata_pre[21]_PORT_A_write_enable_reg">YB2_av_readdata_pre[21]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[21]_PORT_A_write_enable">YB2_av_readdata_pre[21]_PORT_A_write_enable</A>, YB2_av_readdata_pre[21]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[21]_PORT_A_read_enable">YB2_av_readdata_pre[21]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[21]_PORT_A_read_enable_reg">YB2_av_readdata_pre[21]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[21]_PORT_A_read_enable">YB2_av_readdata_pre[21]_PORT_A_read_enable</A>, YB2_av_readdata_pre[21]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[21]_clock_0">YB2_av_readdata_pre[21]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[21]_clear_0">YB2_av_readdata_pre[21]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[21]_PORT_A_data_out">YB2_av_readdata_pre[21]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[21]_PORT_A_data_in_reg">YB2_av_readdata_pre[21]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[21]_PORT_A_address_reg">YB2_av_readdata_pre[21]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[21]_PORT_A_write_enable_reg">YB2_av_readdata_pre[21]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[21]_PORT_A_read_enable_reg">YB2_av_readdata_pre[21]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[21]_clock_0">YB2_av_readdata_pre[21]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[21]_clear_0">YB2_av_readdata_pre[21]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[21]_PORT_A_data_out_reg">YB2_av_readdata_pre[21]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[21]_PORT_A_data_out">YB2_av_readdata_pre[21]_PORT_A_data_out</A>, YB2_av_readdata_pre[21]_clock_0, YB2_av_readdata_pre[21]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[21]">YB2_av_readdata_pre[21]</A> = <A HREF="#YB2_av_readdata_pre[21]_PORT_A_data_out_reg">YB2_av_readdata_pre[21]_PORT_A_data_out_reg</A>[0];

<P> --YB2_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[22] at M10K_X26_Y8_N0
<P><A NAME="YB2_av_readdata_pre[21]_PORT_A_data_in">YB2_av_readdata_pre[21]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[21]">SC1_d_writedata[21]</A>, <A HREF="#SC1_d_writedata[22]">SC1_d_writedata[22]</A>);
<P><A NAME="YB2_av_readdata_pre[21]_PORT_A_data_in_reg">YB2_av_readdata_pre[21]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[21]_PORT_A_data_in">YB2_av_readdata_pre[21]_PORT_A_data_in</A>, YB2_av_readdata_pre[21]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[21]_PORT_A_address">YB2_av_readdata_pre[21]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[21]_PORT_A_address_reg">YB2_av_readdata_pre[21]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[21]_PORT_A_address">YB2_av_readdata_pre[21]_PORT_A_address</A>, YB2_av_readdata_pre[21]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[21]_PORT_A_write_enable">YB2_av_readdata_pre[21]_PORT_A_write_enable</A> = <A HREF="#Z1L4">Z1L4</A>;
<P><A NAME="YB2_av_readdata_pre[21]_PORT_A_write_enable_reg">YB2_av_readdata_pre[21]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[21]_PORT_A_write_enable">YB2_av_readdata_pre[21]_PORT_A_write_enable</A>, YB2_av_readdata_pre[21]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[21]_PORT_A_read_enable">YB2_av_readdata_pre[21]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[21]_PORT_A_read_enable_reg">YB2_av_readdata_pre[21]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[21]_PORT_A_read_enable">YB2_av_readdata_pre[21]_PORT_A_read_enable</A>, YB2_av_readdata_pre[21]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[21]_clock_0">YB2_av_readdata_pre[21]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[21]_clear_0">YB2_av_readdata_pre[21]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[21]_PORT_A_data_out">YB2_av_readdata_pre[21]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[21]_PORT_A_data_in_reg">YB2_av_readdata_pre[21]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[21]_PORT_A_address_reg">YB2_av_readdata_pre[21]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[21]_PORT_A_write_enable_reg">YB2_av_readdata_pre[21]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[21]_PORT_A_read_enable_reg">YB2_av_readdata_pre[21]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[21]_clock_0">YB2_av_readdata_pre[21]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[21]_clear_0">YB2_av_readdata_pre[21]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[21]_PORT_A_data_out_reg">YB2_av_readdata_pre[21]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[21]_PORT_A_data_out">YB2_av_readdata_pre[21]_PORT_A_data_out</A>, YB2_av_readdata_pre[21]_clock_0, YB2_av_readdata_pre[21]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[22]">YB2_av_readdata_pre[22]</A> = <A HREF="#YB2_av_readdata_pre[21]_PORT_A_data_out_reg">YB2_av_readdata_pre[21]_PORT_A_data_out_reg</A>[1];


<P> --BD1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] at FF_X2_Y5_N14
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[17]">BD1_break_readreg[17]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>, <A HREF="#ND1_jdo[17]">ND1_jdo[17]</A>,  , <A HREF="#BD1L13">BD1L13</A>, VCC);


<P> --DB1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8] at FF_X4_Y3_N35
<P> --register power-up is low

<P><A NAME="DB1_td_shift[8]">DB1_td_shift[8]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L71">DB1L71</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, <A HREF="#DB1L62">DB1L62</A>);


<P> --DB1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4] at FF_X3_Y3_N4
<P> --register power-up is low

<P><A NAME="DB1_count[4]">DB1_count[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1_count[3]">DB1_count[3]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, GND, <A HREF="#DB1L62">DB1L62</A>);


<P> --BD1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] at FF_X4_Y5_N1
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[25]">BD1_break_readreg[25]</A> = DFFEAS(<A HREF="#BD1L45">BD1L45</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>,  ,  , <A HREF="#BD1L13">BD1L13</A>,  );


<P> --BD1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] at FF_X7_Y4_N37
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[5]">BD1_break_readreg[5]</A> = DFFEAS(<A HREF="#BD1L10">BD1L10</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>,  ,  , <A HREF="#BD1L13">BD1L13</A>,  );


<P> --BD1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] at FF_X2_Y5_N17
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[26]">BD1_break_readreg[26]</A> = DFFEAS(<A HREF="#BD1L47">BD1L47</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>,  ,  , <A HREF="#BD1L13">BD1L13</A>,  );


<P> --BD1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] at FF_X2_Y5_N34
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[27]">BD1_break_readreg[27]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>, <A HREF="#ND1_jdo[27]">ND1_jdo[27]</A>,  , <A HREF="#BD1L13">BD1L13</A>, VCC);


<P> --LD1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] at FF_X4_Y6_N19
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[27]">LD1_MonDReg[27]</A> = DFFEAS(<A HREF="#LD1L105">LD1L105</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[27]">XD1_q_a[27]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --BD1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] at FF_X2_Y5_N2
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[28]">BD1_break_readreg[28]</A> = DFFEAS(<A HREF="#BD1L50">BD1L50</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>,  ,  , <A HREF="#BD1L13">BD1L13</A>,  );


<P> --LD1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] at FF_X4_Y6_N23
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[28]">LD1_MonDReg[28]</A> = DFFEAS(<A HREF="#LD1L107">LD1L107</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[28]">XD1_q_a[28]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --BD1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] at FF_X2_Y5_N4
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[29]">BD1_break_readreg[29]</A> = DFFEAS(<A HREF="#BD1L52">BD1L52</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>,  ,  , <A HREF="#BD1L13">BD1L13</A>,  );


<P> --LD1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] at FF_X4_Y6_N26
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[30]">LD1_MonDReg[30]</A> = DFFEAS(<A HREF="#LD1L111">LD1L111</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[30]">XD1_q_a[30]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --BD1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] at FF_X3_Y6_N37
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[30]">BD1_break_readreg[30]</A> = DFFEAS(<A HREF="#BD1L54">BD1L54</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>,  ,  , <A HREF="#BD1L13">BD1L13</A>,  );


<P> --BD1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] at FF_X2_Y5_N10
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[31]">BD1_break_readreg[31]</A> = DFFEAS(<A HREF="#BD1L56">BD1L56</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>,  ,  , <A HREF="#BD1L13">BD1L13</A>,  );


<P> --LD1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] at FF_X7_Y6_N56
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[31]">LD1_MonDReg[31]</A> = DFFEAS(<A HREF="#LD1L113">LD1L113</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[31]">XD1_q_a[31]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --YB2_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[24] at M10K_X5_Y9_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 8
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="YB2_av_readdata_pre[24]_PORT_A_data_in">YB2_av_readdata_pre[24]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[24]">SC1_d_writedata[24]</A>, <A HREF="#SC1_d_writedata[26]">SC1_d_writedata[26]</A>);
<P><A NAME="YB2_av_readdata_pre[24]_PORT_A_data_in_reg">YB2_av_readdata_pre[24]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[24]_PORT_A_data_in">YB2_av_readdata_pre[24]_PORT_A_data_in</A>, YB2_av_readdata_pre[24]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[24]_PORT_A_address">YB2_av_readdata_pre[24]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[24]_PORT_A_address_reg">YB2_av_readdata_pre[24]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[24]_PORT_A_address">YB2_av_readdata_pre[24]_PORT_A_address</A>, YB2_av_readdata_pre[24]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[24]_PORT_A_write_enable">YB2_av_readdata_pre[24]_PORT_A_write_enable</A> = <A HREF="#Z1L2">Z1L2</A>;
<P><A NAME="YB2_av_readdata_pre[24]_PORT_A_write_enable_reg">YB2_av_readdata_pre[24]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[24]_PORT_A_write_enable">YB2_av_readdata_pre[24]_PORT_A_write_enable</A>, YB2_av_readdata_pre[24]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[24]_PORT_A_read_enable">YB2_av_readdata_pre[24]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[24]_PORT_A_read_enable_reg">YB2_av_readdata_pre[24]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[24]_PORT_A_read_enable">YB2_av_readdata_pre[24]_PORT_A_read_enable</A>, YB2_av_readdata_pre[24]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[24]_clock_0">YB2_av_readdata_pre[24]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[24]_clear_0">YB2_av_readdata_pre[24]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[24]_PORT_A_data_out">YB2_av_readdata_pre[24]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[24]_PORT_A_data_in_reg">YB2_av_readdata_pre[24]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[24]_PORT_A_address_reg">YB2_av_readdata_pre[24]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[24]_PORT_A_write_enable_reg">YB2_av_readdata_pre[24]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[24]_PORT_A_read_enable_reg">YB2_av_readdata_pre[24]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[24]_clock_0">YB2_av_readdata_pre[24]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[24]_clear_0">YB2_av_readdata_pre[24]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[24]_PORT_A_data_out_reg">YB2_av_readdata_pre[24]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[24]_PORT_A_data_out">YB2_av_readdata_pre[24]_PORT_A_data_out</A>, YB2_av_readdata_pre[24]_clock_0, YB2_av_readdata_pre[24]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[24]">YB2_av_readdata_pre[24]</A> = <A HREF="#YB2_av_readdata_pre[24]_PORT_A_data_out_reg">YB2_av_readdata_pre[24]_PORT_A_data_out_reg</A>[0];

<P> --YB2_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[26] at M10K_X5_Y9_N0
<P><A NAME="YB2_av_readdata_pre[24]_PORT_A_data_in">YB2_av_readdata_pre[24]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[24]">SC1_d_writedata[24]</A>, <A HREF="#SC1_d_writedata[26]">SC1_d_writedata[26]</A>);
<P><A NAME="YB2_av_readdata_pre[24]_PORT_A_data_in_reg">YB2_av_readdata_pre[24]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[24]_PORT_A_data_in">YB2_av_readdata_pre[24]_PORT_A_data_in</A>, YB2_av_readdata_pre[24]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[24]_PORT_A_address">YB2_av_readdata_pre[24]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[24]_PORT_A_address_reg">YB2_av_readdata_pre[24]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[24]_PORT_A_address">YB2_av_readdata_pre[24]_PORT_A_address</A>, YB2_av_readdata_pre[24]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[24]_PORT_A_write_enable">YB2_av_readdata_pre[24]_PORT_A_write_enable</A> = <A HREF="#Z1L2">Z1L2</A>;
<P><A NAME="YB2_av_readdata_pre[24]_PORT_A_write_enable_reg">YB2_av_readdata_pre[24]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[24]_PORT_A_write_enable">YB2_av_readdata_pre[24]_PORT_A_write_enable</A>, YB2_av_readdata_pre[24]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[24]_PORT_A_read_enable">YB2_av_readdata_pre[24]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[24]_PORT_A_read_enable_reg">YB2_av_readdata_pre[24]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[24]_PORT_A_read_enable">YB2_av_readdata_pre[24]_PORT_A_read_enable</A>, YB2_av_readdata_pre[24]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[24]_clock_0">YB2_av_readdata_pre[24]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[24]_clear_0">YB2_av_readdata_pre[24]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[24]_PORT_A_data_out">YB2_av_readdata_pre[24]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[24]_PORT_A_data_in_reg">YB2_av_readdata_pre[24]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[24]_PORT_A_address_reg">YB2_av_readdata_pre[24]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[24]_PORT_A_write_enable_reg">YB2_av_readdata_pre[24]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[24]_PORT_A_read_enable_reg">YB2_av_readdata_pre[24]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[24]_clock_0">YB2_av_readdata_pre[24]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[24]_clear_0">YB2_av_readdata_pre[24]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[24]_PORT_A_data_out_reg">YB2_av_readdata_pre[24]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[24]_PORT_A_data_out">YB2_av_readdata_pre[24]_PORT_A_data_out</A>, YB2_av_readdata_pre[24]_clock_0, YB2_av_readdata_pre[24]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[26]">YB2_av_readdata_pre[26]</A> = <A HREF="#YB2_av_readdata_pre[24]_PORT_A_data_out_reg">YB2_av_readdata_pre[24]_PORT_A_data_out_reg</A>[1];


<P> --YB2_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[25] at M10K_X5_Y4_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 8
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="YB2_av_readdata_pre[25]_PORT_A_data_in">YB2_av_readdata_pre[25]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[25]">SC1_d_writedata[25]</A>, <A HREF="#SC1_d_writedata[28]">SC1_d_writedata[28]</A>);
<P><A NAME="YB2_av_readdata_pre[25]_PORT_A_data_in_reg">YB2_av_readdata_pre[25]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[25]_PORT_A_data_in">YB2_av_readdata_pre[25]_PORT_A_data_in</A>, YB2_av_readdata_pre[25]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[25]_PORT_A_address">YB2_av_readdata_pre[25]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[25]_PORT_A_address_reg">YB2_av_readdata_pre[25]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[25]_PORT_A_address">YB2_av_readdata_pre[25]_PORT_A_address</A>, YB2_av_readdata_pre[25]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[25]_PORT_A_write_enable">YB2_av_readdata_pre[25]_PORT_A_write_enable</A> = <A HREF="#Z1L2">Z1L2</A>;
<P><A NAME="YB2_av_readdata_pre[25]_PORT_A_write_enable_reg">YB2_av_readdata_pre[25]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[25]_PORT_A_write_enable">YB2_av_readdata_pre[25]_PORT_A_write_enable</A>, YB2_av_readdata_pre[25]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[25]_PORT_A_read_enable">YB2_av_readdata_pre[25]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[25]_PORT_A_read_enable_reg">YB2_av_readdata_pre[25]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[25]_PORT_A_read_enable">YB2_av_readdata_pre[25]_PORT_A_read_enable</A>, YB2_av_readdata_pre[25]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[25]_clock_0">YB2_av_readdata_pre[25]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[25]_clear_0">YB2_av_readdata_pre[25]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[25]_PORT_A_data_out">YB2_av_readdata_pre[25]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[25]_PORT_A_data_in_reg">YB2_av_readdata_pre[25]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[25]_PORT_A_address_reg">YB2_av_readdata_pre[25]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[25]_PORT_A_write_enable_reg">YB2_av_readdata_pre[25]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[25]_PORT_A_read_enable_reg">YB2_av_readdata_pre[25]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[25]_clock_0">YB2_av_readdata_pre[25]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[25]_clear_0">YB2_av_readdata_pre[25]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[25]_PORT_A_data_out_reg">YB2_av_readdata_pre[25]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[25]_PORT_A_data_out">YB2_av_readdata_pre[25]_PORT_A_data_out</A>, YB2_av_readdata_pre[25]_clock_0, YB2_av_readdata_pre[25]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[25]">YB2_av_readdata_pre[25]</A> = <A HREF="#YB2_av_readdata_pre[25]_PORT_A_data_out_reg">YB2_av_readdata_pre[25]_PORT_A_data_out_reg</A>[0];

<P> --YB2_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[28] at M10K_X5_Y4_N0
<P><A NAME="YB2_av_readdata_pre[25]_PORT_A_data_in">YB2_av_readdata_pre[25]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[25]">SC1_d_writedata[25]</A>, <A HREF="#SC1_d_writedata[28]">SC1_d_writedata[28]</A>);
<P><A NAME="YB2_av_readdata_pre[25]_PORT_A_data_in_reg">YB2_av_readdata_pre[25]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[25]_PORT_A_data_in">YB2_av_readdata_pre[25]_PORT_A_data_in</A>, YB2_av_readdata_pre[25]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[25]_PORT_A_address">YB2_av_readdata_pre[25]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[25]_PORT_A_address_reg">YB2_av_readdata_pre[25]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[25]_PORT_A_address">YB2_av_readdata_pre[25]_PORT_A_address</A>, YB2_av_readdata_pre[25]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[25]_PORT_A_write_enable">YB2_av_readdata_pre[25]_PORT_A_write_enable</A> = <A HREF="#Z1L2">Z1L2</A>;
<P><A NAME="YB2_av_readdata_pre[25]_PORT_A_write_enable_reg">YB2_av_readdata_pre[25]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[25]_PORT_A_write_enable">YB2_av_readdata_pre[25]_PORT_A_write_enable</A>, YB2_av_readdata_pre[25]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[25]_PORT_A_read_enable">YB2_av_readdata_pre[25]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[25]_PORT_A_read_enable_reg">YB2_av_readdata_pre[25]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[25]_PORT_A_read_enable">YB2_av_readdata_pre[25]_PORT_A_read_enable</A>, YB2_av_readdata_pre[25]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[25]_clock_0">YB2_av_readdata_pre[25]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[25]_clear_0">YB2_av_readdata_pre[25]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[25]_PORT_A_data_out">YB2_av_readdata_pre[25]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[25]_PORT_A_data_in_reg">YB2_av_readdata_pre[25]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[25]_PORT_A_address_reg">YB2_av_readdata_pre[25]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[25]_PORT_A_write_enable_reg">YB2_av_readdata_pre[25]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[25]_PORT_A_read_enable_reg">YB2_av_readdata_pre[25]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[25]_clock_0">YB2_av_readdata_pre[25]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[25]_clear_0">YB2_av_readdata_pre[25]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[25]_PORT_A_data_out_reg">YB2_av_readdata_pre[25]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[25]_PORT_A_data_out">YB2_av_readdata_pre[25]_PORT_A_data_out</A>, YB2_av_readdata_pre[25]_clock_0, YB2_av_readdata_pre[25]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[28]">YB2_av_readdata_pre[28]</A> = <A HREF="#YB2_av_readdata_pre[25]_PORT_A_data_out_reg">YB2_av_readdata_pre[25]_PORT_A_data_out_reg</A>[1];


<P> --YB2_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[27] at M10K_X14_Y5_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 8
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="YB2_av_readdata_pre[27]_PORT_A_data_in">YB2_av_readdata_pre[27]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[27]">SC1_d_writedata[27]</A>, <A HREF="#SC1_d_writedata[30]">SC1_d_writedata[30]</A>);
<P><A NAME="YB2_av_readdata_pre[27]_PORT_A_data_in_reg">YB2_av_readdata_pre[27]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[27]_PORT_A_data_in">YB2_av_readdata_pre[27]_PORT_A_data_in</A>, YB2_av_readdata_pre[27]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[27]_PORT_A_address">YB2_av_readdata_pre[27]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[27]_PORT_A_address_reg">YB2_av_readdata_pre[27]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[27]_PORT_A_address">YB2_av_readdata_pre[27]_PORT_A_address</A>, YB2_av_readdata_pre[27]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[27]_PORT_A_write_enable">YB2_av_readdata_pre[27]_PORT_A_write_enable</A> = <A HREF="#Z1L2">Z1L2</A>;
<P><A NAME="YB2_av_readdata_pre[27]_PORT_A_write_enable_reg">YB2_av_readdata_pre[27]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[27]_PORT_A_write_enable">YB2_av_readdata_pre[27]_PORT_A_write_enable</A>, YB2_av_readdata_pre[27]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[27]_PORT_A_read_enable">YB2_av_readdata_pre[27]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[27]_PORT_A_read_enable_reg">YB2_av_readdata_pre[27]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[27]_PORT_A_read_enable">YB2_av_readdata_pre[27]_PORT_A_read_enable</A>, YB2_av_readdata_pre[27]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[27]_clock_0">YB2_av_readdata_pre[27]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[27]_clear_0">YB2_av_readdata_pre[27]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[27]_PORT_A_data_out">YB2_av_readdata_pre[27]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[27]_PORT_A_data_in_reg">YB2_av_readdata_pre[27]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[27]_PORT_A_address_reg">YB2_av_readdata_pre[27]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[27]_PORT_A_write_enable_reg">YB2_av_readdata_pre[27]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[27]_PORT_A_read_enable_reg">YB2_av_readdata_pre[27]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[27]_clock_0">YB2_av_readdata_pre[27]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[27]_clear_0">YB2_av_readdata_pre[27]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[27]_PORT_A_data_out_reg">YB2_av_readdata_pre[27]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[27]_PORT_A_data_out">YB2_av_readdata_pre[27]_PORT_A_data_out</A>, YB2_av_readdata_pre[27]_clock_0, YB2_av_readdata_pre[27]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[27]">YB2_av_readdata_pre[27]</A> = <A HREF="#YB2_av_readdata_pre[27]_PORT_A_data_out_reg">YB2_av_readdata_pre[27]_PORT_A_data_out_reg</A>[0];

<P> --YB2_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[30] at M10K_X14_Y5_N0
<P><A NAME="YB2_av_readdata_pre[27]_PORT_A_data_in">YB2_av_readdata_pre[27]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[27]">SC1_d_writedata[27]</A>, <A HREF="#SC1_d_writedata[30]">SC1_d_writedata[30]</A>);
<P><A NAME="YB2_av_readdata_pre[27]_PORT_A_data_in_reg">YB2_av_readdata_pre[27]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[27]_PORT_A_data_in">YB2_av_readdata_pre[27]_PORT_A_data_in</A>, YB2_av_readdata_pre[27]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[27]_PORT_A_address">YB2_av_readdata_pre[27]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[27]_PORT_A_address_reg">YB2_av_readdata_pre[27]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[27]_PORT_A_address">YB2_av_readdata_pre[27]_PORT_A_address</A>, YB2_av_readdata_pre[27]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[27]_PORT_A_write_enable">YB2_av_readdata_pre[27]_PORT_A_write_enable</A> = <A HREF="#Z1L2">Z1L2</A>;
<P><A NAME="YB2_av_readdata_pre[27]_PORT_A_write_enable_reg">YB2_av_readdata_pre[27]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[27]_PORT_A_write_enable">YB2_av_readdata_pre[27]_PORT_A_write_enable</A>, YB2_av_readdata_pre[27]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[27]_PORT_A_read_enable">YB2_av_readdata_pre[27]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[27]_PORT_A_read_enable_reg">YB2_av_readdata_pre[27]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[27]_PORT_A_read_enable">YB2_av_readdata_pre[27]_PORT_A_read_enable</A>, YB2_av_readdata_pre[27]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[27]_clock_0">YB2_av_readdata_pre[27]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[27]_clear_0">YB2_av_readdata_pre[27]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[27]_PORT_A_data_out">YB2_av_readdata_pre[27]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[27]_PORT_A_data_in_reg">YB2_av_readdata_pre[27]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[27]_PORT_A_address_reg">YB2_av_readdata_pre[27]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[27]_PORT_A_write_enable_reg">YB2_av_readdata_pre[27]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[27]_PORT_A_read_enable_reg">YB2_av_readdata_pre[27]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[27]_clock_0">YB2_av_readdata_pre[27]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[27]_clear_0">YB2_av_readdata_pre[27]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[27]_PORT_A_data_out_reg">YB2_av_readdata_pre[27]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[27]_PORT_A_data_out">YB2_av_readdata_pre[27]_PORT_A_data_out</A>, YB2_av_readdata_pre[27]_clock_0, YB2_av_readdata_pre[27]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[30]">YB2_av_readdata_pre[30]</A> = <A HREF="#YB2_av_readdata_pre[27]_PORT_A_data_out_reg">YB2_av_readdata_pre[27]_PORT_A_data_out_reg</A>[1];


<P> --YB2_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[29] at M10K_X5_Y5_N0
<P> --RAM Block Operation Mode: Single Port
<P> --Port A Depth: 4096, Port A Width: 2
<P> --Port A Logical Depth: 4096, Port A Logical Width: 8
<P> --Port A Input: Registered, Port A Output: Registered
<P><A NAME="YB2_av_readdata_pre[29]_PORT_A_data_in">YB2_av_readdata_pre[29]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[29]">SC1_d_writedata[29]</A>, <A HREF="#SC1_d_writedata[31]">SC1_d_writedata[31]</A>);
<P><A NAME="YB2_av_readdata_pre[29]_PORT_A_data_in_reg">YB2_av_readdata_pre[29]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[29]_PORT_A_data_in">YB2_av_readdata_pre[29]_PORT_A_data_in</A>, YB2_av_readdata_pre[29]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[29]_PORT_A_address">YB2_av_readdata_pre[29]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[29]_PORT_A_address_reg">YB2_av_readdata_pre[29]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[29]_PORT_A_address">YB2_av_readdata_pre[29]_PORT_A_address</A>, YB2_av_readdata_pre[29]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[29]_PORT_A_write_enable">YB2_av_readdata_pre[29]_PORT_A_write_enable</A> = <A HREF="#Z1L2">Z1L2</A>;
<P><A NAME="YB2_av_readdata_pre[29]_PORT_A_write_enable_reg">YB2_av_readdata_pre[29]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[29]_PORT_A_write_enable">YB2_av_readdata_pre[29]_PORT_A_write_enable</A>, YB2_av_readdata_pre[29]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[29]_PORT_A_read_enable">YB2_av_readdata_pre[29]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[29]_PORT_A_read_enable_reg">YB2_av_readdata_pre[29]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[29]_PORT_A_read_enable">YB2_av_readdata_pre[29]_PORT_A_read_enable</A>, YB2_av_readdata_pre[29]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[29]_clock_0">YB2_av_readdata_pre[29]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[29]_clear_0">YB2_av_readdata_pre[29]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[29]_PORT_A_data_out">YB2_av_readdata_pre[29]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[29]_PORT_A_data_in_reg">YB2_av_readdata_pre[29]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[29]_PORT_A_address_reg">YB2_av_readdata_pre[29]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[29]_PORT_A_write_enable_reg">YB2_av_readdata_pre[29]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[29]_PORT_A_read_enable_reg">YB2_av_readdata_pre[29]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[29]_clock_0">YB2_av_readdata_pre[29]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[29]_clear_0">YB2_av_readdata_pre[29]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[29]_PORT_A_data_out_reg">YB2_av_readdata_pre[29]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[29]_PORT_A_data_out">YB2_av_readdata_pre[29]_PORT_A_data_out</A>, YB2_av_readdata_pre[29]_clock_0, YB2_av_readdata_pre[29]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[29]">YB2_av_readdata_pre[29]</A> = <A HREF="#YB2_av_readdata_pre[29]_PORT_A_data_out_reg">YB2_av_readdata_pre[29]_PORT_A_data_out_reg</A>[0];

<P> --YB2_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_readdata_pre[31] at M10K_X5_Y5_N0
<P><A NAME="YB2_av_readdata_pre[29]_PORT_A_data_in">YB2_av_readdata_pre[29]_PORT_A_data_in</A> = BUS(<A HREF="#SC1_d_writedata[29]">SC1_d_writedata[29]</A>, <A HREF="#SC1_d_writedata[31]">SC1_d_writedata[31]</A>);
<P><A NAME="YB2_av_readdata_pre[29]_PORT_A_data_in_reg">YB2_av_readdata_pre[29]_PORT_A_data_in_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[29]_PORT_A_data_in">YB2_av_readdata_pre[29]_PORT_A_data_in</A>, YB2_av_readdata_pre[29]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[29]_PORT_A_address">YB2_av_readdata_pre[29]_PORT_A_address</A> = BUS(<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>, <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>, <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>, <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>, <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>, <A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>, <A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>, <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A>, <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>, <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A>, <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>, <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>);
<P><A NAME="YB2_av_readdata_pre[29]_PORT_A_address_reg">YB2_av_readdata_pre[29]_PORT_A_address_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[29]_PORT_A_address">YB2_av_readdata_pre[29]_PORT_A_address</A>, YB2_av_readdata_pre[29]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[29]_PORT_A_write_enable">YB2_av_readdata_pre[29]_PORT_A_write_enable</A> = <A HREF="#Z1L2">Z1L2</A>;
<P><A NAME="YB2_av_readdata_pre[29]_PORT_A_write_enable_reg">YB2_av_readdata_pre[29]_PORT_A_write_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[29]_PORT_A_write_enable">YB2_av_readdata_pre[29]_PORT_A_write_enable</A>, YB2_av_readdata_pre[29]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[29]_PORT_A_read_enable">YB2_av_readdata_pre[29]_PORT_A_read_enable</A> = VCC;
<P><A NAME="YB2_av_readdata_pre[29]_PORT_A_read_enable_reg">YB2_av_readdata_pre[29]_PORT_A_read_enable_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[29]_PORT_A_read_enable">YB2_av_readdata_pre[29]_PORT_A_read_enable</A>, YB2_av_readdata_pre[29]_clock_0, , , );
<P><A NAME="YB2_av_readdata_pre[29]_clock_0">YB2_av_readdata_pre[29]_clock_0</A> = GLOBAL(<A HREF="#A1L23">A1L23</A>);
<P><A NAME="YB2_av_readdata_pre[29]_clear_0">YB2_av_readdata_pre[29]_clear_0</A> = <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>;
<P><A NAME="YB2_av_readdata_pre[29]_PORT_A_data_out">YB2_av_readdata_pre[29]_PORT_A_data_out</A> = MEMORY(<A HREF="#YB2_av_readdata_pre[29]_PORT_A_data_in_reg">YB2_av_readdata_pre[29]_PORT_A_data_in_reg</A>, , <A HREF="#YB2_av_readdata_pre[29]_PORT_A_address_reg">YB2_av_readdata_pre[29]_PORT_A_address_reg</A>, , <A HREF="#YB2_av_readdata_pre[29]_PORT_A_write_enable_reg">YB2_av_readdata_pre[29]_PORT_A_write_enable_reg</A>, <A HREF="#YB2_av_readdata_pre[29]_PORT_A_read_enable_reg">YB2_av_readdata_pre[29]_PORT_A_read_enable_reg</A>, , , , , <A HREF="#YB2_av_readdata_pre[29]_clock_0">YB2_av_readdata_pre[29]_clock_0</A>, , , , , , <A HREF="#YB2_av_readdata_pre[29]_clear_0">YB2_av_readdata_pre[29]_clear_0</A>, );
<P><A NAME="YB2_av_readdata_pre[29]_PORT_A_data_out_reg">YB2_av_readdata_pre[29]_PORT_A_data_out_reg</A> = DFFE(<A HREF="#YB2_av_readdata_pre[29]_PORT_A_data_out">YB2_av_readdata_pre[29]_PORT_A_data_out</A>, YB2_av_readdata_pre[29]_clock_0, YB2_av_readdata_pre[29]_clear_0, , );
<P><A NAME="YB2_av_readdata_pre[31]">YB2_av_readdata_pre[31]</A> = <A HREF="#YB2_av_readdata_pre[29]_PORT_A_data_out_reg">YB2_av_readdata_pre[29]_PORT_A_data_out_reg</A>[1];


<P> --PD1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23] at FF_X1_Y5_N29
<P> --register power-up is low

<P><A NAME="PD1_sr[23]">PD1_sr[23]</A> = DFFEAS(<A HREF="#PD1L88">PD1L88</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L35">PD1L35</A>,  ,  , <A HREF="#PD1L34">PD1L34</A>,  );


<P> --BD1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] at FF_X2_Y5_N25
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[21]">BD1_break_readreg[21]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>, <A HREF="#ND1_jdo[21]">ND1_jdo[21]</A>,  , <A HREF="#BD1L13">BD1L13</A>, VCC);


<P> --BD1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] at FF_X2_Y5_N29
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[18]">BD1_break_readreg[18]</A> = DFFEAS(<A HREF="#BD1L33">BD1L33</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>,  ,  , <A HREF="#BD1L13">BD1L13</A>,  );


<P> --PD1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16] at FF_X1_Y5_N35
<P> --register power-up is low

<P><A NAME="PD1_sr[16]">PD1_sr[16]</A> = DFFEAS(<A HREF="#PD1L89">PD1L89</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L35">PD1L35</A>,  ,  , <A HREF="#PD1L34">PD1L34</A>,  );


<P> --DB1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3] at FF_X3_Y3_N28
<P> --register power-up is low

<P><A NAME="DB1_count[3]">DB1_count[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1_count[2]">DB1_count[2]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, GND, <A HREF="#DB1L62">DB1L62</A>);


<P> --PD1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24] at FF_X1_Y5_N8
<P> --register power-up is low

<P><A NAME="PD1_sr[24]">PD1_sr[24]</A> = DFFEAS(<A HREF="#PD1L90">PD1L90</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L35">PD1L35</A>,  ,  , <A HREF="#PD1L34">PD1L34</A>,  );


<P> --PD1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8] at FF_X2_Y4_N44
<P> --register power-up is low

<P><A NAME="PD1_sr[8]">PD1_sr[8]</A> = DFFEAS(<A HREF="#PD1L91">PD1L91</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L15">PD1L15</A>,  ,  , <A HREF="#PD1L14">PD1L14</A>,  );


<P> --BD1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] at FF_X4_Y4_N40
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[6]">BD1_break_readreg[6]</A> = DFFEAS(<A HREF="#BD1L14">BD1L14</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>,  ,  , <A HREF="#BD1L13">BD1L13</A>,  );


<P> --BD1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] at FF_X2_Y5_N41
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[22]">BD1_break_readreg[22]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>, <A HREF="#ND1_jdo[22]">ND1_jdo[22]</A>,  , <A HREF="#BD1L13">BD1L13</A>, VCC);


<P> --PD1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] at FF_X2_Y4_N26
<P> --register power-up is low

<P><A NAME="PD1_sr[14]">PD1_sr[14]</A> = DFFEAS(<A HREF="#PD1L92">PD1L92</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L15">PD1L15</A>,  ,  , <A HREF="#PD1L14">PD1L14</A>,  );


<P> --PD1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10] at FF_X2_Y4_N20
<P> --register power-up is low

<P><A NAME="PD1_sr[10]">PD1_sr[10]</A> = DFFEAS(<A HREF="#PD1L95">PD1L95</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L15">PD1L15</A>,  ,  , <A HREF="#PD1L14">PD1L14</A>,  );


<P> --PD1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12] at FF_X2_Y4_N50
<P> --register power-up is low

<P><A NAME="PD1_sr[12]">PD1_sr[12]</A> = DFFEAS(<A HREF="#PD1L96">PD1L96</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L15">PD1L15</A>,  ,  , <A HREF="#PD1L14">PD1L14</A>,  );


<P> --PD1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11] at FF_X2_Y4_N23
<P> --register power-up is low

<P><A NAME="PD1_sr[11]">PD1_sr[11]</A> = DFFEAS(<A HREF="#PD1L97">PD1L97</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L15">PD1L15</A>,  ,  , <A HREF="#PD1L14">PD1L14</A>,  );


<P> --PD1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9] at FF_X2_Y4_N47
<P> --register power-up is low

<P><A NAME="PD1_sr[9]">PD1_sr[9]</A> = DFFEAS(<A HREF="#PD1L98">PD1L98</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L15">PD1L15</A>,  ,  , <A HREF="#PD1L14">PD1L14</A>,  );


<P> --PD1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13] at FF_X2_Y4_N53
<P> --register power-up is low

<P><A NAME="PD1_sr[13]">PD1_sr[13]</A> = DFFEAS(<A HREF="#PD1L99">PD1L99</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L15">PD1L15</A>,  ,  , <A HREF="#PD1L14">PD1L14</A>,  );


<P> --BD1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] at FF_X2_Y5_N44
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[15]">BD1_break_readreg[15]</A> = DFFEAS(<A HREF="#BD1L28">BD1L28</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>,  ,  , <A HREF="#BD1L13">BD1L13</A>,  );


<P> --DB1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2] at FF_X3_Y3_N10
<P> --register power-up is low

<P><A NAME="DB1_count[2]">DB1_count[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1_count[1]">DB1_count[1]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, GND, <A HREF="#DB1L62">DB1L62</A>);


<P> --BD1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] at FF_X4_Y4_N55
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[23]">BD1_break_readreg[23]</A> = DFFEAS(<A HREF="#BD1L41">BD1L41</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>,  ,  , <A HREF="#BD1L13">BD1L13</A>,  );


<P> --BD1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] at FF_X4_Y4_N49
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[7]">BD1_break_readreg[7]</A> = DFFEAS(<A HREF="#BD1L16">BD1L16</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>,  ,  , <A HREF="#BD1L13">BD1L13</A>,  );


<P> --BD1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] at FF_X4_Y4_N53
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[13]">BD1_break_readreg[13]</A> = DFFEAS(<A HREF="#BD1L25">BD1L25</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>,  ,  , <A HREF="#BD1L13">BD1L13</A>,  );


<P> --BD1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] at FF_X2_Y5_N46
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[14]">BD1_break_readreg[14]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>, <A HREF="#ND1_jdo[14]">ND1_jdo[14]</A>,  , <A HREF="#BD1L13">BD1L13</A>, VCC);


<P> --BD1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] at FF_X2_Y5_N52
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[9]">BD1_break_readreg[9]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>, <A HREF="#ND1_jdo[9]">ND1_jdo[9]</A>,  , <A HREF="#BD1L13">BD1L13</A>, VCC);


<P> --BD1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] at FF_X4_Y4_N10
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[11]">BD1_break_readreg[11]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>, <A HREF="#ND1_jdo[11]">ND1_jdo[11]</A>,  , <A HREF="#BD1L13">BD1L13</A>, VCC);


<P> --BD1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] at FF_X4_Y4_N4
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[10]">BD1_break_readreg[10]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>, <A HREF="#ND1_jdo[10]">ND1_jdo[10]</A>,  , <A HREF="#BD1L13">BD1L13</A>, VCC);


<P> --BD1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] at FF_X2_Y5_N19
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[8]">BD1_break_readreg[8]</A> = DFFEAS(<A HREF="#BD1L18">BD1L18</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>,  ,  , <A HREF="#BD1L13">BD1L13</A>,  );


<P> --BD1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] at FF_X4_Y4_N59
<P> --register power-up is low

<P><A NAME="BD1_break_readreg[12]">BD1_break_readreg[12]</A> = DFFEAS(<A HREF="#BD1L23">BD1L23</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#BD1L12">BD1L12</A>,  ,  , <A HREF="#BD1L13">BD1L13</A>,  );


<P> --LD1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7 at MLABCELL_X8_Y6_N36
<P><A NAME="LD1L119">LD1L119</A> = ( !<A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & ( (!<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (!<A HREF="#LD1_MonAReg[3]">LD1_MonAReg[3]</A> & (((<A HREF="#LD1L42Q">LD1L42Q</A> & !<A HREF="#LD1_MonAReg[2]">LD1_MonAReg[2]</A>))))) # (<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (((<A HREF="#ND1_jdo[32]">ND1_jdo[32]</A>)))) ) ) # ( <A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & ( ((!<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (((<A HREF="#XD1_q_a[29]">XD1_q_a[29]</A>)))) # (<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (<A HREF="#ND1_jdo[32]">ND1_jdo[32]</A>))) ) );


<P> --LD1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11 at LABCELL_X7_Y6_N48
<P><A NAME="LD1L123">LD1L123</A> = ( !<A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & ( (!<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (!<A HREF="#LD1_MonAReg[2]">LD1_MonAReg[2]</A> & (<A HREF="#LD1_MonAReg[3]">LD1_MonAReg[3]</A> & (!<A HREF="#LD1_MonAReg[4]">LD1_MonAReg[4]</A>)))) # (<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & ((((<A HREF="#ND1_jdo[21]">ND1_jdo[21]</A>))))) ) ) # ( <A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & ( (((!<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (<A HREF="#XD1_q_a[18]">XD1_q_a[18]</A>)) # (<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & ((<A HREF="#ND1_jdo[21]">ND1_jdo[21]</A>))))) ) );


<P> --LD1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15 at MLABCELL_X8_Y6_N42
<P><A NAME="LD1L127">LD1L127</A> = ( !<A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & ( (!<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (<A HREF="#LD1_MonAReg[3]">LD1_MonAReg[3]</A> & (((!<A HREF="#LD1L42Q">LD1L42Q</A> & <A HREF="#LD1_MonAReg[2]">LD1_MonAReg[2]</A>))))) # (<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (((<A HREF="#ND1_jdo[11]">ND1_jdo[11]</A>)))) ) ) # ( <A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & ( ((!<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (((<A HREF="#XD1_q_a[8]">XD1_q_a[8]</A>)))) # (<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (<A HREF="#ND1_jdo[11]">ND1_jdo[11]</A>))) ) );


<P> --LD1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19 at LABCELL_X7_Y6_N42
<P><A NAME="LD1L131">LD1L131</A> = ( !<A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & ( (!<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (!<A HREF="#LD1_MonAReg[2]">LD1_MonAReg[2]</A> & (!<A HREF="#LD1_MonAReg[3]">LD1_MonAReg[3]</A> & (!<A HREF="#LD1_MonAReg[4]">LD1_MonAReg[4]</A>)))) # (<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & ((((<A HREF="#ND1_jdo[8]">ND1_jdo[8]</A>))))) ) ) # ( <A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & ( (((!<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (<A HREF="#XD1_q_a[5]">XD1_q_a[5]</A>)) # (<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & ((<A HREF="#ND1_jdo[8]">ND1_jdo[8]</A>))))) ) );


<P> --SC1L964 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~18 at LABCELL_X12_Y7_N42
<P><A NAME="SC1L964">SC1L964</A> = ( !<A HREF="#SC1L692">SC1L692</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#TB3L1">TB3L1</A> & <A HREF="#YD1_q_a[23]">YD1_q_a[23]</A>))) # (<A HREF="#SC1L963">SC1L963</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#SC1L867">SC1L867</A>)))) ) ) # ( <A HREF="#SC1L692">SC1L692</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#TB3L1">TB3L1</A> & <A HREF="#YD1_q_a[23]">YD1_q_a[23]</A>))) # (<A HREF="#SC1L963">SC1L963</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#SC1_av_ld_byte3_data[7]">SC1_av_ld_byte3_data[7]</A>)))) ) );


<P> --SC1L942 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~22 at LABCELL_X16_Y5_N18
<P><A NAME="SC1L942">SC1L942</A> = ( !<A HREF="#SC1L692">SC1L692</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#YD1_q_a[17]">YD1_q_a[17]</A> & ((<A HREF="#TB3L1">TB3L1</A>)))) # (<A HREF="#SC1L941">SC1L941</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#SC1L867">SC1L867</A>))))) ) ) # ( <A HREF="#SC1L692">SC1L692</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#YD1_q_a[17]">YD1_q_a[17]</A> & ((<A HREF="#TB3L1">TB3L1</A>)))) # (<A HREF="#SC1L941">SC1L941</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#SC1_av_ld_byte3_data[1]">SC1_av_ld_byte3_data[1]</A>))))) ) );


<P> --SC1L953 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~26 at LABCELL_X16_Y5_N0
<P><A NAME="SC1L953">SC1L953</A> = ( !<A HREF="#SC1L692">SC1L692</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#YD1_q_a[20]">YD1_q_a[20]</A> & ((<A HREF="#TB3L1">TB3L1</A>)))) # (<A HREF="#SC1L952">SC1L952</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#SC1L867">SC1L867</A>))))) ) ) # ( <A HREF="#SC1L692">SC1L692</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#YD1_q_a[20]">YD1_q_a[20]</A> & ((<A HREF="#TB3L1">TB3L1</A>)))) # (<A HREF="#SC1L952">SC1L952</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#SC1_av_ld_byte3_data[4]">SC1_av_ld_byte3_data[4]</A>))))) ) );


<P> --SC1L907 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~18 at LABCELL_X16_Y5_N6
<P><A NAME="SC1L907">SC1L907</A> = ( !<A HREF="#SC1L692">SC1L692</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#YD1_q_a[10]">YD1_q_a[10]</A> & <A HREF="#TB3L1">TB3L1</A>)) # (<A HREF="#SC1L906">SC1L906</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#SC1L867">SC1L867</A>)))) ) ) # ( <A HREF="#SC1L692">SC1L692</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#YD1_q_a[10]">YD1_q_a[10]</A> & <A HREF="#TB3L1">TB3L1</A>)) # (<A HREF="#SC1L906">SC1L906</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#SC1_av_ld_byte2_data[2]">SC1_av_ld_byte2_data[2]</A>)))) ) );


<P> --SC1L912 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~22 at LABCELL_X12_Y7_N36
<P><A NAME="SC1L912">SC1L912</A> = ( !<A HREF="#SC1L692">SC1L692</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#YD1_q_a[11]">YD1_q_a[11]</A>)))) # (<A HREF="#SC1L911">SC1L911</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#SC1L867">SC1L867</A>))))) ) ) # ( <A HREF="#SC1L692">SC1L692</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#YD1_q_a[11]">YD1_q_a[11]</A>)))) # (<A HREF="#SC1L911">SC1L911</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#SC1_av_ld_byte2_data[3]">SC1_av_ld_byte2_data[3]</A>))))) ) );


<P> --SC1L899 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~26 at LABCELL_X12_Y7_N18
<P><A NAME="SC1L899">SC1L899</A> = ( !<A HREF="#SC1L692">SC1L692</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#TB3L1">TB3L1</A> & <A HREF="#YD1_q_a[8]">YD1_q_a[8]</A>))) # (<A HREF="#SC1L898">SC1L898</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#SC1L867">SC1L867</A>)))) ) ) # ( <A HREF="#SC1L692">SC1L692</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((((<A HREF="#TB3L1">TB3L1</A> & <A HREF="#YD1_q_a[8]">YD1_q_a[8]</A>))) # (<A HREF="#SC1L898">SC1L898</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#SC1_av_ld_byte2_data[0]">SC1_av_ld_byte2_data[0]</A>)))) ) );


<P> --VC1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0 at LABCELL_X9_Y7_N24
<P><A NAME="VC1L130">VC1L130</A> = ( !<A HREF="#VC1_write">VC1_write</A> & ( (!<A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A> & (<A HREF="#SC1_d_write">SC1_d_write</A> & (<A HREF="#VB1_WideOr1">VB1_WideOr1</A> & (!<A HREF="#AC1L12Q">AC1L12Q</A> & <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>)))) ) ) # ( <A HREF="#VC1_write">VC1_write</A> & ( (((<A HREF="#LD1L196Q">LD1L196Q</A>))) ) );


<P> --SC1L772 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1 at MLABCELL_X21_Y6_N48
<P><A NAME="SC1L772">SC1L772</A> = ( !<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & ( (!<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (<A HREF="#SC1L579">SC1L579</A> & <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A>)))) ) ) # ( <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & ( (!<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (<A HREF="#SC1L579">SC1L579</A> & <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A>)))) ) );


<P> --DB1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1 at MLABCELL_X3_Y3_N36
<P><A NAME="DB1L50">DB1L50</A> = AMPP_FUNCTION(!<A HREF="#A1L6">A1L6</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#DB1_state">DB1_state</A>, !<A HREF="#H1_splitter_nodes_receive_0[3]">H1_splitter_nodes_receive_0[3]</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>);


<P> --SC1L825 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31 at LABCELL_X16_Y7_N0
<P><A NAME="SC1L825">SC1L825</A> = ( !<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & ((<A HREF="#SC1_W_alu_result[0]">SC1_W_alu_result[0]</A>))) # (<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & (<A HREF="#SC1_W_cmp_result">SC1_W_cmp_result</A>))))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & ((((<A HREF="#SC1_av_ld_byte0_data[0]">SC1_av_ld_byte0_data[0]</A>))))) ) ) # ( <A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & ((<A HREF="#SC1_W_control_rd_data[0]">SC1_W_control_rd_data[0]</A>))) # (<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & (<A HREF="#SC1_W_cmp_result">SC1_W_cmp_result</A>))))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & ((((<A HREF="#SC1_av_ld_byte0_data[0]">SC1_av_ld_byte0_data[0]</A>))))) ) );


<P> --V1_data_out[0] is nios_system:u0|nios_system_leds:leds|data_out[0] at FF_X8_Y4_N41
<P> --register power-up is low

<P><A NAME="V1_data_out[0]">V1_data_out[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#EE3_altera_reset_synchronizer_int_chain_out">EE3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#V1L3">V1L3</A>, <A HREF="#SC1_d_writedata[0]">SC1_d_writedata[0]</A>,  ,  , VCC);


<P> --V1_data_out[1] is nios_system:u0|nios_system_leds:leds|data_out[1] at FF_X8_Y4_N7
<P> --register power-up is low

<P><A NAME="V1_data_out[1]">V1_data_out[1]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#EE3_altera_reset_synchronizer_int_chain_out">EE3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#V1L3">V1L3</A>, <A HREF="#SC1_d_writedata[1]">SC1_d_writedata[1]</A>,  ,  , VCC);


<P> --V1_data_out[2] is nios_system:u0|nios_system_leds:leds|data_out[2] at FF_X8_Y4_N5
<P> --register power-up is low

<P><A NAME="V1_data_out[2]">V1_data_out[2]</A> = DFFEAS(<A HREF="#V1L9">V1L9</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#EE3_altera_reset_synchronizer_int_chain_out">EE3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#V1L3">V1L3</A>,  ,  ,  ,  );


<P> --V1_data_out[3] is nios_system:u0|nios_system_leds:leds|data_out[3] at FF_X8_Y4_N11
<P> --register power-up is low

<P><A NAME="V1_data_out[3]">V1_data_out[3]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#EE3_altera_reset_synchronizer_int_chain_out">EE3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#V1L3">V1L3</A>, <A HREF="#SC1_d_writedata[3]">SC1_d_writedata[3]</A>,  ,  , VCC);


<P> --V1_data_out[4] is nios_system:u0|nios_system_leds:leds|data_out[4] at FF_X8_Y4_N19
<P> --register power-up is low

<P><A NAME="V1_data_out[4]">V1_data_out[4]</A> = DFFEAS(<A HREF="#V1L13">V1L13</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#EE3_altera_reset_synchronizer_int_chain_out">EE3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#V1L3">V1L3</A>,  ,  ,  ,  );


<P> --V1_data_out[5] is nios_system:u0|nios_system_leds:leds|data_out[5] at FF_X8_Y4_N22
<P> --register power-up is low

<P><A NAME="V1_data_out[5]">V1_data_out[5]</A> = DFFEAS(<A HREF="#V1L15">V1L15</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#EE3_altera_reset_synchronizer_int_chain_out">EE3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#V1L3">V1L3</A>,  ,  ,  ,  );


<P> --V1_data_out[6] is nios_system:u0|nios_system_leds:leds|data_out[6] at FF_X8_Y4_N2
<P> --register power-up is low

<P><A NAME="V1_data_out[6]">V1_data_out[6]</A> = DFFEAS(<A HREF="#V1L18">V1L18</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#EE3_altera_reset_synchronizer_int_chain_out">EE3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#V1L3">V1L3</A>,  ,  ,  ,  );


<P> --V1_data_out[7] is nios_system:u0|nios_system_leds:leds|data_out[7] at FF_X8_Y4_N26
<P> --register power-up is low

<P><A NAME="V1_data_out[7]">V1_data_out[7]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#EE3_altera_reset_synchronizer_int_chain_out">EE3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#V1L3">V1L3</A>, <A HREF="#SC1_d_writedata[7]">SC1_d_writedata[7]</A>,  ,  , VCC);


<P> --DB1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo at FF_X2_Y3_N50
<P> --register power-up is low

<P><A NAME="DB1_adapted_tdo">DB1_adapted_tdo</A> = AMPP_FUNCTION(!<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L2">DB1L2</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>);


<P> --PD1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0] at FF_X1_Y4_N14
<P> --register power-up is low

<P><A NAME="PD1_sr[0]">PD1_sr[0]</A> = DFFEAS(<A HREF="#PD1L58">PD1L58</A>, <A HREF="#A1L5">A1L5</A>,  ,  ,  ,  ,  ,  ,  );


<P> --PD1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] at FF_X2_Y4_N31
<P> --register power-up is low

<P><A NAME="PD1_ir_out[0]">PD1_ir_out[0]</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  ,  , <A HREF="#RD3_dreg[0]">RD3_dreg[0]</A>,  ,  , VCC);


<P> --PD1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] at FF_X1_Y3_N17
<P> --register power-up is low

<P><A NAME="PD1_ir_out[1]">PD1_ir_out[1]</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  ,  , <A HREF="#RD2_dreg[0]">RD2_dreg[0]</A>,  ,  , VCC);


<P> --SC1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0] at FF_X21_Y9_N56
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[0]">SC1_d_writedata[0]</A> = DFFEAS(<A HREF="#SC1L994">SC1L994</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --EE3_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X9_Y5_N53
<P> --register power-up is low

<P><A NAME="EE3_altera_reset_synchronizer_int_chain_out">EE3_altera_reset_synchronizer_int_chain_out</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#key0_d3[0]">key0_d3[0]</A>,  ,  , <A HREF="#EE3_altera_reset_synchronizer_int_chain[0]">EE3_altera_reset_synchronizer_int_chain[0]</A>,  ,  , VCC);


<P> --YB6_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1] at FF_X6_Y2_N5
<P> --register power-up is low

<P><A NAME="YB6_wait_latency_counter[1]">YB6_wait_latency_counter[1]</A> = DFFEAS(<A HREF="#YB6L17">YB6L17</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#EE3_altera_reset_synchronizer_int_chain_out">EE3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --YB6_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0] at FF_X6_Y2_N2
<P> --register power-up is low

<P><A NAME="YB6_wait_latency_counter[0]">YB6_wait_latency_counter[0]</A> = DFFEAS(<A HREF="#YB6L18">YB6L18</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#EE3_altera_reset_synchronizer_int_chain_out">EE3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --XB6_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1] at FF_X6_Y2_N19
<P> --register power-up is low

<P><A NAME="XB6_mem_used[1]">XB6_mem_used[1]</A> = DFFEAS(<A HREF="#XB6L5">XB6L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#EE3_altera_reset_synchronizer_int_chain_out">EE3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --BC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~0 at LABCELL_X7_Y4_N42
<P><A NAME="BC1L3">BC1L3</A> = ( !<A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A> & ( !<A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A> & ( (<A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A> & (!<A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A> & (!<A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A> & !<A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>))) ) ) );


<P> --BC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~1 at LABCELL_X10_Y8_N51
<P><A NAME="BC1L4">BC1L4</A> = ( !<A HREF="#SC1_W_alu_result[14]">SC1_W_alu_result[14]</A> & ( <A HREF="#SC1_W_alu_result[15]">SC1_W_alu_result[15]</A> & ( (!<A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A> & !<A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>) ) ) );


<P> --V1L1 is nios_system:u0|nios_system_leds:leds|always0~0 at LABCELL_X4_Y3_N51
<P><A NAME="V1L1">V1L1</A> = ( <A HREF="#BC1L3">BC1L3</A> & ( (!<A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A> & (<A HREF="#BC1L4">BC1L4</A> & (!<A HREF="#XB6_mem_used[1]">XB6_mem_used[1]</A> & !<A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>))) ) );


<P> --DB1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1 at FF_X7_Y3_N37
<P> --register power-up is low

<P><A NAME="DB1_rst1">DB1_rst1</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#DB1L42">DB1L42</A>, !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>);


<P> --SC1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write at FF_X12_Y6_N25
<P> --register power-up is low

<P><A NAME="SC1_d_write">SC1_d_write</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_st_stall">SC1_E_st_stall</A>,  ,  , VCC);


<P> --AC1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted at FF_X12_Y6_N8
<P> --register power-up is low

<P><A NAME="AC1_write_accepted">AC1_write_accepted</A> = DFFEAS(<A HREF="#AC1L11">AC1L11</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --V1L2 is nios_system:u0|nios_system_leds:leds|always0~1 at LABCELL_X12_Y6_N15
<P><A NAME="V1L2">V1L2</A> = ( !<A HREF="#AC1_write_accepted">AC1_write_accepted</A> & ( (<A HREF="#SC1_d_write">SC1_d_write</A> & <A HREF="#DB1_rst1">DB1_rst1</A>) ) );


<P> --V1L3 is nios_system:u0|nios_system_leds:leds|always0~2 at MLABCELL_X6_Y2_N39
<P><A NAME="V1L3">V1L3</A> = ( !<A HREF="#YB6_wait_latency_counter[1]">YB6_wait_latency_counter[1]</A> & ( !<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & ( (!<A HREF="#YB6_wait_latency_counter[0]">YB6_wait_latency_counter[0]</A> & (<A HREF="#V1L1">V1L1</A> & (<A HREF="#V1L2">V1L2</A> & !<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>))) ) ) );


<P> --SC1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1] at FF_X17_Y9_N50
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[1]">SC1_d_writedata[1]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[1]">YC2_q_b[1]</A>,  ,  , VCC);


<P> --SC1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2] at FF_X13_Y9_N17
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[2]">SC1_d_writedata[2]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[2]">YC2_q_b[2]</A>,  ,  , VCC);


<P> --SC1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3] at FF_X13_Y9_N23
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[3]">SC1_d_writedata[3]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[3]">YC2_q_b[3]</A>,  ,  , VCC);


<P> --SC1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4] at FF_X13_Y9_N26
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[4]">SC1_d_writedata[4]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[4]">YC2_q_b[4]</A>,  ,  , VCC);


<P> --SC1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5] at FF_X13_Y9_N8
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[5]">SC1_d_writedata[5]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[5]">YC2_q_b[5]</A>,  ,  , VCC);


<P> --SC1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6] at FF_X13_Y9_N11
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[6]">SC1_d_writedata[6]</A> = DFFEAS(<A HREF="#SC1L1001">SC1L1001</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7] at FF_X13_Y8_N47
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[7]">SC1_d_writedata[7]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC2_q_b[7]">YC2_q_b[7]</A>,  ,  , VCC);


<P> --MD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 at MLABCELL_X3_Y4_N3
<P><A NAME="MD1L3">MD1L3</A> = (<A HREF="#Q1_state[4]">Q1_state[4]</A> & (!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & <A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A>));


<P> --PD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5 at LABCELL_X1_Y4_N9
<P><A NAME="PD1L56">PD1L56</A> = ( <A HREF="#Q1_state[3]">Q1_state[3]</A> & ( (<A HREF="#PD1_sr[0]">PD1_sr[0]</A> & ((!<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A>) # (<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>))) ) ) # ( !<A HREF="#Q1_state[3]">Q1_state[3]</A> & ( <A HREF="#PD1_sr[0]">PD1_sr[0]</A> ) );


<P> --RD3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] at FF_X1_Y4_N53
<P> --register power-up is low

<P><A NAME="RD3_dreg[0]">RD3_dreg[0]</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  ,  , <A HREF="#RD3_din_s1">RD3_din_s1</A>,  ,  , VCC);


<P> --PD1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6 at LABCELL_X1_Y4_N21
<P><A NAME="PD1L57">PD1L57</A> = ( <A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & ( <A HREF="#RD3_dreg[0]">RD3_dreg[0]</A> & ( (<A HREF="#Q1_state[3]">Q1_state[3]</A> & (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (!<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>))) ) ) );


<P> --PD1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 at FF_X3_Y4_N23
<P> --register power-up is low

<P><A NAME="PD1_DRsize.000">PD1_DRsize.000</A> = DFFEAS(<A HREF="#PD1L2">PD1L2</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#MD1_virtual_state_uir">MD1_virtual_state_uir</A>,  ,  ,  ,  );


<P> --PD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7 at LABCELL_X1_Y4_N12
<P><A NAME="PD1L58">PD1L58</A> = ( <A HREF="#PD1_sr[1]">PD1_sr[1]</A> & ( <A HREF="#PD1L57">PD1L57</A> & ( ((!<A HREF="#MD1L3">MD1L3</A>) # (<A HREF="#A1L6">A1L6</A>)) # (<A HREF="#PD1_DRsize.000">PD1_DRsize.000</A>) ) ) ) # ( !<A HREF="#PD1_sr[1]">PD1_sr[1]</A> & ( <A HREF="#PD1L57">PD1L57</A> & ( (!<A HREF="#MD1L3">MD1L3</A>) # ((!<A HREF="#PD1_DRsize.000">PD1_DRsize.000</A> & <A HREF="#A1L6">A1L6</A>)) ) ) ) # ( <A HREF="#PD1_sr[1]">PD1_sr[1]</A> & ( !<A HREF="#PD1L57">PD1L57</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1L56">PD1L56</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#A1L6">A1L6</A>)) # (<A HREF="#PD1_DRsize.000">PD1_DRsize.000</A>))) ) ) ) # ( !<A HREF="#PD1_sr[1]">PD1_sr[1]</A> & ( !<A HREF="#PD1L57">PD1L57</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1L56">PD1L56</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (!<A HREF="#PD1_DRsize.000">PD1_DRsize.000</A> & ((<A HREF="#A1L6">A1L6</A>)))) ) ) );


<P> --RD2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] at FF_X1_Y3_N20
<P> --register power-up is low

<P><A NAME="RD2_dreg[0]">RD2_dreg[0]</A> = DFFEAS(<A HREF="#RD2L4">RD2L4</A>, <A HREF="#A1L5">A1L5</A>,  ,  ,  ,  ,  ,  ,  );


<P> --DE1_r_sync_rst is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst at FF_X8_Y2_N25
<P> --register power-up is low

<P><A NAME="DE1_r_sync_rst">DE1_r_sync_rst</A> = DFFEAS(<A HREF="#DE1L1">DE1L1</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --EE3_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X9_Y5_N47
<P> --register power-up is low

<P><A NAME="EE3_altera_reset_synchronizer_int_chain[0]">EE3_altera_reset_synchronizer_int_chain[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#key0_d3[0]">key0_d3[0]</A>,  ,  , <A HREF="#EE3_altera_reset_synchronizer_int_chain[1]">EE3_altera_reset_synchronizer_int_chain[1]</A>,  ,  , VCC);


<P> --key0_d3[0] is key0_d3[0] at FF_X10_Y5_N32
<P> --register power-up is low

<P><A NAME="key0_d3[0]">key0_d3[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#key0_d2[0]">key0_d2[0]</A>,  ,  , VCC);


<P> --YB6_waitrequest_reset_override is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override at FF_X8_Y4_N46
<P> --register power-up is low

<P><A NAME="YB6_waitrequest_reset_override">YB6_waitrequest_reset_override</A> = DFFEAS(<A HREF="#YB6L20">YB6L20</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#EE3_altera_reset_synchronizer_int_chain_out">EE3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read at FF_X13_Y6_N22
<P> --register power-up is low

<P><A NAME="SC1_d_read">SC1_d_read</A> = DFFEAS(<A HREF="#SC1_d_read_nxt">SC1_d_read_nxt</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AC1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted at FF_X12_Y6_N55
<P> --register power-up is low

<P><A NAME="AC1_read_accepted">AC1_read_accepted</A> = DFFEAS(<A HREF="#AC1L8">AC1L8</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --T1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0 at LABCELL_X4_Y4_N33
<P><A NAME="T1L68">T1L68</A> = ( <A HREF="#SC1_d_write">SC1_d_write</A> & ( <A HREF="#SC1_d_read">SC1_d_read</A> & ( (<A HREF="#DB1_rst1">DB1_rst1</A> & ((!<A HREF="#AC1L12Q">AC1L12Q</A>) # (!<A HREF="#AC1_read_accepted">AC1_read_accepted</A>))) ) ) ) # ( !<A HREF="#SC1_d_write">SC1_d_write</A> & ( <A HREF="#SC1_d_read">SC1_d_read</A> & ( (!<A HREF="#AC1_read_accepted">AC1_read_accepted</A> & <A HREF="#DB1_rst1">DB1_rst1</A>) ) ) ) # ( <A HREF="#SC1_d_write">SC1_d_write</A> & ( !<A HREF="#SC1_d_read">SC1_d_read</A> & ( (!<A HREF="#AC1L12Q">AC1L12Q</A> & <A HREF="#DB1_rst1">DB1_rst1</A>) ) ) );


<P> --YB6L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]~0 at MLABCELL_X6_Y2_N54
<P><A NAME="YB6L15">YB6L15</A> = ( <A HREF="#V1L1">V1L1</A> & ( <A HREF="#YB6_waitrequest_reset_override">YB6_waitrequest_reset_override</A> & ( (<A HREF="#T1L68">T1L68</A> & ((!<A HREF="#YB6_wait_latency_counter[0]">YB6_wait_latency_counter[0]</A> $ (<A HREF="#V1L2">V1L2</A>)) # (<A HREF="#YB6_wait_latency_counter[1]">YB6_wait_latency_counter[1]</A>))) ) ) );


<P> --YB6L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~1 at MLABCELL_X6_Y2_N3
<P><A NAME="YB6L17">YB6L17</A> = ( <A HREF="#YB6_wait_latency_counter[0]">YB6_wait_latency_counter[0]</A> & ( (<A HREF="#YB6L15">YB6L15</A> & !<A HREF="#YB6_wait_latency_counter[1]">YB6_wait_latency_counter[1]</A>) ) ) # ( !<A HREF="#YB6_wait_latency_counter[0]">YB6_wait_latency_counter[0]</A> & ( (<A HREF="#YB6L15">YB6L15</A> & <A HREF="#YB6_wait_latency_counter[1]">YB6_wait_latency_counter[1]</A>) ) );


<P> --YB6L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~2 at MLABCELL_X6_Y2_N0
<P><A NAME="YB6L18">YB6L18</A> = (<A HREF="#YB6L15">YB6L15</A> & !<A HREF="#YB6_wait_latency_counter[0]">YB6_wait_latency_counter[0]</A>);


<P> --SC1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot at FF_X21_Y6_N55
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> = DFFEAS(<A HREF="#SC1L243">SC1L243</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic at FF_X19_Y6_N1
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> = DFFEAS(<A HREF="#SC1L227">SC1L227</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3] at FF_X24_Y8_N31
<P> --register power-up is low

<P><A NAME="SC1_E_src1[3]">SC1_E_src1[3]</A> = DFFEAS(<A HREF="#SC1L732">SC1L732</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3] at FF_X18_Y9_N38
<P> --register power-up is low

<P><A NAME="SC1_E_src2[3]">SC1_E_src2[3]</A> = DFFEAS(<A HREF="#SC1L767">SC1L767</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1] at FF_X19_Y6_N22
<P> --register power-up is low

<P><A NAME="SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> = DFFEAS(<A HREF="#SC1L299">SC1L299</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0] at FF_X19_Y6_N19
<P> --register power-up is low

<P><A NAME="SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> = DFFEAS(<A HREF="#SC1L298">SC1L298</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L353 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~0 at LABCELL_X24_Y8_N3
<P><A NAME="SC1L353">SC1L353</A> = ( <A HREF="#SC1_E_src1[3]">SC1_E_src1[3]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src2[3]">SC1_E_src2[3]</A>))) ) ) # ( !<A HREF="#SC1_E_src1[3]">SC1_E_src1[3]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src2[3]">SC1_E_src2[3]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src2[3]">SC1_E_src2[3]</A>))) ) );


<P> --SC1L311 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~0 at LABCELL_X23_Y8_N27
<P><A NAME="SC1L311">SC1L311</A> = ( <A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ( <A HREF="#SC1L58">SC1L58</A> & ( <A HREF="#SC1_E_shift_rot_result[3]">SC1_E_shift_rot_result[3]</A> ) ) ) # ( !<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ( <A HREF="#SC1L58">SC1L58</A> & ( (!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) # (<A HREF="#SC1L353">SC1L353</A>) ) ) ) # ( <A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ( !<A HREF="#SC1L58">SC1L58</A> & ( <A HREF="#SC1_E_shift_rot_result[3]">SC1_E_shift_rot_result[3]</A> ) ) ) # ( !<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ( !<A HREF="#SC1L58">SC1L58</A> & ( (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & <A HREF="#SC1L353">SC1L353</A>) ) ) );


<P> --SC1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg at FF_X19_Y7_N43
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> = DFFEAS(<A HREF="#SC1_D_op_rdctl">SC1_D_op_rdctl</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp at FF_X21_Y6_N38
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> = DFFEAS(<A HREF="#SC1L204">SC1L204</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L340 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1 at LABCELL_X19_Y7_N51
<P><A NAME="SC1L340">SC1L340</A> = ( <A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> ) # ( !<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> ) );


<P> --SC1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2] at FF_X18_Y9_N40
<P> --register power-up is low

<P><A NAME="SC1_E_src2[2]">SC1_E_src2[2]</A> = DFFEAS(<A HREF="#SC1L766">SC1L766</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2] at FF_X24_Y8_N35
<P> --register power-up is low

<P><A NAME="SC1_E_src1[2]">SC1_E_src1[2]</A> = DFFEAS(<A HREF="#SC1L731">SC1L731</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L352 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~1 at LABCELL_X24_Y8_N0
<P><A NAME="SC1L352">SC1L352</A> = ( <A HREF="#SC1_E_src1[2]">SC1_E_src1[2]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src2[2]">SC1_E_src2[2]</A>))) ) ) # ( !<A HREF="#SC1_E_src1[2]">SC1_E_src1[2]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src2[2]">SC1_E_src2[2]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src2[2]">SC1_E_src2[2]</A>))) ) );


<P> --SC1L310 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~2 at LABCELL_X23_Y8_N21
<P><A NAME="SC1L310">SC1L310</A> = ( <A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( <A HREF="#SC1L352">SC1L352</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) # (<A HREF="#SC1_E_shift_rot_result[2]">SC1_E_shift_rot_result[2]</A>) ) ) ) # ( !<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( <A HREF="#SC1L352">SC1L352</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1L62">SC1L62</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((<A HREF="#SC1_E_shift_rot_result[2]">SC1_E_shift_rot_result[2]</A>))) ) ) ) # ( <A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( !<A HREF="#SC1L352">SC1L352</A> & ( (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & <A HREF="#SC1_E_shift_rot_result[2]">SC1_E_shift_rot_result[2]</A>) ) ) ) # ( !<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( !<A HREF="#SC1L352">SC1L352</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1L62">SC1L62</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((<A HREF="#SC1_E_shift_rot_result[2]">SC1_E_shift_rot_result[2]</A>))) ) ) );


<P> --YB6_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg[0] at FF_X8_Y4_N43
<P> --register power-up is low

<P><A NAME="YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#YB6L12">YB6L12</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#EE3_altera_reset_synchronizer_int_chain_out">EE3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --XB6_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0] at FF_X6_Y2_N23
<P> --register power-up is low

<P><A NAME="XB6_mem_used[0]">XB6_mem_used[0]</A> = DFFEAS(<A HREF="#XB6L3">XB6L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#EE3_altera_reset_synchronizer_int_chain_out">EE3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --YB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 at LABCELL_X11_Y6_N48
<P><A NAME="YB1L35">YB1L35</A> = ( <A HREF="#SC1_d_read">SC1_d_read</A> & ( (!<A HREF="#AC1_read_accepted">AC1_read_accepted</A> & <A HREF="#DB1_rst1">DB1_rst1</A>) ) );


<P> --BC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~2 at LABCELL_X4_Y3_N9
<P><A NAME="BC1L5">BC1L5</A> = ( !<A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A> & ( (<A HREF="#BC1L3">BC1L3</A> & (<A HREF="#BC1L4">BC1L4</A> & !<A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>)) ) );


<P> --SB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0 at MLABCELL_X6_Y2_N24
<P><A NAME="SB1L3">SB1L3</A> = ( <A HREF="#V1L2">V1L2</A> & ( <A HREF="#YB6_waitrequest_reset_override">YB6_waitrequest_reset_override</A> & ( (!<A HREF="#YB6_wait_latency_counter[1]">YB6_wait_latency_counter[1]</A> & (<A HREF="#BC1L5">BC1L5</A> & (!<A HREF="#XB6_mem_used[1]">XB6_mem_used[1]</A> $ (<A HREF="#YB6_wait_latency_counter[0]">YB6_wait_latency_counter[0]</A>)))) ) ) ) # ( !<A HREF="#V1L2">V1L2</A> & ( <A HREF="#YB6_waitrequest_reset_override">YB6_waitrequest_reset_override</A> & ( (!<A HREF="#YB6_wait_latency_counter[1]">YB6_wait_latency_counter[1]</A> & (<A HREF="#YB6_wait_latency_counter[0]">YB6_wait_latency_counter[0]</A> & <A HREF="#BC1L5">BC1L5</A>)) ) ) );


<P> --XB6L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~0 at MLABCELL_X6_Y2_N18
<P><A NAME="XB6L5">XB6L5</A> = ( <A HREF="#SB1L3">SB1L3</A> & ( (!<A HREF="#XB6_mem_used[0]">XB6_mem_used[0]</A> & (((<A HREF="#XB6_mem_used[1]">XB6_mem_used[1]</A>)))) # (<A HREF="#XB6_mem_used[0]">XB6_mem_used[0]</A> & (!<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & ((<A HREF="#XB6_mem_used[1]">XB6_mem_used[1]</A>) # (<A HREF="#YB1L35">YB1L35</A>)))) ) ) # ( !<A HREF="#SB1L3">SB1L3</A> & ( (<A HREF="#XB6_mem_used[1]">XB6_mem_used[1]</A> & ((!<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A>) # (!<A HREF="#XB6_mem_used[0]">XB6_mem_used[0]</A>))) ) );


<P> --SC1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4] at FF_X24_Y8_N55
<P> --register power-up is low

<P><A NAME="SC1_E_src1[4]">SC1_E_src1[4]</A> = DFFEAS(<A HREF="#SC1L733">SC1L733</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4] at FF_X18_Y9_N58
<P> --register power-up is low

<P><A NAME="SC1_E_src2[4]">SC1_E_src2[4]</A> = DFFEAS(<A HREF="#SC1L768">SC1L768</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L354 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~2 at LABCELL_X24_Y8_N15
<P><A NAME="SC1L354">SC1L354</A> = ( <A HREF="#SC1_E_src1[4]">SC1_E_src1[4]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A>))) ) ) # ( !<A HREF="#SC1_E_src1[4]">SC1_E_src1[4]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A>))) ) );


<P> --SC1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~3 at LABCELL_X23_Y8_N0
<P><A NAME="SC1L312">SC1L312</A> = ( <A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ( <A HREF="#SC1_E_shift_rot_result[4]">SC1_E_shift_rot_result[4]</A> ) ) # ( !<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ( <A HREF="#SC1_E_shift_rot_result[4]">SC1_E_shift_rot_result[4]</A> & ( (!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L66">SC1L66</A>))) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L354">SC1L354</A>)) ) ) ) # ( !<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ( !<A HREF="#SC1_E_shift_rot_result[4]">SC1_E_shift_rot_result[4]</A> & ( (!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L66">SC1L66</A>))) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L354">SC1L354</A>)) ) ) );


<P> --SC1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5] at FF_X24_Y8_N41
<P> --register power-up is low

<P><A NAME="SC1_E_src1[5]">SC1_E_src1[5]</A> = DFFEAS(<A HREF="#SC1L734">SC1L734</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L355 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~3 at LABCELL_X24_Y8_N21
<P><A NAME="SC1L355">SC1L355</A> = ( <A HREF="#SC1_E_src1[5]">SC1_E_src1[5]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src2[5]">SC1_E_src2[5]</A>))) ) ) # ( !<A HREF="#SC1_E_src1[5]">SC1_E_src1[5]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src2[5]">SC1_E_src2[5]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src2[5]">SC1_E_src2[5]</A>))) ) );


<P> --SC1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~4 at LABCELL_X23_Y8_N45
<P><A NAME="SC1L313">SC1L313</A> = ( <A HREF="#SC1L355">SC1L355</A> & ( <A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) # (<A HREF="#SC1L405Q">SC1L405Q</A>) ) ) ) # ( !<A HREF="#SC1L355">SC1L355</A> & ( <A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( (<A HREF="#SC1L405Q">SC1L405Q</A> & <A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) ) ) ) # ( <A HREF="#SC1L355">SC1L355</A> & ( !<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((<A HREF="#SC1L70">SC1L70</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1L405Q">SC1L405Q</A>)) ) ) ) # ( !<A HREF="#SC1L355">SC1L355</A> & ( !<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((<A HREF="#SC1L70">SC1L70</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1L405Q">SC1L405Q</A>)) ) ) );


<P> --SC1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12] at FF_X18_Y8_N25
<P> --register power-up is low

<P><A NAME="SC1_E_src1[12]">SC1_E_src1[12]</A> = DFFEAS(<A HREF="#SC1L741">SC1L741</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~4 at LABCELL_X19_Y8_N12
<P><A NAME="SC1L362">SC1L362</A> = ( <A HREF="#SC1_E_src2[12]">SC1_E_src2[12]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[12]">SC1_E_src1[12]</A>))) ) ) # ( !<A HREF="#SC1_E_src2[12]">SC1_E_src2[12]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[12]">SC1_E_src1[12]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[12]">SC1_E_src1[12]</A>))) ) );


<P> --SC1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~5 at LABCELL_X19_Y8_N27
<P><A NAME="SC1L320">SC1L320</A> = ( <A HREF="#SC1_E_shift_rot_result[12]">SC1_E_shift_rot_result[12]</A> & ( ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L74">SC1L74</A>))) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L362">SC1L362</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#SC1_E_shift_rot_result[12]">SC1_E_shift_rot_result[12]</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L74">SC1L74</A>))) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L362">SC1L362</A>)))) ) );


<P> --SC1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11] at FF_X18_Y8_N28
<P> --register power-up is low

<P><A NAME="SC1_E_src1[11]">SC1_E_src1[11]</A> = DFFEAS(<A HREF="#SC1L740">SC1L740</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~5 at LABCELL_X18_Y8_N42
<P><A NAME="SC1L361">SC1L361</A> = ( <A HREF="#SC1_E_src2[11]">SC1_E_src2[11]</A> & ( <A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ( (!<A HREF="#SC1_E_src1[11]">SC1_E_src1[11]</A>) # (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) ) ) ) # ( !<A HREF="#SC1_E_src2[11]">SC1_E_src2[11]</A> & ( <A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ( <A HREF="#SC1_E_src1[11]">SC1_E_src1[11]</A> ) ) ) # ( <A HREF="#SC1_E_src2[11]">SC1_E_src2[11]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ( (<A HREF="#SC1_E_src1[11]">SC1_E_src1[11]</A> & <A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) ) ) ) # ( !<A HREF="#SC1_E_src2[11]">SC1_E_src2[11]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ( (!<A HREF="#SC1_E_src1[11]">SC1_E_src1[11]</A> & !<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) ) ) );


<P> --SC1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~6 at LABCELL_X23_Y8_N51
<P><A NAME="SC1L319">SC1L319</A> = ( <A HREF="#SC1L78">SC1L78</A> & ( <A HREF="#SC1L361">SC1L361</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) # (<A HREF="#SC1L415Q">SC1L415Q</A>) ) ) ) # ( !<A HREF="#SC1L78">SC1L78</A> & ( <A HREF="#SC1L361">SC1L361</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((<A HREF="#SC1L415Q">SC1L415Q</A>))) ) ) ) # ( <A HREF="#SC1L78">SC1L78</A> & ( !<A HREF="#SC1L361">SC1L361</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((<A HREF="#SC1L415Q">SC1L415Q</A>))) ) ) ) # ( !<A HREF="#SC1L78">SC1L78</A> & ( !<A HREF="#SC1L361">SC1L361</A> & ( (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & <A HREF="#SC1L415Q">SC1L415Q</A>) ) ) );


<P> --SC1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10] at FF_X18_Y8_N14
<P> --register power-up is low

<P><A NAME="SC1_E_src1[10]">SC1_E_src1[10]</A> = DFFEAS(<A HREF="#SC1L739">SC1L739</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~6 at LABCELL_X22_Y8_N51
<P><A NAME="SC1L360">SC1L360</A> = (!<A HREF="#SC1_E_src2[10]">SC1_E_src2[10]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_E_src1[10]">SC1_E_src1[10]</A> & !<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (<A HREF="#SC1_E_src1[10]">SC1_E_src1[10]</A>)))) # (<A HREF="#SC1_E_src2[10]">SC1_E_src2[10]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_E_src1[10]">SC1_E_src1[10]</A>) # (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>)))));


<P> --SC1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~7 at LABCELL_X23_Y8_N6
<P><A NAME="SC1L318">SC1L318</A> = ( <A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ( <A HREF="#SC1L413Q">SC1L413Q</A> ) ) # ( !<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ( (!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L82">SC1L82</A>)) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L360">SC1L360</A>))) ) );


<P> --SC1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9] at FF_X18_Y8_N16
<P> --register power-up is low

<P><A NAME="SC1_E_src1[9]">SC1_E_src1[9]</A> = DFFEAS(<A HREF="#SC1L738">SC1L738</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~7 at LABCELL_X19_Y8_N18
<P><A NAME="SC1L359">SC1L359</A> = ( <A HREF="#SC1_E_src1[9]">SC1_E_src1[9]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src2[9]">SC1_E_src2[9]</A>))) ) ) # ( !<A HREF="#SC1_E_src1[9]">SC1_E_src1[9]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src2[9]">SC1_E_src2[9]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src2[9]">SC1_E_src2[9]</A>))) ) );


<P> --SC1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~8 at LABCELL_X19_Y8_N54
<P><A NAME="SC1L317">SC1L317</A> = ( <A HREF="#SC1L411Q">SC1L411Q</A> & ( <A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) # (<A HREF="#SC1L359">SC1L359</A>) ) ) ) # ( !<A HREF="#SC1L411Q">SC1L411Q</A> & ( <A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( (<A HREF="#SC1L359">SC1L359</A> & !<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) ) ) ) # ( <A HREF="#SC1L411Q">SC1L411Q</A> & ( !<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( (<A HREF="#SC1L86">SC1L86</A>) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) ) ) ) # ( !<A HREF="#SC1L411Q">SC1L411Q</A> & ( !<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & <A HREF="#SC1L86">SC1L86</A>) ) ) );


<P> --SC1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8] at FF_X18_Y8_N55
<P> --register power-up is low

<P><A NAME="SC1_E_src1[8]">SC1_E_src1[8]</A> = DFFEAS(<A HREF="#SC1L737">SC1L737</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~8 at LABCELL_X19_Y8_N21
<P><A NAME="SC1L358">SC1L358</A> = ( <A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src2[8]">SC1_E_src2[8]</A>))) ) ) # ( !<A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src2[8]">SC1_E_src2[8]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src2[8]">SC1_E_src2[8]</A>))) ) );


<P> --SC1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~9 at LABCELL_X19_Y8_N3
<P><A NAME="SC1L316">SC1L316</A> = ( <A HREF="#SC1L409Q">SC1L409Q</A> & ( ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L90">SC1L90</A>)) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L358">SC1L358</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#SC1L409Q">SC1L409Q</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L90">SC1L90</A>)) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L358">SC1L358</A>))))) ) );


<P> --SC1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7] at FF_X18_Y8_N58
<P> --register power-up is low

<P><A NAME="SC1_E_src1[7]">SC1_E_src1[7]</A> = DFFEAS(<A HREF="#SC1L736">SC1L736</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~9 at LABCELL_X19_Y8_N48
<P><A NAME="SC1L357">SC1L357</A> = (!<A HREF="#SC1_E_src2[7]">SC1_E_src2[7]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[7]">SC1_E_src1[7]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[7]">SC1_E_src1[7]</A>))))) # (<A HREF="#SC1_E_src2[7]">SC1_E_src2[7]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[7]">SC1_E_src1[7]</A>)))));


<P> --SC1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~10 at LABCELL_X19_Y8_N9
<P><A NAME="SC1L315">SC1L315</A> = ( <A HREF="#SC1_E_shift_rot_result[7]">SC1_E_shift_rot_result[7]</A> & ( ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L94">SC1L94</A>))) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L357">SC1L357</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#SC1_E_shift_rot_result[7]">SC1_E_shift_rot_result[7]</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L94">SC1L94</A>))) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L357">SC1L357</A>)))) ) );


<P> --SC1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6] at FF_X22_Y8_N11
<P> --register power-up is low

<P><A NAME="SC1_E_src1[6]">SC1_E_src1[6]</A> = DFFEAS(<A HREF="#SC1L735">SC1L735</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~10 at LABCELL_X19_Y8_N51
<P><A NAME="SC1L356">SC1L356</A> = ( <A HREF="#SC1_E_src2[6]">SC1_E_src2[6]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1L488Q">SC1L488Q</A>))) ) ) # ( !<A HREF="#SC1_E_src2[6]">SC1_E_src2[6]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1L488Q">SC1L488Q</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1L488Q">SC1L488Q</A>))) ) );


<P> --SC1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~11 at LABCELL_X19_Y8_N0
<P><A NAME="SC1L314">SC1L314</A> = ( <A HREF="#SC1L356">SC1L356</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1L98">SC1L98</A>)) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[6]">SC1_E_shift_rot_result[6]</A>)))) ) ) # ( !<A HREF="#SC1L356">SC1L356</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L98">SC1L98</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[6]">SC1_E_shift_rot_result[6]</A>)))) ) );


<P> --SC1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15] at FF_X22_Y8_N7
<P> --register power-up is low

<P><A NAME="SC1_E_src1[15]">SC1_E_src1[15]</A> = DFFEAS(<A HREF="#SC1L744">SC1L744</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~11 at LABCELL_X22_Y8_N21
<P><A NAME="SC1L365">SC1L365</A> = ( <A HREF="#SC1L499Q">SC1L499Q</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src2[15]">SC1_E_src2[15]</A>))) ) ) # ( !<A HREF="#SC1L499Q">SC1L499Q</A> & ( (!<A HREF="#SC1_E_src2[15]">SC1_E_src2[15]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A>)) # (<A HREF="#SC1_E_src2[15]">SC1_E_src2[15]</A> & ((<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A>))) ) );


<P> --SC1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~12 at LABCELL_X23_Y8_N36
<P><A NAME="SC1L323">SC1L323</A> = ( <A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( <A HREF="#SC1L421Q">SC1L421Q</A> & ( (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) # (<A HREF="#SC1L365">SC1L365</A>) ) ) ) # ( !<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( <A HREF="#SC1L421Q">SC1L421Q</A> & ( (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) # (<A HREF="#SC1L102">SC1L102</A>) ) ) ) # ( <A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( !<A HREF="#SC1L421Q">SC1L421Q</A> & ( (<A HREF="#SC1L365">SC1L365</A> & !<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) ) ) ) # ( !<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( !<A HREF="#SC1L421Q">SC1L421Q</A> & ( (<A HREF="#SC1L102">SC1L102</A> & !<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) ) ) );


<P> --SC1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14] at FF_X18_Y8_N37
<P> --register power-up is low

<P><A NAME="SC1_E_src1[14]">SC1_E_src1[14]</A> = DFFEAS(<A HREF="#SC1L743">SC1L743</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~12 at LABCELL_X22_Y8_N30
<P><A NAME="SC1L364">SC1L364</A> = ( <A HREF="#SC1_E_src2[14]">SC1_E_src2[14]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_E_src1[14]">SC1_E_src1[14]</A>) # (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>))) ) ) # ( !<A HREF="#SC1_E_src2[14]">SC1_E_src2[14]</A> & ( (!<A HREF="#SC1_E_src1[14]">SC1_E_src1[14]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A>)) # (<A HREF="#SC1_E_src1[14]">SC1_E_src1[14]</A> & ((<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A>))) ) );


<P> --SC1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~13 at LABCELL_X23_Y8_N30
<P><A NAME="SC1L322">SC1L322</A> = ( <A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ( <A HREF="#SC1_E_shift_rot_result[14]">SC1_E_shift_rot_result[14]</A> ) ) # ( !<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ( (!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L106">SC1L106</A>))) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L364">SC1L364</A>)) ) );


<P> --SC1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13] at FF_X22_Y8_N13
<P> --register power-up is low

<P><A NAME="SC1_E_src1[13]">SC1_E_src1[13]</A> = DFFEAS(<A HREF="#SC1L742">SC1L742</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~13 at LABCELL_X19_Y8_N15
<P><A NAME="SC1L363">SC1L363</A> = ( <A HREF="#SC1_E_src2[13]">SC1_E_src2[13]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[13]">SC1_E_src1[13]</A>))) ) ) # ( !<A HREF="#SC1_E_src2[13]">SC1_E_src2[13]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[13]">SC1_E_src1[13]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[13]">SC1_E_src1[13]</A>))) ) );


<P> --SC1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~14 at LABCELL_X19_Y8_N24
<P><A NAME="SC1L321">SC1L321</A> = ( <A HREF="#SC1L363">SC1L363</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1L110">SC1L110</A>)) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1L418Q">SC1L418Q</A>)))) ) ) # ( !<A HREF="#SC1L363">SC1L363</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L110">SC1L110</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1L418Q">SC1L418Q</A>)))) ) );


<P> --SC1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst at FF_X17_Y6_N17
<P> --register power-up is low

<P><A NAME="SC1_E_new_inst">SC1_E_new_inst</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_R_valid">SC1_R_valid</A>,  ,  , VCC);


<P> --SC1L991 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0 at LABCELL_X13_Y6_N12
<P><A NAME="SC1L991">SC1L991</A> = ( <A HREF="#SC1_R_ctrl_st">SC1_R_ctrl_st</A> & ( <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A> ) );


<P> --AC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0 at LABCELL_X11_Y6_N33
<P><A NAME="AC1L1">AC1L1</A> = ( !<A HREF="#SC1_d_read">SC1_d_read</A> & ( !<A HREF="#AC1L12Q">AC1L12Q</A> ) );


<P> --XB2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:raminfr_be_0_avalon_slave_0_1_1_agent_rsp_fifo|mem_used[1] at FF_X9_Y5_N38
<P> --register power-up is low

<P><A NAME="XB2_mem_used[1]">XB2_mem_used[1]</A> = DFFEAS(<A HREF="#XB2L7">XB2L7</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB2_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|wait_latency_counter[1] at FF_X9_Y5_N8
<P> --register power-up is low

<P><A NAME="YB2_wait_latency_counter[1]">YB2_wait_latency_counter[1]</A> = DFFEAS(<A HREF="#YB2L43">YB2L43</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB2_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|wait_latency_counter[0] at FF_X9_Y5_N26
<P> --register power-up is low

<P><A NAME="YB2_wait_latency_counter[0]">YB2_wait_latency_counter[0]</A> = DFFEAS(<A HREF="#YB2L44">YB2L44</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0 at LABCELL_X4_Y3_N24
<P><A NAME="BC1L8">BC1L8</A> = ( <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A> & ( !<A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A> & ( (!<A HREF="#AC1_read_accepted">AC1_read_accepted</A> & (<A HREF="#SC1_d_read">SC1_d_read</A> & (<A HREF="#BC1L3">BC1L3</A> & <A HREF="#BC1L4">BC1L4</A>))) ) ) );


<P> --BC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~0 at LABCELL_X10_Y8_N54
<P><A NAME="BC1L10">BC1L10</A> = ( <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A> & ( <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A> & ( (<A HREF="#SC1_W_alu_result[14]">SC1_W_alu_result[14]</A> & !<A HREF="#SC1_W_alu_result[15]">SC1_W_alu_result[15]</A>) ) ) ) # ( !<A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A> & ( <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A> & ( (!<A HREF="#SC1_W_alu_result[14]">SC1_W_alu_result[14]</A> & (!<A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A> & <A HREF="#SC1_W_alu_result[15]">SC1_W_alu_result[15]</A>)) # (<A HREF="#SC1_W_alu_result[14]">SC1_W_alu_result[14]</A> & ((!<A HREF="#SC1_W_alu_result[15]">SC1_W_alu_result[15]</A>))) ) ) ) # ( <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A> & ( !<A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A> & ( (<A HREF="#SC1_W_alu_result[14]">SC1_W_alu_result[14]</A> & !<A HREF="#SC1_W_alu_result[15]">SC1_W_alu_result[15]</A>) ) ) ) # ( !<A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A> & ( !<A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A> & ( (<A HREF="#SC1_W_alu_result[14]">SC1_W_alu_result[14]</A> & !<A HREF="#SC1_W_alu_result[15]">SC1_W_alu_result[15]</A>) ) ) );


<P> --BC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal6~0 at LABCELL_X4_Y3_N57
<P><A NAME="BC1L6">BC1L6</A> = ( <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A> & ( !<A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A> ) );


<P> --BC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~1 at LABCELL_X4_Y3_N12
<P><A NAME="BC1L11">BC1L11</A> = ( <A HREF="#SC1_d_read">SC1_d_read</A> & ( <A HREF="#BC1L3">BC1L3</A> & ( (<A HREF="#BC1L6">BC1L6</A> & (<A HREF="#BC1L4">BC1L4</A> & ((!<A HREF="#AC1_read_accepted">AC1_read_accepted</A>) # (<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>)))) ) ) ) # ( !<A HREF="#SC1_d_read">SC1_d_read</A> & ( <A HREF="#BC1L3">BC1L3</A> & ( (<A HREF="#BC1L6">BC1L6</A> & (<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & <A HREF="#BC1L4">BC1L4</A>)) ) ) );


<P> --WB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:raminfr_be_0_avalon_slave_0_1_1_agent|m0_write~0 at LABCELL_X9_Y5_N42
<P><A NAME="WB2L1">WB2L1</A> = ( <A HREF="#V1L2">V1L2</A> & ( !<A HREF="#BC1L11">BC1L11</A> & ( (!<A HREF="#BC1L10">BC1L10</A> & (!<A HREF="#BC1L5">BC1L5</A> & (!<A HREF="#XB2_mem_used[1]">XB2_mem_used[1]</A> & !<A HREF="#BC1L8">BC1L8</A>))) ) ) );


<P> --YB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|read_latency_shift_reg~0 at LABCELL_X9_Y5_N21
<P><A NAME="YB2L37">YB2L37</A> = ( !<A HREF="#BC1L11">BC1L11</A> & ( (!<A HREF="#BC1L10">BC1L10</A> & (!<A HREF="#BC1L5">BC1L5</A> & (!<A HREF="#BC1L8">BC1L8</A> & <A HREF="#DB1_rst1">DB1_rst1</A>))) ) );


<P> --YB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|read_latency_shift_reg~1 at LABCELL_X9_Y5_N0
<P><A NAME="YB2L38">YB2L38</A> = ( !<A HREF="#YB2_wait_latency_counter[1]">YB2_wait_latency_counter[1]</A> & ( (<A HREF="#YB2L37">YB2L37</A> & (!<A HREF="#XB2_mem_used[1]">XB2_mem_used[1]</A> & (!<A HREF="#YB2_wait_latency_counter[0]">YB2_wait_latency_counter[0]</A> $ (!<A HREF="#WB2L1">WB2L1</A>)))) ) );


<P> --XB3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] at FF_X11_Y5_N50
<P> --register power-up is low

<P><A NAME="XB3_mem_used[1]">XB3_mem_used[1]</A> = DFFEAS(<A HREF="#XB3L5">XB3L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB3_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1] at FF_X11_Y5_N59
<P> --register power-up is low

<P><A NAME="YB3_wait_latency_counter[1]">YB3_wait_latency_counter[1]</A> = DFFEAS(<A HREF="#YB3L10">YB3L10</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB3_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0] at FF_X11_Y5_N56
<P> --register power-up is low

<P><A NAME="YB3_wait_latency_counter[0]">YB3_wait_latency_counter[0]</A> = DFFEAS(<A HREF="#YB3L11">YB3L11</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1 at LABCELL_X4_Y3_N27
<P><A NAME="BC1L9">BC1L9</A> = ( <A HREF="#BC1L6">BC1L6</A> & ( !<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & ( (!<A HREF="#AC1_read_accepted">AC1_read_accepted</A> & (<A HREF="#SC1_d_read">SC1_d_read</A> & (<A HREF="#BC1L4">BC1L4</A> & <A HREF="#BC1L3">BC1L3</A>))) ) ) );


<P> --SB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1 at LABCELL_X11_Y5_N12
<P><A NAME="SB1L4">SB1L4</A> = ( !<A HREF="#YB3_wait_latency_counter[0]">YB3_wait_latency_counter[0]</A> & ( <A HREF="#V1L2">V1L2</A> & ( (!<A HREF="#XB3_mem_used[1]">XB3_mem_used[1]</A> & (!<A HREF="#YB3_wait_latency_counter[1]">YB3_wait_latency_counter[1]</A> & (<A HREF="#BC1L9">BC1L9</A> & <A HREF="#DB1_rst1">DB1_rst1</A>))) ) ) ) # ( <A HREF="#YB3_wait_latency_counter[0]">YB3_wait_latency_counter[0]</A> & ( !<A HREF="#V1L2">V1L2</A> & ( (!<A HREF="#XB3_mem_used[1]">XB3_mem_used[1]</A> & (!<A HREF="#YB3_wait_latency_counter[1]">YB3_wait_latency_counter[1]</A> & (<A HREF="#BC1L9">BC1L9</A> & <A HREF="#DB1_rst1">DB1_rst1</A>))) ) ) );


<P> --XB5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[1] at FF_X11_Y5_N35
<P> --register power-up is low

<P><A NAME="XB5_mem_used[1]">XB5_mem_used[1]</A> = DFFEAS(<A HREF="#XB5L5">XB5L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB5_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[1] at FF_X11_Y5_N4
<P> --register power-up is low

<P><A NAME="YB5_wait_latency_counter[1]">YB5_wait_latency_counter[1]</A> = DFFEAS(<A HREF="#YB5L9">YB5L9</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB5_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[0] at FF_X11_Y5_N2
<P> --register power-up is low

<P><A NAME="YB5_wait_latency_counter[0]">YB5_wait_latency_counter[0]</A> = DFFEAS(<A HREF="#YB5L10">YB5L10</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2 at LABCELL_X11_Y5_N21
<P><A NAME="SB1L5">SB1L5</A> = ( !<A HREF="#YB5_wait_latency_counter[0]">YB5_wait_latency_counter[0]</A> & ( <A HREF="#V1L2">V1L2</A> & ( (!<A HREF="#XB5_mem_used[1]">XB5_mem_used[1]</A> & (<A HREF="#DB1_rst1">DB1_rst1</A> & (!<A HREF="#YB5_wait_latency_counter[1]">YB5_wait_latency_counter[1]</A> & <A HREF="#BC1L8">BC1L8</A>))) ) ) ) # ( <A HREF="#YB5_wait_latency_counter[0]">YB5_wait_latency_counter[0]</A> & ( !<A HREF="#V1L2">V1L2</A> & ( (!<A HREF="#XB5_mem_used[1]">XB5_mem_used[1]</A> & (<A HREF="#DB1_rst1">DB1_rst1</A> & (!<A HREF="#YB5_wait_latency_counter[1]">YB5_wait_latency_counter[1]</A> & <A HREF="#BC1L8">BC1L8</A>))) ) ) );


<P> --SB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3 at MLABCELL_X6_Y2_N30
<P><A NAME="SB1L6">SB1L6</A> = ( <A HREF="#V1L2">V1L2</A> & ( <A HREF="#YB6_waitrequest_reset_override">YB6_waitrequest_reset_override</A> & ( (!<A HREF="#YB6_wait_latency_counter[1]">YB6_wait_latency_counter[1]</A> & (!<A HREF="#XB6_mem_used[1]">XB6_mem_used[1]</A> & (!<A HREF="#YB6_wait_latency_counter[0]">YB6_wait_latency_counter[0]</A> & <A HREF="#BC1L5">BC1L5</A>))) ) ) ) # ( !<A HREF="#V1L2">V1L2</A> & ( <A HREF="#YB6_waitrequest_reset_override">YB6_waitrequest_reset_override</A> & ( (!<A HREF="#YB6_wait_latency_counter[1]">YB6_wait_latency_counter[1]</A> & (!<A HREF="#XB6_mem_used[1]">XB6_mem_used[1]</A> & (<A HREF="#YB6_wait_latency_counter[0]">YB6_wait_latency_counter[0]</A> & <A HREF="#BC1L5">BC1L5</A>))) ) ) );


<P> --XB1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] at FF_X11_Y6_N26
<P> --register power-up is low

<P><A NAME="XB1_mem_used[1]">XB1_mem_used[1]</A> = DFFEAS(<A HREF="#XB1L5">XB1L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --T1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest at FF_X10_Y4_N35
<P> --register power-up is low

<P><A NAME="T1_av_waitrequest">T1_av_waitrequest</A> = DFFEAS(<A HREF="#T1L69">T1L69</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal6~1 at LABCELL_X4_Y3_N6
<P><A NAME="BC1L7">BC1L7</A> = (<A HREF="#BC1L3">BC1L3</A> & (<A HREF="#BC1L4">BC1L4</A> & (<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & <A HREF="#BC1L6">BC1L6</A>)));


<P> --VB1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0] at FF_X9_Y6_N2
<P> --register power-up is low

<P><A NAME="VB1_saved_grant[0]">VB1_saved_grant[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#VB1L55">VB1L55</A>, <A HREF="#KC1L2">KC1L2</A>,  ,  , VCC);


<P> --LD1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest at FF_X11_Y6_N8
<P> --register power-up is low

<P><A NAME="LD1_waitrequest">LD1_waitrequest</A> = DFFEAS(<A HREF="#LD1L195">LD1L195</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --XB4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] at FF_X9_Y7_N31
<P> --register power-up is low

<P><A NAME="XB4_mem_used[1]">XB4_mem_used[1]</A> = DFFEAS(<A HREF="#XB4L11">XB4L11</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --BC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0 at LABCELL_X10_Y8_N15
<P><A NAME="BC1L2">BC1L2</A> = ( <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A> & ( (<A HREF="#SC1_W_alu_result[15]">SC1_W_alu_result[15]</A> & (!<A HREF="#SC1_W_alu_result[14]">SC1_W_alu_result[14]</A> & (!<A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A> & !<A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>))) ) );


<P> --SB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~4 at LABCELL_X11_Y6_N39
<P><A NAME="SB1L7">SB1L7</A> = ( !<A HREF="#LD1_waitrequest">LD1_waitrequest</A> & ( (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & (!<A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A> & <A HREF="#BC1L2">BC1L2</A>)) ) );


<P> --VB2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|saved_grant[0] at FF_X10_Y8_N22
<P> --register power-up is low

<P><A NAME="VB2_saved_grant[0]">VB2_saved_grant[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#VB2L58">VB2L58</A>, <A HREF="#KC2L2">KC2L2</A>,  ,  , VCC);


<P> --XB7_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] at FF_X11_Y7_N7
<P> --register power-up is low

<P><A NAME="XB7_mem_used[1]">XB7_mem_used[1]</A> = DFFEAS(<A HREF="#XB7L11">XB7L11</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~5 at LABCELL_X10_Y8_N12
<P><A NAME="SB1L8">SB1L8</A> = ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( (!<A HREF="#SC1_W_alu_result[15]">SC1_W_alu_result[15]</A> & (<A HREF="#SC1_W_alu_result[14]">SC1_W_alu_result[14]</A> & (!<A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A> & <A HREF="#DB1_rst1">DB1_rst1</A>))) ) );


<P> --SB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0 at LABCELL_X11_Y6_N51
<P><A NAME="SB1L1">SB1L1</A> = ( <A HREF="#XB1_mem_used[1]">XB1_mem_used[1]</A> & ( (!<A HREF="#SB1L7">SB1L7</A> & !<A HREF="#SB1L8">SB1L8</A>) ) ) # ( !<A HREF="#XB1_mem_used[1]">XB1_mem_used[1]</A> & ( (!<A HREF="#SB1L7">SB1L7</A> & (!<A HREF="#SB1L8">SB1L8</A> & ((!<A HREF="#BC1L7">BC1L7</A>) # (!<A HREF="#T1L70Q">T1L70Q</A>)))) ) );


<P> --SB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1 at LABCELL_X11_Y6_N36
<P><A NAME="SB1L2">SB1L2</A> = ( !<A HREF="#SB1L6">SB1L6</A> & ( (!<A HREF="#SB1L4">SB1L4</A> & (<A HREF="#SB1L1">SB1L1</A> & !<A HREF="#SB1L5">SB1L5</A>)) ) );


<P> --YB4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] at FF_X9_Y7_N38
<P> --register power-up is low

<P><A NAME="YB4_read_latency_shift_reg[0]">YB4_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#YB4L39">YB4L39</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB4_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][73] at FF_X9_Y7_N20
<P> --register power-up is low

<P><A NAME="XB4_mem[0][73]">XB4_mem[0][73]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#XB4L12">XB4L12</A>, <A HREF="#XB4L14">XB4L14</A>,  ,  , VCC);


<P> --XB4_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55] at FF_X9_Y7_N23
<P> --register power-up is low

<P><A NAME="XB4_mem[0][55]">XB4_mem[0][55]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#XB4L12">XB4L12</A>, <A HREF="#XB4L15">XB4L15</A>,  ,  , VCC);


<P> --TB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src0_valid~0 at LABCELL_X9_Y7_N18
<P><A NAME="TB2L1">TB2L1</A> = (<A HREF="#YB4_read_latency_shift_reg[0]">YB4_read_latency_shift_reg[0]</A> & ((!<A HREF="#XB4_mem[0][55]">XB4_mem[0][55]</A>) # (!<A HREF="#XB4_mem[0][73]">XB4_mem[0][73]</A>)));


<P> --YB7_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0] at FF_X11_Y7_N50
<P> --register power-up is low

<P><A NAME="YB7_read_latency_shift_reg[0]">YB7_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#YB7L4">YB7L4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB7_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73] at FF_X11_Y7_N44
<P> --register power-up is low

<P><A NAME="XB7_mem[0][73]">XB7_mem[0][73]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#XB7L12">XB7L12</A>, <A HREF="#XB7L14">XB7L14</A>,  ,  , VCC);


<P> --XB7_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55] at FF_X11_Y7_N47
<P> --register power-up is low

<P><A NAME="XB7_mem[0][55]">XB7_mem[0][55]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#XB7L12">XB7L12</A>, <A HREF="#XB7L15">XB7L15</A>,  ,  , VCC);


<P> --TB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_006|src0_valid~0 at LABCELL_X11_Y7_N42
<P><A NAME="TB3L1">TB3L1</A> = (<A HREF="#YB7_read_latency_shift_reg[0]">YB7_read_latency_shift_reg[0]</A> & ((!<A HREF="#XB7_mem[0][55]">XB7_mem[0][55]</A>) # (!<A HREF="#XB7_mem[0][73]">XB7_mem[0][73]</A>)));


<P> --YB1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] at FF_X10_Y4_N13
<P> --register power-up is low

<P><A NAME="YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#YB1L36">YB1L36</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|read_latency_shift_reg[0] at FF_X9_Y5_N55
<P> --register power-up is low

<P><A NAME="YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> = DFFEAS(<A HREF="#YB2L39">YB2L39</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] at FF_X11_Y5_N19
<P> --register power-up is low

<P><A NAME="YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SB1L4">SB1L4</A>,  ,  , VCC);


<P> --YB5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|read_latency_shift_reg[0] at FF_X11_Y5_N16
<P> --register power-up is low

<P><A NAME="YB5_read_latency_shift_reg[0]">YB5_read_latency_shift_reg[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SB1L5">SB1L5</A>,  ,  , VCC);


<P> --GC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0 at LABCELL_X12_Y6_N36
<P><A NAME="GC1L2">GC1L2</A> = ( !<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> & ( (!<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & (!<A HREF="#YB5_read_latency_shift_reg[0]">YB5_read_latency_shift_reg[0]</A> & (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & !<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>))) ) );


<P> --AC1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer at FF_X12_Y6_N20
<P> --register power-up is low

<P><A NAME="AC1_end_begintransfer">AC1_end_begintransfer</A> = DFFEAS(<A HREF="#AC1L6">AC1L6</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1 at LABCELL_X12_Y6_N48
<P><A NAME="AC1L2">AC1L2</A> = ( <A HREF="#AC1_write_accepted">AC1_write_accepted</A> & ( (!<A HREF="#SC1_d_write">SC1_d_write</A> & !<A HREF="#SC1_d_read">SC1_d_read</A>) ) ) # ( !<A HREF="#AC1_write_accepted">AC1_write_accepted</A> & ( (!<A HREF="#SC1_d_read">SC1_d_read</A> & ((!<A HREF="#AC1_end_begintransfer">AC1_end_begintransfer</A>) # ((!<A HREF="#SC1_d_write">SC1_d_write</A>) # (!<A HREF="#DB1_rst1">DB1_rst1</A>)))) ) );


<P> --AC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~2 at LABCELL_X12_Y6_N12
<P><A NAME="AC1L3">AC1L3</A> = ( <A HREF="#SC1_d_read">SC1_d_read</A> & ( (!<A HREF="#AC1L2">AC1L2</A> & ((!<A HREF="#GC1L2">GC1L2</A>) # ((<A HREF="#TB3L1">TB3L1</A>) # (<A HREF="#TB2L1">TB2L1</A>)))) ) ) # ( !<A HREF="#SC1_d_read">SC1_d_read</A> & ( !<A HREF="#AC1L2">AC1L2</A> ) );


<P> --SC1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall at LABCELL_X12_Y6_N27
<P><A NAME="SC1_E_st_stall">SC1_E_st_stall</A> = ( <A HREF="#AC1L1">AC1L1</A> & ( <A HREF="#SC1L991">SC1L991</A> ) ) # ( !<A HREF="#AC1L1">AC1L1</A> & ( <A HREF="#SC1L991">SC1L991</A> ) ) # ( <A HREF="#AC1L1">AC1L1</A> & ( !<A HREF="#SC1L991">SC1L991</A> & ( (<A HREF="#SC1_d_write">SC1_d_write</A> & ((!<A HREF="#AC1L3">AC1L3</A>) # ((!<A HREF="#YB2L38">YB2L38</A> & <A HREF="#SB1L2">SB1L2</A>)))) ) ) ) # ( !<A HREF="#AC1L1">AC1L1</A> & ( !<A HREF="#SC1L991">SC1L991</A> & ( (<A HREF="#SC1_d_write">SC1_d_write</A> & !<A HREF="#AC1L3">AC1L3</A>) ) ) );


<P> --DB1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state at FF_X3_Y3_N38
<P> --register power-up is low

<P><A NAME="DB1_state">DB1_state</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L50">DB1L50</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>);


<P> --DB1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid at FF_X3_Y3_N20
<P> --register power-up is low

<P><A NAME="DB1_user_saw_rvalid">DB1_user_saw_rvalid</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L87">DB1L87</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND);


<P> --DB1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0 at MLABCELL_X3_Y3_N6
<P><A NAME="DB1L74">DB1L74</A> = AMPP_FUNCTION(!<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#DB1_state">DB1_state</A>, !<A HREF="#DB1_td_shift[9]">DB1_td_shift[9]</A>, !<A HREF="#DB1_count[1]">DB1_count[1]</A>, !<A HREF="#DB1_user_saw_rvalid">DB1_user_saw_rvalid</A>);


<P> --DB1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav at FF_X2_Y3_N44
<P> --register power-up is low

<P><A NAME="DB1_tck_t_dav">DB1_tck_t_dav</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L59">DB1L59</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND);


<P> --DB1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1] at FF_X3_Y3_N50
<P> --register power-up is low

<P><A NAME="DB1_td_shift[1]">DB1_td_shift[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L78">DB1L78</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#DB1L62">DB1L62</A>);


<P> --DB1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9] at FF_X3_Y3_N44
<P> --register power-up is low

<P><A NAME="DB1_count[9]">DB1_count[9]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L17">DB1L17</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#DB1L62">DB1L62</A>);


<P> --DB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid at FF_X6_Y3_N55
<P> --register power-up is low

<P><A NAME="DB1_rvalid">DB1_rvalid</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#DB1_rvalid0">DB1_rvalid0</A>, !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>, GND);


<P> --DB1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1 at MLABCELL_X3_Y3_N24
<P><A NAME="DB1L75">DB1L75</A> = AMPP_FUNCTION(!<A HREF="#DB1_rvalid">DB1_rvalid</A>, !<A HREF="#DB1L74">DB1L74</A>, !<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#DB1_tck_t_dav">DB1_tck_t_dav</A>, !<A HREF="#DB1_state">DB1_state</A>, !<A HREF="#DB1_td_shift[1]">DB1_td_shift[1]</A>);


<P> --DB1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 at MLABCELL_X3_Y1_N51
<P><A NAME="DB1L62">DB1L62</A> = AMPP_FUNCTION(!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#H1_splitter_nodes_receive_0[3]">H1_splitter_nodes_receive_0[3]</A>);


<P> --RD3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 at FF_X1_Y4_N16
<P> --register power-up is low

<P><A NAME="RD3_din_s1">RD3_din_s1</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  ,  , <A HREF="#DD1_monitor_ready">DD1_monitor_ready</A>,  ,  , VCC);


<P> --PD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8 at LABCELL_X2_Y4_N0
<P><A NAME="PD1L59">PD1L59</A> = ( <A HREF="#BD1_break_readreg[0]">BD1_break_readreg[0]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#LD1_MonDReg[0]">LD1_MonDReg[0]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[2]">PD1_sr[2]</A>)))) ) ) # ( !<A HREF="#BD1_break_readreg[0]">BD1_break_readreg[0]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[0]">LD1_MonDReg[0]</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[2]">PD1_sr[2]</A>)))) ) );


<P> --PD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~9 at LABCELL_X2_Y4_N30
<P><A NAME="PD1L14">PD1L14</A> = ( <A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & ( (!<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A>) # ((!<A HREF="#Q1_state[4]">Q1_state[4]</A>) # (<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>)) ) );


<P> --PD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3]~10 at LABCELL_X2_Y4_N33
<P><A NAME="PD1L15">PD1L15</A> = (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & (!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & ((<A HREF="#Q1_state[4]">Q1_state[4]</A>) # (<A HREF="#Q1_state[3]">Q1_state[3]</A>))));


<P> --MD1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir at LABCELL_X1_Y4_N27
<P><A NAME="MD1_virtual_state_uir">MD1_virtual_state_uir</A> = ( <A HREF="#Q1_state[8]">Q1_state[8]</A> & ( (<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & <A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A>) ) );


<P> --RD2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 at FF_X1_Y3_N52
<P> --register power-up is low

<P><A NAME="RD2_din_s1">RD2_din_s1</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  ,  , <A HREF="#SC1_hbreak_enabled">SC1_hbreak_enabled</A>,  ,  , VCC);


<P> --SC1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg at FF_X17_Y7_N50
<P> --register power-up is low

<P><A NAME="SC1_R_wr_dst_reg">SC1_R_wr_dst_reg</A> = DFFEAS(<A HREF="#SC1_D_wr_dst_reg">SC1_D_wr_dst_reg</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid at FF_X12_Y6_N35
<P> --register power-up is low

<P><A NAME="SC1_W_valid">SC1_W_valid</A> = DFFEAS(<A HREF="#SC1L866">SC1L866</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren at LABCELL_X17_Y7_N9
<P><A NAME="SC1_W_rf_wren">SC1_W_rf_wren</A> = ( <A HREF="#SC1_R_wr_dst_reg">SC1_R_wr_dst_reg</A> & ( (<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>) # (<A HREF="#SC1_W_valid">SC1_W_valid</A>) ) ) # ( !<A HREF="#SC1_R_wr_dst_reg">SC1_R_wr_dst_reg</A> & ( <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A> ) );


<P> --SC1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld at FF_X15_Y6_N34
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> = DFFEAS(<A HREF="#SC1L225">SC1L225</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result at FF_X25_Y7_N37
<P> --register power-up is low

<P><A NAME="SC1_W_cmp_result">SC1_W_cmp_result</A> = DFFEAS(<A HREF="#SC1L343">SC1L343</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0] at FF_X18_Y9_N13
<P> --register power-up is low

<P><A NAME="SC1_W_control_rd_data[0]">SC1_W_control_rd_data[0]</A> = DFFEAS(<A HREF="#SC1L346">SC1L346</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0] at FF_X17_Y7_N14
<P> --register power-up is low

<P><A NAME="SC1_R_dst_regnum[0]">SC1_R_dst_regnum[0]</A> = DFFEAS(<A HREF="#SC1L252">SC1L252</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1] at FF_X17_Y7_N44
<P> --register power-up is low

<P><A NAME="SC1_R_dst_regnum[1]">SC1_R_dst_regnum[1]</A> = DFFEAS(<A HREF="#SC1L254">SC1L254</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2] at FF_X17_Y7_N17
<P> --register power-up is low

<P><A NAME="SC1_R_dst_regnum[2]">SC1_R_dst_regnum[2]</A> = DFFEAS(<A HREF="#SC1L256">SC1L256</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3] at FF_X17_Y7_N29
<P> --register power-up is low

<P><A NAME="SC1_R_dst_regnum[3]">SC1_R_dst_regnum[3]</A> = DFFEAS(<A HREF="#SC1L258">SC1L258</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4] at FF_X17_Y7_N26
<P> --register power-up is low

<P><A NAME="SC1_R_dst_regnum[4]">SC1_R_dst_regnum[4]</A> = DFFEAS(<A HREF="#SC1L260">SC1L260</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --DE1_altera_reset_synchronizer_int_chain[4] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4] at FF_X8_Y2_N28
<P> --register power-up is low

<P><A NAME="DE1_altera_reset_synchronizer_int_chain[4]">DE1_altera_reset_synchronizer_int_chain[4]</A> = DFFEAS(<A HREF="#DE1L12">DE1L12</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --DE1_r_sync_rst_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[1] at FF_X8_Y2_N11
<P> --register power-up is low

<P><A NAME="DE1_r_sync_rst_chain[1]">DE1_r_sync_rst_chain[1]</A> = DFFEAS(<A HREF="#DE1L22">DE1L22</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --DE1L1 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|WideOr0~0 at MLABCELL_X8_Y2_N24
<P><A NAME="DE1L1">DE1L1</A> = ( <A HREF="#DE1_altera_reset_synchronizer_int_chain[4]">DE1_altera_reset_synchronizer_int_chain[4]</A> ) # ( !<A HREF="#DE1_altera_reset_synchronizer_int_chain[4]">DE1_altera_reset_synchronizer_int_chain[4]</A> & ( (!<A HREF="#DE1_r_sync_rst_chain[1]">DE1_r_sync_rst_chain[1]</A> & <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>) ) );


<P> --EE3_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X9_Y5_N5
<P> --register power-up is low

<P><A NAME="EE3_altera_reset_synchronizer_int_chain[1]">EE3_altera_reset_synchronizer_int_chain[1]</A> = DFFEAS(<A HREF="#EE3L4">EE3L4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#key0_d3[0]">key0_d3[0]</A>,  ,  ,  ,  ,  ,  );


<P> --key0_d2[0] is key0_d2[0] at FF_X8_Y2_N40
<P> --register power-up is low

<P><A NAME="key0_d2[0]">key0_d2[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#key0_d1[0]">key0_d1[0]</A>,  ,  , VCC);


<P> --GC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1 at LABCELL_X12_Y6_N39
<P><A NAME="GC1_WideOr1">GC1_WideOr1</A> = ( !<A HREF="#TB2L1">TB2L1</A> & ( (!<A HREF="#TB3L1">TB3L1</A> & <A HREF="#GC1L2">GC1L2</A>) ) );


<P> --SC1L981 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0 at LABCELL_X13_Y6_N18
<P><A NAME="SC1L981">SC1L981</A> = ( <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A> & ( <A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> ) );


<P> --SC1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt at LABCELL_X13_Y6_N21
<P><A NAME="SC1_d_read_nxt">SC1_d_read_nxt</A> = ( <A HREF="#SC1L981">SC1L981</A> ) # ( !<A HREF="#SC1L981">SC1L981</A> & ( (<A HREF="#GC1_WideOr1">GC1_WideOr1</A> & <A HREF="#SC1_d_read">SC1_d_read</A>) ) );


<P> --AC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0 at LABCELL_X12_Y6_N54
<P><A NAME="AC1L8">AC1L8</A> = ( <A HREF="#AC1_read_accepted">AC1_read_accepted</A> & ( <A HREF="#SC1_d_read">SC1_d_read</A> & ( <A HREF="#GC1_WideOr1">GC1_WideOr1</A> ) ) ) # ( !<A HREF="#AC1_read_accepted">AC1_read_accepted</A> & ( <A HREF="#SC1_d_read">SC1_d_read</A> & ( (<A HREF="#GC1_WideOr1">GC1_WideOr1</A> & (<A HREF="#DB1_rst1">DB1_rst1</A> & ((!<A HREF="#SB1L2">SB1L2</A>) # (<A HREF="#YB2L38">YB2L38</A>)))) ) ) ) # ( <A HREF="#AC1_read_accepted">AC1_read_accepted</A> & ( !<A HREF="#SC1_d_read">SC1_d_read</A> & ( <A HREF="#GC1_WideOr1">GC1_WideOr1</A> ) ) );


<P> --SC1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11] at FF_X15_Y7_N22
<P> --register power-up is low

<P><A NAME="SC1_D_iw[11]">SC1_D_iw[11]</A> = DFFEAS(<A HREF="#SC1L638">SC1L638</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  ,  ,  );


<P> --SC1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13] at FF_X15_Y7_N7
<P> --register power-up is low

<P><A NAME="SC1_D_iw[13]">SC1_D_iw[13]</A> = DFFEAS(<A HREF="#SC1L640">SC1L640</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  ,  ,  );


<P> --SC1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15] at FF_X10_Y7_N25
<P> --register power-up is low

<P><A NAME="SC1_D_iw[15]">SC1_D_iw[15]</A> = DFFEAS(<A HREF="#SC1L642">SC1L642</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  ,  ,  );


<P> --SC1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16] at FF_X16_Y5_N37
<P> --register power-up is low

<P><A NAME="SC1_D_iw[16]">SC1_D_iw[16]</A> = DFFEAS(<A HREF="#SC1L643">SC1L643</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  ,  ,  );


<P> --SC1L592 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0 at LABCELL_X22_Y6_N24
<P><A NAME="SC1L592">SC1L592</A> = ( !<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( <A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A>))) ) ) );


<P> --SC1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1] at FF_X13_Y7_N2
<P> --register power-up is low

<P><A NAME="SC1_D_iw[1]">SC1_D_iw[1]</A> = DFFEAS(<A HREF="#SC1L628">SC1L628</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  ,  ,  );


<P> --SC1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3] at FF_X13_Y7_N5
<P> --register power-up is low

<P><A NAME="SC1_D_iw[3]">SC1_D_iw[3]</A> = DFFEAS(<A HREF="#SC1L630">SC1L630</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  ,  ,  );


<P> --SC1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4] at FF_X13_Y7_N32
<P> --register power-up is low

<P><A NAME="SC1_D_iw[4]">SC1_D_iw[4]</A> = DFFEAS(<A HREF="#SC1L631">SC1L631</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  ,  ,  );


<P> --SC1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5] at FF_X15_Y6_N49
<P> --register power-up is low

<P><A NAME="SC1_D_iw[5]">SC1_D_iw[5]</A> = DFFEAS(<A HREF="#SC1L632">SC1L632</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  ,  ,  );


<P> --SC1L579 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0 at MLABCELL_X15_Y6_N42
<P><A NAME="SC1L579">SC1L579</A> = ( !<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( !<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & ( (<A HREF="#SC1L264Q">SC1L264Q</A> & (<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & (<A HREF="#SC1L270Q">SC1L270Q</A> & <A HREF="#SC1L268Q">SC1L268Q</A>))) ) ) );


<P> --SC1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1 at LABCELL_X22_Y6_N27
<P><A NAME="SC1L593">SC1L593</A> = ( !<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) );


<P> --SC1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2 at LABCELL_X22_Y6_N42
<P><A NAME="SC1L594">SC1L594</A> = ( <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( !<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & ( (<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A>))) ) ) );


<P> --SC1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0 at LABCELL_X22_Y6_N48
<P><A NAME="SC1L238">SC1L238</A> = ( !<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (!<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & !<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>))) ) );


<P> --SC1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right at FF_X18_Y8_N10
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> = DFFEAS(<A HREF="#SC1L241">SC1L241</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L447 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~0 at LABCELL_X24_Y8_N24
<P><A NAME="SC1L447">SC1L447</A> = ( <A HREF="#SC1_E_shift_rot_result[2]">SC1_E_shift_rot_result[2]</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#SC1_E_shift_rot_result[4]">SC1_E_shift_rot_result[4]</A>) ) ) # ( !<A HREF="#SC1_E_shift_rot_result[2]">SC1_E_shift_rot_result[2]</A> & ( (<A HREF="#SC1_E_shift_rot_result[4]">SC1_E_shift_rot_result[4]</A> & <A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A>) ) );


<P> --SC1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0 at LABCELL_X19_Y6_N12
<P><A NAME="SC1L226">SC1L226</A> = ( !<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( <A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & ( (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & <A HREF="#SC1L579">SC1L579</A>)) ) ) );


<P> --SC1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R at FF_X12_Y6_N32
<P> --register power-up is low

<P><A NAME="SC1_E_valid_from_R">SC1_E_valid_from_R</A> = DFFEAS(<A HREF="#SC1L578">SC1L578</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br at FF_X18_Y6_N53
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_br">SC1_R_ctrl_br</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1L700">SC1L700</A>,  ,  , VCC);


<P> --SC1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid at FF_X16_Y6_N4
<P> --register power-up is low

<P><A NAME="SC1_R_valid">SC1_R_valid</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_D_valid">SC1_D_valid</A>,  ,  , VCC);


<P> --SC1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr at FF_X17_Y6_N31
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_retaddr">SC1_R_ctrl_retaddr</A> = DFFEAS(<A HREF="#SC1L235">SC1L235</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L745 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0 at LABCELL_X18_Y6_N6
<P><A NAME="SC1L745">SC1L745</A> = ( <A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A> & ( ((<A HREF="#SC1_R_ctrl_retaddr">SC1_R_ctrl_retaddr</A> & <A HREF="#SC1_R_valid">SC1_R_valid</A>)) # (<A HREF="#SC1_R_ctrl_br">SC1_R_ctrl_br</A>) ) ) # ( !<A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A> & ( (<A HREF="#SC1_R_ctrl_retaddr">SC1_R_ctrl_retaddr</A> & <A HREF="#SC1_R_valid">SC1_R_valid</A>) ) );


<P> --SC1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct at FF_X16_Y6_N11
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_jmp_direct">SC1_R_ctrl_jmp_direct</A> = DFFEAS(<A HREF="#SC1L223">SC1L223</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L746 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1 at MLABCELL_X15_Y6_N27
<P><A NAME="SC1L746">SC1L746</A> = (<A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A> & <A HREF="#SC1_R_ctrl_jmp_direct">SC1_R_ctrl_jmp_direct</A>);


<P> --SC1L732 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~2 at LABCELL_X24_Y8_N30
<P><A NAME="SC1L732">SC1L732</A> = ( <A HREF="#SC1_D_iw[7]">SC1_D_iw[7]</A> & ( (!<A HREF="#SC1L745">SC1L745</A> & (((<A HREF="#YC1_q_b[3]">YC1_q_b[3]</A>)) # (<A HREF="#SC1L746">SC1L746</A>))) # (<A HREF="#SC1L745">SC1L745</A> & (((<A HREF="#SC1L2">SC1L2</A>)))) ) ) # ( !<A HREF="#SC1_D_iw[7]">SC1_D_iw[7]</A> & ( (!<A HREF="#SC1L745">SC1L745</A> & (!<A HREF="#SC1L746">SC1L746</A> & ((<A HREF="#YC1_q_b[3]">YC1_q_b[3]</A>)))) # (<A HREF="#SC1L745">SC1L745</A> & (((<A HREF="#SC1L2">SC1L2</A>)))) ) );


<P> --SC1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm at FF_X18_Y6_N17
<P> --register power-up is low

<P><A NAME="SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> = DFFEAS(<A HREF="#SC1L771">SC1L771</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot at FF_X19_Y6_N10
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_src_imm5_shift_rot">SC1_R_ctrl_src_imm5_shift_rot</A> = DFFEAS(<A HREF="#SC1L245">SC1L245</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L769 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0 at LABCELL_X18_Y9_N45
<P><A NAME="SC1L769">SC1L769</A> = ( !<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ( !<A HREF="#SC1_R_ctrl_src_imm5_shift_rot">SC1_R_ctrl_src_imm5_shift_rot</A> ) );


<P> --SC1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16 at FF_X15_Y6_N13
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> = DFFEAS(<A HREF="#SC1L216">SC1L216</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero at FF_X17_Y6_N13
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_force_src2_zero">SC1_R_ctrl_force_src2_zero</A> = DFFEAS(<A HREF="#SC1L215">SC1L215</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L767 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~1 at LABCELL_X18_Y9_N36
<P><A NAME="SC1L767">SC1L767</A> = ( !<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ( (!<A HREF="#SC1_R_ctrl_force_src2_zero">SC1_R_ctrl_force_src2_zero</A> & ((!<A HREF="#SC1L769">SC1L769</A> & (<A HREF="#SC1_D_iw[9]">SC1_D_iw[9]</A>)) # (<A HREF="#SC1L769">SC1L769</A> & ((<A HREF="#YC2_q_b[3]">YC2_q_b[3]</A>))))) ) );


<P> --SC1L301 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0 at LABCELL_X24_Y6_N33
<P><A NAME="SC1L301">SC1L301</A> = ( <A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( (<A HREF="#SC1L270Q">SC1L270Q</A>) # (<A HREF="#SC1L579">SC1L579</A>) ) ) # ( !<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( (!<A HREF="#SC1L579">SC1L579</A> & <A HREF="#SC1L270Q">SC1L270Q</A>) ) );


<P> --SC1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3 at MLABCELL_X21_Y6_N33
<P><A NAME="SC1L595">SC1L595</A> = ( !<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & ( (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & !<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A>))) ) ) );


<P> --SC1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1 at LABCELL_X16_Y6_N12
<P><A NAME="SC1L580">SC1L580</A> = ( <A HREF="#SC1L268Q">SC1L268Q</A> & ( !<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( (!<A HREF="#SC1L264Q">SC1L264Q</A> & (!<A HREF="#SC1L270Q">SC1L270Q</A> & (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & !<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>))) ) ) );


<P> --SC1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2 at LABCELL_X16_Y6_N18
<P><A NAME="SC1L581">SC1L581</A> = ( <A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & ( !<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( (<A HREF="#SC1L264Q">SC1L264Q</A> & (!<A HREF="#SC1L270Q">SC1L270Q</A> & (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & <A HREF="#SC1L268Q">SC1L268Q</A>))) ) ) );


<P> --SC1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3 at LABCELL_X16_Y6_N51
<P><A NAME="SC1L582">SC1L582</A> = ( !<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( <A HREF="#SC1L264Q">SC1L264Q</A> & ( (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (!<A HREF="#SC1L268Q">SC1L268Q</A> & (!<A HREF="#SC1L270Q">SC1L270Q</A> & <A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>))) ) ) );


<P> --SC1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4 at LABCELL_X16_Y6_N0
<P><A NAME="SC1L583">SC1L583</A> = ( !<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( !<A HREF="#SC1L264Q">SC1L264Q</A> & ( (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & (<A HREF="#SC1L270Q">SC1L270Q</A> & (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & <A HREF="#SC1L268Q">SC1L268Q</A>))) ) ) );


<P> --SC1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5 at LABCELL_X16_Y6_N15
<P><A NAME="SC1L584">SC1L584</A> = ( <A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( !<A HREF="#SC1L268Q">SC1L268Q</A> & ( (!<A HREF="#SC1L264Q">SC1L264Q</A> & (!<A HREF="#SC1L270Q">SC1L270Q</A> & (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & !<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A>))) ) ) );


<P> --SC1L299 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0 at LABCELL_X19_Y6_N21
<P><A NAME="SC1L299">SC1L299</A> = ( <A HREF="#SC1L301">SC1L301</A> ) # ( !<A HREF="#SC1L301">SC1L301</A> & ( (((<A HREF="#SC1L579">SC1L579</A> & <A HREF="#SC1L198">SC1L198</A>)) # (<A HREF="#SC1L197">SC1L197</A>)) # (<A HREF="#SC1L201">SC1L201</A>) ) );


<P> --SC1L300 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1 at LABCELL_X19_Y6_N51
<P><A NAME="SC1L300">SC1L300</A> = ( <A HREF="#SC1L268Q">SC1L268Q</A> & ( <A HREF="#SC1L579">SC1L579</A> & ( <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> ) ) ) # ( !<A HREF="#SC1L268Q">SC1L268Q</A> & ( <A HREF="#SC1L579">SC1L579</A> & ( <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> ) ) ) # ( <A HREF="#SC1L268Q">SC1L268Q</A> & ( !<A HREF="#SC1L579">SC1L579</A> ) );


<P> --SC1L298 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1 at LABCELL_X19_Y6_N18
<P><A NAME="SC1L298">SC1L298</A> = ( <A HREF="#SC1L197">SC1L197</A> ) # ( !<A HREF="#SC1L197">SC1L197</A> & ( (((<A HREF="#SC1L579">SC1L579</A> & <A HREF="#SC1L198">SC1L198</A>)) # (<A HREF="#SC1L300">SC1L300</A>)) # (<A HREF="#SC1L201">SC1L201</A>) ) );


<P> --SC1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub at FF_X17_Y6_N37
<P> --register power-up is low

<P><A NAME="SC1_E_alu_sub">SC1_E_alu_sub</A> = DFFEAS(<A HREF="#SC1L342">SC1L342</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4 at LABCELL_X22_Y6_N54
<P><A NAME="SC1L596">SC1L596</A> = ( <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( !<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (!<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & !<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A>))) ) ) );


<P> --SC1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl at LABCELL_X19_Y7_N42
<P><A NAME="SC1_D_op_rdctl">SC1_D_op_rdctl</A> = ( <A HREF="#SC1L579">SC1L579</A> & ( <A HREF="#SC1L596">SC1L596</A> ) );


<P> --SC1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5 at MLABCELL_X21_Y6_N30
<P><A NAME="SC1L597">SC1L597</A> = ( !<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & ( <A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (!<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & !<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A>))) ) ) );


<P> --SC1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6 at MLABCELL_X21_Y6_N24
<P><A NAME="SC1L598">SC1L598</A> = ( !<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & ( !<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( (!<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & !<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>))) ) ) );


<P> --SC1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6 at LABCELL_X16_Y6_N42
<P><A NAME="SC1L585">SC1L585</A> = ( !<A HREF="#SC1L264Q">SC1L264Q</A> & ( <A HREF="#SC1L270Q">SC1L270Q</A> & ( (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (!<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & !<A HREF="#SC1L268Q">SC1L268Q</A>))) ) ) );


<P> --SC1L698 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0 at LABCELL_X16_Y6_N24
<P><A NAME="SC1L698">SC1L698</A> = ( <A HREF="#SC1L268Q">SC1L268Q</A> & ( (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ((!<A HREF="#SC1L270Q">SC1L270Q</A>) # (!<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A>))) ) ) # ( !<A HREF="#SC1L268Q">SC1L268Q</A> & ( !<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> ) );


<P> --SC1L699 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~1 at LABCELL_X16_Y9_N27
<P><A NAME="SC1L699">SC1L699</A> = ( <A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & ( <A HREF="#SC1L264Q">SC1L264Q</A> ) );


<P> --SC1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0 at LABCELL_X16_Y6_N30
<P><A NAME="SC1L203">SC1L203</A> = ( !<A HREF="#SC1L580">SC1L580</A> & ( !<A HREF="#SC1L585">SC1L585</A> & ( (!<A HREF="#SC1L583">SC1L583</A> & (!<A HREF="#SC1L584">SC1L584</A> & ((!<A HREF="#SC1L698">SC1L698</A>) # (!<A HREF="#SC1L699">SC1L699</A>)))) ) ) );


<P> --SC1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1 at MLABCELL_X21_Y6_N36
<P><A NAME="SC1L204">SC1L204</A> = ( <A HREF="#SC1L198">SC1L198</A> & ( <A HREF="#SC1L597">SC1L597</A> & ( (!<A HREF="#SC1L203">SC1L203</A>) # ((<A HREF="#SC1L579">SC1L579</A>) # (<A HREF="#SC1L250">SC1L250</A>)) ) ) ) # ( !<A HREF="#SC1L198">SC1L198</A> & ( <A HREF="#SC1L597">SC1L597</A> & ( (!<A HREF="#SC1L203">SC1L203</A>) # ((<A HREF="#SC1L579">SC1L579</A>) # (<A HREF="#SC1L250">SC1L250</A>)) ) ) ) # ( <A HREF="#SC1L198">SC1L198</A> & ( !<A HREF="#SC1L597">SC1L597</A> & ( (!<A HREF="#SC1L203">SC1L203</A>) # ((<A HREF="#SC1L579">SC1L579</A>) # (<A HREF="#SC1L250">SC1L250</A>)) ) ) ) # ( !<A HREF="#SC1L198">SC1L198</A> & ( !<A HREF="#SC1L597">SC1L597</A> & ( (!<A HREF="#SC1L203">SC1L203</A>) # (((<A HREF="#SC1L598">SC1L598</A> & <A HREF="#SC1L579">SC1L579</A>)) # (<A HREF="#SC1L250">SC1L250</A>)) ) ) );


<P> --SC1L446 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~1 at LABCELL_X24_Y8_N42
<P><A NAME="SC1L446">SC1L446</A> = ( <A HREF="#SC1_E_shift_rot_result[1]">SC1_E_shift_rot_result[1]</A> & ( <A HREF="#SC1L402Q">SC1L402Q</A> ) ) # ( !<A HREF="#SC1_E_shift_rot_result[1]">SC1_E_shift_rot_result[1]</A> & ( <A HREF="#SC1L402Q">SC1L402Q</A> & ( <A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> ) ) ) # ( <A HREF="#SC1_E_shift_rot_result[1]">SC1_E_shift_rot_result[1]</A> & ( !<A HREF="#SC1L402Q">SC1L402Q</A> & ( !<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> ) ) );


<P> --SC1L766 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~2 at LABCELL_X18_Y9_N39
<P><A NAME="SC1L766">SC1L766</A> = ( !<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ( (!<A HREF="#SC1_R_ctrl_force_src2_zero">SC1_R_ctrl_force_src2_zero</A> & ((!<A HREF="#SC1L769">SC1L769</A> & (<A HREF="#SC1_D_iw[8]">SC1_D_iw[8]</A>)) # (<A HREF="#SC1L769">SC1L769</A> & ((<A HREF="#YC2_q_b[2]">YC2_q_b[2]</A>))))) ) );


<P> --SC1L731 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~3 at LABCELL_X24_Y8_N33
<P><A NAME="SC1L731">SC1L731</A> = ( <A HREF="#YC1_q_b[2]">YC1_q_b[2]</A> & ( (!<A HREF="#SC1L745">SC1L745</A> & ((!<A HREF="#SC1L746">SC1L746</A>) # ((<A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A>)))) # (<A HREF="#SC1L745">SC1L745</A> & (((<A HREF="#SC1L6">SC1L6</A>)))) ) ) # ( !<A HREF="#YC1_q_b[2]">YC1_q_b[2]</A> & ( (!<A HREF="#SC1L745">SC1L745</A> & (<A HREF="#SC1L746">SC1L746</A> & (<A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A>))) # (<A HREF="#SC1L745">SC1L745</A> & (((<A HREF="#SC1L6">SC1L6</A>)))) ) );


<P> --YB6L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~0 at MLABCELL_X8_Y4_N42
<P><A NAME="YB6L12">YB6L12</A> = ( <A HREF="#SB1L6">SB1L6</A> & ( <A HREF="#YB1L35">YB1L35</A> ) );


<P> --XB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]~1 at MLABCELL_X6_Y2_N21
<P><A NAME="XB6L3">XB6L3</A> = ( <A HREF="#XB6_mem_used[1]">XB6_mem_used[1]</A> & ( ((<A HREF="#YB1L35">YB1L35</A> & <A HREF="#SB1L6">SB1L6</A>)) # (<A HREF="#XB6_mem_used[0]">XB6_mem_used[0]</A>) ) ) # ( !<A HREF="#XB6_mem_used[1]">XB6_mem_used[1]</A> & ( (!<A HREF="#YB1L35">YB1L35</A> & (!<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & ((<A HREF="#XB6_mem_used[0]">XB6_mem_used[0]</A>)))) # (<A HREF="#YB1L35">YB1L35</A> & (((!<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & <A HREF="#XB6_mem_used[0]">XB6_mem_used[0]</A>)) # (<A HREF="#SB1L6">SB1L6</A>))) ) );


<P> --SC1L448 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~2 at LABCELL_X24_Y8_N12
<P><A NAME="SC1L448">SC1L448</A> = ( <A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ( <A HREF="#SC1_E_shift_rot_result[5]">SC1_E_shift_rot_result[5]</A> ) ) # ( !<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ( <A HREF="#SC1_E_shift_rot_result[3]">SC1_E_shift_rot_result[3]</A> ) );


<P> --SC1L733 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~4 at LABCELL_X24_Y8_N54
<P><A NAME="SC1L733">SC1L733</A> = ( <A HREF="#SC1L10">SC1L10</A> & ( <A HREF="#SC1_D_iw[8]">SC1_D_iw[8]</A> & ( ((<A HREF="#YC1_q_b[4]">YC1_q_b[4]</A>) # (<A HREF="#SC1L746">SC1L746</A>)) # (<A HREF="#SC1L745">SC1L745</A>) ) ) ) # ( !<A HREF="#SC1L10">SC1L10</A> & ( <A HREF="#SC1_D_iw[8]">SC1_D_iw[8]</A> & ( (!<A HREF="#SC1L745">SC1L745</A> & ((<A HREF="#YC1_q_b[4]">YC1_q_b[4]</A>) # (<A HREF="#SC1L746">SC1L746</A>))) ) ) ) # ( <A HREF="#SC1L10">SC1L10</A> & ( !<A HREF="#SC1_D_iw[8]">SC1_D_iw[8]</A> & ( ((!<A HREF="#SC1L746">SC1L746</A> & <A HREF="#YC1_q_b[4]">YC1_q_b[4]</A>)) # (<A HREF="#SC1L745">SC1L745</A>) ) ) ) # ( !<A HREF="#SC1L10">SC1L10</A> & ( !<A HREF="#SC1_D_iw[8]">SC1_D_iw[8]</A> & ( (!<A HREF="#SC1L745">SC1L745</A> & (!<A HREF="#SC1L746">SC1L746</A> & <A HREF="#YC1_q_b[4]">YC1_q_b[4]</A>)) ) ) );


<P> --SC1L768 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~3 at LABCELL_X18_Y9_N57
<P><A NAME="SC1L768">SC1L768</A> = ( <A HREF="#YC2_q_b[4]">YC2_q_b[4]</A> & ( (!<A HREF="#SC1_R_ctrl_force_src2_zero">SC1_R_ctrl_force_src2_zero</A> & (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ((<A HREF="#SC1_D_iw[10]">SC1_D_iw[10]</A>) # (<A HREF="#SC1L769">SC1L769</A>)))) ) ) # ( !<A HREF="#YC2_q_b[4]">YC2_q_b[4]</A> & ( (!<A HREF="#SC1_R_ctrl_force_src2_zero">SC1_R_ctrl_force_src2_zero</A> & (!<A HREF="#SC1L769">SC1L769</A> & (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & <A HREF="#SC1_D_iw[10]">SC1_D_iw[10]</A>))) ) );


<P> --SC1L449 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~3 at LABCELL_X24_Y8_N18
<P><A NAME="SC1L449">SC1L449</A> = ( <A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ( <A HREF="#SC1_E_shift_rot_result[6]">SC1_E_shift_rot_result[6]</A> ) ) # ( !<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ( <A HREF="#SC1_E_shift_rot_result[4]">SC1_E_shift_rot_result[4]</A> ) );


<P> --SC1L734 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~5 at LABCELL_X24_Y8_N39
<P><A NAME="SC1L734">SC1L734</A> = ( <A HREF="#SC1L745">SC1L745</A> & ( <A HREF="#YC1_q_b[5]">YC1_q_b[5]</A> & ( <A HREF="#SC1L14">SC1L14</A> ) ) ) # ( !<A HREF="#SC1L745">SC1L745</A> & ( <A HREF="#YC1_q_b[5]">YC1_q_b[5]</A> & ( (!<A HREF="#SC1L746">SC1L746</A>) # (<A HREF="#SC1_D_iw[9]">SC1_D_iw[9]</A>) ) ) ) # ( <A HREF="#SC1L745">SC1L745</A> & ( !<A HREF="#YC1_q_b[5]">YC1_q_b[5]</A> & ( <A HREF="#SC1L14">SC1L14</A> ) ) ) # ( !<A HREF="#SC1L745">SC1L745</A> & ( !<A HREF="#YC1_q_b[5]">YC1_q_b[5]</A> & ( (<A HREF="#SC1_D_iw[9]">SC1_D_iw[9]</A> & <A HREF="#SC1L746">SC1L746</A>) ) ) );


<P> --SC1L542 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]~0 at LABCELL_X18_Y9_N42
<P><A NAME="SC1L542">SC1L542</A> = ( <A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> ) # ( !<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ( (<A HREF="#SC1_R_ctrl_force_src2_zero">SC1_R_ctrl_force_src2_zero</A>) # (<A HREF="#SC1_R_ctrl_src_imm5_shift_rot">SC1_R_ctrl_src_imm5_shift_rot</A>) ) );


<P> --SC1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~4 at LABCELL_X22_Y8_N24
<P><A NAME="SC1L456">SC1L456</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[11]">SC1_E_shift_rot_result[11]</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[13]">SC1_E_shift_rot_result[13]</A>)));


<P> --SC1L741 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~6 at LABCELL_X18_Y8_N24
<P><A NAME="SC1L741">SC1L741</A> = ( <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (!<A HREF="#SC1L745">SC1L745</A> & (((<A HREF="#YC1_q_b[12]">YC1_q_b[12]</A>)) # (<A HREF="#SC1L746">SC1L746</A>))) # (<A HREF="#SC1L745">SC1L745</A> & (((<A HREF="#SC1L18">SC1L18</A>)))) ) ) # ( !<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (!<A HREF="#SC1L745">SC1L745</A> & (!<A HREF="#SC1L746">SC1L746</A> & ((<A HREF="#YC1_q_b[12]">YC1_q_b[12]</A>)))) # (<A HREF="#SC1L745">SC1L745</A> & (((<A HREF="#SC1L18">SC1L18</A>)))) ) );


<P> --SC1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18] at FF_X15_Y7_N37
<P> --register power-up is low

<P><A NAME="SC1_D_iw[18]">SC1_D_iw[18]</A> = DFFEAS(<A HREF="#SC1L645">SC1L645</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  ,  ,  );


<P> --SC1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~5 at LABCELL_X22_Y8_N42
<P><A NAME="SC1L455">SC1L455</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[10]">SC1_E_shift_rot_result[10]</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[12]">SC1_E_shift_rot_result[12]</A>));


<P> --SC1L740 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~7 at LABCELL_X18_Y8_N27
<P><A NAME="SC1L740">SC1L740</A> = ( <A HREF="#YC1_q_b[11]">YC1_q_b[11]</A> & ( (!<A HREF="#SC1L745">SC1L745</A> & ((!<A HREF="#SC1L746">SC1L746</A>) # ((<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>)))) # (<A HREF="#SC1L745">SC1L745</A> & (((<A HREF="#SC1L22">SC1L22</A>)))) ) ) # ( !<A HREF="#YC1_q_b[11]">YC1_q_b[11]</A> & ( (!<A HREF="#SC1L745">SC1L745</A> & (<A HREF="#SC1L746">SC1L746</A> & (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>))) # (<A HREF="#SC1L745">SC1L745</A> & (((<A HREF="#SC1L22">SC1L22</A>)))) ) );


<P> --SC1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~6 at LABCELL_X22_Y8_N27
<P><A NAME="SC1L454">SC1L454</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1L411Q">SC1L411Q</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[11]">SC1_E_shift_rot_result[11]</A>));


<P> --SC1L739 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~8 at LABCELL_X18_Y8_N12
<P><A NAME="SC1L739">SC1L739</A> = ( <A HREF="#SC1L26">SC1L26</A> & ( ((!<A HREF="#SC1L746">SC1L746</A> & (<A HREF="#YC1_q_b[10]">YC1_q_b[10]</A>)) # (<A HREF="#SC1L746">SC1L746</A> & ((<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>)))) # (<A HREF="#SC1L745">SC1L745</A>) ) ) # ( !<A HREF="#SC1L26">SC1L26</A> & ( (!<A HREF="#SC1L745">SC1L745</A> & ((!<A HREF="#SC1L746">SC1L746</A> & (<A HREF="#YC1_q_b[10]">YC1_q_b[10]</A>)) # (<A HREF="#SC1L746">SC1L746</A> & ((<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))))) ) );


<P> --SC1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~7 at LABCELL_X22_Y8_N48
<P><A NAME="SC1L453">SC1L453</A> = ( <A HREF="#SC1_E_shift_rot_result[8]">SC1_E_shift_rot_result[8]</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#SC1_E_shift_rot_result[10]">SC1_E_shift_rot_result[10]</A>) ) ) # ( !<A HREF="#SC1_E_shift_rot_result[8]">SC1_E_shift_rot_result[8]</A> & ( (<A HREF="#SC1_E_shift_rot_result[10]">SC1_E_shift_rot_result[10]</A> & <A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A>) ) );


<P> --SC1L738 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~9 at LABCELL_X18_Y8_N15
<P><A NAME="SC1L738">SC1L738</A> = ( <A HREF="#YC1_q_b[9]">YC1_q_b[9]</A> & ( (!<A HREF="#SC1L745">SC1L745</A> & ((!<A HREF="#SC1L746">SC1L746</A>) # ((<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>)))) # (<A HREF="#SC1L745">SC1L745</A> & (((<A HREF="#SC1L30">SC1L30</A>)))) ) ) # ( !<A HREF="#YC1_q_b[9]">YC1_q_b[9]</A> & ( (!<A HREF="#SC1L745">SC1L745</A> & (<A HREF="#SC1L746">SC1L746</A> & ((<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>)))) # (<A HREF="#SC1L745">SC1L745</A> & (((<A HREF="#SC1L30">SC1L30</A>)))) ) );


<P> --SC1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~8 at LABCELL_X22_Y8_N33
<P><A NAME="SC1L452">SC1L452</A> = ( <A HREF="#SC1_E_shift_rot_result[9]">SC1_E_shift_rot_result[9]</A> & ( (<A HREF="#SC1_E_shift_rot_result[7]">SC1_E_shift_rot_result[7]</A>) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#SC1_E_shift_rot_result[9]">SC1_E_shift_rot_result[9]</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & <A HREF="#SC1_E_shift_rot_result[7]">SC1_E_shift_rot_result[7]</A>) ) );


<P> --SC1L737 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~10 at LABCELL_X18_Y8_N54
<P><A NAME="SC1L737">SC1L737</A> = ( <A HREF="#SC1L34">SC1L34</A> & ( ((!<A HREF="#SC1L746">SC1L746</A> & ((<A HREF="#YC1_q_b[8]">YC1_q_b[8]</A>))) # (<A HREF="#SC1L746">SC1L746</A> & (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A>))) # (<A HREF="#SC1L745">SC1L745</A>) ) ) # ( !<A HREF="#SC1L34">SC1L34</A> & ( (!<A HREF="#SC1L745">SC1L745</A> & ((!<A HREF="#SC1L746">SC1L746</A> & ((<A HREF="#YC1_q_b[8]">YC1_q_b[8]</A>))) # (<A HREF="#SC1L746">SC1L746</A> & (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A>)))) ) );


<P> --SC1L451 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~9 at LABCELL_X22_Y8_N36
<P><A NAME="SC1L451">SC1L451</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[6]">SC1_E_shift_rot_result[6]</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[8]">SC1_E_shift_rot_result[8]</A>));


<P> --SC1L736 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~11 at LABCELL_X18_Y8_N57
<P><A NAME="SC1L736">SC1L736</A> = ( <A HREF="#SC1L38">SC1L38</A> & ( ((!<A HREF="#SC1L746">SC1L746</A> & (<A HREF="#YC1_q_b[7]">YC1_q_b[7]</A>)) # (<A HREF="#SC1L746">SC1L746</A> & ((<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A>)))) # (<A HREF="#SC1L745">SC1L745</A>) ) ) # ( !<A HREF="#SC1L38">SC1L38</A> & ( (!<A HREF="#SC1L745">SC1L745</A> & ((!<A HREF="#SC1L746">SC1L746</A> & (<A HREF="#YC1_q_b[7]">YC1_q_b[7]</A>)) # (<A HREF="#SC1L746">SC1L746</A> & ((<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A>))))) ) );


<P> --SC1L450 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~10 at LABCELL_X22_Y8_N39
<P><A NAME="SC1L450">SC1L450</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1L405Q">SC1L405Q</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[7]">SC1_E_shift_rot_result[7]</A>)));


<P> --SC1L735 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~12 at LABCELL_X22_Y8_N9
<P><A NAME="SC1L735">SC1L735</A> = ( <A HREF="#YC1_q_b[6]">YC1_q_b[6]</A> & ( (!<A HREF="#SC1L745">SC1L745</A> & ((!<A HREF="#SC1L746">SC1L746</A>) # ((<A HREF="#SC1_D_iw[10]">SC1_D_iw[10]</A>)))) # (<A HREF="#SC1L745">SC1L745</A> & (((<A HREF="#SC1L42">SC1L42</A>)))) ) ) # ( !<A HREF="#YC1_q_b[6]">YC1_q_b[6]</A> & ( (!<A HREF="#SC1L745">SC1L745</A> & (<A HREF="#SC1L746">SC1L746</A> & ((<A HREF="#SC1_D_iw[10]">SC1_D_iw[10]</A>)))) # (<A HREF="#SC1L745">SC1L745</A> & (((<A HREF="#SC1L42">SC1L42</A>)))) ) );


<P> --SC1L459 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~11 at LABCELL_X22_Y8_N18
<P><A NAME="SC1L459">SC1L459</A> = ( <A HREF="#SC1_E_shift_rot_result[14]">SC1_E_shift_rot_result[14]</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#SC1L423Q">SC1L423Q</A>) ) ) # ( !<A HREF="#SC1_E_shift_rot_result[14]">SC1_E_shift_rot_result[14]</A> & ( (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & <A HREF="#SC1L423Q">SC1L423Q</A>) ) );


<P> --SC1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19] at FF_X16_Y5_N40
<P> --register power-up is low

<P><A NAME="SC1_D_iw[19]">SC1_D_iw[19]</A> = DFFEAS(<A HREF="#SC1L646">SC1L646</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  ,  ,  );


<P> --SC1L744 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~13 at LABCELL_X22_Y8_N6
<P><A NAME="SC1L744">SC1L744</A> = ( <A HREF="#YC1_q_b[15]">YC1_q_b[15]</A> & ( (!<A HREF="#SC1L745">SC1L745</A> & ((!<A HREF="#SC1L746">SC1L746</A>) # ((<A HREF="#SC1_D_iw[19]">SC1_D_iw[19]</A>)))) # (<A HREF="#SC1L745">SC1L745</A> & (((<A HREF="#SC1L46">SC1L46</A>)))) ) ) # ( !<A HREF="#YC1_q_b[15]">YC1_q_b[15]</A> & ( (!<A HREF="#SC1L745">SC1L745</A> & (<A HREF="#SC1L746">SC1L746</A> & (<A HREF="#SC1_D_iw[19]">SC1_D_iw[19]</A>))) # (<A HREF="#SC1L745">SC1L745</A> & (((<A HREF="#SC1L46">SC1L46</A>)))) ) );


<P> --SC1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21] at FF_X15_Y6_N52
<P> --register power-up is low

<P><A NAME="SC1_D_iw[21]">SC1_D_iw[21]</A> = DFFEAS(<A HREF="#SC1L648">SC1L648</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  ,  ,  );


<P> --SC1L458 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~12 at LABCELL_X22_Y8_N3
<P><A NAME="SC1L458">SC1L458</A> = ( <A HREF="#SC1_E_shift_rot_result[15]">SC1_E_shift_rot_result[15]</A> & ( (<A HREF="#SC1_E_shift_rot_result[13]">SC1_E_shift_rot_result[13]</A>) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#SC1_E_shift_rot_result[15]">SC1_E_shift_rot_result[15]</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & <A HREF="#SC1_E_shift_rot_result[13]">SC1_E_shift_rot_result[13]</A>) ) );


<P> --SC1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20] at FF_X16_Y5_N31
<P> --register power-up is low

<P><A NAME="SC1_D_iw[20]">SC1_D_iw[20]</A> = DFFEAS(<A HREF="#SC1L647">SC1L647</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  ,  ,  );


<P> --SC1L743 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~14 at LABCELL_X18_Y8_N36
<P><A NAME="SC1L743">SC1L743</A> = ( <A HREF="#SC1L50">SC1L50</A> & ( ((!<A HREF="#SC1L746">SC1L746</A> & ((<A HREF="#YC1_q_b[14]">YC1_q_b[14]</A>))) # (<A HREF="#SC1L746">SC1L746</A> & (<A HREF="#SC1_D_iw[18]">SC1_D_iw[18]</A>))) # (<A HREF="#SC1L745">SC1L745</A>) ) ) # ( !<A HREF="#SC1L50">SC1L50</A> & ( (!<A HREF="#SC1L745">SC1L745</A> & ((!<A HREF="#SC1L746">SC1L746</A> & ((<A HREF="#YC1_q_b[14]">YC1_q_b[14]</A>))) # (<A HREF="#SC1L746">SC1L746</A> & (<A HREF="#SC1_D_iw[18]">SC1_D_iw[18]</A>)))) ) );


<P> --SC1L457 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~13 at LABCELL_X22_Y8_N45
<P><A NAME="SC1L457">SC1L457</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[12]">SC1_E_shift_rot_result[12]</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[14]">SC1_E_shift_rot_result[14]</A>)));


<P> --SC1L742 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~15 at LABCELL_X22_Y8_N12
<P><A NAME="SC1L742">SC1L742</A> = ( <A HREF="#SC1L745">SC1L745</A> & ( <A HREF="#YC1_q_b[13]">YC1_q_b[13]</A> & ( <A HREF="#SC1L54">SC1L54</A> ) ) ) # ( !<A HREF="#SC1L745">SC1L745</A> & ( <A HREF="#YC1_q_b[13]">YC1_q_b[13]</A> & ( (!<A HREF="#SC1L746">SC1L746</A>) # (<A HREF="#SC1_D_iw[17]">SC1_D_iw[17]</A>) ) ) ) # ( <A HREF="#SC1L745">SC1L745</A> & ( !<A HREF="#YC1_q_b[13]">YC1_q_b[13]</A> & ( <A HREF="#SC1L54">SC1L54</A> ) ) ) # ( !<A HREF="#SC1L745">SC1L745</A> & ( !<A HREF="#YC1_q_b[13]">YC1_q_b[13]</A> & ( (<A HREF="#SC1_D_iw[17]">SC1_D_iw[17]</A> & <A HREF="#SC1L746">SC1L746</A>) ) ) );


<P> --SC1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0 at LABCELL_X13_Y6_N15
<P><A NAME="SC1L246">SC1L246</A> = ( !<A HREF="#SC1L264Q">SC1L264Q</A> & ( (<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ((!<A HREF="#SC1L270Q">SC1L270Q</A>) # (!<A HREF="#SC1L268Q">SC1L268Q</A>))) ) );


<P> --XB2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:raminfr_be_0_avalon_slave_0_1_1_agent_rsp_fifo|mem_used[0] at FF_X9_Y5_N13
<P> --register power-up is low

<P><A NAME="XB2_mem_used[0]">XB2_mem_used[0]</A> = DFFEAS(<A HREF="#XB2L3">XB2L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:raminfr_be_0_avalon_slave_0_1_1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X10_Y5_N24
<P><A NAME="XB2L5">XB2L5</A> = ( <A HREF="#XB2_mem_used[0]">XB2_mem_used[0]</A> & ( <A HREF="#XB2L8Q">XB2L8Q</A> & ( !<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> ) ) ) # ( !<A HREF="#XB2_mem_used[0]">XB2_mem_used[0]</A> & ( <A HREF="#XB2L8Q">XB2L8Q</A> ) );


<P> --AC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0 at LABCELL_X10_Y5_N57
<P><A NAME="AC1L9">AC1L9</A> = ( <A HREF="#SC1_d_read">SC1_d_read</A> & ( !<A HREF="#AC1_read_accepted">AC1_read_accepted</A> ) );


<P> --XB2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:raminfr_be_0_avalon_slave_0_1_1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X10_Y5_N15
<P><A NAME="XB2L6">XB2L6</A> = ( <A HREF="#XB2_mem_used[0]">XB2_mem_used[0]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & <A HREF="#AC1L9">AC1L9</A>) ) );


<P> --XB2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:raminfr_be_0_avalon_slave_0_1_1_agent_rsp_fifo|mem_used[1]~2 at LABCELL_X9_Y5_N36
<P><A NAME="XB2L7">XB2L7</A> = ( <A HREF="#XB2L6">XB2L6</A> & ( <A HREF="#YB2_wait_latency_counter[1]">YB2_wait_latency_counter[1]</A> & ( <A HREF="#XB2L5">XB2L5</A> ) ) ) # ( !<A HREF="#XB2L6">XB2L6</A> & ( <A HREF="#YB2_wait_latency_counter[1]">YB2_wait_latency_counter[1]</A> & ( <A HREF="#XB2L5">XB2L5</A> ) ) ) # ( <A HREF="#XB2L6">XB2L6</A> & ( !<A HREF="#YB2_wait_latency_counter[1]">YB2_wait_latency_counter[1]</A> & ( ((<A HREF="#YB2L37">YB2L37</A> & (!<A HREF="#YB2_wait_latency_counter[0]">YB2_wait_latency_counter[0]</A> $ (!<A HREF="#WB2L1">WB2L1</A>)))) # (<A HREF="#XB2L5">XB2L5</A>) ) ) ) # ( !<A HREF="#XB2L6">XB2L6</A> & ( !<A HREF="#YB2_wait_latency_counter[1]">YB2_wait_latency_counter[1]</A> & ( <A HREF="#XB2L5">XB2L5</A> ) ) );


<P> --BC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~2 at LABCELL_X9_Y5_N18
<P><A NAME="BC1L12">BC1L12</A> = ( !<A HREF="#BC1L8">BC1L8</A> & ( (!<A HREF="#BC1L10">BC1L10</A> & (!<A HREF="#BC1L5">BC1L5</A> & !<A HREF="#BC1L11">BC1L11</A>)) ) );


<P> --YB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|wait_latency_counter~0 at LABCELL_X9_Y5_N6
<P><A NAME="YB2L43">YB2L43</A> = ( !<A HREF="#YB2_wait_latency_counter[1]">YB2_wait_latency_counter[1]</A> & ( <A HREF="#YB2_wait_latency_counter[0]">YB2_wait_latency_counter[0]</A> & ( (<A HREF="#BC1L12">BC1L12</A> & (!<A HREF="#XB2L8Q">XB2L8Q</A> & (<A HREF="#T1L68">T1L68</A> & <A HREF="#V1L2">V1L2</A>))) ) ) ) # ( <A HREF="#YB2_wait_latency_counter[1]">YB2_wait_latency_counter[1]</A> & ( !<A HREF="#YB2_wait_latency_counter[0]">YB2_wait_latency_counter[0]</A> & ( (<A HREF="#BC1L12">BC1L12</A> & (!<A HREF="#XB2L8Q">XB2L8Q</A> & <A HREF="#T1L68">T1L68</A>)) ) ) );


<P> --YB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|wait_latency_counter~1 at LABCELL_X9_Y5_N24
<P><A NAME="YB2L44">YB2L44</A> = ( !<A HREF="#YB2_wait_latency_counter[0]">YB2_wait_latency_counter[0]</A> & ( <A HREF="#YB2_wait_latency_counter[1]">YB2_wait_latency_counter[1]</A> & ( (<A HREF="#BC1L12">BC1L12</A> & (!<A HREF="#XB2L8Q">XB2L8Q</A> & <A HREF="#T1L68">T1L68</A>)) ) ) ) # ( !<A HREF="#YB2_wait_latency_counter[0]">YB2_wait_latency_counter[0]</A> & ( !<A HREF="#YB2_wait_latency_counter[1]">YB2_wait_latency_counter[1]</A> & ( (<A HREF="#BC1L12">BC1L12</A> & (!<A HREF="#XB2L8Q">XB2L8Q</A> & (<A HREF="#T1L68">T1L68</A> & !<A HREF="#V1L2">V1L2</A>))) ) ) );


<P> --SB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~6 at LABCELL_X11_Y5_N36
<P><A NAME="SB1L9">SB1L9</A> = ( <A HREF="#YB3_wait_latency_counter[0]">YB3_wait_latency_counter[0]</A> & ( <A HREF="#XB3_mem_used[1]">XB3_mem_used[1]</A> & ( (<A HREF="#DB1_rst1">DB1_rst1</A> & (<A HREF="#BC1L9">BC1L9</A> & !<A HREF="#YB3_wait_latency_counter[1]">YB3_wait_latency_counter[1]</A>)) ) ) ) # ( <A HREF="#YB3_wait_latency_counter[0]">YB3_wait_latency_counter[0]</A> & ( !<A HREF="#XB3_mem_used[1]">XB3_mem_used[1]</A> & ( (!<A HREF="#V1L2">V1L2</A> & (<A HREF="#DB1_rst1">DB1_rst1</A> & (<A HREF="#BC1L9">BC1L9</A> & !<A HREF="#YB3_wait_latency_counter[1]">YB3_wait_latency_counter[1]</A>))) ) ) ) # ( !<A HREF="#YB3_wait_latency_counter[0]">YB3_wait_latency_counter[0]</A> & ( !<A HREF="#XB3_mem_used[1]">XB3_mem_used[1]</A> & ( (<A HREF="#V1L2">V1L2</A> & (<A HREF="#DB1_rst1">DB1_rst1</A> & (<A HREF="#BC1L9">BC1L9</A> & !<A HREF="#YB3_wait_latency_counter[1]">YB3_wait_latency_counter[1]</A>))) ) ) );


<P> --XB3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] at FF_X11_Y5_N53
<P> --register power-up is low

<P><A NAME="XB3_mem_used[0]">XB3_mem_used[0]</A> = DFFEAS(<A HREF="#XB3L3">XB3L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X11_Y5_N48
<P><A NAME="XB3L5">XB3L5</A> = ( <A HREF="#XB3_mem_used[0]">XB3_mem_used[0]</A> & ( (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> & ((<A HREF="#XB3_mem_used[1]">XB3_mem_used[1]</A>) # (<A HREF="#SB1L9">SB1L9</A>))) ) ) # ( !<A HREF="#XB3_mem_used[0]">XB3_mem_used[0]</A> & ( <A HREF="#XB3_mem_used[1]">XB3_mem_used[1]</A> ) );


<P> --YB3L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0 at LABCELL_X11_Y5_N6
<P><A NAME="YB3L8">YB3L8</A> = ( <A HREF="#YB3_wait_latency_counter[0]">YB3_wait_latency_counter[0]</A> & ( <A HREF="#T1L68">T1L68</A> & ( (!<A HREF="#XB3_mem_used[1]">XB3_mem_used[1]</A> & (<A HREF="#BC1L9">BC1L9</A> & ((<A HREF="#V1L2">V1L2</A>) # (<A HREF="#YB3_wait_latency_counter[1]">YB3_wait_latency_counter[1]</A>)))) ) ) ) # ( !<A HREF="#YB3_wait_latency_counter[0]">YB3_wait_latency_counter[0]</A> & ( <A HREF="#T1L68">T1L68</A> & ( (!<A HREF="#XB3_mem_used[1]">XB3_mem_used[1]</A> & (<A HREF="#BC1L9">BC1L9</A> & ((!<A HREF="#V1L2">V1L2</A>) # (<A HREF="#YB3_wait_latency_counter[1]">YB3_wait_latency_counter[1]</A>)))) ) ) );


<P> --YB3L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~1 at LABCELL_X11_Y5_N57
<P><A NAME="YB3L10">YB3L10</A> = (<A HREF="#YB3L8">YB3L8</A> & (!<A HREF="#YB3_wait_latency_counter[0]">YB3_wait_latency_counter[0]</A> $ (!<A HREF="#YB3_wait_latency_counter[1]">YB3_wait_latency_counter[1]</A>)));


<P> --YB3L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~2 at LABCELL_X11_Y5_N54
<P><A NAME="YB3L11">YB3L11</A> = (<A HREF="#YB3L8">YB3L8</A> & !<A HREF="#YB3_wait_latency_counter[0]">YB3_wait_latency_counter[0]</A>);


<P> --SB1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~7 at LABCELL_X11_Y5_N24
<P><A NAME="SB1L10">SB1L10</A> = ( <A HREF="#YB5_wait_latency_counter[0]">YB5_wait_latency_counter[0]</A> & ( <A HREF="#V1L2">V1L2</A> & ( (<A HREF="#XB5_mem_used[1]">XB5_mem_used[1]</A> & (!<A HREF="#YB5_wait_latency_counter[1]">YB5_wait_latency_counter[1]</A> & (<A HREF="#BC1L8">BC1L8</A> & <A HREF="#DB1_rst1">DB1_rst1</A>))) ) ) ) # ( !<A HREF="#YB5_wait_latency_counter[0]">YB5_wait_latency_counter[0]</A> & ( <A HREF="#V1L2">V1L2</A> & ( (!<A HREF="#XB5_mem_used[1]">XB5_mem_used[1]</A> & (!<A HREF="#YB5_wait_latency_counter[1]">YB5_wait_latency_counter[1]</A> & (<A HREF="#BC1L8">BC1L8</A> & <A HREF="#DB1_rst1">DB1_rst1</A>))) ) ) ) # ( <A HREF="#YB5_wait_latency_counter[0]">YB5_wait_latency_counter[0]</A> & ( !<A HREF="#V1L2">V1L2</A> & ( (!<A HREF="#YB5_wait_latency_counter[1]">YB5_wait_latency_counter[1]</A> & (<A HREF="#BC1L8">BC1L8</A> & <A HREF="#DB1_rst1">DB1_rst1</A>)) ) ) );


<P> --XB5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[0] at FF_X11_Y5_N32
<P> --register power-up is low

<P><A NAME="XB5_mem_used[0]">XB5_mem_used[0]</A> = DFFEAS(<A HREF="#XB5L3">XB5L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB5L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X11_Y5_N33
<P><A NAME="XB5L5">XB5L5</A> = ( <A HREF="#SB1L10">SB1L10</A> & ( (!<A HREF="#XB5_mem_used[0]">XB5_mem_used[0]</A> & ((<A HREF="#XB5_mem_used[1]">XB5_mem_used[1]</A>))) # (<A HREF="#XB5_mem_used[0]">XB5_mem_used[0]</A> & (!<A HREF="#YB5_read_latency_shift_reg[0]">YB5_read_latency_shift_reg[0]</A>)) ) ) # ( !<A HREF="#SB1L10">SB1L10</A> & ( (<A HREF="#XB5_mem_used[1]">XB5_mem_used[1]</A> & ((!<A HREF="#YB5_read_latency_shift_reg[0]">YB5_read_latency_shift_reg[0]</A>) # (!<A HREF="#XB5_mem_used[0]">XB5_mem_used[0]</A>))) ) );


<P> --YB5L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter[1]~0 at LABCELL_X11_Y5_N42
<P><A NAME="YB5L8">YB5L8</A> = ( <A HREF="#YB5_wait_latency_counter[0]">YB5_wait_latency_counter[0]</A> & ( <A HREF="#V1L2">V1L2</A> & ( (<A HREF="#BC1L8">BC1L8</A> & (!<A HREF="#XB5_mem_used[1]">XB5_mem_used[1]</A> & <A HREF="#T1L68">T1L68</A>)) ) ) ) # ( !<A HREF="#YB5_wait_latency_counter[0]">YB5_wait_latency_counter[0]</A> & ( <A HREF="#V1L2">V1L2</A> & ( (<A HREF="#BC1L8">BC1L8</A> & (<A HREF="#YB5_wait_latency_counter[1]">YB5_wait_latency_counter[1]</A> & (!<A HREF="#XB5_mem_used[1]">XB5_mem_used[1]</A> & <A HREF="#T1L68">T1L68</A>))) ) ) ) # ( <A HREF="#YB5_wait_latency_counter[0]">YB5_wait_latency_counter[0]</A> & ( !<A HREF="#V1L2">V1L2</A> & ( (<A HREF="#BC1L8">BC1L8</A> & (<A HREF="#YB5_wait_latency_counter[1]">YB5_wait_latency_counter[1]</A> & (!<A HREF="#XB5_mem_used[1]">XB5_mem_used[1]</A> & <A HREF="#T1L68">T1L68</A>))) ) ) ) # ( !<A HREF="#YB5_wait_latency_counter[0]">YB5_wait_latency_counter[0]</A> & ( !<A HREF="#V1L2">V1L2</A> & ( (<A HREF="#BC1L8">BC1L8</A> & (!<A HREF="#XB5_mem_used[1]">XB5_mem_used[1]</A> & <A HREF="#T1L68">T1L68</A>)) ) ) );


<P> --YB5L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter~1 at LABCELL_X11_Y5_N3
<P><A NAME="YB5L9">YB5L9</A> = (<A HREF="#YB5L8">YB5L8</A> & (!<A HREF="#YB5_wait_latency_counter[0]">YB5_wait_latency_counter[0]</A> $ (!<A HREF="#YB5_wait_latency_counter[1]">YB5_wait_latency_counter[1]</A>)));


<P> --YB5L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|wait_latency_counter~2 at LABCELL_X11_Y5_N0
<P><A NAME="YB5L10">YB5L10</A> = (<A HREF="#YB5L8">YB5L8</A> & !<A HREF="#YB5_wait_latency_counter[0]">YB5_wait_latency_counter[0]</A>);


<P> --XB1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] at FF_X11_Y6_N44
<P> --register power-up is low

<P><A NAME="XB1_mem_used[0]">XB1_mem_used[0]</A> = DFFEAS(<A HREF="#XB1L3">XB1L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X11_Y6_N24
<P><A NAME="XB1L5">XB1L5</A> = ( <A HREF="#XB1_mem_used[1]">XB1_mem_used[1]</A> & ( <A HREF="#BC1L7">BC1L7</A> & ( (!<A HREF="#XB1_mem_used[0]">XB1_mem_used[0]</A>) # (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#XB1_mem_used[1]">XB1_mem_used[1]</A> & ( <A HREF="#BC1L7">BC1L7</A> & ( (<A HREF="#YB1L35">YB1L35</A> & (<A HREF="#XB1_mem_used[0]">XB1_mem_used[0]</A> & (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & <A HREF="#T1L70Q">T1L70Q</A>))) ) ) ) # ( <A HREF="#XB1_mem_used[1]">XB1_mem_used[1]</A> & ( !<A HREF="#BC1L7">BC1L7</A> & ( (!<A HREF="#XB1_mem_used[0]">XB1_mem_used[0]</A>) # (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) ) ) );


<P> --T1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1 at LABCELL_X10_Y4_N33
<P><A NAME="T1L69">T1L69</A> = ( !<A HREF="#T1_av_waitrequest">T1_av_waitrequest</A> & ( !<A HREF="#XB1L6Q">XB1L6Q</A> & ( (<A HREF="#T1L68">T1L68</A> & <A HREF="#BC1L7">BC1L7</A>) ) ) );


<P> --SB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~0 at LABCELL_X12_Y6_N0
<P><A NAME="SB1L11">SB1L11</A> = ( <A HREF="#DB1_rst1">DB1_rst1</A> & ( <A HREF="#BC1L2">BC1L2</A> & ( (!<A HREF="#SC1_d_read">SC1_d_read</A> & (<A HREF="#SC1_d_write">SC1_d_write</A> & (!<A HREF="#AC1L12Q">AC1L12Q</A>))) # (<A HREF="#SC1_d_read">SC1_d_read</A> & ((!<A HREF="#AC1_read_accepted">AC1_read_accepted</A>) # ((<A HREF="#SC1_d_write">SC1_d_write</A> & !<A HREF="#AC1L12Q">AC1L12Q</A>)))) ) ) );


<P> --KC1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X9_Y6_N11
<P> --register power-up is low

<P><A NAME="KC1_top_priority_reg[0]">KC1_top_priority_reg[0]</A> = DFFEAS(<A HREF="#KC1L7">KC1L7</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#KC1L6">KC1L6</A>,  ,  ,  ,  );


<P> --KC1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X9_Y6_N7
<P> --register power-up is low

<P><A NAME="KC1_top_priority_reg[1]">KC1_top_priority_reg[1]</A> = DFFEAS(<A HREF="#KC1L2">KC1L2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#KC1L6">KC1L6</A>,  ,  ,  ,  );


<P> --SC1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12] at FF_X17_Y8_N49
<P> --register power-up is low

<P><A NAME="SC1_F_pc[12]">SC1_F_pc[12]</A> = DFFEAS(<A HREF="#SC1L685">SC1L685</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1_W_valid">SC1_W_valid</A>,  ,  ,  ,  );


<P> --SC1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read at FF_X10_Y7_N19
<P> --register power-up is low

<P><A NAME="SC1_i_read">SC1_i_read</A> = DFFEAS(<A HREF="#SC1L1049">SC1L1049</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --AC2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted at FF_X10_Y7_N38
<P> --register power-up is low

<P><A NAME="AC2_read_accepted">AC2_read_accepted</A> = DFFEAS(<A HREF="#AC2L3">AC2L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --ZB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|cp_valid~0 at LABCELL_X9_Y7_N3
<P><A NAME="ZB2L1">ZB2L1</A> = ( !<A HREF="#SC1_i_read">SC1_i_read</A> & ( (<A HREF="#DB1_rst1">DB1_rst1</A> & !<A HREF="#AC2_read_accepted">AC2_read_accepted</A>) ) );


<P> --TB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0 at LABCELL_X16_Y8_N42
<P><A NAME="TB1L1">TB1L1</A> = ( !<A HREF="#SC1_F_pc[10]">SC1_F_pc[10]</A> & ( <A HREF="#SC1_F_pc[9]">SC1_F_pc[9]</A> & ( (<A HREF="#SC1_F_pc[13]">SC1_F_pc[13]</A> & (<A HREF="#SC1_F_pc[12]">SC1_F_pc[12]</A> & (!<A HREF="#SC1_F_pc[11]">SC1_F_pc[11]</A> & <A HREF="#ZB2L1">ZB2L1</A>))) ) ) );


<P> --KC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X9_Y6_N6
<P><A NAME="KC1L2">KC1L2</A> = ( <A HREF="#KC1_top_priority_reg[0]">KC1_top_priority_reg[0]</A> & ( (<A HREF="#SB1L11">SB1L11</A> & (!<A HREF="#TB1L1">TB1L1</A> & <A HREF="#KC1_top_priority_reg[1]">KC1_top_priority_reg[1]</A>)) ) ) # ( !<A HREF="#KC1_top_priority_reg[0]">KC1_top_priority_reg[0]</A> & ( <A HREF="#SB1L11">SB1L11</A> ) );


<P> --XB4L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0 at LABCELL_X9_Y7_N45
<P><A NAME="XB4L16">XB4L16</A> = (!<A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A> & !<A HREF="#LD1L196Q">LD1L196Q</A>);


<P> --VB1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress at FF_X9_Y6_N13
<P> --register power-up is low

<P><A NAME="VB1_packet_in_progress">VB1_packet_in_progress</A> = DFFEAS(<A HREF="#VB1L4">VB1L4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[1] at FF_X9_Y6_N20
<P> --register power-up is low

<P><A NAME="VB1_saved_grant[1]">VB1_saved_grant[1]</A> = DFFEAS(<A HREF="#KC1L3">KC1L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#VB1L55">VB1L55</A>,  ,  ,  ,  );


<P> --CC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0 at LABCELL_X16_Y8_N48
<P><A NAME="CC1L1">CC1L1</A> = ( <A HREF="#SC1_F_pc[12]">SC1_F_pc[12]</A> & ( (!<A HREF="#SC1_F_pc[11]">SC1_F_pc[11]</A> & (<A HREF="#SC1_F_pc[9]">SC1_F_pc[9]</A> & (<A HREF="#SC1_F_pc[13]">SC1_F_pc[13]</A> & !<A HREF="#SC1_F_pc[10]">SC1_F_pc[10]</A>))) ) );


<P> --VB1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|WideOr1 at LABCELL_X9_Y7_N12
<P><A NAME="VB1_WideOr1">VB1_WideOr1</A> = ( <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> & ( <A HREF="#CC1L1">CC1L1</A> & ( ((<A HREF="#BC1L2">BC1L2</A> & (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#T1L68">T1L68</A>))) # (<A HREF="#ZB2L1">ZB2L1</A>) ) ) ) # ( !<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> & ( <A HREF="#CC1L1">CC1L1</A> & ( (<A HREF="#BC1L2">BC1L2</A> & (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#T1L68">T1L68</A>)) ) ) ) # ( <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> & ( !<A HREF="#CC1L1">CC1L1</A> & ( (<A HREF="#BC1L2">BC1L2</A> & (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#T1L68">T1L68</A>)) ) ) ) # ( !<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> & ( !<A HREF="#CC1L1">CC1L1</A> & ( (<A HREF="#BC1L2">BC1L2</A> & (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#T1L68">T1L68</A>)) ) ) );


<P> --VB1L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0 at LABCELL_X9_Y7_N39
<P><A NAME="VB1L55">VB1L55</A> = ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & ( (!<A HREF="#VB1_WideOr1">VB1_WideOr1</A> & ((!<A HREF="#VB1_packet_in_progress">VB1_packet_in_progress</A>))) # (<A HREF="#VB1_WideOr1">VB1_WideOr1</A> & (<A HREF="#XB4L16">XB4L16</A>)) ) ) # ( !<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & ( (!<A HREF="#VB1_WideOr1">VB1_WideOr1</A> & (((!<A HREF="#VB1_packet_in_progress">VB1_packet_in_progress</A>)))) # (<A HREF="#VB1_WideOr1">VB1_WideOr1</A> & (<A HREF="#XB4L16">XB4L16</A> & ((<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>)))) ) );


<P> --VC1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write at FF_X9_Y7_N25
<P> --register power-up is low

<P><A NAME="VC1_write">VC1_write</A> = DFFEAS(<A HREF="#VC1L130">VC1L130</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --VC1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8] at FF_X8_Y9_N26
<P> --register power-up is low

<P><A NAME="VC1_address[8]">VC1_address[8]</A> = DFFEAS(<A HREF="#VB1_src_data[46]">VB1_src_data[46]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access at FF_X7_Y6_N1
<P> --register power-up is low

<P><A NAME="LD1_jtag_ram_access">LD1_jtag_ram_access</A> = DFFEAS(<A HREF="#LD1L138">LD1L138</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 at LABCELL_X10_Y6_N3
<P><A NAME="LD1L194">LD1L194</A> = ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( !<A HREF="#VC1_address[8]">VC1_address[8]</A> ) );


<P> --VC1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read at FF_X9_Y7_N43
<P> --register power-up is low

<P><A NAME="VC1_read">VC1_read</A> = DFFEAS(<A HREF="#VC1L82">VC1L82</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready at FF_X11_Y6_N11
<P> --register power-up is low

<P><A NAME="LD1_avalon_ociram_readdata_ready">LD1_avalon_ociram_readdata_ready</A> = DFFEAS(<A HREF="#LD1L136">LD1L136</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 at LABCELL_X11_Y6_N6
<P><A NAME="LD1L195">LD1L195</A> = ( <A HREF="#LD1_avalon_ociram_readdata_ready">LD1_avalon_ociram_readdata_ready</A> & ( (!<A HREF="#LD1_waitrequest">LD1_waitrequest</A>) # ((!<A HREF="#VC1_write">VC1_write</A> & (!<A HREF="#VC1_read">VC1_read</A>)) # (<A HREF="#VC1_write">VC1_write</A> & ((<A HREF="#LD1L194">LD1L194</A>)))) ) ) # ( !<A HREF="#LD1_avalon_ociram_readdata_ready">LD1_avalon_ociram_readdata_ready</A> & ( ((!<A HREF="#VC1_write">VC1_write</A>) # (!<A HREF="#LD1_waitrequest">LD1_waitrequest</A>)) # (<A HREF="#LD1L194">LD1L194</A>) ) );


<P> --XB4L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 at LABCELL_X9_Y7_N9
<P><A NAME="XB4L13">XB4L13</A> = ( <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> & ( (!<A HREF="#SC1_i_read">SC1_i_read</A> & ((!<A HREF="#AC2_read_accepted">AC2_read_accepted</A>) # ((<A HREF="#AC1L9">AC1L9</A> & <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>)))) # (<A HREF="#SC1_i_read">SC1_i_read</A> & (<A HREF="#AC1L9">AC1L9</A> & (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>))) ) ) # ( !<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> & ( (<A HREF="#AC1L9">AC1L9</A> & <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>) ) );


<P> --XB4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] at FF_X9_Y7_N50
<P> --register power-up is low

<P><A NAME="XB4_mem_used[0]">XB4_mem_used[0]</A> = DFFEAS(<A HREF="#XB4L9">XB4L9</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB4L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X9_Y7_N30
<P><A NAME="XB4L11">XB4L11</A> = ( <A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A> & ( <A HREF="#VB1_WideOr1">VB1_WideOr1</A> & ( (!<A HREF="#YB4_read_latency_shift_reg[0]">YB4_read_latency_shift_reg[0]</A>) # (!<A HREF="#XB4_mem_used[0]">XB4_mem_used[0]</A>) ) ) ) # ( !<A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A> & ( <A HREF="#VB1_WideOr1">VB1_WideOr1</A> & ( (!<A HREF="#YB4_read_latency_shift_reg[0]">YB4_read_latency_shift_reg[0]</A> & (<A HREF="#XB4L13">XB4L13</A> & (<A HREF="#XB4_mem_used[0]">XB4_mem_used[0]</A> & !<A HREF="#LD1L196Q">LD1L196Q</A>))) ) ) ) # ( <A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A> & ( !<A HREF="#VB1_WideOr1">VB1_WideOr1</A> & ( (!<A HREF="#YB4_read_latency_shift_reg[0]">YB4_read_latency_shift_reg[0]</A>) # (!<A HREF="#XB4_mem_used[0]">XB4_mem_used[0]</A>) ) ) );


<P> --BC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0 at LABCELL_X10_Y8_N24
<P><A NAME="BC1L1">BC1L1</A> = ( <A HREF="#SC1_W_alu_result[14]">SC1_W_alu_result[14]</A> & ( !<A HREF="#SC1_W_alu_result[15]">SC1_W_alu_result[15]</A> ) );


<P> --SB1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src6_valid~0 at LABCELL_X12_Y6_N3
<P><A NAME="SB1L12">SB1L12</A> = ( <A HREF="#BC1L1">BC1L1</A> & ( <A HREF="#DB1_rst1">DB1_rst1</A> & ( (!<A HREF="#SC1_d_read">SC1_d_read</A> & (<A HREF="#SC1_d_write">SC1_d_write</A> & ((!<A HREF="#AC1L12Q">AC1L12Q</A>)))) # (<A HREF="#SC1_d_read">SC1_d_read</A> & ((!<A HREF="#AC1_read_accepted">AC1_read_accepted</A>) # ((<A HREF="#SC1_d_write">SC1_d_write</A> & !<A HREF="#AC1L12Q">AC1L12Q</A>)))) ) ) );


<P> --KC2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X10_Y8_N8
<P> --register power-up is low

<P><A NAME="KC2_top_priority_reg[0]">KC2_top_priority_reg[0]</A> = DFFEAS(<A HREF="#KC2L7">KC2L7</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#KC2L6">KC2L6</A>,  ,  ,  ,  );


<P> --KC2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X10_Y8_N10
<P> --register power-up is low

<P><A NAME="KC2_top_priority_reg[1]">KC2_top_priority_reg[1]</A> = DFFEAS(<A HREF="#KC2L2">KC2L2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#KC2L6">KC2L6</A>,  ,  ,  ,  );


<P> --TB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0 at LABCELL_X16_Y8_N54
<P><A NAME="TB1L2">TB1L2</A> = ( <A HREF="#SC1_F_pc[10]">SC1_F_pc[10]</A> & ( <A HREF="#SC1_F_pc[9]">SC1_F_pc[9]</A> & ( <A HREF="#ZB2L1">ZB2L1</A> ) ) ) # ( !<A HREF="#SC1_F_pc[10]">SC1_F_pc[10]</A> & ( <A HREF="#SC1_F_pc[9]">SC1_F_pc[9]</A> & ( (<A HREF="#ZB2L1">ZB2L1</A> & ((!<A HREF="#SC1_F_pc[13]">SC1_F_pc[13]</A>) # ((!<A HREF="#SC1_F_pc[12]">SC1_F_pc[12]</A>) # (<A HREF="#SC1_F_pc[11]">SC1_F_pc[11]</A>)))) ) ) ) # ( <A HREF="#SC1_F_pc[10]">SC1_F_pc[10]</A> & ( !<A HREF="#SC1_F_pc[9]">SC1_F_pc[9]</A> & ( <A HREF="#ZB2L1">ZB2L1</A> ) ) ) # ( !<A HREF="#SC1_F_pc[10]">SC1_F_pc[10]</A> & ( !<A HREF="#SC1_F_pc[9]">SC1_F_pc[9]</A> & ( <A HREF="#ZB2L1">ZB2L1</A> ) ) );


<P> --KC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X10_Y8_N9
<P><A NAME="KC2L2">KC2L2</A> = ( <A HREF="#KC2_top_priority_reg[0]">KC2_top_priority_reg[0]</A> & ( (!<A HREF="#TB1L2">TB1L2</A> & (<A HREF="#SB1L12">SB1L12</A> & <A HREF="#KC2_top_priority_reg[1]">KC2_top_priority_reg[1]</A>)) ) ) # ( !<A HREF="#KC2_top_priority_reg[0]">KC2_top_priority_reg[0]</A> & ( <A HREF="#SB1L12">SB1L12</A> ) );


<P> --YB7L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0 at LABCELL_X11_Y7_N3
<P><A NAME="YB7L3">YB7L3</A> = (!<A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A> & <A HREF="#DB1_rst1">DB1_rst1</A>);


<P> --VB2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|packet_in_progress at FF_X10_Y8_N2
<P> --register power-up is low

<P><A NAME="VB2_packet_in_progress">VB2_packet_in_progress</A> = DFFEAS(<A HREF="#VB2L4">VB2L4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_valid~0 at LABCELL_X10_Y8_N3
<P><A NAME="VB2L57">VB2L57</A> = ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( (!<A HREF="#SC1_W_alu_result[15]">SC1_W_alu_result[15]</A> & (<A HREF="#SC1_W_alu_result[14]">SC1_W_alu_result[14]</A> & <A HREF="#T1L68">T1L68</A>)) ) );


<P> --VB2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|saved_grant[1] at FF_X10_Y8_N44
<P> --register power-up is low

<P><A NAME="VB2_saved_grant[1]">VB2_saved_grant[1]</A> = DFFEAS(<A HREF="#KC2L3">KC2L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#VB2L58">VB2L58</A>,  ,  ,  ,  );


<P> --VB2L58 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|update_grant~0 at LABCELL_X10_Y8_N18
<P><A NAME="VB2L58">VB2L58</A> = ( <A HREF="#VB2L57">VB2L57</A> & ( <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( <A HREF="#YB7L3">YB7L3</A> ) ) ) # ( !<A HREF="#VB2L57">VB2L57</A> & ( <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (!<A HREF="#TB1L2">TB1L2</A> & ((!<A HREF="#VB2_packet_in_progress">VB2_packet_in_progress</A>))) # (<A HREF="#TB1L2">TB1L2</A> & (<A HREF="#YB7L3">YB7L3</A>)) ) ) ) # ( <A HREF="#VB2L57">VB2L57</A> & ( !<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (<A HREF="#YB7L3">YB7L3</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>) ) ) ) # ( !<A HREF="#VB2L57">VB2L57</A> & ( !<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( !<A HREF="#VB2_packet_in_progress">VB2_packet_in_progress</A> ) ) );


<P> --VB2_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|WideOr1 at LABCELL_X11_Y7_N18
<P><A NAME="VB2_WideOr1">VB2_WideOr1</A> = ( <A HREF="#ZB2L1">ZB2L1</A> & ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( (!<A HREF="#T1L68">T1L68</A> & (<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ((!<A HREF="#CC1L1">CC1L1</A>)))) # (<A HREF="#T1L68">T1L68</A> & (((<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & !<A HREF="#CC1L1">CC1L1</A>)) # (<A HREF="#BC1L1">BC1L1</A>))) ) ) ) # ( !<A HREF="#ZB2L1">ZB2L1</A> & ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( (<A HREF="#T1L68">T1L68</A> & <A HREF="#BC1L1">BC1L1</A>) ) ) ) # ( <A HREF="#ZB2L1">ZB2L1</A> & ( !<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( (<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & !<A HREF="#CC1L1">CC1L1</A>) ) ) );


<P> --XB7L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0 at LABCELL_X11_Y7_N15
<P><A NAME="XB7L13">XB7L13</A> = ( <A HREF="#AC1L9">AC1L9</A> & ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> ) ) # ( !<A HREF="#AC1L9">AC1L9</A> & ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( (!<A HREF="#AC2_read_accepted">AC2_read_accepted</A> & (!<A HREF="#SC1_i_read">SC1_i_read</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)) ) ) ) # ( <A HREF="#AC1L9">AC1L9</A> & ( !<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( (!<A HREF="#AC2_read_accepted">AC2_read_accepted</A> & (!<A HREF="#SC1_i_read">SC1_i_read</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)) ) ) ) # ( !<A HREF="#AC1L9">AC1L9</A> & ( !<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( (!<A HREF="#AC2_read_accepted">AC2_read_accepted</A> & (!<A HREF="#SC1_i_read">SC1_i_read</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)) ) ) );


<P> --XB7_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] at FF_X11_Y7_N32
<P> --register power-up is low

<P><A NAME="XB7_mem_used[0]">XB7_mem_used[0]</A> = DFFEAS(<A HREF="#XB7L9">XB7L9</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB7L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X11_Y7_N6
<P><A NAME="XB7L11">XB7L11</A> = ( <A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A> & ( <A HREF="#XB7L13">XB7L13</A> & ( (!<A HREF="#YB7_read_latency_shift_reg[0]">YB7_read_latency_shift_reg[0]</A>) # (!<A HREF="#XB7_mem_used[0]">XB7_mem_used[0]</A>) ) ) ) # ( !<A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A> & ( <A HREF="#XB7L13">XB7L13</A> & ( (!<A HREF="#YB7_read_latency_shift_reg[0]">YB7_read_latency_shift_reg[0]</A> & (<A HREF="#XB7_mem_used[0]">XB7_mem_used[0]</A> & (<A HREF="#VB2_WideOr1">VB2_WideOr1</A> & <A HREF="#DB1_rst1">DB1_rst1</A>))) ) ) ) # ( <A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A> & ( !<A HREF="#XB7L13">XB7L13</A> & ( (!<A HREF="#YB7_read_latency_shift_reg[0]">YB7_read_latency_shift_reg[0]</A>) # (!<A HREF="#XB7_mem_used[0]">XB7_mem_used[0]</A>) ) ) );


<P> --YB4L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 at LABCELL_X9_Y7_N36
<P><A NAME="YB4L39">YB4L39</A> = ( <A HREF="#XB4L13">XB4L13</A> & ( (<A HREF="#VB1_WideOr1">VB1_WideOr1</A> & (<A HREF="#XB4L16">XB4L16</A> & <A HREF="#DB1_rst1">DB1_rst1</A>)) ) );


<P> --XB4_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73] at FF_X9_Y7_N56
<P> --register power-up is low

<P><A NAME="XB4_mem[1][73]">XB4_mem[1][73]</A> = DFFEAS(<A HREF="#XB4L14">XB4L14</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 at LABCELL_X9_Y7_N54
<P><A NAME="XB4L14">XB4L14</A> = ( <A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A> & ( <A HREF="#XB4_mem[1][73]">XB4_mem[1][73]</A> ) ) # ( !<A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A> & ( <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> ) );


<P> --XB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X9_Y7_N57
<P><A NAME="XB4L12">XB4L12</A> = ( <A HREF="#XB4_mem_used[0]">XB4_mem_used[0]</A> & ( <A HREF="#YB4_read_latency_shift_reg[0]">YB4_read_latency_shift_reg[0]</A> ) ) # ( !<A HREF="#XB4_mem_used[0]">XB4_mem_used[0]</A> );


<P> --XB4_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][55] at FF_X9_Y7_N8
<P> --register power-up is low

<P><A NAME="XB4_mem[1][55]">XB4_mem[1][55]</A> = DFFEAS(<A HREF="#XB4L15">XB4L15</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 at LABCELL_X9_Y7_N6
<P><A NAME="XB4L15">XB4L15</A> = ( <A HREF="#XB4L13">XB4L13</A> & ( (!<A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A>) # (<A HREF="#XB4_mem[1][55]">XB4_mem[1][55]</A>) ) ) # ( !<A HREF="#XB4L13">XB4L13</A> & ( (<A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A> & <A HREF="#XB4_mem[1][55]">XB4_mem[1][55]</A>) ) );


<P> --YB7L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~1 at LABCELL_X11_Y7_N48
<P><A NAME="YB7L4">YB7L4</A> = ( <A HREF="#YB7L3">YB7L3</A> & ( <A HREF="#VB2_WideOr1">VB2_WideOr1</A> & ( <A HREF="#XB7L13">XB7L13</A> ) ) );


<P> --XB7_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73] at FF_X11_Y7_N41
<P> --register power-up is low

<P><A NAME="XB7_mem[1][73]">XB7_mem[1][73]</A> = DFFEAS(<A HREF="#XB7L14">XB7L14</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB7L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1 at LABCELL_X11_Y7_N39
<P><A NAME="XB7L14">XB7L14</A> = ( <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (!<A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A>) # (<A HREF="#XB7_mem[1][73]">XB7_mem[1][73]</A>) ) ) # ( !<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (<A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A> & <A HREF="#XB7_mem[1][73]">XB7_mem[1][73]</A>) ) );


<P> --XB7L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X11_Y7_N36
<P><A NAME="XB7L12">XB7L12</A> = ( <A HREF="#YB7_read_latency_shift_reg[0]">YB7_read_latency_shift_reg[0]</A> ) # ( !<A HREF="#YB7_read_latency_shift_reg[0]">YB7_read_latency_shift_reg[0]</A> & ( !<A HREF="#XB7_mem_used[0]">XB7_mem_used[0]</A> ) );


<P> --XB7_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55] at FF_X11_Y7_N56
<P> --register power-up is low

<P><A NAME="XB7_mem[1][55]">XB7_mem[1][55]</A> = DFFEAS(<A HREF="#XB7L15">XB7L15</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB7L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2 at LABCELL_X11_Y7_N54
<P><A NAME="XB7L15">XB7L15</A> = ( <A HREF="#XB7L13">XB7L13</A> & ( (!<A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A>) # (<A HREF="#XB7_mem[1][55]">XB7_mem[1][55]</A>) ) ) # ( !<A HREF="#XB7L13">XB7L13</A> & ( (<A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A> & <A HREF="#XB7_mem[1][55]">XB7_mem[1][55]</A>) ) );


<P> --YB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 at LABCELL_X10_Y4_N12
<P><A NAME="YB1L36">YB1L36</A> = ( <A HREF="#YB1L35">YB1L35</A> & ( !<A HREF="#XB1L6Q">XB1L6Q</A> & ( (<A HREF="#BC1L7">BC1L7</A> & <A HREF="#T1_av_waitrequest">T1_av_waitrequest</A>) ) ) );


<P> --YB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|read_latency_shift_reg~2 at LABCELL_X9_Y5_N54
<P><A NAME="YB2L39">YB2L39</A> = ( !<A HREF="#XB2_mem_used[1]">XB2_mem_used[1]</A> & ( !<A HREF="#YB2_wait_latency_counter[1]">YB2_wait_latency_counter[1]</A> & ( (<A HREF="#YB2L37">YB2L37</A> & (<A HREF="#AC1L9">AC1L9</A> & (!<A HREF="#WB2L1">WB2L1</A> $ (!<A HREF="#YB2_wait_latency_counter[0]">YB2_wait_latency_counter[0]</A>)))) ) ) );


<P> --AC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0 at LABCELL_X12_Y6_N51
<P><A NAME="AC1L5">AC1L5</A> = ( !<A HREF="#AC1L9">AC1L9</A> & ( (!<A HREF="#AC1_end_begintransfer">AC1_end_begintransfer</A> & ((!<A HREF="#SC1_d_write">SC1_d_write</A>) # (<A HREF="#AC1L12Q">AC1L12Q</A>))) ) );


<P> --AC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~1 at LABCELL_X12_Y6_N18
<P><A NAME="AC1L6">AC1L6</A> = ( <A HREF="#DB1_rst1">DB1_rst1</A> & ( !<A HREF="#AC1L5">AC1L5</A> & ( (<A HREF="#SB1L2">SB1L2</A> & !<A HREF="#YB2L38">YB2L38</A>) ) ) ) # ( !<A HREF="#DB1_rst1">DB1_rst1</A> & ( !<A HREF="#AC1L5">AC1L5</A> ) );


<P> --SC1L829 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~0 at LABCELL_X16_Y7_N21
<P><A NAME="SC1L829">SC1L829</A> = ( <A HREF="#SC1_av_ld_byte0_data[1]">SC1_av_ld_byte0_data[1]</A> & ( ((!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & (<A HREF="#SC1_W_alu_result[1]">SC1_W_alu_result[1]</A> & !<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#SC1_av_ld_byte0_data[1]">SC1_av_ld_byte0_data[1]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & (<A HREF="#SC1_W_alu_result[1]">SC1_W_alu_result[1]</A> & !<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A>))) ) );


<P> --SC1L830 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~1 at LABCELL_X16_Y7_N36
<P><A NAME="SC1L830">SC1L830</A> = ( <A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte0_data[2]">SC1_av_ld_byte0_data[2]</A>) ) ) # ( !<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & (<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte0_data[2]">SC1_av_ld_byte0_data[2]</A>)))) ) );


<P> --SC1L831 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2 at LABCELL_X22_Y7_N42
<P><A NAME="SC1L831">SC1L831</A> = ( <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & ( <A HREF="#SC1_av_ld_byte0_data[3]">SC1_av_ld_byte0_data[3]</A> & ( ((!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>)) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & ( <A HREF="#SC1_av_ld_byte0_data[3]">SC1_av_ld_byte0_data[3]</A> & ( <A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> ) ) ) # ( <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & ( !<A HREF="#SC1_av_ld_byte0_data[3]">SC1_av_ld_byte0_data[3]</A> & ( (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & !<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>)) ) ) );


<P> --SC1L832 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~3 at LABCELL_X16_Y7_N54
<P><A NAME="SC1L832">SC1L832</A> = ( <A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#SC1_av_ld_byte0_data[4]">SC1_av_ld_byte0_data[4]</A> & ( <A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> ) ) ) # ( !<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#SC1_av_ld_byte0_data[4]">SC1_av_ld_byte0_data[4]</A> & ( ((<A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A> & !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>)) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( !<A HREF="#SC1_av_ld_byte0_data[4]">SC1_av_ld_byte0_data[4]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (<A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A> & !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>)) ) ) );


<P> --SC1L833 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~4 at MLABCELL_X15_Y6_N18
<P><A NAME="SC1L833">SC1L833</A> = ( <A HREF="#SC1_av_ld_byte0_data[5]">SC1_av_ld_byte0_data[5]</A> & ( ((!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & <A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#SC1_av_ld_byte0_data[5]">SC1_av_ld_byte0_data[5]</A> & ( (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (<A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A> & !<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>))) ) );


<P> --SC1L834 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~5 at LABCELL_X16_Y7_N51
<P><A NAME="SC1L834">SC1L834</A> = ( <A HREF="#SC1_av_ld_byte0_data[6]">SC1_av_ld_byte0_data[6]</A> & ( ((!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & <A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#SC1_av_ld_byte0_data[6]">SC1_av_ld_byte0_data[6]</A> & ( (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & (<A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A> & !<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>))) ) );


<P> --SC1L835 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~6 at LABCELL_X16_Y7_N30
<P><A NAME="SC1L835">SC1L835</A> = ( <A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1L887Q">SC1L887Q</A>) ) ) ) # ( !<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1L887Q">SC1L887Q</A>) ) ) ) # ( <A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1L887Q">SC1L887Q</A>) ) ) ) # ( !<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & ((<A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (<A HREF="#SC1L887Q">SC1L887Q</A>)) ) ) );


<P> --DB1L49 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0 at MLABCELL_X3_Y3_N21
<P><A NAME="DB1L49">DB1L49</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#H1_splitter_nodes_receive_0[3]">H1_splitter_nodes_receive_0[3]</A>);


<P> --DB1L87 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 at MLABCELL_X3_Y3_N54
<P><A NAME="DB1L87">DB1L87</A> = AMPP_FUNCTION(!<A HREF="#DB1_user_saw_rvalid">DB1_user_saw_rvalid</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#DB1L49">DB1L49</A>, !<A HREF="#DB1_count[0]">DB1_count[0]</A>, !<A HREF="#DB1_state">DB1_state</A>, !<A HREF="#DB1_td_shift[0]">DB1_td_shift[0]</A>);


<P> --DB1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3 at MLABCELL_X3_Y3_N15
<P><A NAME="DB1L76">DB1L76</A> = AMPP_FUNCTION(!<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#DB1_rdata[7]">DB1_rdata[7]</A>, !<A HREF="#DB1_td_shift[10]">DB1_td_shift[10]</A>);


<P> --T1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav at FF_X10_Y3_N52
<P> --register power-up is low

<P><A NAME="T1_t_dav">T1_t_dav</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#MB2_b_full">MB2_b_full</A>,  ,  , VCC);


<P> --DB1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled at FF_X2_Y3_N2
<P> --register power-up is low

<P><A NAME="DB1_write_stalled">DB1_write_stalled</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L106">DB1L106</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND, <A HREF="#DB1L107">DB1L107</A>);


<P> --DB1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4 at MLABCELL_X3_Y3_N18
<P><A NAME="DB1L77">DB1L77</A> = AMPP_FUNCTION(!<A HREF="#DB1_count[1]">DB1_count[1]</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#DB1_state">DB1_state</A>, !<A HREF="#DB1_user_saw_rvalid">DB1_user_saw_rvalid</A>, !<A HREF="#DB1_td_shift[9]">DB1_td_shift[9]</A>);


<P> --DB1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2] at FF_X3_Y3_N52
<P> --register power-up is low

<P><A NAME="DB1_td_shift[2]">DB1_td_shift[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L79">DB1L79</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#DB1L62">DB1L62</A>);


<P> --DB1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5 at MLABCELL_X3_Y3_N48
<P><A NAME="DB1L78">DB1L78</A> = AMPP_FUNCTION(!<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#DB1L77">DB1L77</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#DB1_write_stalled">DB1_write_stalled</A>, !<A HREF="#DB1_td_shift[2]">DB1_td_shift[2]</A>);


<P> --DB1L17 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0 at MLABCELL_X3_Y3_N42
<P><A NAME="DB1L17">DB1L17</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#DB1_count[8]">DB1_count[8]</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#DB1_state">DB1_state</A>, !<A HREF="#A1L6">A1L6</A>);


<P> --DB1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0 at FF_X6_Y3_N26
<P> --register power-up is low

<P><A NAME="DB1_rvalid0">DB1_rvalid0</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#DB1L47">DB1L47</A>, !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>);


<P> --DD1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready at FF_X4_Y5_N58
<P> --register power-up is low

<P><A NAME="DD1_monitor_ready">DD1_monitor_ready</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#DD1L10">DD1L10</A>,  ,  , VCC);


<P> --PD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11 at LABCELL_X2_Y4_N3
<P><A NAME="PD1L60">PD1L60</A> = ( <A HREF="#BD1_break_readreg[1]">BD1_break_readreg[1]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#LD1_MonDReg[1]">LD1_MonDReg[1]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[3]">PD1_sr[3]</A>)))) ) ) # ( !<A HREF="#BD1_break_readreg[1]">BD1_break_readreg[1]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#LD1_MonDReg[1]">LD1_MonDReg[1]</A>))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[3]">PD1_sr[3]</A>)))) ) );


<P> --ND1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] at FF_X3_Y4_N13
<P> --register power-up is low

<P><A NAME="ND1_jdo[0]">ND1_jdo[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[0]">PD1_sr[0]</A>,  ,  , VCC);


<P> --ND1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] at FF_X3_Y4_N35
<P> --register power-up is low

<P><A NAME="ND1_jdo[36]">ND1_jdo[36]</A> = DFFEAS(<A HREF="#ND1L61">ND1L61</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --ND1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] at FF_X3_Y4_N32
<P> --register power-up is low

<P><A NAME="ND1_jdo[37]">ND1_jdo[37]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[37]">PD1_sr[37]</A>,  ,  , VCC);


<P> --ND1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] at FF_X7_Y5_N50
<P> --register power-up is low

<P><A NAME="ND1_ir[1]">ND1_ir[1]</A> = DFFEAS(<A HREF="#ND1L6">ND1L6</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_jxuir">ND1_jxuir</A>,  ,  ,  ,  );


<P> --ND1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] at FF_X7_Y5_N53
<P> --register power-up is low

<P><A NAME="ND1_ir[0]">ND1_ir[0]</A> = DFFEAS(<A HREF="#ND1L4">ND1L4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_jxuir">ND1_jxuir</A>,  ,  ,  ,  );


<P> --ND1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe at FF_X4_Y5_N38
<P> --register power-up is low

<P><A NAME="ND1_enable_action_strobe">ND1_enable_action_strobe</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  , VCC);


<P> --BD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]~0 at LABCELL_X7_Y5_N54
<P><A NAME="BD1L12">BD1L12</A> = ( <A HREF="#ND1_enable_action_strobe">ND1_enable_action_strobe</A> & ( <A HREF="#ND1_ir[1]">ND1_ir[1]</A> & ( !<A HREF="#ND1_ir[0]">ND1_ir[0]</A> ) ) );


<P> --BD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]~1 at MLABCELL_X3_Y4_N30
<P><A NAME="BD1L13">BD1L13</A> = ( <A HREF="#BD1L12">BD1L12</A> & ( (!<A HREF="#ND1_jdo[36]">ND1_jdo[36]</A> & !<A HREF="#ND1_jdo[37]">ND1_jdo[37]</A>) ) );


<P> --ND1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] at FF_X3_Y4_N26
<P> --register power-up is low

<P><A NAME="ND1_jdo[3]">ND1_jdo[3]</A> = DFFEAS(<A HREF="#ND1L13">ND1L13</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --LD1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 at FF_X8_Y6_N29
<P> --register power-up is low

<P><A NAME="LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#LD1_jtag_ram_rd">LD1_jtag_ram_rd</A>,  ,  , VCC);


<P> --ND1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] at FF_X3_Y5_N14
<P> --register power-up is low

<P><A NAME="ND1_jdo[35]">ND1_jdo[35]</A> = DFFEAS(<A HREF="#ND1L59">ND1L59</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --ND1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b at MLABCELL_X3_Y5_N54
<P><A NAME="ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> = (!<A HREF="#ND1_ir[1]">ND1_ir[1]</A> & (<A HREF="#ND1_jdo[35]">ND1_jdo[35]</A> & (<A HREF="#ND1_enable_action_strobe">ND1_enable_action_strobe</A> & !<A HREF="#ND1_ir[0]">ND1_ir[0]</A>)));


<P> --LD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~0 at LABCELL_X9_Y6_N21
<P><A NAME="LD1L80">LD1L80</A> = ( !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & ( !<A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> ) );


<P> --LD1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 at FF_X8_Y6_N26
<P> --register power-up is low

<P><A NAME="LD1_jtag_rd_d1">LD1_jtag_rd_d1</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#LD1_jtag_rd">LD1_jtag_rd</A>,  ,  , VCC);


<P> --LD1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1 at MLABCELL_X3_Y5_N39
<P><A NAME="LD1L51">LD1L51</A> = ( <A HREF="#ND1_jdo[35]">ND1_jdo[35]</A> & ( ((!<A HREF="#ND1_ir[1]">ND1_ir[1]</A> & (!<A HREF="#ND1_ir[0]">ND1_ir[0]</A> & <A HREF="#ND1_enable_action_strobe">ND1_enable_action_strobe</A>))) # (<A HREF="#LD1_jtag_rd_d1">LD1_jtag_rd_d1</A>) ) ) # ( !<A HREF="#ND1_jdo[35]">ND1_jdo[35]</A> & ( (<A HREF="#LD1_jtag_rd_d1">LD1_jtag_rd_d1</A> & (((!<A HREF="#ND1_enable_action_strobe">ND1_enable_action_strobe</A>) # (<A HREF="#ND1_ir[0]">ND1_ir[0]</A>)) # (<A HREF="#ND1_ir[1]">ND1_ir[1]</A>))) ) );


<P> --SC1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled at FF_X13_Y6_N49
<P> --register power-up is low

<P><A NAME="SC1_hbreak_enabled">SC1_hbreak_enabled</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A>, <A HREF="#SC1L1044">SC1L1044</A>,  ,  , VCC);


<P> --SC1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7 at LABCELL_X19_Y6_N42
<P><A NAME="SC1L586">SC1L586</A> = ( !<A HREF="#SC1L268Q">SC1L268Q</A> & ( !<A HREF="#SC1L264Q">SC1L264Q</A> & ( (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & (!<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & !<A HREF="#SC1L270Q">SC1L270Q</A>))) ) ) );


<P> --SC1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7 at LABCELL_X22_Y6_N0
<P><A NAME="SC1L599">SC1L599</A> = ( !<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( (<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & <A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>))) ) ) );


<P> --SC1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8 at MLABCELL_X15_Y8_N24
<P><A NAME="SC1L600">SC1L600</A> = ( <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) );


<P> --SC1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8 at LABCELL_X16_Y6_N45
<P><A NAME="SC1L587">SC1L587</A> = ( !<A HREF="#SC1L270Q">SC1L270Q</A> & ( <A HREF="#SC1L264Q">SC1L264Q</A> & ( (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (!<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & (!<A HREF="#SC1L268Q">SC1L268Q</A> & !<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>))) ) ) );


<P> --SC1L588 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9 at LABCELL_X16_Y6_N48
<P><A NAME="SC1L588">SC1L588</A> = ( !<A HREF="#SC1L264Q">SC1L264Q</A> & ( <A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (!<A HREF="#SC1L268Q">SC1L268Q</A> & (<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & !<A HREF="#SC1L270Q">SC1L270Q</A>))) ) ) );


<P> --SC1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10 at LABCELL_X16_Y6_N21
<P><A NAME="SC1L589">SC1L589</A> = ( <A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( !<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & ( (<A HREF="#SC1L264Q">SC1L264Q</A> & (!<A HREF="#SC1L270Q">SC1L270Q</A> & (<A HREF="#SC1L268Q">SC1L268Q</A> & !<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A>))) ) ) );


<P> --SC1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0 at LABCELL_X17_Y6_N54
<P><A NAME="SC1L206">SC1L206</A> = ( !<A HREF="#SC1L589">SC1L589</A> & ( !<A HREF="#SC1L211">SC1L211</A> & ( (!<A HREF="#SC1L587">SC1L587</A> & (!<A HREF="#SC1L588">SC1L588</A> & (!<A HREF="#SC1L212">SC1L212</A> & !<A HREF="#SC1L210">SC1L210</A>))) ) ) );


<P> --SC1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0 at LABCELL_X19_Y6_N24
<P><A NAME="SC1L202">SC1L202</A> = ( <A HREF="#SC1L268Q">SC1L268Q</A> & ( <A HREF="#SC1L264Q">SC1L264Q</A> & ( (<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ((!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>) # (!<A HREF="#SC1L270Q">SC1L270Q</A>))) ) ) ) # ( !<A HREF="#SC1L268Q">SC1L268Q</A> & ( <A HREF="#SC1L264Q">SC1L264Q</A> & ( <A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> ) ) ) # ( <A HREF="#SC1L268Q">SC1L268Q</A> & ( !<A HREF="#SC1L264Q">SC1L264Q</A> & ( (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (((!<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A>) # (!<A HREF="#SC1L270Q">SC1L270Q</A>)) # (<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>))) ) ) ) # ( !<A HREF="#SC1L268Q">SC1L268Q</A> & ( !<A HREF="#SC1L264Q">SC1L264Q</A> & ( (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & ((!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A>) # ((!<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & !<A HREF="#SC1L270Q">SC1L270Q</A>)))) # (<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ((!<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A>) # (<A HREF="#SC1L270Q">SC1L270Q</A>)))) ) ) );


<P> --SC1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0 at LABCELL_X17_Y7_N57
<P><A NAME="SC1L253">SC1L253</A> = (!<A HREF="#SC1L202">SC1L202</A> & ((<A HREF="#SC1_D_iw[18]">SC1_D_iw[18]</A>))) # (<A HREF="#SC1L202">SC1L202</A> & (<A HREF="#SC1_D_iw[23]">SC1_D_iw[23]</A>));


<P> --SC1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1 at LABCELL_X17_Y7_N42
<P><A NAME="SC1L254">SC1L254</A> = ( <A HREF="#SC1L206">SC1L206</A> & ( <A HREF="#SC1L586">SC1L586</A> ) ) # ( !<A HREF="#SC1L206">SC1L206</A> & ( <A HREF="#SC1L586">SC1L586</A> ) ) # ( <A HREF="#SC1L206">SC1L206</A> & ( !<A HREF="#SC1L586">SC1L586</A> & ( (<A HREF="#SC1L253">SC1L253</A> & ((!<A HREF="#SC1L579">SC1L579</A>) # ((!<A HREF="#SC1L218">SC1L218</A> & !<A HREF="#SC1L219">SC1L219</A>)))) ) ) );


<P> --SC1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~2 at LABCELL_X17_Y7_N0
<P><A NAME="SC1L251">SC1L251</A> = ( <A HREF="#SC1_D_iw[17]">SC1_D_iw[17]</A> & ( (!<A HREF="#SC1L202">SC1L202</A>) # (<A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>) ) ) # ( !<A HREF="#SC1_D_iw[17]">SC1_D_iw[17]</A> & ( (<A HREF="#SC1L202">SC1L202</A> & <A HREF="#SC1_D_iw[22]">SC1_D_iw[22]</A>) ) );


<P> --SC1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~3 at LABCELL_X17_Y7_N12
<P><A NAME="SC1L252">SC1L252</A> = ( <A HREF="#SC1L251">SC1L251</A> & ( <A HREF="#SC1L586">SC1L586</A> ) ) # ( !<A HREF="#SC1L251">SC1L251</A> & ( <A HREF="#SC1L586">SC1L586</A> ) ) # ( <A HREF="#SC1L251">SC1L251</A> & ( !<A HREF="#SC1L586">SC1L586</A> ) ) # ( !<A HREF="#SC1L251">SC1L251</A> & ( !<A HREF="#SC1L586">SC1L586</A> & ( (!<A HREF="#SC1L206">SC1L206</A>) # ((<A HREF="#SC1L579">SC1L579</A> & ((<A HREF="#SC1L218">SC1L218</A>) # (<A HREF="#SC1L219">SC1L219</A>)))) ) ) );


<P> --SC1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~4 at LABCELL_X17_Y7_N21
<P><A NAME="SC1L255">SC1L255</A> = ( <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A> & ( <A HREF="#SC1_D_iw[19]">SC1_D_iw[19]</A> ) ) # ( !<A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A> & ( <A HREF="#SC1_D_iw[19]">SC1_D_iw[19]</A> & ( !<A HREF="#SC1L202">SC1L202</A> ) ) ) # ( <A HREF="#SC1_D_iw[24]">SC1_D_iw[24]</A> & ( !<A HREF="#SC1_D_iw[19]">SC1_D_iw[19]</A> & ( <A HREF="#SC1L202">SC1L202</A> ) ) );


<P> --SC1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~5 at LABCELL_X17_Y7_N15
<P><A NAME="SC1L256">SC1L256</A> = ( <A HREF="#SC1L255">SC1L255</A> & ( <A HREF="#SC1L586">SC1L586</A> ) ) # ( !<A HREF="#SC1L255">SC1L255</A> & ( <A HREF="#SC1L586">SC1L586</A> ) ) # ( <A HREF="#SC1L255">SC1L255</A> & ( !<A HREF="#SC1L586">SC1L586</A> ) ) # ( !<A HREF="#SC1L255">SC1L255</A> & ( !<A HREF="#SC1L586">SC1L586</A> & ( (!<A HREF="#SC1L206">SC1L206</A>) # ((<A HREF="#SC1L579">SC1L579</A> & ((<A HREF="#SC1L218">SC1L218</A>) # (<A HREF="#SC1L219">SC1L219</A>)))) ) ) );


<P> --SC1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~6 at LABCELL_X17_Y7_N54
<P><A NAME="SC1L257">SC1L257</A> = (!<A HREF="#SC1L202">SC1L202</A> & ((<A HREF="#SC1_D_iw[20]">SC1_D_iw[20]</A>))) # (<A HREF="#SC1L202">SC1L202</A> & (<A HREF="#SC1_D_iw[25]">SC1_D_iw[25]</A>));


<P> --SC1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~7 at LABCELL_X17_Y7_N27
<P><A NAME="SC1L258">SC1L258</A> = ( <A HREF="#SC1L257">SC1L257</A> & ( <A HREF="#SC1L586">SC1L586</A> ) ) # ( !<A HREF="#SC1L257">SC1L257</A> & ( <A HREF="#SC1L586">SC1L586</A> ) ) # ( <A HREF="#SC1L257">SC1L257</A> & ( !<A HREF="#SC1L586">SC1L586</A> ) ) # ( !<A HREF="#SC1L257">SC1L257</A> & ( !<A HREF="#SC1L586">SC1L586</A> & ( (!<A HREF="#SC1L206">SC1L206</A>) # ((<A HREF="#SC1L579">SC1L579</A> & ((<A HREF="#SC1L218">SC1L218</A>) # (<A HREF="#SC1L219">SC1L219</A>)))) ) ) );


<P> --SC1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~8 at LABCELL_X17_Y7_N3
<P><A NAME="SC1L259">SC1L259</A> = (!<A HREF="#SC1L202">SC1L202</A> & ((<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>))) # (<A HREF="#SC1L202">SC1L202</A> & (<A HREF="#SC1_D_iw[26]">SC1_D_iw[26]</A>));


<P> --SC1L260 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~9 at LABCELL_X17_Y7_N24
<P><A NAME="SC1L260">SC1L260</A> = ( <A HREF="#SC1L259">SC1L259</A> & ( <A HREF="#SC1L586">SC1L586</A> ) ) # ( !<A HREF="#SC1L259">SC1L259</A> & ( <A HREF="#SC1L586">SC1L586</A> ) ) # ( <A HREF="#SC1L259">SC1L259</A> & ( !<A HREF="#SC1L586">SC1L586</A> ) ) # ( !<A HREF="#SC1L259">SC1L259</A> & ( !<A HREF="#SC1L586">SC1L586</A> & ( (!<A HREF="#SC1L206">SC1L206</A>) # ((<A HREF="#SC1L579">SC1L579</A> & ((<A HREF="#SC1L218">SC1L218</A>) # (<A HREF="#SC1L219">SC1L219</A>)))) ) ) );


<P> --SC1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11 at MLABCELL_X15_Y6_N36
<P><A NAME="SC1L590">SC1L590</A> = ( !<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( !<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & ( (!<A HREF="#SC1L264Q">SC1L264Q</A> & (<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (!<A HREF="#SC1L270Q">SC1L270Q</A> & !<A HREF="#SC1L268Q">SC1L268Q</A>))) ) ) );


<P> --SC1L700 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~2 at LABCELL_X18_Y6_N27
<P><A NAME="SC1L700">SC1L700</A> = (<A HREF="#SC1L699">SC1L699</A> & <A HREF="#SC1L698">SC1L698</A>);


<P> --SC1L306 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0 at LABCELL_X18_Y6_N42
<P><A NAME="SC1L306">SC1L306</A> = ( !<A HREF="#SC1L700">SC1L700</A> & ( !<A HREF="#SC1L590">SC1L590</A> & ( !<A HREF="#SC1L307">SC1L307</A> ) ) );


<P> --SC1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg at LABCELL_X17_Y7_N48
<P><A NAME="SC1_D_wr_dst_reg">SC1_D_wr_dst_reg</A> = ( <A HREF="#SC1L254">SC1L254</A> & ( <A HREF="#SC1L306">SC1L306</A> ) ) # ( !<A HREF="#SC1L254">SC1L254</A> & ( <A HREF="#SC1L306">SC1L306</A> & ( (((<A HREF="#SC1L252">SC1L252</A>) # (<A HREF="#SC1L258">SC1L258</A>)) # (<A HREF="#SC1L256">SC1L256</A>)) # (<A HREF="#SC1L260">SC1L260</A>) ) ) );


<P> --SC1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data at FF_X12_Y6_N44
<P> --register power-up is low

<P><A NAME="SC1_av_ld_waiting_for_data">SC1_av_ld_waiting_for_data</A> = DFFEAS(<A HREF="#SC1L982">SC1L982</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L982 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~1 at LABCELL_X12_Y6_N42
<P><A NAME="SC1L982">SC1L982</A> = ( <A HREF="#SC1_av_ld_waiting_for_data">SC1_av_ld_waiting_for_data</A> & ( <A HREF="#SC1L981">SC1L981</A> & ( (!<A HREF="#SC1_d_read">SC1_d_read</A>) # ((!<A HREF="#TB3L1">TB3L1</A> & (<A HREF="#GC1L2">GC1L2</A> & !<A HREF="#TB2L1">TB2L1</A>))) ) ) ) # ( !<A HREF="#SC1_av_ld_waiting_for_data">SC1_av_ld_waiting_for_data</A> & ( <A HREF="#SC1L981">SC1L981</A> ) ) # ( <A HREF="#SC1_av_ld_waiting_for_data">SC1_av_ld_waiting_for_data</A> & ( !<A HREF="#SC1L981">SC1L981</A> & ( (!<A HREF="#SC1_d_read">SC1_d_read</A>) # ((!<A HREF="#TB3L1">TB3L1</A> & (<A HREF="#GC1L2">GC1L2</A> & !<A HREF="#TB2L1">TB2L1</A>))) ) ) );


<P> --SC1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0 at LABCELL_X19_Y6_N57
<P><A NAME="SC1L233">SC1L233</A> = ( <A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & ( (<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (<A HREF="#SC1L270Q">SC1L270Q</A> & !<A HREF="#SC1L268Q">SC1L268Q</A>)) ) );


<P> --SC1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data at FF_X13_Y6_N35
<P> --register power-up is low

<P><A NAME="SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> = DFFEAS(<A HREF="#SC1L876">SC1L876</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1] at FF_X13_Y6_N26
<P> --register power-up is low

<P><A NAME="SC1_av_ld_align_cycle[1]">SC1_av_ld_align_cycle[1]</A> = DFFEAS(<A HREF="#SC1L873">SC1L873</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0] at FF_X13_Y6_N8
<P> --register power-up is low

<P><A NAME="SC1_av_ld_align_cycle[0]">SC1_av_ld_align_cycle[0]</A> = DFFEAS(<A HREF="#SC1L872">SC1L872</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0 at LABCELL_X13_Y7_N15
<P><A NAME="SC1L231">SC1L231</A> = ( <A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & ( (<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A> & <A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A>) ) ) # ( !<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & ( (<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A> & (<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & <A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A>)) ) );


<P> --SC1L875 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0 at LABCELL_X13_Y6_N3
<P><A NAME="SC1L875">SC1L875</A> = ( <A HREF="#SC1L231">SC1L231</A> & ( (<A HREF="#SC1_av_ld_align_cycle[1]">SC1_av_ld_align_cycle[1]</A> & (!<A HREF="#SC1L270Q">SC1L270Q</A> $ (<A HREF="#SC1_av_ld_align_cycle[0]">SC1_av_ld_align_cycle[0]</A>))) ) ) # ( !<A HREF="#SC1L231">SC1L231</A> & ( (<A HREF="#SC1_av_ld_align_cycle[1]">SC1_av_ld_align_cycle[1]</A> & <A HREF="#SC1_av_ld_align_cycle[0]">SC1_av_ld_align_cycle[0]</A>) ) );


<P> --SC1L876 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1 at LABCELL_X13_Y6_N33
<P><A NAME="SC1L876">SC1L876</A> = ( <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ( <A HREF="#GC1_WideOr1">GC1_WideOr1</A> & ( !<A HREF="#SC1L875">SC1L875</A> ) ) ) # ( <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ( !<A HREF="#GC1_WideOr1">GC1_WideOr1</A> & ( !<A HREF="#SC1L875">SC1L875</A> ) ) ) # ( !<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ( !<A HREF="#GC1_WideOr1">GC1_WideOr1</A> & ( (!<A HREF="#SC1L233">SC1L233</A> & <A HREF="#SC1_d_read">SC1_d_read</A>) ) ) );


<P> --SC1L574 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0 at LABCELL_X13_Y6_N42
<P><A NAME="SC1L574">SC1L574</A> = ( <A HREF="#SC1L233">SC1L233</A> & ( <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A> & ( <A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> ) ) ) # ( !<A HREF="#SC1L233">SC1L233</A> & ( <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A> & ( <A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> ) ) ) # ( <A HREF="#SC1L233">SC1L233</A> & ( !<A HREF="#SC1_E_new_inst">SC1_E_new_inst</A> & ( (<A HREF="#SC1L982">SC1L982</A> & (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A>)) ) ) ) # ( !<A HREF="#SC1L233">SC1L233</A> & ( !<A HREF="#SC1_E_new_inst">SC1_E_new_inst</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (<A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A> & ((<A HREF="#SC1L982">SC1L982</A>) # (<A HREF="#SC1L876">SC1L876</A>)))) ) ) );


<P> --SC1L575 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1 at LABCELL_X17_Y6_N18
<P><A NAME="SC1L575">SC1L575</A> = (!<A HREF="#SC1_E_shift_rot_cnt[0]">SC1_E_shift_rot_cnt[0]</A> & (!<A HREF="#SC1_E_shift_rot_cnt[1]">SC1_E_shift_rot_cnt[1]</A> & (!<A HREF="#SC1_E_shift_rot_cnt[2]">SC1_E_shift_rot_cnt[2]</A> & !<A HREF="#SC1_E_shift_rot_cnt[3]">SC1_E_shift_rot_cnt[3]</A>)));


<P> --SC1L576 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2 at LABCELL_X17_Y6_N0
<P><A NAME="SC1L576">SC1L576</A> = ( <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A> & ( (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & <A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A>) ) ) # ( !<A HREF="#SC1_E_new_inst">SC1_E_new_inst</A> & ( (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A> & ((!<A HREF="#SC1L575">SC1L575</A>) # (<A HREF="#SC1_E_shift_rot_cnt[4]">SC1_E_shift_rot_cnt[4]</A>)))) ) );


<P> --SC1L866 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0 at LABCELL_X12_Y6_N33
<P><A NAME="SC1L866">SC1L866</A> = (!<A HREF="#SC1L576">SC1L576</A> & (!<A HREF="#SC1L574">SC1L574</A> & (<A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A> & !<A HREF="#SC1_E_st_stall">SC1_E_st_stall</A>)));


<P> --SC1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0 at LABCELL_X13_Y7_N12
<P><A NAME="SC1L224">SC1L224</A> = ( <A HREF="#SC1L270Q">SC1L270Q</A> & ( (!<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A> & (<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & (<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & <A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A>))) ) ) # ( !<A HREF="#SC1L270Q">SC1L270Q</A> & ( (<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & (<A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A> & <A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A>)) ) );


<P> --YB4_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] at FF_X8_Y5_N19
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[0]">YB4_av_readdata_pre[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[0]">VC1_readdata[0]</A>,  ,  , VCC);


<P> --YB6_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[0] at FF_X8_Y4_N17
<P> --register power-up is low

<P><A NAME="YB6_av_readdata_pre[0]">YB6_av_readdata_pre[0]</A> = DFFEAS(<A HREF="#V1_readdata[0]">V1_readdata[0]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#EE3_altera_reset_synchronizer_int_chain_out">EE3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --YB5_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key1_s1_translator|av_readdata_pre[0] at FF_X8_Y5_N14
<P> --register power-up is low

<P><A NAME="YB5_av_readdata_pre[0]">YB5_av_readdata_pre[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#U1_readdata[0]">U1_readdata[0]</A>,  ,  , VCC);


<P> --GC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0 at MLABCELL_X8_Y5_N12
<P><A NAME="GC1L6">GC1L6</A> = ( !<A HREF="#YB5_av_readdata_pre[0]">YB5_av_readdata_pre[0]</A> & ( <A HREF="#YB5_read_latency_shift_reg[0]">YB5_read_latency_shift_reg[0]</A> & ( (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & (((!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB2_av_readdata_pre[0]">YB2_av_readdata_pre[0]</A>)))) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & (!<A HREF="#YB1_av_readdata_pre[0]">YB1_av_readdata_pre[0]</A> & ((!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB2_av_readdata_pre[0]">YB2_av_readdata_pre[0]</A>)))) ) ) ) # ( <A HREF="#YB5_av_readdata_pre[0]">YB5_av_readdata_pre[0]</A> & ( !<A HREF="#YB5_read_latency_shift_reg[0]">YB5_read_latency_shift_reg[0]</A> & ( (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & (((!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB2_av_readdata_pre[0]">YB2_av_readdata_pre[0]</A>)))) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & (!<A HREF="#YB1_av_readdata_pre[0]">YB1_av_readdata_pre[0]</A> & ((!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB2_av_readdata_pre[0]">YB2_av_readdata_pre[0]</A>)))) ) ) ) # ( !<A HREF="#YB5_av_readdata_pre[0]">YB5_av_readdata_pre[0]</A> & ( !<A HREF="#YB5_read_latency_shift_reg[0]">YB5_read_latency_shift_reg[0]</A> & ( (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & (((!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB2_av_readdata_pre[0]">YB2_av_readdata_pre[0]</A>)))) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & (!<A HREF="#YB1_av_readdata_pre[0]">YB1_av_readdata_pre[0]</A> & ((!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB2_av_readdata_pre[0]">YB2_av_readdata_pre[0]</A>)))) ) ) );


<P> --GC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~1 at MLABCELL_X8_Y5_N18
<P><A NAME="GC1L7">GC1L7</A> = ( <A HREF="#GC1L6">GC1L6</A> & ( (!<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & ((!<A HREF="#TB2L1">TB2L1</A>) # ((!<A HREF="#YB4_av_readdata_pre[0]">YB4_av_readdata_pre[0]</A>)))) # (<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & (!<A HREF="#YB6_av_readdata_pre[0]">YB6_av_readdata_pre[0]</A> & ((!<A HREF="#TB2L1">TB2L1</A>) # (!<A HREF="#YB4_av_readdata_pre[0]">YB4_av_readdata_pre[0]</A>)))) ) );


<P> --GC1_src_data[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0] at LABCELL_X13_Y7_N48
<P><A NAME="GC1_src_data[0]">GC1_src_data[0]</A> = ( <A HREF="#GC1L7">GC1L7</A> & ( (<A HREF="#YD1_q_a[0]">YD1_q_a[0]</A> & <A HREF="#TB3L1">TB3L1</A>) ) ) # ( !<A HREF="#GC1L7">GC1L7</A> );


<P> --SC1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0] at FF_X12_Y7_N19
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte1_data[0]">SC1_av_ld_byte1_data[0]</A> = DFFEAS(<A HREF="#SC1L899">SC1L899</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L897">SC1L897</A>,  ,  ,  ,  );


<P> --SC1L979 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0 at LABCELL_X13_Y6_N36
<P><A NAME="SC1L979">SC1L979</A> = ( <A HREF="#SC1_W_alu_result[1]">SC1_W_alu_result[1]</A> & ( (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((!<A HREF="#SC1_av_ld_align_cycle[1]">SC1_av_ld_align_cycle[1]</A>) # ((<A HREF="#SC1_W_alu_result[0]">SC1_W_alu_result[0]</A> & !<A HREF="#SC1_av_ld_align_cycle[0]">SC1_av_ld_align_cycle[0]</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[1]">SC1_W_alu_result[1]</A> & ( (<A HREF="#SC1_W_alu_result[0]">SC1_W_alu_result[0]</A> & (!<A HREF="#SC1_av_ld_align_cycle[0]">SC1_av_ld_align_cycle[0]</A> & (!<A HREF="#SC1_av_ld_align_cycle[1]">SC1_av_ld_align_cycle[1]</A> & <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>))) ) );


<P> --SC1L886 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]~0 at LABCELL_X13_Y6_N39
<P><A NAME="SC1L886">SC1L886</A> = ( <A HREF="#SC1_av_ld_align_cycle[1]">SC1_av_ld_align_cycle[1]</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # ((<A HREF="#SC1_W_alu_result[0]">SC1_W_alu_result[0]</A> & (!<A HREF="#SC1_av_ld_align_cycle[0]">SC1_av_ld_align_cycle[0]</A> & <A HREF="#SC1_W_alu_result[1]">SC1_W_alu_result[1]</A>))) ) ) # ( !<A HREF="#SC1_av_ld_align_cycle[1]">SC1_av_ld_align_cycle[1]</A> & ( ((!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # ((<A HREF="#SC1_W_alu_result[0]">SC1_W_alu_result[0]</A> & !<A HREF="#SC1_av_ld_align_cycle[0]">SC1_av_ld_align_cycle[0]</A>))) # (<A HREF="#SC1_W_alu_result[1]">SC1_W_alu_result[1]</A>) ) );


<P> --SC1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0] at FF_X19_Y6_N52
<P> --register power-up is low

<P><A NAME="SC1_R_compare_op[0]">SC1_R_compare_op[0]</A> = DFFEAS(<A HREF="#SC1L300">SC1L300</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~14 at LABCELL_X23_Y6_N30
<P><A NAME="SC1L366">SC1L366</A> = ( <A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ( <A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ( !<A HREF="#SC1_E_src2[16]">SC1_E_src2[16]</A> $ (!<A HREF="#SC1_E_src1[16]">SC1_E_src1[16]</A>) ) ) ) # ( !<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ( <A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ( (<A HREF="#SC1_E_src1[16]">SC1_E_src1[16]</A>) # (<A HREF="#SC1_E_src2[16]">SC1_E_src2[16]</A>) ) ) ) # ( <A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ( (<A HREF="#SC1_E_src2[16]">SC1_E_src2[16]</A> & <A HREF="#SC1_E_src1[16]">SC1_E_src1[16]</A>) ) ) ) # ( !<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ( (!<A HREF="#SC1_E_src2[16]">SC1_E_src2[16]</A> & !<A HREF="#SC1_E_src1[16]">SC1_E_src1[16]</A>) ) ) );


<P> --SC1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1] at FF_X18_Y9_N1
<P> --register power-up is low

<P><A NAME="SC1_E_src2[1]">SC1_E_src2[1]</A> = DFFEAS(<A HREF="#SC1L765">SC1L765</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L351 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~15 at LABCELL_X23_Y6_N0
<P><A NAME="SC1L351">SC1L351</A> = ( <A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ( (!<A HREF="#SC1_E_src2[1]">SC1_E_src2[1]</A> & ((<A HREF="#SC1_E_src1[1]">SC1_E_src1[1]</A>))) # (<A HREF="#SC1_E_src2[1]">SC1_E_src2[1]</A> & ((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[1]">SC1_E_src1[1]</A>))) ) ) # ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ( (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_E_src2[1]">SC1_E_src2[1]</A> & !<A HREF="#SC1_E_src1[1]">SC1_E_src1[1]</A>)) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (<A HREF="#SC1_E_src2[1]">SC1_E_src2[1]</A> & <A HREF="#SC1_E_src1[1]">SC1_E_src1[1]</A>)) ) );


<P> --SC1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0 at LABCELL_X23_Y6_N3
<P><A NAME="SC1L610">SC1L610</A> = ( !<A HREF="#SC1L366">SC1L366</A> & ( !<A HREF="#SC1L351">SC1L351</A> ) );


<P> --SC1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~16 at LABCELL_X24_Y7_N15
<P><A NAME="SC1L373">SC1L373</A> = ( <A HREF="#SC1_E_src1[23]">SC1_E_src1[23]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src2[23]">SC1_E_src2[23]</A>))) ) ) # ( !<A HREF="#SC1_E_src1[23]">SC1_E_src1[23]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src2[23]">SC1_E_src2[23]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src2[23]">SC1_E_src2[23]</A>))) ) );


<P> --SC1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~17 at LABCELL_X24_Y7_N42
<P><A NAME="SC1L371">SC1L371</A> = ( <A HREF="#SC1_E_src2[21]">SC1_E_src2[21]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[21]">SC1_E_src1[21]</A>))) ) ) # ( !<A HREF="#SC1_E_src2[21]">SC1_E_src2[21]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[21]">SC1_E_src1[21]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[21]">SC1_E_src1[21]</A>))) ) );


<P> --SC1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~18 at LABCELL_X24_Y7_N21
<P><A NAME="SC1L370">SC1L370</A> = ( <A HREF="#SC1_E_src2[20]">SC1_E_src2[20]</A> & ( <A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ( (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[20]">SC1_E_src1[20]</A>) ) ) ) # ( !<A HREF="#SC1_E_src2[20]">SC1_E_src2[20]</A> & ( <A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ( <A HREF="#SC1_E_src1[20]">SC1_E_src1[20]</A> ) ) ) # ( <A HREF="#SC1_E_src2[20]">SC1_E_src2[20]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ( (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & <A HREF="#SC1_E_src1[20]">SC1_E_src1[20]</A>) ) ) ) # ( !<A HREF="#SC1_E_src2[20]">SC1_E_src2[20]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ( (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[20]">SC1_E_src1[20]</A>) ) ) );


<P> --SC1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~19 at LABCELL_X24_Y7_N30
<P><A NAME="SC1L369">SC1L369</A> = (!<A HREF="#SC1_E_src1[19]">SC1_E_src1[19]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src2[19]">SC1_E_src2[19]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src2[19]">SC1_E_src2[19]</A>))))) # (<A HREF="#SC1_E_src1[19]">SC1_E_src1[19]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src2[19]">SC1_E_src2[19]</A>)))));


<P> --SC1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~20 at LABCELL_X24_Y7_N12
<P><A NAME="SC1L368">SC1L368</A> = ( <A HREF="#SC1_E_src1[18]">SC1_E_src1[18]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src2[18]">SC1_E_src2[18]</A>))) ) ) # ( !<A HREF="#SC1_E_src1[18]">SC1_E_src1[18]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src2[18]">SC1_E_src2[18]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src2[18]">SC1_E_src2[18]</A>))) ) );


<P> --SC1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~21 at LABCELL_X24_Y7_N33
<P><A NAME="SC1L367">SC1L367</A> = ( <A HREF="#SC1_E_src2[17]">SC1_E_src2[17]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[17]">SC1_E_src1[17]</A>))) ) ) # ( !<A HREF="#SC1_E_src2[17]">SC1_E_src2[17]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[17]">SC1_E_src1[17]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[17]">SC1_E_src1[17]</A>))) ) );


<P> --SC1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1 at LABCELL_X24_Y7_N54
<P><A NAME="SC1L611">SC1L611</A> = ( !<A HREF="#SC1L370">SC1L370</A> & ( !<A HREF="#SC1L373">SC1L373</A> & ( (!<A HREF="#SC1L367">SC1L367</A> & (!<A HREF="#SC1L369">SC1L369</A> & (!<A HREF="#SC1L371">SC1L371</A> & !<A HREF="#SC1L368">SC1L368</A>))) ) ) );


<P> --SC1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2 at LABCELL_X24_Y8_N6
<P><A NAME="SC1L612">SC1L612</A> = ( <A HREF="#SC1_E_src2[5]">SC1_E_src2[5]</A> & ( <A HREF="#SC1_E_src1[4]">SC1_E_src1[4]</A> & ( (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A>)))) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((!<A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A> & (!<A HREF="#SC1_E_src1[5]">SC1_E_src1[5]</A> & !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A>)) # (<A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A> & (<A HREF="#SC1_E_src1[5]">SC1_E_src1[5]</A> & <A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A>)))) ) ) ) # ( !<A HREF="#SC1_E_src2[5]">SC1_E_src2[5]</A> & ( <A HREF="#SC1_E_src1[4]">SC1_E_src1[4]</A> & ( (!<A HREF="#SC1_E_src1[5]">SC1_E_src1[5]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A> $ (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A>)))) # (<A HREF="#SC1_E_src1[5]">SC1_E_src1[5]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A>) # (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>)))) ) ) ) # ( <A HREF="#SC1_E_src2[5]">SC1_E_src2[5]</A> & ( !<A HREF="#SC1_E_src1[4]">SC1_E_src1[4]</A> & ( (!<A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_E_src1[5]">SC1_E_src1[5]</A> $ (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A>)))) # (<A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_E_src1[5]">SC1_E_src1[5]</A>) # (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>)))) ) ) ) # ( !<A HREF="#SC1_E_src2[5]">SC1_E_src2[5]</A> & ( !<A HREF="#SC1_E_src1[4]">SC1_E_src1[4]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (((<A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A> & <A HREF="#SC1_E_src1[5]">SC1_E_src1[5]</A>)) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>))) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_E_src2[4]">SC1_E_src2[4]</A> & (!<A HREF="#SC1_E_src1[5]">SC1_E_src1[5]</A>))) ) ) );


<P> --SC1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3 at LABCELL_X19_Y8_N30
<P><A NAME="SC1L613">SC1L613</A> = ( <A HREF="#SC1_E_src2[7]">SC1_E_src2[7]</A> & ( <A HREF="#SC1L488Q">SC1L488Q</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # ((!<A HREF="#SC1_E_src2[6]">SC1_E_src2[6]</A> & !<A HREF="#SC1_E_src1[7]">SC1_E_src1[7]</A>)))) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (<A HREF="#SC1_E_src2[6]">SC1_E_src2[6]</A> & (<A HREF="#SC1_E_src1[7]">SC1_E_src1[7]</A> & <A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>))) ) ) ) # ( !<A HREF="#SC1_E_src2[7]">SC1_E_src2[7]</A> & ( <A HREF="#SC1L488Q">SC1L488Q</A> & ( (!<A HREF="#SC1_E_src1[7]">SC1_E_src1[7]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_E_src2[6]">SC1_E_src2[6]</A> $ (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A>)))) # (<A HREF="#SC1_E_src1[7]">SC1_E_src1[7]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_E_src2[6]">SC1_E_src2[6]</A>) # (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>)))) ) ) ) # ( <A HREF="#SC1_E_src2[7]">SC1_E_src2[7]</A> & ( !<A HREF="#SC1L488Q">SC1L488Q</A> & ( (!<A HREF="#SC1_E_src2[6]">SC1_E_src2[6]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_E_src1[7]">SC1_E_src1[7]</A> $ (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A>)))) # (<A HREF="#SC1_E_src2[6]">SC1_E_src2[6]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_E_src1[7]">SC1_E_src1[7]</A>) # (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>)))) ) ) ) # ( !<A HREF="#SC1_E_src2[7]">SC1_E_src2[7]</A> & ( !<A HREF="#SC1L488Q">SC1L488Q</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (((<A HREF="#SC1_E_src2[6]">SC1_E_src2[6]</A> & <A HREF="#SC1_E_src1[7]">SC1_E_src1[7]</A>)) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>))) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_E_src2[6]">SC1_E_src2[6]</A> & (!<A HREF="#SC1_E_src1[7]">SC1_E_src1[7]</A>))) ) ) );


<P> --SC1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4 at LABCELL_X19_Y8_N36
<P><A NAME="SC1L614">SC1L614</A> = ( <A HREF="#SC1_E_src2[9]">SC1_E_src2[9]</A> & ( <A HREF="#SC1_E_src1[9]">SC1_E_src1[9]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((<A HREF="#SC1_E_src2[8]">SC1_E_src2[8]</A>) # (<A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A>)))) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A> $ (<A HREF="#SC1_E_src2[8]">SC1_E_src2[8]</A>)))) ) ) ) # ( !<A HREF="#SC1_E_src2[9]">SC1_E_src2[9]</A> & ( <A HREF="#SC1_E_src1[9]">SC1_E_src1[9]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((<A HREF="#SC1_E_src2[8]">SC1_E_src2[8]</A>) # (<A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A>))) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((!<A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A>) # (!<A HREF="#SC1_E_src2[8]">SC1_E_src2[8]</A>))))) ) ) ) # ( <A HREF="#SC1_E_src2[9]">SC1_E_src2[9]</A> & ( !<A HREF="#SC1_E_src1[9]">SC1_E_src1[9]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((<A HREF="#SC1_E_src2[8]">SC1_E_src2[8]</A>) # (<A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A>))) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((!<A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A>) # (!<A HREF="#SC1_E_src2[8]">SC1_E_src2[8]</A>))))) ) ) ) # ( !<A HREF="#SC1_E_src2[9]">SC1_E_src2[9]</A> & ( !<A HREF="#SC1_E_src1[9]">SC1_E_src1[9]</A> & ( (!<A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_E_src2[8]">SC1_E_src2[8]</A>))))) # (<A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (<A HREF="#SC1_E_src2[8]">SC1_E_src2[8]</A>)))) ) ) );


<P> --SC1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5 at LABCELL_X18_Y8_N48
<P><A NAME="SC1L615">SC1L615</A> = ( <A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ( <A HREF="#SC1_E_src1[11]">SC1_E_src1[11]</A> & ( (!<A HREF="#SC1_E_src2[11]">SC1_E_src2[11]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_E_src2[10]">SC1_E_src2[10]</A>) # (!<A HREF="#SC1L493Q">SC1L493Q</A>)))) # (<A HREF="#SC1_E_src2[11]">SC1_E_src2[11]</A> & (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_E_src2[10]">SC1_E_src2[10]</A> $ (<A HREF="#SC1L493Q">SC1L493Q</A>)))) ) ) ) # ( !<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ( <A HREF="#SC1_E_src1[11]">SC1_E_src1[11]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1L493Q">SC1L493Q</A>) # (<A HREF="#SC1_E_src2[10]">SC1_E_src2[10]</A>))) ) ) ) # ( <A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ( !<A HREF="#SC1_E_src1[11]">SC1_E_src1[11]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_E_src2[10]">SC1_E_src2[10]</A>) # ((!<A HREF="#SC1L493Q">SC1L493Q</A>)))) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_E_src2[11]">SC1_E_src2[11]</A> & (!<A HREF="#SC1_E_src2[10]">SC1_E_src2[10]</A> $ (<A HREF="#SC1L493Q">SC1L493Q</A>)))) ) ) ) # ( !<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ( !<A HREF="#SC1_E_src1[11]">SC1_E_src1[11]</A> & ( (!<A HREF="#SC1_E_src2[11]">SC1_E_src2[11]</A> & (!<A HREF="#SC1_E_src2[10]">SC1_E_src2[10]</A> & (!<A HREF="#SC1L493Q">SC1L493Q</A> & <A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A>))) # (<A HREF="#SC1_E_src2[11]">SC1_E_src2[11]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1L493Q">SC1L493Q</A>) # (<A HREF="#SC1_E_src2[10]">SC1_E_src2[10]</A>)))) ) ) );


<P> --SC1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6 at LABCELL_X22_Y8_N54
<P><A NAME="SC1L616">SC1L616</A> = ( <A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ( <A HREF="#SC1L499Q">SC1L499Q</A> & ( (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (<A HREF="#SC1_E_src2[15]">SC1_E_src2[15]</A> & (!<A HREF="#SC1_E_src2[14]">SC1_E_src2[14]</A> $ (<A HREF="#SC1_E_src1[14]">SC1_E_src1[14]</A>)))) ) ) ) # ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ( <A HREF="#SC1L499Q">SC1L499Q</A> & ( (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (((<A HREF="#SC1_E_src1[14]">SC1_E_src1[14]</A>)) # (<A HREF="#SC1_E_src2[14]">SC1_E_src2[14]</A>))) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_E_src2[15]">SC1_E_src2[15]</A> & ((!<A HREF="#SC1_E_src2[14]">SC1_E_src2[14]</A>) # (!<A HREF="#SC1_E_src1[14]">SC1_E_src1[14]</A>)))) ) ) ) # ( <A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ( !<A HREF="#SC1L499Q">SC1L499Q</A> & ( (!<A HREF="#SC1_E_src2[15]">SC1_E_src2[15]</A> & ((!<A HREF="#SC1_E_src2[14]">SC1_E_src2[14]</A> & (!<A HREF="#SC1_E_src1[14]">SC1_E_src1[14]</A>)) # (<A HREF="#SC1_E_src2[14]">SC1_E_src2[14]</A> & (<A HREF="#SC1_E_src1[14]">SC1_E_src1[14]</A> & <A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>)))) ) ) ) # ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ( !<A HREF="#SC1L499Q">SC1L499Q</A> & ( (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (<A HREF="#SC1_E_src2[15]">SC1_E_src2[15]</A> & ((<A HREF="#SC1_E_src1[14]">SC1_E_src1[14]</A>) # (<A HREF="#SC1_E_src2[14]">SC1_E_src2[14]</A>)))) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((!<A HREF="#SC1_E_src2[14]">SC1_E_src2[14]</A>) # ((!<A HREF="#SC1_E_src1[14]">SC1_E_src1[14]</A>)))) ) ) );


<P> --SC1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7 at LABCELL_X19_Y8_N42
<P><A NAME="SC1L617">SC1L617</A> = ( <A HREF="#SC1L615">SC1L615</A> & ( !<A HREF="#SC1L363">SC1L363</A> & ( (<A HREF="#SC1L616">SC1L616</A> & (<A HREF="#SC1L613">SC1L613</A> & (<A HREF="#SC1L614">SC1L614</A> & !<A HREF="#SC1L362">SC1L362</A>))) ) ) );


<P> --SC1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~8 at LABCELL_X24_Y7_N0
<P><A NAME="SC1L618">SC1L618</A> = ( <A HREF="#SC1_E_src2[25]">SC1_E_src2[25]</A> & ( <A HREF="#SC1_E_src2[26]">SC1_E_src2[26]</A> & ( (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A>)))) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((!<A HREF="#SC1_E_src1[25]">SC1_E_src1[25]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & !<A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A>)) # (<A HREF="#SC1_E_src1[25]">SC1_E_src1[25]</A> & (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & <A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A>)))) ) ) ) # ( !<A HREF="#SC1_E_src2[25]">SC1_E_src2[25]</A> & ( <A HREF="#SC1_E_src2[26]">SC1_E_src2[26]</A> & ( (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (<A HREF="#SC1_E_src1[25]">SC1_E_src1[25]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A>))) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A>))) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_E_src1[25]">SC1_E_src1[25]</A> & <A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A>)))) ) ) ) # ( <A HREF="#SC1_E_src2[25]">SC1_E_src2[25]</A> & ( !<A HREF="#SC1_E_src2[26]">SC1_E_src2[26]</A> & ( (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & <A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A>)))) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((!<A HREF="#SC1_E_src1[25]">SC1_E_src1[25]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A>)) # (<A HREF="#SC1_E_src1[25]">SC1_E_src1[25]</A> & (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & !<A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A>)))) ) ) ) # ( !<A HREF="#SC1_E_src2[25]">SC1_E_src2[25]</A> & ( !<A HREF="#SC1_E_src2[26]">SC1_E_src2[26]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (((<A HREF="#SC1_E_src1[25]">SC1_E_src1[25]</A> & <A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A>)) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>))) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (((!<A HREF="#SC1_E_src1[25]">SC1_E_src1[25]</A> & !<A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A>)))) ) ) );


<P> --SC1L619 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~9 at LABCELL_X24_Y7_N36
<P><A NAME="SC1L619">SC1L619</A> = ( <A HREF="#SC1_E_src2[27]">SC1_E_src2[27]</A> & ( <A HREF="#SC1_E_src1[27]">SC1_E_src1[27]</A> & ( (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src2[28]">SC1_E_src2[28]</A>) # (<A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A>)))) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A> $ (<A HREF="#SC1_E_src2[28]">SC1_E_src2[28]</A>)))) ) ) ) # ( !<A HREF="#SC1_E_src2[27]">SC1_E_src2[27]</A> & ( <A HREF="#SC1_E_src1[27]">SC1_E_src1[27]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A> & ((<A HREF="#SC1_E_src2[28]">SC1_E_src2[28]</A>) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>))) # (<A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A> & ((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src2[28]">SC1_E_src2[28]</A>))))) ) ) ) # ( <A HREF="#SC1_E_src2[27]">SC1_E_src2[27]</A> & ( !<A HREF="#SC1_E_src1[27]">SC1_E_src1[27]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A> & ((<A HREF="#SC1_E_src2[28]">SC1_E_src2[28]</A>) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>))) # (<A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A> & ((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src2[28]">SC1_E_src2[28]</A>))))) ) ) ) # ( !<A HREF="#SC1_E_src2[27]">SC1_E_src2[27]</A> & ( !<A HREF="#SC1_E_src1[27]">SC1_E_src1[27]</A> & ( (!<A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_E_src2[28]">SC1_E_src2[28]</A>))))) # (<A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (<A HREF="#SC1_E_src2[28]">SC1_E_src2[28]</A>)))) ) ) );


<P> --SC1L620 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~10 at MLABCELL_X21_Y7_N48
<P><A NAME="SC1L620">SC1L620</A> = ( <A HREF="#SC1_E_src2[30]">SC1_E_src2[30]</A> & ( <A HREF="#SC1_E_src2[29]">SC1_E_src2[29]</A> & ( (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A>)))) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ((!<A HREF="#SC1_E_src1[29]">SC1_E_src1[29]</A> & (!<A HREF="#SC1_E_src1[30]">SC1_E_src1[30]</A> & !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A>)) # (<A HREF="#SC1_E_src1[29]">SC1_E_src1[29]</A> & (<A HREF="#SC1_E_src1[30]">SC1_E_src1[30]</A> & <A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A>)))) ) ) ) # ( !<A HREF="#SC1_E_src2[30]">SC1_E_src2[30]</A> & ( <A HREF="#SC1_E_src2[29]">SC1_E_src2[29]</A> & ( (!<A HREF="#SC1_E_src1[30]">SC1_E_src1[30]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_E_src1[29]">SC1_E_src1[29]</A> $ (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A>)))) # (<A HREF="#SC1_E_src1[30]">SC1_E_src1[30]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_E_src1[29]">SC1_E_src1[29]</A>) # (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>)))) ) ) ) # ( <A HREF="#SC1_E_src2[30]">SC1_E_src2[30]</A> & ( !<A HREF="#SC1_E_src2[29]">SC1_E_src2[29]</A> & ( (!<A HREF="#SC1_E_src1[29]">SC1_E_src1[29]</A> & (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & (!<A HREF="#SC1_E_src1[30]">SC1_E_src1[30]</A> $ (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A>)))) # (<A HREF="#SC1_E_src1[29]">SC1_E_src1[29]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((!<A HREF="#SC1_E_src1[30]">SC1_E_src1[30]</A>) # (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>)))) ) ) ) # ( !<A HREF="#SC1_E_src2[30]">SC1_E_src2[30]</A> & ( !<A HREF="#SC1_E_src2[29]">SC1_E_src2[29]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (((<A HREF="#SC1_E_src1[29]">SC1_E_src1[29]</A> & <A HREF="#SC1_E_src1[30]">SC1_E_src1[30]</A>)) # (<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>))) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_E_src1[29]">SC1_E_src1[29]</A> & (!<A HREF="#SC1_E_src1[30]">SC1_E_src1[30]</A>))) ) ) );


<P> --SC1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~22 at MLABCELL_X21_Y7_N54
<P><A NAME="SC1L374">SC1L374</A> = ( <A HREF="#SC1_E_src2[24]">SC1_E_src2[24]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[24]">SC1_E_src1[24]</A>))) ) ) # ( !<A HREF="#SC1_E_src2[24]">SC1_E_src2[24]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[24]">SC1_E_src1[24]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[24]">SC1_E_src1[24]</A>))) ) );


<P> --SC1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0] at FF_X18_Y9_N55
<P> --register power-up is low

<P><A NAME="SC1_E_src2[0]">SC1_E_src2[0]</A> = DFFEAS(<A HREF="#SC1L764">SC1L764</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L350 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~23 at LABCELL_X23_Y6_N54
<P><A NAME="SC1L350">SC1L350</A> = ( <A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ( <A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (!<A HREF="#SC1_E_src2[0]">SC1_E_src2[0]</A>) ) ) ) # ( !<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ( <A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A> & ( <A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> ) ) ) # ( <A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ( !<A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A> & ( (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & <A HREF="#SC1_E_src2[0]">SC1_E_src2[0]</A>) ) ) ) # ( !<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & ( !<A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (<A HREF="#SC1_E_src2[0]">SC1_E_src2[0]</A>) ) ) );


<P> --SC1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~24 at MLABCELL_X21_Y7_N57
<P><A NAME="SC1L372">SC1L372</A> = ( <A HREF="#SC1_E_src1[22]">SC1_E_src1[22]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src2[22]">SC1_E_src2[22]</A>))) ) ) # ( !<A HREF="#SC1_E_src1[22]">SC1_E_src1[22]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src2[22]">SC1_E_src2[22]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src2[22]">SC1_E_src2[22]</A>))) ) );


<P> --SC1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31] at FF_X18_Y7_N53
<P> --register power-up is low

<P><A NAME="SC1_E_src2[31]">SC1_E_src2[31]</A> = DFFEAS(<A HREF="#SC1L762">SC1L762</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~25 at LABCELL_X24_Y7_N27
<P><A NAME="SC1L381">SC1L381</A> = ( <A HREF="#SC1_E_src1[31]">SC1_E_src1[31]</A> & ( <A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ( (!<A HREF="#SC1_E_src2[31]">SC1_E_src2[31]</A>) # (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) ) ) ) # ( !<A HREF="#SC1_E_src1[31]">SC1_E_src1[31]</A> & ( <A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ( <A HREF="#SC1_E_src2[31]">SC1_E_src2[31]</A> ) ) ) # ( <A HREF="#SC1_E_src1[31]">SC1_E_src1[31]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ( (<A HREF="#SC1_E_src2[31]">SC1_E_src2[31]</A> & <A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) ) ) ) # ( !<A HREF="#SC1_E_src1[31]">SC1_E_src1[31]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ( (!<A HREF="#SC1_E_src2[31]">SC1_E_src2[31]</A> & !<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) ) ) );


<P> --SC1L621 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~11 at MLABCELL_X25_Y7_N42
<P><A NAME="SC1L621">SC1L621</A> = ( !<A HREF="#SC1L372">SC1L372</A> & ( !<A HREF="#SC1L352">SC1L352</A> & ( (!<A HREF="#SC1L381">SC1L381</A> & (!<A HREF="#SC1L353">SC1L353</A> & (!<A HREF="#SC1L374">SC1L374</A> & !<A HREF="#SC1L350">SC1L350</A>))) ) ) );


<P> --SC1L622 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~12 at MLABCELL_X25_Y7_N24
<P><A NAME="SC1L622">SC1L622</A> = ( <A HREF="#SC1L617">SC1L617</A> & ( <A HREF="#SC1L621">SC1L621</A> & ( (<A HREF="#SC1L620">SC1L620</A> & (<A HREF="#SC1L612">SC1L612</A> & (<A HREF="#SC1L619">SC1L619</A> & <A HREF="#SC1L618">SC1L618</A>))) ) ) );


<P> --SC1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1] at FF_X24_Y6_N35
<P> --register power-up is low

<P><A NAME="SC1_R_compare_op[1]">SC1_R_compare_op[1]</A> = DFFEAS(<A HREF="#SC1L301">SC1L301</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L343 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0 at MLABCELL_X25_Y7_N36
<P><A NAME="SC1L343">SC1L343</A> = ( <A HREF="#SC1_R_compare_op[0]">SC1_R_compare_op[0]</A> & ( <A HREF="#SC1L622">SC1L622</A> & ( (!<A HREF="#SC1_R_compare_op[1]">SC1_R_compare_op[1]</A> & (!<A HREF="#SC1L118">SC1L118</A>)) # (<A HREF="#SC1_R_compare_op[1]">SC1_R_compare_op[1]</A> & (((!<A HREF="#SC1L611">SC1L611</A>) # (!<A HREF="#SC1L610">SC1L610</A>)))) ) ) ) # ( !<A HREF="#SC1_R_compare_op[0]">SC1_R_compare_op[0]</A> & ( <A HREF="#SC1L622">SC1L622</A> & ( (!<A HREF="#SC1_R_compare_op[1]">SC1_R_compare_op[1]</A> & (((<A HREF="#SC1L611">SC1L611</A> & <A HREF="#SC1L610">SC1L610</A>)))) # (<A HREF="#SC1_R_compare_op[1]">SC1_R_compare_op[1]</A> & (<A HREF="#SC1L118">SC1L118</A>)) ) ) ) # ( <A HREF="#SC1_R_compare_op[0]">SC1_R_compare_op[0]</A> & ( !<A HREF="#SC1L622">SC1L622</A> & ( (!<A HREF="#SC1L118">SC1L118</A>) # (<A HREF="#SC1_R_compare_op[1]">SC1_R_compare_op[1]</A>) ) ) ) # ( !<A HREF="#SC1_R_compare_op[0]">SC1_R_compare_op[0]</A> & ( !<A HREF="#SC1L622">SC1L622</A> & ( (<A HREF="#SC1L118">SC1L118</A> & <A HREF="#SC1_R_compare_op[1]">SC1_R_compare_op[1]</A>) ) ) );


<P> --SC1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie at FF_X18_Y6_N4
<P> --register power-up is low

<P><A NAME="SC1_W_status_reg_pie">SC1_W_status_reg_pie</A> = DFFEAS(<A HREF="#SC1L864">SC1L864</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A>,  ,  ,  ,  );


<P> --SC1L623 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0 at LABCELL_X18_Y9_N6
<P><A NAME="SC1L623">SC1L623</A> = ( !<A HREF="#SC1_D_iw[8]">SC1_D_iw[8]</A> & ( (!<A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A> & (!<A HREF="#SC1_D_iw[10]">SC1_D_iw[10]</A> & (!<A HREF="#SC1_D_iw[9]">SC1_D_iw[9]</A> & !<A HREF="#SC1_D_iw[7]">SC1_D_iw[7]</A>))) ) );


<P> --SC1L624 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0 at LABCELL_X18_Y9_N9
<P><A NAME="SC1L624">SC1L624</A> = ( !<A HREF="#SC1_D_iw[8]">SC1_D_iw[8]</A> & ( (<A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A> & (!<A HREF="#SC1_D_iw[10]">SC1_D_iw[10]</A> & (!<A HREF="#SC1_D_iw[9]">SC1_D_iw[9]</A> & !<A HREF="#SC1_D_iw[7]">SC1_D_iw[7]</A>))) ) );


<P> --SC1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg at FF_X18_Y9_N49
<P> --register power-up is low

<P><A NAME="SC1_W_bstatus_reg">SC1_W_bstatus_reg</A> = DFFEAS(<A HREF="#SC1L812">SC1L812</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A>,  ,  ,  ,  );


<P> --SC1L625 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0 at LABCELL_X18_Y9_N18
<P><A NAME="SC1L625">SC1L625</A> = ( !<A HREF="#SC1_D_iw[8]">SC1_D_iw[8]</A> & ( (!<A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A> & (!<A HREF="#SC1_D_iw[10]">SC1_D_iw[10]</A> & (!<A HREF="#SC1_D_iw[9]">SC1_D_iw[9]</A> & <A HREF="#SC1_D_iw[7]">SC1_D_iw[7]</A>))) ) );


<P> --SC1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0] at FF_X18_Y9_N28
<P> --register power-up is low

<P><A NAME="SC1_W_ienable_reg[0]">SC1_W_ienable_reg[0]</A> = DFFEAS(<A HREF="#SC1L821">SC1L821</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L626 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal135~0 at LABCELL_X18_Y9_N21
<P><A NAME="SC1L626">SC1L626</A> = ( !<A HREF="#SC1_D_iw[8]">SC1_D_iw[8]</A> & ( (<A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A> & (!<A HREF="#SC1_D_iw[10]">SC1_D_iw[10]</A> & (<A HREF="#SC1_D_iw[7]">SC1_D_iw[7]</A> & !<A HREF="#SC1_D_iw[9]">SC1_D_iw[9]</A>))) ) );


<P> --SC1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0] at FF_X8_Y5_N43
<P> --register power-up is low

<P><A NAME="SC1_W_ipending_reg[0]">SC1_W_ipending_reg[0]</A> = DFFEAS(<A HREF="#SC1L824">SC1L824</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L344 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0 at LABCELL_X18_Y9_N30
<P><A NAME="SC1L344">SC1L344</A> = ( !<A HREF="#SC1_D_iw[10]">SC1_D_iw[10]</A> & ( <A HREF="#SC1_W_ipending_reg[0]">SC1_W_ipending_reg[0]</A> & ( (!<A HREF="#SC1_D_iw[9]">SC1_D_iw[9]</A> & (!<A HREF="#SC1_D_iw[7]">SC1_D_iw[7]</A> & (!<A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A> & <A HREF="#SC1_D_iw[8]">SC1_D_iw[8]</A>))) ) ) );


<P> --SC1L345 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1 at LABCELL_X18_Y9_N24
<P><A NAME="SC1L345">SC1L345</A> = ( <A HREF="#SC1L344">SC1L344</A> & ( (<A HREF="#SC1L625">SC1L625</A> & !<A HREF="#SC1_W_bstatus_reg">SC1_W_bstatus_reg</A>) ) ) # ( !<A HREF="#SC1L344">SC1L344</A> & ( (!<A HREF="#SC1L625">SC1L625</A> & ((!<A HREF="#SC1L626">SC1L626</A>) # ((!<A HREF="#SC1_W_ienable_reg[0]">SC1_W_ienable_reg[0]</A>)))) # (<A HREF="#SC1L625">SC1L625</A> & (((!<A HREF="#SC1_W_bstatus_reg">SC1_W_bstatus_reg</A>)))) ) );


<P> --SC1L346 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2 at LABCELL_X18_Y9_N12
<P><A NAME="SC1L346">SC1L346</A> = ( <A HREF="#SC1L624">SC1L624</A> & ( (!<A HREF="#SC1L623">SC1L623</A> & ((<A HREF="#SC1L818Q">SC1L818Q</A>))) # (<A HREF="#SC1L623">SC1L623</A> & (<A HREF="#SC1_W_status_reg_pie">SC1_W_status_reg_pie</A>)) ) ) # ( !<A HREF="#SC1L624">SC1L624</A> & ( (!<A HREF="#SC1L623">SC1L623</A> & ((!<A HREF="#SC1L345">SC1L345</A>))) # (<A HREF="#SC1L623">SC1L623</A> & (<A HREF="#SC1_W_status_reg_pie">SC1_W_status_reg_pie</A>)) ) );


<P> --SC1L308 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~15 at MLABCELL_X25_Y7_N3
<P><A NAME="SC1L308">SC1L308</A> = ( <A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ( <A HREF="#SC1L398Q">SC1L398Q</A> ) ) # ( !<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ( <A HREF="#SC1L398Q">SC1L398Q</A> & ( (!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L122">SC1L122</A>))) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L350">SC1L350</A>)) ) ) ) # ( !<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ( !<A HREF="#SC1L398Q">SC1L398Q</A> & ( (!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L122">SC1L122</A>))) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L350">SC1L350</A>)) ) ) );


<P> --SC1_intr_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req at LABCELL_X18_Y6_N57
<P><A NAME="SC1_intr_req">SC1_intr_req</A> = ( <A HREF="#SC1_W_status_reg_pie">SC1_W_status_reg_pie</A> & ( <A HREF="#SC1_W_ipending_reg[0]">SC1_W_ipending_reg[0]</A> ) );


<P> --YB4_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] at FF_X11_Y6_N4
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[22]">YB4_av_readdata_pre[22]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[22]">VC1_readdata[22]</A>,  ,  , VCC);


<P> --TB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src1_valid~0 at LABCELL_X9_Y7_N21
<P><A NAME="TB2L2">TB2L2</A> = ( <A HREF="#XB4_mem[0][73]">XB4_mem[0][73]</A> & ( (<A HREF="#YB4_read_latency_shift_reg[0]">YB4_read_latency_shift_reg[0]</A> & <A HREF="#XB4_mem[0][55]">XB4_mem[0][55]</A>) ) );


<P> --TB3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_006|src1_valid~0 at LABCELL_X11_Y7_N45
<P><A NAME="TB3L2">TB3L2</A> = (<A HREF="#YB7_read_latency_shift_reg[0]">YB7_read_latency_shift_reg[0]</A> & (<A HREF="#XB7_mem[0][73]">XB7_mem[0][73]</A> & <A HREF="#XB7_mem[0][55]">XB7_mem[0][55]</A>));


<P> --SC1L649 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~0 at LABCELL_X10_Y7_N48
<P><A NAME="SC1L649">SC1L649</A> = ( <A HREF="#YD1_q_a[22]">YD1_q_a[22]</A> & ( !<A HREF="#SC1_intr_req">SC1_intr_req</A> & ( ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[22]">YB4_av_readdata_pre[22]</A>)) # (<A HREF="#TB3L2">TB3L2</A>) ) ) ) # ( !<A HREF="#YD1_q_a[22]">YD1_q_a[22]</A> & ( !<A HREF="#SC1_intr_req">SC1_intr_req</A> & ( (<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[22]">YB4_av_readdata_pre[22]</A>) ) ) );


<P> --SC1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending at FF_X10_Y7_N56
<P> --register power-up is low

<P><A NAME="SC1_hbreak_pending">SC1_hbreak_pending</A> = DFFEAS(<A HREF="#SC1L1046">SC1L1046</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --DD1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break at FF_X6_Y5_N43
<P> --register power-up is low

<P><A NAME="DD1_jtag_break">DD1_jtag_break</A> = DFFEAS(<A HREF="#DD1L4">DD1L4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SC1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst at FF_X10_Y7_N17
<P> --register power-up is low

<P><A NAME="SC1_wait_for_one_post_bret_inst">SC1_wait_for_one_post_bret_inst</A> = DFFEAS(<A HREF="#SC1L1056">SC1L1056</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L1047 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0 at LABCELL_X10_Y7_N57
<P><A NAME="SC1L1047">SC1L1047</A> = ( <A HREF="#SC1_W_valid">SC1_W_valid</A> & ( (!<A HREF="#SC1_hbreak_enabled">SC1_hbreak_enabled</A> & ((<A HREF="#SC1_hbreak_pending">SC1_hbreak_pending</A>) # (<A HREF="#DD1_jtag_break">DD1_jtag_break</A>))) ) ) # ( !<A HREF="#SC1_W_valid">SC1_W_valid</A> & ( (!<A HREF="#SC1_hbreak_enabled">SC1_hbreak_enabled</A> & (!<A HREF="#SC1_wait_for_one_post_bret_inst">SC1_wait_for_one_post_bret_inst</A> & ((<A HREF="#SC1_hbreak_pending">SC1_hbreak_pending</A>) # (<A HREF="#DD1_jtag_break">DD1_jtag_break</A>)))) ) );


<P> --SC1L691 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0 at LABCELL_X10_Y7_N12
<P><A NAME="SC1L691">SC1L691</A> = ( <A HREF="#TB3L2">TB3L2</A> & ( !<A HREF="#SC1_i_read">SC1_i_read</A> ) ) # ( !<A HREF="#TB3L2">TB3L2</A> & ( (!<A HREF="#SC1_i_read">SC1_i_read</A> & <A HREF="#TB2L2">TB2L2</A>) ) );


<P> --YB4_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] at FF_X12_Y5_N4
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[23]">YB4_av_readdata_pre[23]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[23]">VC1_readdata[23]</A>,  ,  , VCC);


<P> --SC1L650 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~1 at LABCELL_X10_Y7_N9
<P><A NAME="SC1L650">SC1L650</A> = ( <A HREF="#YB4_av_readdata_pre[23]">YB4_av_readdata_pre[23]</A> & ( !<A HREF="#SC1_intr_req">SC1_intr_req</A> & ( ((<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[23]">YD1_q_a[23]</A>)) # (<A HREF="#TB2L2">TB2L2</A>) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[23]">YB4_av_readdata_pre[23]</A> & ( !<A HREF="#SC1_intr_req">SC1_intr_req</A> & ( (<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[23]">YD1_q_a[23]</A>) ) ) );


<P> --YB4_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] at FF_X11_Y7_N13
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[24]">YB4_av_readdata_pre[24]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[24]">VC1_readdata[24]</A>,  ,  , VCC);


<P> --SC1L651 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~2 at MLABCELL_X15_Y7_N27
<P><A NAME="SC1L651">SC1L651</A> = ( <A HREF="#YB4_av_readdata_pre[24]">YB4_av_readdata_pre[24]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[24]">YD1_q_a[24]</A>)) # (<A HREF="#TB2L2">TB2L2</A>))) ) ) # ( !<A HREF="#YB4_av_readdata_pre[24]">YB4_av_readdata_pre[24]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[24]">YD1_q_a[24]</A>)) ) );


<P> --YB4_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] at FF_X7_Y7_N43
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[25]">YB4_av_readdata_pre[25]</A> = DFFEAS(<A HREF="#YB4L29">YB4L29</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L652 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~3 at MLABCELL_X15_Y7_N18
<P><A NAME="SC1L652">SC1L652</A> = ( <A HREF="#YD1_q_a[25]">YD1_q_a[25]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[25]">YB4_av_readdata_pre[25]</A>)) # (<A HREF="#TB3L2">TB3L2</A>))) ) ) # ( !<A HREF="#YD1_q_a[25]">YD1_q_a[25]</A> & ( (<A HREF="#TB2L2">TB2L2</A> & (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & <A HREF="#YB4_av_readdata_pre[25]">YB4_av_readdata_pre[25]</A>)) ) );


<P> --YB4_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] at FF_X9_Y5_N28
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[26]">YB4_av_readdata_pre[26]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[26]">VC1_readdata[26]</A>,  ,  , VCC);


<P> --SC1L653 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~4 at LABCELL_X10_Y7_N0
<P><A NAME="SC1L653">SC1L653</A> = ( <A HREF="#TB2L2">TB2L2</A> & ( !<A HREF="#SC1_intr_req">SC1_intr_req</A> & ( ((<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[26]">YD1_q_a[26]</A>)) # (<A HREF="#YB4_av_readdata_pre[26]">YB4_av_readdata_pre[26]</A>) ) ) ) # ( !<A HREF="#TB2L2">TB2L2</A> & ( !<A HREF="#SC1_intr_req">SC1_intr_req</A> & ( (<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[26]">YD1_q_a[26]</A>) ) ) );


<P> --DE1_altera_reset_synchronizer_int_chain[3] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3] at FF_X8_Y2_N26
<P> --register power-up is low

<P><A NAME="DE1_altera_reset_synchronizer_int_chain[3]">DE1_altera_reset_synchronizer_int_chain[3]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#DE1_altera_reset_synchronizer_int_chain[2]">DE1_altera_reset_synchronizer_int_chain[2]</A>,  ,  , VCC);


<P> --DE1_altera_reset_synchronizer_int_chain[2] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2] at FF_X8_Y2_N20
<P> --register power-up is low

<P><A NAME="DE1_altera_reset_synchronizer_int_chain[2]">DE1_altera_reset_synchronizer_int_chain[2]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#DE1_altera_reset_synchronizer_int_chain[1]">DE1_altera_reset_synchronizer_int_chain[1]</A>,  ,  , VCC);


<P> --DE1_r_sync_rst_chain[2] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[2] at FF_X8_Y2_N8
<P> --register power-up is low

<P><A NAME="DE1_r_sync_rst_chain[2]">DE1_r_sync_rst_chain[2]</A> = DFFEAS(<A HREF="#DE1L23">DE1L23</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --DE1L22 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain~0 at MLABCELL_X8_Y2_N9
<P><A NAME="DE1L22">DE1L22</A> = (<A HREF="#DE1_altera_reset_synchronizer_int_chain[2]">DE1_altera_reset_synchronizer_int_chain[2]</A> & <A HREF="#DE1_r_sync_rst_chain[2]">DE1_r_sync_rst_chain[2]</A>);


<P> --key0_d1[0] is key0_d1[0] at FF_X9_Y2_N5
<P> --register power-up is low

<P><A NAME="key0_d1[0]">key0_d1[0]</A> = DFFEAS(<A HREF="#A1L81">A1L81</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --YB4_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] at FF_X12_Y5_N7
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[11]">YB4_av_readdata_pre[11]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[11]">VC1_readdata[11]</A>,  ,  , VCC);


<P> --SC1L267 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3]~0 at LABCELL_X10_Y7_N45
<P><A NAME="SC1L267">SC1L267</A> = ( !<A HREF="#SC1_intr_req">SC1_intr_req</A> & ( !<A HREF="#SC1L1047">SC1L1047</A> ) );


<P> --SC1L638 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~5 at MLABCELL_X15_Y7_N21
<P><A NAME="SC1L638">SC1L638</A> = ( <A HREF="#YD1_q_a[11]">YD1_q_a[11]</A> & ( ((!<A HREF="#SC1L267">SC1L267</A>) # ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[11]">YB4_av_readdata_pre[11]</A>))) # (<A HREF="#TB3L2">TB3L2</A>) ) ) # ( !<A HREF="#YD1_q_a[11]">YD1_q_a[11]</A> & ( (!<A HREF="#SC1L267">SC1L267</A>) # ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[11]">YB4_av_readdata_pre[11]</A>)) ) );


<P> --YB4_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] at FF_X12_Y5_N52
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[12]">YB4_av_readdata_pre[12]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[12]">VC1_readdata[12]</A>,  ,  , VCC);


<P> --SC1L639 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~6 at MLABCELL_X15_Y7_N3
<P><A NAME="SC1L639">SC1L639</A> = ( !<A HREF="#SC1_intr_req">SC1_intr_req</A> & ( <A HREF="#YB4_av_readdata_pre[12]">YB4_av_readdata_pre[12]</A> & ( ((<A HREF="#YD1_q_a[12]">YD1_q_a[12]</A> & <A HREF="#TB3L2">TB3L2</A>)) # (<A HREF="#TB2L2">TB2L2</A>) ) ) ) # ( !<A HREF="#SC1_intr_req">SC1_intr_req</A> & ( !<A HREF="#YB4_av_readdata_pre[12]">YB4_av_readdata_pre[12]</A> & ( (<A HREF="#YD1_q_a[12]">YD1_q_a[12]</A> & <A HREF="#TB3L2">TB3L2</A>) ) ) );


<P> --YB4_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] at FF_X13_Y5_N7
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[13]">YB4_av_readdata_pre[13]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[13]">VC1_readdata[13]</A>,  ,  , VCC);


<P> --SC1L640 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~7 at MLABCELL_X15_Y7_N6
<P><A NAME="SC1L640">SC1L640</A> = ( <A HREF="#YB4_av_readdata_pre[13]">YB4_av_readdata_pre[13]</A> & ( ((!<A HREF="#SC1L267">SC1L267</A>) # ((<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[13]">YD1_q_a[13]</A>))) # (<A HREF="#TB2L2">TB2L2</A>) ) ) # ( !<A HREF="#YB4_av_readdata_pre[13]">YB4_av_readdata_pre[13]</A> & ( (!<A HREF="#SC1L267">SC1L267</A>) # ((<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[13]">YD1_q_a[13]</A>)) ) );


<P> --YB4_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] at FF_X11_Y6_N1
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[14]">YB4_av_readdata_pre[14]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[14]">VC1_readdata[14]</A>,  ,  , VCC);


<P> --SC1L641 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~8 at MLABCELL_X15_Y7_N45
<P><A NAME="SC1L641">SC1L641</A> = ( <A HREF="#YD1_q_a[14]">YD1_q_a[14]</A> & ( (((<A HREF="#YB4_av_readdata_pre[14]">YB4_av_readdata_pre[14]</A> & <A HREF="#TB2L2">TB2L2</A>)) # (<A HREF="#TB3L2">TB3L2</A>)) # (<A HREF="#SC1_intr_req">SC1_intr_req</A>) ) ) # ( !<A HREF="#YD1_q_a[14]">YD1_q_a[14]</A> & ( ((<A HREF="#YB4_av_readdata_pre[14]">YB4_av_readdata_pre[14]</A> & <A HREF="#TB2L2">TB2L2</A>)) # (<A HREF="#SC1_intr_req">SC1_intr_req</A>) ) );


<P> --YB4_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] at FF_X12_Y5_N49
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[15]">YB4_av_readdata_pre[15]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[15]">VC1_readdata[15]</A>,  ,  , VCC);


<P> --SC1L642 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~9 at LABCELL_X10_Y7_N24
<P><A NAME="SC1L642">SC1L642</A> = ( <A HREF="#TB2L2">TB2L2</A> & ( <A HREF="#TB3L2">TB3L2</A> & ( ((!<A HREF="#SC1L267">SC1L267</A>) # (<A HREF="#YD1_q_a[15]">YD1_q_a[15]</A>)) # (<A HREF="#YB4_av_readdata_pre[15]">YB4_av_readdata_pre[15]</A>) ) ) ) # ( !<A HREF="#TB2L2">TB2L2</A> & ( <A HREF="#TB3L2">TB3L2</A> & ( (!<A HREF="#SC1L267">SC1L267</A>) # (<A HREF="#YD1_q_a[15]">YD1_q_a[15]</A>) ) ) ) # ( <A HREF="#TB2L2">TB2L2</A> & ( !<A HREF="#TB3L2">TB3L2</A> & ( (!<A HREF="#SC1L267">SC1L267</A>) # (<A HREF="#YB4_av_readdata_pre[15]">YB4_av_readdata_pre[15]</A>) ) ) ) # ( !<A HREF="#TB2L2">TB2L2</A> & ( !<A HREF="#TB3L2">TB3L2</A> & ( !<A HREF="#SC1L267">SC1L267</A> ) ) );


<P> --YB4_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] at FF_X12_Y5_N43
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[16]">YB4_av_readdata_pre[16]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[16]">VC1_readdata[16]</A>,  ,  , VCC);


<P> --SC1L643 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~10 at LABCELL_X16_Y5_N36
<P><A NAME="SC1L643">SC1L643</A> = ( <A HREF="#YD1_q_a[16]">YD1_q_a[16]</A> & ( ((!<A HREF="#SC1L267">SC1L267</A>) # ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[16]">YB4_av_readdata_pre[16]</A>))) # (<A HREF="#TB3L2">TB3L2</A>) ) ) # ( !<A HREF="#YD1_q_a[16]">YD1_q_a[16]</A> & ( (!<A HREF="#SC1L267">SC1L267</A>) # ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[16]">YB4_av_readdata_pre[16]</A>)) ) );


<P> --SC1L627 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~11 at MLABCELL_X15_Y7_N48
<P><A NAME="SC1L627">SC1L627</A> = ( <A HREF="#YB4_av_readdata_pre[0]">YB4_av_readdata_pre[0]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[0]">YD1_q_a[0]</A>)) # (<A HREF="#TB2L2">TB2L2</A>))) ) ) # ( !<A HREF="#YB4_av_readdata_pre[0]">YB4_av_readdata_pre[0]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[0]">YD1_q_a[0]</A>)) ) );


<P> --YB4_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] at FF_X8_Y5_N49
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[1]">YB4_av_readdata_pre[1]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[1]">VC1_readdata[1]</A>,  ,  , VCC);


<P> --SC1L628 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~12 at LABCELL_X13_Y7_N0
<P><A NAME="SC1L628">SC1L628</A> = ( <A HREF="#YD1_q_a[1]">YD1_q_a[1]</A> & ( (!<A HREF="#SC1L267">SC1L267</A>) # (((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[1]">YB4_av_readdata_pre[1]</A>)) # (<A HREF="#TB3L2">TB3L2</A>)) ) ) # ( !<A HREF="#YD1_q_a[1]">YD1_q_a[1]</A> & ( (!<A HREF="#SC1L267">SC1L267</A>) # ((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[1]">YB4_av_readdata_pre[1]</A>)) ) );


<P> --YB4_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] at FF_X8_Y7_N49
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[2]">YB4_av_readdata_pre[2]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[2]">VC1_readdata[2]</A>,  ,  , VCC);


<P> --SC1L629 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~13 at MLABCELL_X15_Y7_N51
<P><A NAME="SC1L629">SC1L629</A> = ( <A HREF="#YB4_av_readdata_pre[2]">YB4_av_readdata_pre[2]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[2]">YD1_q_a[2]</A>)) # (<A HREF="#TB2L2">TB2L2</A>))) ) ) # ( !<A HREF="#YB4_av_readdata_pre[2]">YB4_av_readdata_pre[2]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[2]">YD1_q_a[2]</A>)) ) );


<P> --YB4_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] at FF_X8_Y5_N22
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[3]">YB4_av_readdata_pre[3]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[3]">VC1_readdata[3]</A>,  ,  , VCC);


<P> --SC1L630 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~14 at LABCELL_X13_Y7_N3
<P><A NAME="SC1L630">SC1L630</A> = ( <A HREF="#YB4_av_readdata_pre[3]">YB4_av_readdata_pre[3]</A> & ( ((!<A HREF="#SC1L267">SC1L267</A>) # ((<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[3]">YD1_q_a[3]</A>))) # (<A HREF="#TB2L2">TB2L2</A>) ) ) # ( !<A HREF="#YB4_av_readdata_pre[3]">YB4_av_readdata_pre[3]</A> & ( (!<A HREF="#SC1L267">SC1L267</A>) # ((<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[3]">YD1_q_a[3]</A>)) ) );


<P> --YB4_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] at FF_X8_Y6_N22
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[4]">YB4_av_readdata_pre[4]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[4]">VC1_readdata[4]</A>,  ,  , VCC);


<P> --SC1L631 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~15 at LABCELL_X13_Y7_N30
<P><A NAME="SC1L631">SC1L631</A> = ( <A HREF="#TB2L2">TB2L2</A> & ( ((!<A HREF="#SC1L267">SC1L267</A>) # ((<A HREF="#YD1_q_a[4]">YD1_q_a[4]</A> & <A HREF="#TB3L2">TB3L2</A>))) # (<A HREF="#YB4_av_readdata_pre[4]">YB4_av_readdata_pre[4]</A>) ) ) # ( !<A HREF="#TB2L2">TB2L2</A> & ( (!<A HREF="#SC1L267">SC1L267</A>) # ((<A HREF="#YD1_q_a[4]">YD1_q_a[4]</A> & <A HREF="#TB3L2">TB3L2</A>)) ) );


<P> --YB4_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] at FF_X15_Y5_N1
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[5]">YB4_av_readdata_pre[5]</A> = DFFEAS(<A HREF="#YB4L8">YB4L8</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L632 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~16 at MLABCELL_X15_Y6_N48
<P><A NAME="SC1L632">SC1L632</A> = ( <A HREF="#YB4_av_readdata_pre[5]">YB4_av_readdata_pre[5]</A> & ( (!<A HREF="#SC1L267">SC1L267</A>) # (((<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[5]">YD1_q_a[5]</A>)) # (<A HREF="#TB2L2">TB2L2</A>)) ) ) # ( !<A HREF="#YB4_av_readdata_pre[5]">YB4_av_readdata_pre[5]</A> & ( (!<A HREF="#SC1L267">SC1L267</A>) # ((<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[5]">YD1_q_a[5]</A>)) ) );


<P> --SC1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0 at LABCELL_X18_Y8_N6
<P><A NAME="SC1L240">SC1L240</A> = ( <A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> ) ) # ( !<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A>)) ) );


<P> --SC1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1 at LABCELL_X18_Y8_N9
<P><A NAME="SC1L241">SC1L241</A> = ( <A HREF="#SC1L240">SC1L240</A> & ( (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & <A HREF="#SC1L579">SC1L579</A>)) ) );


<P> --SC1L578 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0 at LABCELL_X12_Y6_N30
<P><A NAME="SC1L578">SC1L578</A> = (((<A HREF="#SC1_E_st_stall">SC1_E_st_stall</A>) # (<A HREF="#SC1_R_valid">SC1_R_valid</A>)) # (<A HREF="#SC1L574">SC1L574</A>)) # (<A HREF="#SC1L576">SC1L576</A>);


<P> --SC1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid at FF_X15_Y6_N55
<P> --register power-up is low

<P><A NAME="SC1_D_valid">SC1_D_valid</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1L691">SC1L691</A>,  ,  , VCC);


<P> --SC1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1 at LABCELL_X17_Y6_N24
<P><A NAME="SC1L207">SC1L207</A> = ( !<A HREF="#SC1L212">SC1L212</A> & ( (!<A HREF="#SC1L210">SC1L210</A> & (!<A HREF="#SC1L211">SC1L211</A> & !<A HREF="#SC1L589">SC1L589</A>)) ) );


<P> --SC1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9 at LABCELL_X22_Y6_N57
<P><A NAME="SC1L601">SC1L601</A> = ( <A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( !<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (!<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & (!<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A>))) ) ) );


<P> --SC1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10 at MLABCELL_X21_Y6_N45
<P><A NAME="SC1L602">SC1L602</A> = ( <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (!<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & !<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A>))) ) ) );


<P> --SC1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11 at LABCELL_X22_Y6_N3
<P><A NAME="SC1L603">SC1L603</A> = ( !<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A>))) ) ) );


<P> --SC1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12 at LABCELL_X22_Y6_N45
<P><A NAME="SC1L604">SC1L604</A> = ( <A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & ( !<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( (<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & !<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A>))) ) ) );


<P> --SC1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0 at LABCELL_X17_Y6_N39
<P><A NAME="SC1L234">SC1L234</A> = ( !<A HREF="#SC1L587">SC1L587</A> & ( (!<A HREF="#SC1L586">SC1L586</A> & ((!<A HREF="#SC1L579">SC1L579</A>) # (!<A HREF="#SC1L236">SC1L236</A>))) ) );


<P> --SC1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1 at LABCELL_X17_Y6_N30
<P><A NAME="SC1L235">SC1L235</A> = ( <A HREF="#SC1L588">SC1L588</A> & ( <A HREF="#SC1L579">SC1L579</A> ) ) # ( !<A HREF="#SC1L588">SC1L588</A> & ( <A HREF="#SC1L579">SC1L579</A> & ( ((!<A HREF="#SC1L234">SC1L234</A>) # ((!<A HREF="#SC1L207">SC1L207</A>) # (<A HREF="#SC1L219">SC1L219</A>))) # (<A HREF="#SC1L237">SC1L237</A>) ) ) ) # ( <A HREF="#SC1L588">SC1L588</A> & ( !<A HREF="#SC1L579">SC1L579</A> ) ) # ( !<A HREF="#SC1L588">SC1L588</A> & ( !<A HREF="#SC1L579">SC1L579</A> & ( (!<A HREF="#SC1L234">SC1L234</A>) # (!<A HREF="#SC1L207">SC1L207</A>) ) ) );


<P> --SC1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0 at LABCELL_X16_Y6_N9
<P><A NAME="SC1L223">SC1L223</A> = ( !<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & ( (!<A HREF="#SC1L268Q">SC1L268Q</A> & (!<A HREF="#SC1L270Q">SC1L270Q</A> & (!<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & !<A HREF="#SC1L264Q">SC1L264Q</A>))) ) );


<P> --YB4_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] at FF_X11_Y7_N58
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[7]">YB4_av_readdata_pre[7]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[7]">VC1_readdata[7]</A>,  ,  , VCC);


<P> --SC1L634 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~17 at MLABCELL_X15_Y7_N57
<P><A NAME="SC1L634">SC1L634</A> = ( !<A HREF="#SC1_intr_req">SC1_intr_req</A> & ( (!<A HREF="#TB2L2">TB2L2</A> & (<A HREF="#TB3L2">TB3L2</A> & (<A HREF="#YD1_q_a[7]">YD1_q_a[7]</A>))) # (<A HREF="#TB2L2">TB2L2</A> & (((<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[7]">YD1_q_a[7]</A>)) # (<A HREF="#YB4_av_readdata_pre[7]">YB4_av_readdata_pre[7]</A>))) ) );


<P> --SC1L771 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0 at LABCELL_X18_Y6_N15
<P><A NAME="SC1L771">SC1L771</A> = ( <A HREF="#SC1L700">SC1L700</A> & ( (((<A HREF="#SC1_R_valid">SC1_R_valid</A>) # (<A HREF="#SC1L772">SC1L772</A>)) # (<A HREF="#SC1L202">SC1L202</A>)) # (<A HREF="#SC1L307">SC1L307</A>) ) ) # ( !<A HREF="#SC1L700">SC1L700</A> & ( ((<A HREF="#SC1L772">SC1L772</A>) # (<A HREF="#SC1L202">SC1L202</A>)) # (<A HREF="#SC1L307">SC1L307</A>) ) );


<P> --SC1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0 at LABCELL_X19_Y6_N6
<P><A NAME="SC1L244">SC1L244</A> = ( <A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( (!<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ((!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A>) # (<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) # ( !<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( (!<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & !<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>)) ) );


<P> --SC1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1 at LABCELL_X19_Y6_N9
<P><A NAME="SC1L245">SC1L245</A> = ( <A HREF="#SC1L579">SC1L579</A> & ( (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (<A HREF="#SC1L244">SC1L244</A> & <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A>)) ) );


<P> --YB4_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] at FF_X12_Y5_N26
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[9]">YB4_av_readdata_pre[9]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[9]">VC1_readdata[9]</A>,  ,  , VCC);


<P> --SC1L636 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~18 at MLABCELL_X15_Y7_N42
<P><A NAME="SC1L636">SC1L636</A> = ( <A HREF="#YB4_av_readdata_pre[9]">YB4_av_readdata_pre[9]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[9]">YD1_q_a[9]</A>)) # (<A HREF="#TB2L2">TB2L2</A>))) ) ) # ( !<A HREF="#YB4_av_readdata_pre[9]">YB4_av_readdata_pre[9]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[9]">YD1_q_a[9]</A>)) ) );


<P> --SC1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0 at MLABCELL_X15_Y6_N12
<P><A NAME="SC1L216">SC1L216</A> = ( <A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( <A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & ( (!<A HREF="#SC1L264Q">SC1L264Q</A> & (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ((<A HREF="#SC1L268Q">SC1L268Q</A>) # (<A HREF="#SC1L270Q">SC1L270Q</A>)))) ) ) );


<P> --SC1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0 at MLABCELL_X15_Y8_N33
<P><A NAME="SC1L217">SC1L217</A> = ( !<A HREF="#SC1L600">SC1L600</A> & ( (!<A HREF="#SC1L221">SC1L221</A> & (!<A HREF="#SC1L220">SC1L220</A> & (!<A HREF="#SC1L222">SC1L222</A> & !<A HREF="#SC1L599">SC1L599</A>))) ) );


<P> --SC1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13 at MLABCELL_X21_Y6_N15
<P><A NAME="SC1L605">SC1L605</A> = ( !<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & ( <A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & ( (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A>))) ) ) );


<P> --SC1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14 at LABCELL_X22_Y6_N18
<P><A NAME="SC1L606">SC1L606</A> = ( <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( !<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & <A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>))) ) ) );


<P> --SC1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0 at LABCELL_X22_Y6_N12
<P><A NAME="SC1L213">SC1L213</A> = ( !<A HREF="#SC1L602">SC1L602</A> & ( (!<A HREF="#SC1L606">SC1L606</A> & (!<A HREF="#SC1L605">SC1L605</A> & (!<A HREF="#SC1L603">SC1L603</A> & !<A HREF="#SC1L601">SC1L601</A>))) ) );


<P> --SC1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15 at MLABCELL_X21_Y6_N6
<P><A NAME="SC1L607">SC1L607</A> = ( !<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( !<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & ( (<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & !<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) );


<P> --SC1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16 at MLABCELL_X21_Y6_N12
<P><A NAME="SC1L608">SC1L608</A> = ( !<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & ( <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & ( (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & !<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>))) ) ) );


<P> --SC1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1 at LABCELL_X18_Y6_N9
<P><A NAME="SC1L214">SC1L214</A> = ( <A HREF="#SC1L579">SC1L579</A> & ( (!<A HREF="#SC1L590">SC1L590</A> & (!<A HREF="#SC1L607">SC1L607</A> & !<A HREF="#SC1L608">SC1L608</A>)) ) ) # ( !<A HREF="#SC1L579">SC1L579</A> & ( !<A HREF="#SC1L590">SC1L590</A> ) );


<P> --SC1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2 at LABCELL_X17_Y6_N12
<P><A NAME="SC1L215">SC1L215</A> = ( <A HREF="#SC1L213">SC1L213</A> & ( <A HREF="#SC1L207">SC1L207</A> & ( (!<A HREF="#SC1L214">SC1L214</A>) # ((!<A HREF="#SC1L234">SC1L234</A>) # ((<A HREF="#SC1L579">SC1L579</A> & !<A HREF="#SC1L217">SC1L217</A>))) ) ) ) # ( !<A HREF="#SC1L213">SC1L213</A> & ( <A HREF="#SC1L207">SC1L207</A> & ( ((!<A HREF="#SC1L214">SC1L214</A>) # (!<A HREF="#SC1L234">SC1L234</A>)) # (<A HREF="#SC1L579">SC1L579</A>) ) ) ) # ( <A HREF="#SC1L213">SC1L213</A> & ( !<A HREF="#SC1L207">SC1L207</A> ) ) # ( !<A HREF="#SC1L213">SC1L213</A> & ( !<A HREF="#SC1L207">SC1L207</A> ) );


<P> --SC1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12 at MLABCELL_X15_Y6_N57
<P><A NAME="SC1L591">SC1L591</A> = ( !<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( <A HREF="#SC1L264Q">SC1L264Q</A> & ( (<A HREF="#SC1L270Q">SC1L270Q</A> & (!<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & (<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & !<A HREF="#SC1L268Q">SC1L268Q</A>))) ) ) );


<P> --SC1L342 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0 at LABCELL_X17_Y6_N36
<P><A NAME="SC1L342">SC1L342</A> = ( <A HREF="#SC1L200">SC1L200</A> & ( (<A HREF="#SC1_R_valid">SC1_R_valid</A> & (((<A HREF="#SC1L201">SC1L201</A>) # (<A HREF="#SC1L199">SC1L199</A>)) # (<A HREF="#SC1L579">SC1L579</A>))) ) ) # ( !<A HREF="#SC1L200">SC1L200</A> & ( (<A HREF="#SC1_R_valid">SC1_R_valid</A> & ((<A HREF="#SC1L201">SC1L201</A>) # (<A HREF="#SC1L199">SC1L199</A>))) ) );


<P> --SC1L445 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~14 at LABCELL_X24_Y8_N51
<P><A NAME="SC1L445">SC1L445</A> = ( <A HREF="#SC1L398Q">SC1L398Q</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#SC1_E_shift_rot_result[2]">SC1_E_shift_rot_result[2]</A>) ) ) # ( !<A HREF="#SC1L398Q">SC1L398Q</A> & ( (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & <A HREF="#SC1_E_shift_rot_result[2]">SC1_E_shift_rot_result[2]</A>) ) );


<P> --YB4_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] at FF_X8_Y6_N19
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[8]">YB4_av_readdata_pre[8]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[8]">VC1_readdata[8]</A>,  ,  , VCC);


<P> --SC1L635 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~19 at MLABCELL_X15_Y7_N54
<P><A NAME="SC1L635">SC1L635</A> = ( <A HREF="#YB4_av_readdata_pre[8]">YB4_av_readdata_pre[8]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[8]">YD1_q_a[8]</A>)) # (<A HREF="#TB2L2">TB2L2</A>))) ) ) # ( !<A HREF="#YB4_av_readdata_pre[8]">YB4_av_readdata_pre[8]</A> & ( (<A HREF="#TB3L2">TB3L2</A> & (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & <A HREF="#YD1_q_a[8]">YD1_q_a[8]</A>)) ) );


<P> --YB4_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] at FF_X21_Y6_N40
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[6]">YB4_av_readdata_pre[6]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[6]">VC1_readdata[6]</A>,  ,  , VCC);


<P> --SC1L633 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~20 at MLABCELL_X15_Y7_N12
<P><A NAME="SC1L633">SC1L633</A> = ( <A HREF="#YD1_q_a[6]">YD1_q_a[6]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#YB4_av_readdata_pre[6]">YB4_av_readdata_pre[6]</A> & <A HREF="#TB2L2">TB2L2</A>)) # (<A HREF="#TB3L2">TB3L2</A>))) ) ) # ( !<A HREF="#YD1_q_a[6]">YD1_q_a[6]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (<A HREF="#YB4_av_readdata_pre[6]">YB4_av_readdata_pre[6]</A> & <A HREF="#TB2L2">TB2L2</A>)) ) );


<P> --YB4_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] at FF_X16_Y5_N17
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[10]">YB4_av_readdata_pre[10]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[10]">VC1_readdata[10]</A>,  ,  , VCC);


<P> --SC1L637 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~21 at LABCELL_X16_Y5_N51
<P><A NAME="SC1L637">SC1L637</A> = ( <A HREF="#YD1_q_a[10]">YD1_q_a[10]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[10]">YB4_av_readdata_pre[10]</A>)) # (<A HREF="#TB3L2">TB3L2</A>))) ) ) # ( !<A HREF="#YD1_q_a[10]">YD1_q_a[10]</A> & ( (<A HREF="#TB2L2">TB2L2</A> & (<A HREF="#YB4_av_readdata_pre[10]">YB4_av_readdata_pre[10]</A> & !<A HREF="#SC1_intr_req">SC1_intr_req</A>)) ) );


<P> --SC1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4] at FF_X12_Y7_N13
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte1_data[4]">SC1_av_ld_byte1_data[4]</A> = DFFEAS(<A HREF="#SC1L916">SC1L916</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L897">SC1L897</A>,  ,  ,  ,  );


<P> --SC1L840 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~7 at LABCELL_X16_Y7_N39
<P><A NAME="SC1L840">SC1L840</A> = ( <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & ((!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A>)))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte1_data[4]">SC1_av_ld_byte1_data[4]</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte1_data[4]">SC1_av_ld_byte1_data[4]</A>) ) );


<P> --YB4_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] at FF_X12_Y5_N55
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[18]">YB4_av_readdata_pre[18]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[18]">VC1_readdata[18]</A>,  ,  , VCC);


<P> --SC1L645 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~22 at MLABCELL_X15_Y7_N36
<P><A NAME="SC1L645">SC1L645</A> = ( <A HREF="#TB3L2">TB3L2</A> & ( <A HREF="#YB4_av_readdata_pre[18]">YB4_av_readdata_pre[18]</A> & ( ((!<A HREF="#SC1_intr_req">SC1_intr_req</A> & ((<A HREF="#YD1_q_a[18]">YD1_q_a[18]</A>) # (<A HREF="#TB2L2">TB2L2</A>)))) # (<A HREF="#SC1L1047">SC1L1047</A>) ) ) ) # ( !<A HREF="#TB3L2">TB3L2</A> & ( <A HREF="#YB4_av_readdata_pre[18]">YB4_av_readdata_pre[18]</A> & ( ((!<A HREF="#SC1_intr_req">SC1_intr_req</A> & <A HREF="#TB2L2">TB2L2</A>)) # (<A HREF="#SC1L1047">SC1L1047</A>) ) ) ) # ( <A HREF="#TB3L2">TB3L2</A> & ( !<A HREF="#YB4_av_readdata_pre[18]">YB4_av_readdata_pre[18]</A> & ( ((!<A HREF="#SC1_intr_req">SC1_intr_req</A> & <A HREF="#YD1_q_a[18]">YD1_q_a[18]</A>)) # (<A HREF="#SC1L1047">SC1L1047</A>) ) ) ) # ( !<A HREF="#TB3L2">TB3L2</A> & ( !<A HREF="#YB4_av_readdata_pre[18]">YB4_av_readdata_pre[18]</A> & ( <A HREF="#SC1L1047">SC1L1047</A> ) ) );


<P> --YB4_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] at FF_X16_Y5_N43
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[17]">YB4_av_readdata_pre[17]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[17]">VC1_readdata[17]</A>,  ,  , VCC);


<P> --SC1L644 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~23 at LABCELL_X16_Y5_N48
<P><A NAME="SC1L644">SC1L644</A> = ( <A HREF="#YB4_av_readdata_pre[17]">YB4_av_readdata_pre[17]</A> & ( (((<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[17]">YD1_q_a[17]</A>)) # (<A HREF="#SC1_intr_req">SC1_intr_req</A>)) # (<A HREF="#TB2L2">TB2L2</A>) ) ) # ( !<A HREF="#YB4_av_readdata_pre[17]">YB4_av_readdata_pre[17]</A> & ( ((<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[17]">YD1_q_a[17]</A>)) # (<A HREF="#SC1_intr_req">SC1_intr_req</A>) ) );


<P> --SC1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3] at FF_X12_Y7_N37
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte1_data[3]">SC1_av_ld_byte1_data[3]</A> = DFFEAS(<A HREF="#SC1L912">SC1L912</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L897">SC1L897</A>,  ,  ,  ,  );


<P> --SC1L839 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~8 at LABCELL_X16_Y7_N18
<P><A NAME="SC1L839">SC1L839</A> = ( <A HREF="#SC1_av_ld_byte1_data[3]">SC1_av_ld_byte1_data[3]</A> & ( ((!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & (<A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A> & !<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#SC1_av_ld_byte1_data[3]">SC1_av_ld_byte1_data[3]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & (<A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A> & !<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A>))) ) );


<P> --SC1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2] at FF_X16_Y5_N7
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte1_data[2]">SC1_av_ld_byte1_data[2]</A> = DFFEAS(<A HREF="#SC1L907">SC1L907</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L897">SC1L897</A>,  ,  ,  ,  );


<P> --SC1L838 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~9 at LABCELL_X16_Y7_N24
<P><A NAME="SC1L838">SC1L838</A> = ( <A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & ( <A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & ( <A HREF="#SC1_av_ld_byte1_data[2]">SC1_av_ld_byte1_data[2]</A> ) ) ) # ( <A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & ( !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & ( <A HREF="#SC1_av_ld_byte1_data[2]">SC1_av_ld_byte1_data[2]</A> ) ) ) # ( !<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & ( !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & ( (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>) ) ) );


<P> --SC1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1] at FF_X12_Y7_N16
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte1_data[1]">SC1_av_ld_byte1_data[1]</A> = DFFEAS(<A HREF="#SC1L903">SC1L903</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L897">SC1L897</A>,  ,  ,  ,  );


<P> --SC1L837 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~10 at LABCELL_X16_Y7_N42
<P><A NAME="SC1L837">SC1L837</A> = ( <A HREF="#SC1_av_ld_byte1_data[1]">SC1_av_ld_byte1_data[1]</A> & ( <A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> ) ) ) # ( <A HREF="#SC1_av_ld_byte1_data[1]">SC1_av_ld_byte1_data[1]</A> & ( !<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( ((<A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A> & !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>)) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#SC1_av_ld_byte1_data[1]">SC1_av_ld_byte1_data[1]</A> & ( !<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (<A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A> & !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>)) ) ) );


<P> --SC1L836 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~11 at LABCELL_X16_Y7_N12
<P><A NAME="SC1L836">SC1L836</A> = ( <A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte1_data[0]">SC1_av_ld_byte1_data[0]</A>) ) ) # ( !<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & (<A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte1_data[0]">SC1_av_ld_byte1_data[0]</A>)))) ) );


<P> --SC1L460 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~15 at LABCELL_X23_Y7_N15
<P><A NAME="SC1L460">SC1L460</A> = ( <A HREF="#SC1L421Q">SC1L421Q</A> & ( <A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ( <A HREF="#SC1_E_shift_rot_result[17]">SC1_E_shift_rot_result[17]</A> ) ) ) # ( !<A HREF="#SC1L421Q">SC1L421Q</A> & ( <A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ( <A HREF="#SC1_E_shift_rot_result[17]">SC1_E_shift_rot_result[17]</A> ) ) ) # ( <A HREF="#SC1L421Q">SC1L421Q</A> & ( !<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> ) );


<P> --YB4_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] at FF_X12_Y5_N46
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[19]">YB4_av_readdata_pre[19]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[19]">VC1_readdata[19]</A>,  ,  , VCC);


<P> --SC1L646 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~24 at LABCELL_X16_Y5_N39
<P><A NAME="SC1L646">SC1L646</A> = ( <A HREF="#YB4_av_readdata_pre[19]">YB4_av_readdata_pre[19]</A> & ( ((!<A HREF="#SC1L267">SC1L267</A>) # ((<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[19]">YD1_q_a[19]</A>))) # (<A HREF="#TB2L2">TB2L2</A>) ) ) # ( !<A HREF="#YB4_av_readdata_pre[19]">YB4_av_readdata_pre[19]</A> & ( (!<A HREF="#SC1L267">SC1L267</A>) # ((<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[19]">YD1_q_a[19]</A>)) ) );


<P> --SC1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7] at FF_X12_Y7_N7
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte1_data[7]">SC1_av_ld_byte1_data[7]</A> = DFFEAS(<A HREF="#SC1L925">SC1L925</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L897">SC1L897</A>,  ,  ,  ,  );


<P> --SC1L843 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~12 at LABCELL_X16_Y7_N6
<P><A NAME="SC1L843">SC1L843</A> = ( <A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#SC1_W_alu_result[15]">SC1_W_alu_result[15]</A> & ( (<A HREF="#SC1_av_ld_byte1_data[7]">SC1_av_ld_byte1_data[7]</A> & <A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( <A HREF="#SC1_W_alu_result[15]">SC1_W_alu_result[15]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & ((!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (<A HREF="#SC1_av_ld_byte1_data[7]">SC1_av_ld_byte1_data[7]</A>)) ) ) ) # ( <A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( !<A HREF="#SC1_W_alu_result[15]">SC1_W_alu_result[15]</A> & ( (<A HREF="#SC1_av_ld_byte1_data[7]">SC1_av_ld_byte1_data[7]</A> & <A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( !<A HREF="#SC1_W_alu_result[15]">SC1_W_alu_result[15]</A> & ( (<A HREF="#SC1_av_ld_byte1_data[7]">SC1_av_ld_byte1_data[7]</A> & <A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) );


<P> --YB4_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] at FF_X13_Y4_N49
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[21]">YB4_av_readdata_pre[21]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[21]">VC1_readdata[21]</A>,  ,  , VCC);


<P> --SC1L648 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~25 at MLABCELL_X15_Y6_N51
<P><A NAME="SC1L648">SC1L648</A> = ( <A HREF="#YB4_av_readdata_pre[21]">YB4_av_readdata_pre[21]</A> & ( (!<A HREF="#SC1L267">SC1L267</A>) # (((<A HREF="#YD1_q_a[21]">YD1_q_a[21]</A> & <A HREF="#TB3L2">TB3L2</A>)) # (<A HREF="#TB2L2">TB2L2</A>)) ) ) # ( !<A HREF="#YB4_av_readdata_pre[21]">YB4_av_readdata_pre[21]</A> & ( (!<A HREF="#SC1L267">SC1L267</A>) # ((<A HREF="#YD1_q_a[21]">YD1_q_a[21]</A> & <A HREF="#TB3L2">TB3L2</A>)) ) );


<P> --YB4_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] at FF_X16_Y5_N25
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[20]">YB4_av_readdata_pre[20]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[20]">VC1_readdata[20]</A>,  ,  , VCC);


<P> --SC1L647 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~26 at LABCELL_X16_Y5_N30
<P><A NAME="SC1L647">SC1L647</A> = ( <A HREF="#SC1L267">SC1L267</A> & ( <A HREF="#YB4_av_readdata_pre[20]">YB4_av_readdata_pre[20]</A> & ( ((<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[20]">YD1_q_a[20]</A>)) # (<A HREF="#TB2L2">TB2L2</A>) ) ) ) # ( !<A HREF="#SC1L267">SC1L267</A> & ( <A HREF="#YB4_av_readdata_pre[20]">YB4_av_readdata_pre[20]</A> ) ) # ( <A HREF="#SC1L267">SC1L267</A> & ( !<A HREF="#YB4_av_readdata_pre[20]">YB4_av_readdata_pre[20]</A> & ( (<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[20]">YD1_q_a[20]</A>) ) ) ) # ( !<A HREF="#SC1L267">SC1L267</A> & ( !<A HREF="#YB4_av_readdata_pre[20]">YB4_av_readdata_pre[20]</A> ) );


<P> --SC1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6] at FF_X12_Y7_N10
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte1_data[6]">SC1_av_ld_byte1_data[6]</A> = DFFEAS(<A HREF="#SC1L922">SC1L922</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L897">SC1L897</A>,  ,  ,  ,  );


<P> --SC1L842 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~13 at LABCELL_X16_Y7_N48
<P><A NAME="SC1L842">SC1L842</A> = ( <A HREF="#SC1_W_alu_result[14]">SC1_W_alu_result[14]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte1_data[6]">SC1_av_ld_byte1_data[6]</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[14]">SC1_W_alu_result[14]</A> & ( (<A HREF="#SC1_av_ld_byte1_data[6]">SC1_av_ld_byte1_data[6]</A> & <A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) );


<P> --SC1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5] at FF_X13_Y5_N1
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte1_data[5]">SC1_av_ld_byte1_data[5]</A> = DFFEAS(<A HREF="#SC1L919">SC1L919</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L897">SC1L897</A>,  ,  ,  ,  );


<P> --SC1L841 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~14 at MLABCELL_X15_Y6_N21
<P><A NAME="SC1L841">SC1L841</A> = ( <A HREF="#SC1_av_ld_byte1_data[5]">SC1_av_ld_byte1_data[5]</A> & ( ((!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#SC1_av_ld_byte1_data[5]">SC1_av_ld_byte1_data[5]</A> & ( (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (<A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A> & !<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>))) ) );


<P> --BC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~3 at LABCELL_X4_Y3_N18
<P><A NAME="BC1L13">BC1L13</A> = ( <A HREF="#AC1L9">AC1L9</A> & ( <A HREF="#BC1L3">BC1L3</A> & ( (!<A HREF="#BC1L10">BC1L10</A> & ((!<A HREF="#BC1L4">BC1L4</A>) # (<A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>))) ) ) ) # ( !<A HREF="#AC1L9">AC1L9</A> & ( <A HREF="#BC1L3">BC1L3</A> & ( (!<A HREF="#BC1L10">BC1L10</A> & (((!<A HREF="#BC1L4">BC1L4</A>) # (<A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>)) # (<A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>))) ) ) ) # ( <A HREF="#AC1L9">AC1L9</A> & ( !<A HREF="#BC1L3">BC1L3</A> & ( !<A HREF="#BC1L10">BC1L10</A> ) ) ) # ( !<A HREF="#AC1L9">AC1L9</A> & ( !<A HREF="#BC1L3">BC1L3</A> & ( !<A HREF="#BC1L10">BC1L10</A> ) ) );


<P> --YB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:raminfr_be_0_avalon_slave_0_1_1_translator|av_waitrequest_generated~0 at LABCELL_X9_Y5_N48
<P><A NAME="YB2L34">YB2L34</A> = ( <A HREF="#XB2_mem_used[1]">XB2_mem_used[1]</A> & ( <A HREF="#YB2_wait_latency_counter[0]">YB2_wait_latency_counter[0]</A> & ( !<A HREF="#YB2_wait_latency_counter[1]">YB2_wait_latency_counter[1]</A> ) ) ) # ( !<A HREF="#XB2_mem_used[1]">XB2_mem_used[1]</A> & ( <A HREF="#YB2_wait_latency_counter[0]">YB2_wait_latency_counter[0]</A> & ( (!<A HREF="#YB2_wait_latency_counter[1]">YB2_wait_latency_counter[1]</A> & (((!<A HREF="#V1L2">V1L2</A>) # (!<A HREF="#BC1L13">BC1L13</A>)) # (<A HREF="#BC1L11">BC1L11</A>))) ) ) ) # ( !<A HREF="#XB2_mem_used[1]">XB2_mem_used[1]</A> & ( !<A HREF="#YB2_wait_latency_counter[0]">YB2_wait_latency_counter[0]</A> & ( (!<A HREF="#BC1L11">BC1L11</A> & (<A HREF="#V1L2">V1L2</A> & (<A HREF="#BC1L13">BC1L13</A> & !<A HREF="#YB2_wait_latency_counter[1]">YB2_wait_latency_counter[1]</A>))) ) ) );


<P> --XB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:raminfr_be_0_avalon_slave_0_1_1_agent_rsp_fifo|mem_used[0]~3 at LABCELL_X9_Y5_N12
<P><A NAME="XB2L3">XB2L3</A> = ( <A HREF="#XB2_mem_used[0]">XB2_mem_used[0]</A> & ( <A HREF="#YB2L34">YB2L34</A> & ( ((!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) # ((<A HREF="#AC1L9">AC1L9</A> & <A HREF="#YB2L37">YB2L37</A>))) # (<A HREF="#XB2_mem_used[1]">XB2_mem_used[1]</A>) ) ) ) # ( !<A HREF="#XB2_mem_used[0]">XB2_mem_used[0]</A> & ( <A HREF="#YB2L34">YB2L34</A> & ( (!<A HREF="#XB2_mem_used[1]">XB2_mem_used[1]</A> & (<A HREF="#AC1L9">AC1L9</A> & <A HREF="#YB2L37">YB2L37</A>)) ) ) ) # ( <A HREF="#XB2_mem_used[0]">XB2_mem_used[0]</A> & ( !<A HREF="#YB2L34">YB2L34</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) # (<A HREF="#XB2_mem_used[1]">XB2_mem_used[1]</A>) ) ) );


<P> --XB3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X11_Y5_N51
<P><A NAME="XB3L3">XB3L3</A> = ( <A HREF="#XB3_mem_used[1]">XB3_mem_used[1]</A> & ( (<A HREF="#XB3_mem_used[0]">XB3_mem_used[0]</A>) # (<A HREF="#SB1L4">SB1L4</A>) ) ) # ( !<A HREF="#XB3_mem_used[1]">XB3_mem_used[1]</A> & ( ((!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> & <A HREF="#XB3_mem_used[0]">XB3_mem_used[0]</A>)) # (<A HREF="#SB1L4">SB1L4</A>) ) );


<P> --XB5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key1_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X11_Y5_N30
<P><A NAME="XB5L3">XB5L3</A> = ( <A HREF="#XB5_mem_used[1]">XB5_mem_used[1]</A> & ( (<A HREF="#XB5_mem_used[0]">XB5_mem_used[0]</A>) # (<A HREF="#SB1L5">SB1L5</A>) ) ) # ( !<A HREF="#XB5_mem_used[1]">XB5_mem_used[1]</A> & ( ((!<A HREF="#YB5_read_latency_shift_reg[0]">YB5_read_latency_shift_reg[0]</A> & <A HREF="#XB5_mem_used[0]">XB5_mem_used[0]</A>)) # (<A HREF="#SB1L5">SB1L5</A>) ) );


<P> --XB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X11_Y6_N42
<P><A NAME="XB1L3">XB1L3</A> = ( <A HREF="#XB1_mem_used[0]">XB1_mem_used[0]</A> & ( <A HREF="#BC1L7">BC1L7</A> & ( ((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # ((<A HREF="#YB1L35">YB1L35</A> & <A HREF="#T1L70Q">T1L70Q</A>))) # (<A HREF="#XB1_mem_used[1]">XB1_mem_used[1]</A>) ) ) ) # ( !<A HREF="#XB1_mem_used[0]">XB1_mem_used[0]</A> & ( <A HREF="#BC1L7">BC1L7</A> & ( (!<A HREF="#XB1_mem_used[1]">XB1_mem_used[1]</A> & (<A HREF="#YB1L35">YB1L35</A> & <A HREF="#T1L70Q">T1L70Q</A>)) ) ) ) # ( <A HREF="#XB1_mem_used[0]">XB1_mem_used[0]</A> & ( !<A HREF="#BC1L7">BC1L7</A> & ( (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (<A HREF="#XB1_mem_used[1]">XB1_mem_used[1]</A>) ) ) );


<P> --KC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X9_Y6_N18
<P><A NAME="KC1L3">KC1L3</A> = ( <A HREF="#TB1L1">TB1L1</A> & ( ((!<A HREF="#KC1_top_priority_reg[0]">KC1_top_priority_reg[0]</A> & !<A HREF="#SB1L11">SB1L11</A>)) # (<A HREF="#KC1_top_priority_reg[1]">KC1_top_priority_reg[1]</A>) ) );


<P> --KC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X9_Y6_N0
<P><A NAME="KC1L6">KC1L6</A> = ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & ( <A HREF="#VB1_packet_in_progress">VB1_packet_in_progress</A> & ( (<A HREF="#XB4L16">XB4L16</A> & (((<A HREF="#TB1L1">TB1L1</A> & <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>)) # (<A HREF="#SB1L11">SB1L11</A>))) ) ) ) # ( !<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & ( <A HREF="#VB1_packet_in_progress">VB1_packet_in_progress</A> & ( (<A HREF="#XB4L16">XB4L16</A> & (<A HREF="#TB1L1">TB1L1</A> & <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>)) ) ) ) # ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & ( !<A HREF="#VB1_packet_in_progress">VB1_packet_in_progress</A> & ( (!<A HREF="#SB1L11">SB1L11</A> & (<A HREF="#TB1L1">TB1L1</A> & ((!<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>) # (<A HREF="#XB4L16">XB4L16</A>)))) # (<A HREF="#SB1L11">SB1L11</A> & (<A HREF="#XB4L16">XB4L16</A>)) ) ) ) # ( !<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & ( !<A HREF="#VB1_packet_in_progress">VB1_packet_in_progress</A> & ( (!<A HREF="#TB1L1">TB1L1</A> & (<A HREF="#SB1L11">SB1L11</A>)) # (<A HREF="#TB1L1">TB1L1</A> & (((!<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>) # (<A HREF="#XB4L16">XB4L16</A>)))) ) ) );


<P> --SC1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception at FF_X17_Y7_N38
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_exception">SC1_R_ctrl_exception</A> = DFFEAS(<A HREF="#SC1L208">SC1L208</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break at FF_X21_Y6_N43
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_break">SC1_R_ctrl_break</A> = DFFEAS(<A HREF="#SC1L205">SC1L205</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L688 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0 at LABCELL_X17_Y8_N21
<P><A NAME="SC1L688">SC1L688</A> = ( <A HREF="#SC1_R_ctrl_break">SC1_R_ctrl_break</A> & ( !<A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A> ) );


<P> --SC1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br at FF_X18_Y6_N41
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_uncond_cti_non_br">SC1_R_ctrl_uncond_cti_non_br</A> = DFFEAS(<A HREF="#SC1L248">SC1L248</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond at FF_X16_Y6_N52
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_br_uncond">SC1_R_ctrl_br_uncond</A> = DFFEAS(<A HREF="#SC1L582">SC1L582</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L690 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0 at LABCELL_X18_Y6_N51
<P><A NAME="SC1L690">SC1L690</A> = ( !<A HREF="#SC1_R_ctrl_br_uncond">SC1_R_ctrl_br_uncond</A> & ( (!<A HREF="#SC1_R_ctrl_uncond_cti_non_br">SC1_R_ctrl_uncond_cti_non_br</A> & ((!<A HREF="#SC1_W_cmp_result">SC1_W_cmp_result</A>) # (!<A HREF="#SC1_R_ctrl_br">SC1_R_ctrl_br</A>))) ) );


<P> --SC1L689 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0 at LABCELL_X17_Y8_N51
<P><A NAME="SC1L689">SC1L689</A> = (!<A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A> & (!<A HREF="#SC1_R_ctrl_break">SC1_R_ctrl_break</A> & !<A HREF="#SC1L690">SC1L690</A>));


<P> --SC1L683 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~0 at LABCELL_X17_Y8_N36
<P><A NAME="SC1L683">SC1L683</A> = ( <A HREF="#SC1L74">SC1L74</A> & ( <A HREF="#SC1L689">SC1L689</A> & ( !<A HREF="#SC1L688">SC1L688</A> ) ) ) # ( <A HREF="#SC1L74">SC1L74</A> & ( !<A HREF="#SC1L689">SC1L689</A> & ( (!<A HREF="#SC1L688">SC1L688</A> & <A HREF="#SC1L18">SC1L18</A>) ) ) ) # ( !<A HREF="#SC1L74">SC1L74</A> & ( !<A HREF="#SC1L689">SC1L689</A> & ( (!<A HREF="#SC1L688">SC1L688</A> & <A HREF="#SC1L18">SC1L18</A>) ) ) );


<P> --SC1L682 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~1 at LABCELL_X17_Y8_N6
<P><A NAME="SC1L682">SC1L682</A> = ( <A HREF="#SC1L22">SC1L22</A> & ( ((!<A HREF="#SC1L689">SC1L689</A>) # (<A HREF="#SC1L78">SC1L78</A>)) # (<A HREF="#SC1L688">SC1L688</A>) ) ) # ( !<A HREF="#SC1L22">SC1L22</A> & ( ((<A HREF="#SC1L689">SC1L689</A> & <A HREF="#SC1L78">SC1L78</A>)) # (<A HREF="#SC1L688">SC1L688</A>) ) );


<P> --SC1L686 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~2 at LABCELL_X17_Y8_N27
<P><A NAME="SC1L686">SC1L686</A> = ( <A HREF="#SC1L689">SC1L689</A> & ( <A HREF="#SC1L102">SC1L102</A> ) ) # ( !<A HREF="#SC1L689">SC1L689</A> & ( <A HREF="#SC1L102">SC1L102</A> & ( (<A HREF="#SC1L688">SC1L688</A>) # (<A HREF="#SC1L46">SC1L46</A>) ) ) ) # ( <A HREF="#SC1L689">SC1L689</A> & ( !<A HREF="#SC1L102">SC1L102</A> & ( <A HREF="#SC1L688">SC1L688</A> ) ) ) # ( !<A HREF="#SC1L689">SC1L689</A> & ( !<A HREF="#SC1L102">SC1L102</A> & ( (<A HREF="#SC1L688">SC1L688</A>) # (<A HREF="#SC1L46">SC1L46</A>) ) ) );


<P> --SC1L685 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~3 at LABCELL_X17_Y8_N48
<P><A NAME="SC1L685">SC1L685</A> = ( <A HREF="#SC1L106">SC1L106</A> & ( (!<A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A> & (((!<A HREF="#SC1L50">SC1L50</A> & <A HREF="#SC1L690">SC1L690</A>)) # (<A HREF="#SC1_R_ctrl_break">SC1_R_ctrl_break</A>))) ) ) # ( !<A HREF="#SC1L106">SC1L106</A> & ( (!<A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A> & (((!<A HREF="#SC1L50">SC1L50</A>) # (!<A HREF="#SC1L690">SC1L690</A>)) # (<A HREF="#SC1_R_ctrl_break">SC1_R_ctrl_break</A>))) ) );


<P> --SC1L684 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~4 at LABCELL_X17_Y8_N45
<P><A NAME="SC1L684">SC1L684</A> = ( !<A HREF="#SC1L688">SC1L688</A> & ( <A HREF="#SC1L54">SC1L54</A> & ( (!<A HREF="#SC1L689">SC1L689</A>) # (<A HREF="#SC1L110">SC1L110</A>) ) ) ) # ( !<A HREF="#SC1L688">SC1L688</A> & ( !<A HREF="#SC1L54">SC1L54</A> & ( (<A HREF="#SC1L110">SC1L110</A> & <A HREF="#SC1L689">SC1L689</A>) ) ) );


<P> --SC1L1049 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0 at LABCELL_X10_Y7_N18
<P><A NAME="SC1L1049">SC1L1049</A> = ( <A HREF="#SC1_i_read">SC1_i_read</A> & ( !<A HREF="#SC1_W_valid">SC1_W_valid</A> ) ) # ( !<A HREF="#SC1_i_read">SC1_i_read</A> & ( !<A HREF="#SC1_W_valid">SC1_W_valid</A> & ( (<A HREF="#TB3L2">TB3L2</A>) # (<A HREF="#TB2L2">TB2L2</A>) ) ) );


<P> --AC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0 at LABCELL_X9_Y7_N0
<P><A NAME="AC2L2">AC2L2</A> = ( <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> & ( (!<A HREF="#CC1L1">CC1L1</A> & (!<A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A> & (<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>))) # (<A HREF="#CC1L1">CC1L1</A> & (((<A HREF="#XB4L16">XB4L16</A>)))) ) ) # ( !<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> & ( (!<A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A> & (<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & !<A HREF="#CC1L1">CC1L1</A>)) ) );


<P> --AC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1 at LABCELL_X10_Y7_N36
<P><A NAME="AC2L3">AC2L3</A> = ( <A HREF="#AC2_read_accepted">AC2_read_accepted</A> & ( <A HREF="#SC1_i_read">SC1_i_read</A> & ( (!<A HREF="#TB3L2">TB3L2</A> & !<A HREF="#TB2L2">TB2L2</A>) ) ) ) # ( <A HREF="#AC2_read_accepted">AC2_read_accepted</A> & ( !<A HREF="#SC1_i_read">SC1_i_read</A> & ( (!<A HREF="#TB3L2">TB3L2</A> & !<A HREF="#TB2L2">TB2L2</A>) ) ) ) # ( !<A HREF="#AC2_read_accepted">AC2_read_accepted</A> & ( !<A HREF="#SC1_i_read">SC1_i_read</A> & ( (!<A HREF="#TB3L2">TB3L2</A> & (<A HREF="#DB1_rst1">DB1_rst1</A> & (!<A HREF="#TB2L2">TB2L2</A> & <A HREF="#AC2L2">AC2L2</A>))) ) ) );


<P> --VB1_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[46] at MLABCELL_X8_Y9_N24
<P><A NAME="VB1_src_data[46]">VB1_src_data[46]</A> = ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & ( <A HREF="#SC1_F_pc[8]">SC1_F_pc[8]</A> & ( (<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>) # (<A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A>) ) ) ) # ( !<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & ( <A HREF="#SC1_F_pc[8]">SC1_F_pc[8]</A> & ( <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> ) ) ) # ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & ( !<A HREF="#SC1_F_pc[8]">SC1_F_pc[8]</A> & ( <A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A> ) ) );


<P> --ND1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 at MLABCELL_X3_Y5_N36
<P><A NAME="ND1L68">ND1L68</A> = ( !<A HREF="#ND1_ir[0]">ND1_ir[0]</A> & ( (!<A HREF="#ND1_ir[1]">ND1_ir[1]</A> & <A HREF="#ND1_enable_action_strobe">ND1_enable_action_strobe</A>) ) );


<P> --ND1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] at FF_X3_Y5_N59
<P> --register power-up is low

<P><A NAME="ND1_jdo[17]">ND1_jdo[17]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[17]">PD1_sr[17]</A>,  ,  , VCC);


<P> --ND1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] at FF_X3_Y5_N8
<P> --register power-up is low

<P><A NAME="ND1_jdo[34]">ND1_jdo[34]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[34]">PD1_sr[34]</A>,  ,  , VCC);


<P> --LD1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 at LABCELL_X7_Y6_N0
<P><A NAME="LD1L138">LD1L138</A> = ( <A HREF="#ND1_jdo[35]">ND1_jdo[35]</A> & ( (<A HREF="#ND1L68">ND1L68</A> & <A HREF="#LD1L2">LD1L2</A>) ) ) # ( !<A HREF="#ND1_jdo[35]">ND1_jdo[35]</A> & ( (<A HREF="#ND1L68">ND1L68</A> & ((!<A HREF="#ND1_jdo[34]">ND1_jdo[34]</A> & (<A HREF="#LD1L2">LD1L2</A>)) # (<A HREF="#ND1_jdo[34]">ND1_jdo[34]</A> & ((!<A HREF="#ND1_jdo[17]">ND1_jdo[17]</A>))))) ) );


<P> --VC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0 at LABCELL_X9_Y7_N42
<P><A NAME="VC1L82">VC1L82</A> = ( <A HREF="#XB4L13">XB4L13</A> & ( (!<A HREF="#VC1_read">VC1_read</A> & (!<A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A> & ((<A HREF="#VB1_WideOr1">VB1_WideOr1</A>)))) # (<A HREF="#VC1_read">VC1_read</A> & (((<A HREF="#LD1L196Q">LD1L196Q</A>)))) ) ) # ( !<A HREF="#XB4L13">XB4L13</A> & ( (<A HREF="#LD1L196Q">LD1L196Q</A> & <A HREF="#VC1_read">VC1_read</A>) ) );


<P> --LD1L136 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 at LABCELL_X11_Y6_N9
<P><A NAME="LD1L136">LD1L136</A> = ( <A HREF="#VC1_write">VC1_write</A> & ( (<A HREF="#LD1_waitrequest">LD1_waitrequest</A> & <A HREF="#LD1_avalon_ociram_readdata_ready">LD1_avalon_ociram_readdata_ready</A>) ) ) # ( !<A HREF="#VC1_write">VC1_write</A> & ( (<A HREF="#VC1_read">VC1_read</A> & (!<A HREF="#LD1L194">LD1L194</A> & <A HREF="#LD1_waitrequest">LD1_waitrequest</A>)) ) );


<P> --XB4L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X9_Y7_N48
<P><A NAME="XB4L9">XB4L9</A> = ( <A HREF="#XB4_mem_used[0]">XB4_mem_used[0]</A> & ( <A HREF="#XB4L13">XB4L13</A> & ( ((!<A HREF="#YB4_read_latency_shift_reg[0]">YB4_read_latency_shift_reg[0]</A>) # ((!<A HREF="#LD1L196Q">LD1L196Q</A> & <A HREF="#VB1_WideOr1">VB1_WideOr1</A>))) # (<A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A>) ) ) ) # ( !<A HREF="#XB4_mem_used[0]">XB4_mem_used[0]</A> & ( <A HREF="#XB4L13">XB4L13</A> & ( (!<A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A> & (!<A HREF="#LD1L196Q">LD1L196Q</A> & <A HREF="#VB1_WideOr1">VB1_WideOr1</A>)) ) ) ) # ( <A HREF="#XB4_mem_used[0]">XB4_mem_used[0]</A> & ( !<A HREF="#XB4L13">XB4L13</A> & ( (!<A HREF="#YB4_read_latency_shift_reg[0]">YB4_read_latency_shift_reg[0]</A>) # (<A HREF="#XB4_mem_used[1]">XB4_mem_used[1]</A>) ) ) );


<P> --KC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X10_Y8_N42
<P><A NAME="KC2L3">KC2L3</A> = ( <A HREF="#SB1L12">SB1L12</A> & ( (<A HREF="#TB1L2">TB1L2</A> & <A HREF="#KC2_top_priority_reg[1]">KC2_top_priority_reg[1]</A>) ) ) # ( !<A HREF="#SB1L12">SB1L12</A> & ( (<A HREF="#TB1L2">TB1L2</A> & ((!<A HREF="#KC2_top_priority_reg[0]">KC2_top_priority_reg[0]</A>) # (<A HREF="#KC2_top_priority_reg[1]">KC2_top_priority_reg[1]</A>))) ) );


<P> --KC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X10_Y8_N36
<P><A NAME="KC2L6">KC2L6</A> = ( <A HREF="#TB1L2">TB1L2</A> & ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( (!<A HREF="#SB1L12">SB1L12</A> & ((!<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ((!<A HREF="#VB2_packet_in_progress">VB2_packet_in_progress</A>))) # (<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & (<A HREF="#YB7L3">YB7L3</A>)))) # (<A HREF="#SB1L12">SB1L12</A> & (<A HREF="#YB7L3">YB7L3</A>)) ) ) ) # ( !<A HREF="#TB1L2">TB1L2</A> & ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( (<A HREF="#YB7L3">YB7L3</A> & <A HREF="#SB1L12">SB1L12</A>) ) ) ) # ( <A HREF="#TB1L2">TB1L2</A> & ( !<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( (!<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ((!<A HREF="#VB2_packet_in_progress">VB2_packet_in_progress</A>))) # (<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & (<A HREF="#YB7L3">YB7L3</A>)) ) ) ) # ( !<A HREF="#TB1L2">TB1L2</A> & ( !<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( (<A HREF="#SB1L12">SB1L12</A> & !<A HREF="#VB2_packet_in_progress">VB2_packet_in_progress</A>) ) ) );


<P> --XB7L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X11_Y7_N30
<P><A NAME="XB7L9">XB7L9</A> = ( <A HREF="#XB7_mem_used[0]">XB7_mem_used[0]</A> & ( <A HREF="#YB7_read_latency_shift_reg[0]">YB7_read_latency_shift_reg[0]</A> & ( ((<A HREF="#VB2_WideOr1">VB2_WideOr1</A> & (<A HREF="#DB1_rst1">DB1_rst1</A> & <A HREF="#XB7L13">XB7L13</A>))) # (<A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A>) ) ) ) # ( !<A HREF="#XB7_mem_used[0]">XB7_mem_used[0]</A> & ( <A HREF="#YB7_read_latency_shift_reg[0]">YB7_read_latency_shift_reg[0]</A> & ( (<A HREF="#VB2_WideOr1">VB2_WideOr1</A> & (<A HREF="#DB1_rst1">DB1_rst1</A> & (!<A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A> & <A HREF="#XB7L13">XB7L13</A>))) ) ) ) # ( <A HREF="#XB7_mem_used[0]">XB7_mem_used[0]</A> & ( !<A HREF="#YB7_read_latency_shift_reg[0]">YB7_read_latency_shift_reg[0]</A> ) ) # ( !<A HREF="#XB7_mem_used[0]">XB7_mem_used[0]</A> & ( !<A HREF="#YB7_read_latency_shift_reg[0]">YB7_read_latency_shift_reg[0]</A> & ( (<A HREF="#VB2_WideOr1">VB2_WideOr1</A> & (<A HREF="#DB1_rst1">DB1_rst1</A> & (!<A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A> & <A HREF="#XB7L13">XB7L13</A>))) ) ) );


<P> --YB3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30] at FF_X12_Y5_N14
<P> --register power-up is low

<P><A NAME="YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>,  ,  , VCC);


<P> --GC1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0 at LABCELL_X12_Y5_N18
<P><A NAME="GC1L39">GC1L39</A> = ( <A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( <A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> ) );


<P> --GC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~2 at LABCELL_X11_Y4_N24
<P><A NAME="GC1L9">GC1L9</A> = (!<A HREF="#YB2_av_readdata_pre[1]">YB2_av_readdata_pre[1]</A> & (((<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & <A HREF="#YB1_av_readdata_pre[1]">YB1_av_readdata_pre[1]</A>)))) # (<A HREF="#YB2_av_readdata_pre[1]">YB2_av_readdata_pre[1]</A> & (((<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & <A HREF="#YB1_av_readdata_pre[1]">YB1_av_readdata_pre[1]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>)));


<P> --YB6_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[1] at FF_X8_Y4_N31
<P> --register power-up is low

<P><A NAME="YB6_av_readdata_pre[1]">YB6_av_readdata_pre[1]</A> = DFFEAS(<A HREF="#V1_readdata[1]">V1_readdata[1]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#EE3_altera_reset_synchronizer_int_chain_out">EE3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --GC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~3 at MLABCELL_X8_Y5_N48
<P><A NAME="GC1L10">GC1L10</A> = ( <A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[1]">YB4_av_readdata_pre[1]</A>)) # (<A HREF="#YB6_av_readdata_pre[1]">YB6_av_readdata_pre[1]</A>) ) ) # ( !<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & ( (<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[1]">YB4_av_readdata_pre[1]</A>) ) );


<P> --GC1_src_data[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1] at LABCELL_X13_Y7_N42
<P><A NAME="GC1_src_data[1]">GC1_src_data[1]</A> = ( <A HREF="#GC1L39">GC1L39</A> & ( <A HREF="#GC1L9">GC1L9</A> ) ) # ( !<A HREF="#GC1L39">GC1L39</A> & ( <A HREF="#GC1L9">GC1L9</A> ) ) # ( <A HREF="#GC1L39">GC1L39</A> & ( !<A HREF="#GC1L9">GC1L9</A> ) ) # ( !<A HREF="#GC1L39">GC1L39</A> & ( !<A HREF="#GC1L9">GC1L9</A> & ( ((<A HREF="#YD1_q_a[1]">YD1_q_a[1]</A> & <A HREF="#TB3L1">TB3L1</A>)) # (<A HREF="#GC1L10">GC1L10</A>) ) ) );


<P> --SC1L309 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~16 at LABCELL_X23_Y8_N15
<P><A NAME="SC1L309">SC1L309</A> = ( <A HREF="#SC1L351">SC1L351</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>)) # (<A HREF="#SC1L114">SC1L114</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[1]">SC1_E_shift_rot_result[1]</A>)))) ) ) # ( !<A HREF="#SC1L351">SC1L351</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1L114">SC1L114</A> & (!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[1]">SC1_E_shift_rot_result[1]</A>)))) ) );


<P> --GC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~4 at LABCELL_X11_Y4_N54
<P><A NAME="GC1L12">GC1L12</A> = ( <A HREF="#YB1_av_readdata_pre[2]">YB1_av_readdata_pre[2]</A> & ( ((<A HREF="#YB2_av_readdata_pre[2]">YB2_av_readdata_pre[2]</A> & <A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) ) ) # ( !<A HREF="#YB1_av_readdata_pre[2]">YB1_av_readdata_pre[2]</A> & ( (<A HREF="#YB2_av_readdata_pre[2]">YB2_av_readdata_pre[2]</A> & <A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) );


<P> --YB6_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[2] at FF_X8_Y4_N52
<P> --register power-up is low

<P><A NAME="YB6_av_readdata_pre[2]">YB6_av_readdata_pre[2]</A> = DFFEAS(<A HREF="#V1_readdata[2]">V1_readdata[2]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#EE3_altera_reset_synchronizer_int_chain_out">EE3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --GC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~5 at MLABCELL_X8_Y7_N48
<P><A NAME="GC1L13">GC1L13</A> = ( <A HREF="#YB4_av_readdata_pre[2]">YB4_av_readdata_pre[2]</A> & ( <A HREF="#TB2L1">TB2L1</A> ) ) # ( !<A HREF="#YB4_av_readdata_pre[2]">YB4_av_readdata_pre[2]</A> & ( <A HREF="#TB2L1">TB2L1</A> & ( (<A HREF="#YB6_av_readdata_pre[2]">YB6_av_readdata_pre[2]</A> & <A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A>) ) ) ) # ( <A HREF="#YB4_av_readdata_pre[2]">YB4_av_readdata_pre[2]</A> & ( !<A HREF="#TB2L1">TB2L1</A> & ( (<A HREF="#YB6_av_readdata_pre[2]">YB6_av_readdata_pre[2]</A> & <A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[2]">YB4_av_readdata_pre[2]</A> & ( !<A HREF="#TB2L1">TB2L1</A> & ( (<A HREF="#YB6_av_readdata_pre[2]">YB6_av_readdata_pre[2]</A> & <A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A>) ) ) );


<P> --GC1_src_data[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2] at LABCELL_X13_Y7_N36
<P><A NAME="GC1_src_data[2]">GC1_src_data[2]</A> = ( <A HREF="#YD1_q_a[2]">YD1_q_a[2]</A> & ( (((<A HREF="#GC1L12">GC1L12</A>) # (<A HREF="#GC1L39">GC1L39</A>)) # (<A HREF="#GC1L13">GC1L13</A>)) # (<A HREF="#TB3L1">TB3L1</A>) ) ) # ( !<A HREF="#YD1_q_a[2]">YD1_q_a[2]</A> & ( ((<A HREF="#GC1L12">GC1L12</A>) # (<A HREF="#GC1L39">GC1L39</A>)) # (<A HREF="#GC1L13">GC1L13</A>) ) );


<P> --GC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~6 at LABCELL_X11_Y4_N12
<P><A NAME="GC1L15">GC1L15</A> = ( <A HREF="#YB1_av_readdata_pre[3]">YB1_av_readdata_pre[3]</A> & ( ((<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & <A HREF="#YB2_av_readdata_pre[3]">YB2_av_readdata_pre[3]</A>)) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) ) ) # ( !<A HREF="#YB1_av_readdata_pre[3]">YB1_av_readdata_pre[3]</A> & ( (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & <A HREF="#YB2_av_readdata_pre[3]">YB2_av_readdata_pre[3]</A>) ) );


<P> --YB6_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[3] at FF_X8_Y4_N34
<P> --register power-up is low

<P><A NAME="YB6_av_readdata_pre[3]">YB6_av_readdata_pre[3]</A> = DFFEAS(<A HREF="#V1_readdata[3]">V1_readdata[3]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#EE3_altera_reset_synchronizer_int_chain_out">EE3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --GC1L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~7 at MLABCELL_X8_Y5_N21
<P><A NAME="GC1L16">GC1L16</A> = (!<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & (<A HREF="#TB2L1">TB2L1</A> & ((<A HREF="#YB4_av_readdata_pre[3]">YB4_av_readdata_pre[3]</A>)))) # (<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & (((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[3]">YB4_av_readdata_pre[3]</A>)) # (<A HREF="#YB6_av_readdata_pre[3]">YB6_av_readdata_pre[3]</A>)));


<P> --GC1_src_data[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3] at LABCELL_X13_Y7_N18
<P><A NAME="GC1_src_data[3]">GC1_src_data[3]</A> = ( <A HREF="#YD1_q_a[3]">YD1_q_a[3]</A> & ( <A HREF="#TB3L1">TB3L1</A> ) ) # ( !<A HREF="#YD1_q_a[3]">YD1_q_a[3]</A> & ( <A HREF="#TB3L1">TB3L1</A> & ( ((<A HREF="#GC1L39">GC1L39</A>) # (<A HREF="#GC1L16">GC1L16</A>)) # (<A HREF="#GC1L15">GC1L15</A>) ) ) ) # ( <A HREF="#YD1_q_a[3]">YD1_q_a[3]</A> & ( !<A HREF="#TB3L1">TB3L1</A> & ( ((<A HREF="#GC1L39">GC1L39</A>) # (<A HREF="#GC1L16">GC1L16</A>)) # (<A HREF="#GC1L15">GC1L15</A>) ) ) ) # ( !<A HREF="#YD1_q_a[3]">YD1_q_a[3]</A> & ( !<A HREF="#TB3L1">TB3L1</A> & ( ((<A HREF="#GC1L39">GC1L39</A>) # (<A HREF="#GC1L16">GC1L16</A>)) # (<A HREF="#GC1L15">GC1L15</A>) ) ) );


<P> --YB6_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[4] at FF_X6_Y2_N13
<P> --register power-up is low

<P><A NAME="YB6_av_readdata_pre[4]">YB6_av_readdata_pre[4]</A> = DFFEAS(<A HREF="#V1_readdata[4]">V1_readdata[4]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#EE3_altera_reset_synchronizer_int_chain_out">EE3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --GC1L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~8 at LABCELL_X11_Y4_N36
<P><A NAME="GC1L18">GC1L18</A> = ( <A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & ( <A HREF="#YB2_av_readdata_pre[4]">YB2_av_readdata_pre[4]</A> & ( (!<A HREF="#YB6_av_readdata_pre[4]">YB6_av_readdata_pre[4]</A> & (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB1_av_readdata_pre[4]">YB1_av_readdata_pre[4]</A>)))) ) ) ) # ( !<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & ( <A HREF="#YB2_av_readdata_pre[4]">YB2_av_readdata_pre[4]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB1_av_readdata_pre[4]">YB1_av_readdata_pre[4]</A>))) ) ) ) # ( <A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & ( !<A HREF="#YB2_av_readdata_pre[4]">YB2_av_readdata_pre[4]</A> & ( (!<A HREF="#YB6_av_readdata_pre[4]">YB6_av_readdata_pre[4]</A> & ((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB1_av_readdata_pre[4]">YB1_av_readdata_pre[4]</A>))) ) ) ) # ( !<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & ( !<A HREF="#YB2_av_readdata_pre[4]">YB2_av_readdata_pre[4]</A> & ( (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB1_av_readdata_pre[4]">YB1_av_readdata_pre[4]</A>) ) ) );


<P> --GC1_src_data[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4] at LABCELL_X13_Y7_N24
<P><A NAME="GC1_src_data[4]">GC1_src_data[4]</A> = ( <A HREF="#TB3L1">TB3L1</A> & ( (!<A HREF="#GC1L18">GC1L18</A>) # (((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[4]">YB4_av_readdata_pre[4]</A>)) # (<A HREF="#YD1_q_a[4]">YD1_q_a[4]</A>)) ) ) # ( !<A HREF="#TB3L1">TB3L1</A> & ( (!<A HREF="#GC1L18">GC1L18</A>) # ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[4]">YB4_av_readdata_pre[4]</A>)) ) );


<P> --YB6_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[5] at FF_X6_Y2_N16
<P> --register power-up is low

<P><A NAME="YB6_av_readdata_pre[5]">YB6_av_readdata_pre[5]</A> = DFFEAS(<A HREF="#V1_readdata[5]">V1_readdata[5]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#EE3_altera_reset_synchronizer_int_chain_out">EE3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --GC1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~9 at MLABCELL_X8_Y4_N36
<P><A NAME="GC1L20">GC1L20</A> = ( <A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & ( <A HREF="#YB2_av_readdata_pre[5]">YB2_av_readdata_pre[5]</A> & ( (!<A HREF="#YB6_av_readdata_pre[5]">YB6_av_readdata_pre[5]</A> & (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB1_av_readdata_pre[5]">YB1_av_readdata_pre[5]</A>) # (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>)))) ) ) ) # ( !<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & ( <A HREF="#YB2_av_readdata_pre[5]">YB2_av_readdata_pre[5]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB1_av_readdata_pre[5]">YB1_av_readdata_pre[5]</A>) # (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>))) ) ) ) # ( <A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & ( !<A HREF="#YB2_av_readdata_pre[5]">YB2_av_readdata_pre[5]</A> & ( (!<A HREF="#YB6_av_readdata_pre[5]">YB6_av_readdata_pre[5]</A> & ((!<A HREF="#YB1_av_readdata_pre[5]">YB1_av_readdata_pre[5]</A>) # (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>))) ) ) ) # ( !<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & ( !<A HREF="#YB2_av_readdata_pre[5]">YB2_av_readdata_pre[5]</A> & ( (!<A HREF="#YB1_av_readdata_pre[5]">YB1_av_readdata_pre[5]</A>) # (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) ) ) );


<P> --GC1_src_data[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5] at MLABCELL_X15_Y6_N24
<P><A NAME="GC1_src_data[5]">GC1_src_data[5]</A> = ( <A HREF="#YB4_av_readdata_pre[5]">YB4_av_readdata_pre[5]</A> & ( (!<A HREF="#GC1L20">GC1L20</A>) # (((<A HREF="#TB3L1">TB3L1</A> & <A HREF="#YD1_q_a[5]">YD1_q_a[5]</A>)) # (<A HREF="#TB2L1">TB2L1</A>)) ) ) # ( !<A HREF="#YB4_av_readdata_pre[5]">YB4_av_readdata_pre[5]</A> & ( (!<A HREF="#GC1L20">GC1L20</A>) # ((<A HREF="#TB3L1">TB3L1</A> & <A HREF="#YD1_q_a[5]">YD1_q_a[5]</A>)) ) );


<P> --YB6_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[6] at FF_X8_Y4_N49
<P> --register power-up is low

<P><A NAME="YB6_av_readdata_pre[6]">YB6_av_readdata_pre[6]</A> = DFFEAS(<A HREF="#V1_readdata[6]">V1_readdata[6]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#EE3_altera_reset_synchronizer_int_chain_out">EE3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --GC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~10 at LABCELL_X11_Y4_N42
<P><A NAME="GC1L22">GC1L22</A> = ( <A HREF="#YB6_av_readdata_pre[6]">YB6_av_readdata_pre[6]</A> & ( <A HREF="#YB2_av_readdata_pre[6]">YB2_av_readdata_pre[6]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & (!<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB1_av_readdata_pre[6]">YB1_av_readdata_pre[6]</A>) # (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>)))) ) ) ) # ( !<A HREF="#YB6_av_readdata_pre[6]">YB6_av_readdata_pre[6]</A> & ( <A HREF="#YB2_av_readdata_pre[6]">YB2_av_readdata_pre[6]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB1_av_readdata_pre[6]">YB1_av_readdata_pre[6]</A>) # (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>))) ) ) ) # ( <A HREF="#YB6_av_readdata_pre[6]">YB6_av_readdata_pre[6]</A> & ( !<A HREF="#YB2_av_readdata_pre[6]">YB2_av_readdata_pre[6]</A> & ( (!<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB1_av_readdata_pre[6]">YB1_av_readdata_pre[6]</A>) # (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>))) ) ) ) # ( !<A HREF="#YB6_av_readdata_pre[6]">YB6_av_readdata_pre[6]</A> & ( !<A HREF="#YB2_av_readdata_pre[6]">YB2_av_readdata_pre[6]</A> & ( (!<A HREF="#YB1_av_readdata_pre[6]">YB1_av_readdata_pre[6]</A>) # (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) ) ) );


<P> --GC1_src_data[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6] at LABCELL_X11_Y7_N24
<P><A NAME="GC1_src_data[6]">GC1_src_data[6]</A> = ( <A HREF="#YD1_q_a[6]">YD1_q_a[6]</A> & ( ((!<A HREF="#GC1L22">GC1L22</A>) # ((<A HREF="#YB4_av_readdata_pre[6]">YB4_av_readdata_pre[6]</A> & <A HREF="#TB2L1">TB2L1</A>))) # (<A HREF="#TB3L1">TB3L1</A>) ) ) # ( !<A HREF="#YD1_q_a[6]">YD1_q_a[6]</A> & ( (!<A HREF="#GC1L22">GC1L22</A>) # ((<A HREF="#YB4_av_readdata_pre[6]">YB4_av_readdata_pre[6]</A> & <A HREF="#TB2L1">TB2L1</A>)) ) );


<P> --GC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~11 at LABCELL_X11_Y4_N30
<P><A NAME="GC1L24">GC1L24</A> = ( <A HREF="#YB2_av_readdata_pre[7]">YB2_av_readdata_pre[7]</A> & ( ((<A HREF="#YB1_av_readdata_pre[7]">YB1_av_readdata_pre[7]</A> & <A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) ) # ( !<A HREF="#YB2_av_readdata_pre[7]">YB2_av_readdata_pre[7]</A> & ( (<A HREF="#YB1_av_readdata_pre[7]">YB1_av_readdata_pre[7]</A> & <A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) ) );


<P> --YB6_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[7] at FF_X8_Y4_N13
<P> --register power-up is low

<P><A NAME="YB6_av_readdata_pre[7]">YB6_av_readdata_pre[7]</A> = DFFEAS(<A HREF="#V1_readdata[7]">V1_readdata[7]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#EE3_altera_reset_synchronizer_int_chain_out">EE3_altera_reset_synchronizer_int_chain_out</A>,  ,  ,  ,  ,  ,  );


<P> --GC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~12 at LABCELL_X11_Y7_N57
<P><A NAME="GC1L25">GC1L25</A> = ( <A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & ( ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[7]">YB4_av_readdata_pre[7]</A>)) # (<A HREF="#YB6_av_readdata_pre[7]">YB6_av_readdata_pre[7]</A>) ) ) # ( !<A HREF="#YB6_read_latency_shift_reg[0]">YB6_read_latency_shift_reg[0]</A> & ( (<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[7]">YB4_av_readdata_pre[7]</A>) ) );


<P> --GC1_src_data[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7] at LABCELL_X13_Y7_N54
<P><A NAME="GC1_src_data[7]">GC1_src_data[7]</A> = ( <A HREF="#YD1_q_a[7]">YD1_q_a[7]</A> & ( (((<A HREF="#GC1L25">GC1L25</A>) # (<A HREF="#GC1L39">GC1L39</A>)) # (<A HREF="#GC1L24">GC1L24</A>)) # (<A HREF="#TB3L1">TB3L1</A>) ) ) # ( !<A HREF="#YD1_q_a[7]">YD1_q_a[7]</A> & ( ((<A HREF="#GC1L25">GC1L25</A>) # (<A HREF="#GC1L39">GC1L39</A>)) # (<A HREF="#GC1L24">GC1L24</A>) ) );


<P> --T1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val at FF_X9_Y3_N52
<P> --register power-up is low

<P><A NAME="T1_r_val">T1_r_val</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#T1L85">T1L85</A>,  ,  , VCC);


<P> --DB1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1 at FF_X6_Y3_N50
<P> --register power-up is low

<P><A NAME="DB1_r_ena1">DB1_r_ena1</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#DB1L46">DB1L46</A>, !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>);


<P> --DB1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0 at LABCELL_X9_Y3_N9
<P><A NAME="DB1L26">DB1L26</A> = AMPP_FUNCTION(!<A HREF="#DB1_r_ena1">DB1_r_ena1</A>, !<A HREF="#T1_r_val">T1_r_val</A>);


<P> --MB2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X10_Y3_N25
<P> --register power-up is low

<P><A NAME="MB2_b_full">MB2_b_full</A> = DFFEAS(<A HREF="#MB2L6">MB2L6</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --DB1L106 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 at LABCELL_X4_Y3_N36
<P><A NAME="DB1L106">DB1L106</A> = AMPP_FUNCTION(!<A HREF="#DB1_write_stalled">DB1_write_stalled</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#DB1_tck_t_dav">DB1_tck_t_dav</A>, !<A HREF="#DB1_td_shift[10]">DB1_td_shift[10]</A>);


<P> --DB1L107 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 at LABCELL_X2_Y3_N6
<P><A NAME="DB1L107">DB1L107</A> = AMPP_FUNCTION(!<A HREF="#DB1_count[1]">DB1_count[1]</A>, !<A HREF="#H1_splitter_nodes_receive_0[3]">H1_splitter_nodes_receive_0[3]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#DB1_state">DB1_state</A>);


<P> --DB1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3] at FF_X3_Y3_N31
<P> --register power-up is low

<P><A NAME="DB1_td_shift[3]">DB1_td_shift[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L80">DB1L80</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#DB1L62">DB1L62</A>);


<P> --DB1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6 at MLABCELL_X3_Y3_N51
<P><A NAME="DB1L79">DB1L79</A> = AMPP_FUNCTION(!<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#DB1L77">DB1L77</A>, !<A HREF="#DB1_rdata[0]">DB1_rdata[0]</A>, !<A HREF="#DB1_td_shift[3]">DB1_td_shift[3]</A>);


<P> --DB1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 at MLABCELL_X6_Y3_N48
<P><A NAME="DB1L46">DB1L46</A> = AMPP_FUNCTION(!<A HREF="#T1_r_val">T1_r_val</A>, !<A HREF="#DB1_r_ena1">DB1_r_ena1</A>, !<A HREF="#DB1_rvalid0">DB1_rvalid0</A>);


<P> --DB1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req at FF_X2_Y3_N25
<P> --register power-up is low

<P><A NAME="DB1_read_req">DB1_read_req</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1_td_shift[9]">DB1_td_shift[9]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND, <A HREF="#DB1L107">DB1L107</A>);


<P> --DB1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1 at FF_X6_Y3_N29
<P> --register power-up is low

<P><A NAME="DB1_read1">DB1_read1</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#DB1_read">DB1_read</A>, !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>, GND);


<P> --DB1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2 at FF_X6_Y3_N23
<P> --register power-up is low

<P><A NAME="DB1_read2">DB1_read2</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#DB1_read1">DB1_read1</A>, !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>, GND);


<P> --DB1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2 at FF_X10_Y3_N29
<P> --register power-up is low

<P><A NAME="DB1_rst2">DB1_rst2</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#DB1_rst1">DB1_rst1</A>, !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>, GND);


<P> --DB1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 at MLABCELL_X6_Y3_N24
<P><A NAME="DB1L47">DB1L47</A> = AMPP_FUNCTION(!<A HREF="#DB1_read2">DB1_read2</A>, !<A HREF="#DB1_read_req">DB1_read_req</A>, !<A HREF="#DB1_rst2">DB1_rst2</A>, !<A HREF="#DB1_user_saw_rvalid">DB1_user_saw_rvalid</A>, !<A HREF="#DB1_read1">DB1_read1</A>, !<A HREF="#DB1L46">DB1L46</A>);


<P> --ND1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a at MLABCELL_X3_Y5_N24
<P><A NAME="ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A> = ( !<A HREF="#ND1_ir[0]">ND1_ir[0]</A> & ( (<A HREF="#ND1_enable_action_strobe">ND1_enable_action_strobe</A> & (<A HREF="#ND1_jdo[34]">ND1_jdo[34]</A> & (!<A HREF="#ND1_ir[1]">ND1_ir[1]</A> & !<A HREF="#ND1_jdo[35]">ND1_jdo[35]</A>))) ) );


<P> --ND1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] at FF_X4_Y5_N32
<P> --register power-up is low

<P><A NAME="ND1_jdo[25]">ND1_jdo[25]</A> = DFFEAS(<A HREF="#ND1L46">ND1L46</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VC1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0] at FF_X8_Y5_N35
<P> --register power-up is low

<P><A NAME="VC1_writedata[0]">VC1_writedata[0]</A> = DFFEAS(<A HREF="#VB1L22">VB1L22</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --VC1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0] at FF_X8_Y9_N22
<P> --register power-up is low

<P><A NAME="VC1_address[0]">VC1_address[0]</A> = DFFEAS(<A HREF="#VB1_src_data[38]">VB1_src_data[38]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --VC1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2] at FF_X8_Y9_N52
<P> --register power-up is low

<P><A NAME="VC1_address[2]">VC1_address[2]</A> = DFFEAS(<A HREF="#VB1_src_data[40]">VB1_src_data[40]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --VC1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1] at FF_X11_Y8_N52
<P> --register power-up is low

<P><A NAME="VC1_address[1]">VC1_address[1]</A> = DFFEAS(<A HREF="#VB1_src_data[39]">VB1_src_data[39]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --VC1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7] at FF_X11_Y8_N11
<P> --register power-up is low

<P><A NAME="VC1_address[7]">VC1_address[7]</A> = DFFEAS(<A HREF="#VB1_src_data[45]">VB1_src_data[45]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --VC1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6] at FF_X8_Y9_N31
<P> --register power-up is low

<P><A NAME="VC1_address[6]">VC1_address[6]</A> = DFFEAS(<A HREF="#VB1_src_data[44]">VB1_src_data[44]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --VC1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5] at FF_X8_Y9_N13
<P> --register power-up is low

<P><A NAME="VC1_address[5]">VC1_address[5]</A> = DFFEAS(<A HREF="#VB1_src_data[43]">VB1_src_data[43]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --VC1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4] at FF_X8_Y9_N44
<P> --register power-up is low

<P><A NAME="VC1_address[4]">VC1_address[4]</A> = DFFEAS(<A HREF="#VB1_src_data[42]">VB1_src_data[42]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --VC1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3] at FF_X8_Y9_N37
<P> --register power-up is low

<P><A NAME="VC1_address[3]">VC1_address[3]</A> = DFFEAS(<A HREF="#VB1_src_data[41]">VB1_src_data[41]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --AD1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 at MLABCELL_X6_Y6_N6
<P><A NAME="AD1L1">AD1L1</A> = ( !<A HREF="#VC1_address[6]">VC1_address[6]</A> & ( !<A HREF="#VC1_address[4]">VC1_address[4]</A> & ( (!<A HREF="#VC1_address[5]">VC1_address[5]</A> & (<A HREF="#VC1_address[8]">VC1_address[8]</A> & (!<A HREF="#VC1_address[3]">VC1_address[3]</A> & !<A HREF="#VC1_address[7]">VC1_address[7]</A>))) ) ) );


<P> --VC1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess at FF_X10_Y5_N8
<P> --register power-up is low

<P><A NAME="VC1_debugaccess">VC1_debugaccess</A> = DFFEAS(<A HREF="#VB1L23">VB1L23</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --AD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 at LABCELL_X4_Y5_N27
<P><A NAME="AD1L13">AD1L13</A> = ( <A HREF="#VC1_write">VC1_write</A> & ( !<A HREF="#VC1_address[2]">VC1_address[2]</A> & ( (<A HREF="#AD1L1">AD1L1</A> & (!<A HREF="#VC1_address[1]">VC1_address[1]</A> & (<A HREF="#VC1_debugaccess">VC1_debugaccess</A> & !<A HREF="#VC1_address[0]">VC1_address[0]</A>))) ) ) );


<P> --DD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 at LABCELL_X4_Y5_N54
<P><A NAME="DD1L10">DD1L10</A> = ( <A HREF="#ND1_jdo[25]">ND1_jdo[25]</A> & ( (!<A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A> & (((<A HREF="#AD1L13">AD1L13</A> & <A HREF="#VC1L98Q">VC1L98Q</A>)) # (<A HREF="#DD1_monitor_ready">DD1_monitor_ready</A>))) ) ) # ( !<A HREF="#ND1_jdo[25]">ND1_jdo[25]</A> & ( ((<A HREF="#AD1L13">AD1L13</A> & <A HREF="#VC1L98Q">VC1L98Q</A>)) # (<A HREF="#DD1_monitor_ready">DD1_monitor_ready</A>) ) );


<P> --PD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12 at LABCELL_X2_Y4_N54
<P><A NAME="PD1L61">PD1L61</A> = ( <A HREF="#PD1_sr[4]">PD1_sr[4]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#LD1_MonDReg[2]">LD1_MonDReg[2]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#BD1_break_readreg[2]">BD1_break_readreg[2]</A>)))) # (<A HREF="#MD1L3">MD1L3</A>) ) ) # ( !<A HREF="#PD1_sr[4]">PD1_sr[4]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#LD1_MonDReg[2]">LD1_MonDReg[2]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#BD1_break_readreg[2]">BD1_break_readreg[2]</A>))))) ) );


<P> --ND1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] at FF_X3_Y4_N16
<P> --register power-up is low

<P><A NAME="ND1_jdo[1]">ND1_jdo[1]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[1]">PD1_sr[1]</A>,  ,  , VCC);


<P> --ND1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] at FF_X3_Y4_N55
<P> --register power-up is low

<P><A NAME="ND1_jdo[4]">ND1_jdo[4]</A> = DFFEAS(<A HREF="#ND1L15">ND1L15</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --ND1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe at FF_X3_Y1_N35
<P> --register power-up is low

<P><A NAME="ND1_update_jdo_strobe">ND1_update_jdo_strobe</A> = DFFEAS(<A HREF="#ND1L74">ND1L74</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PD1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36] at FF_X1_Y4_N7
<P> --register power-up is low

<P><A NAME="PD1_sr[36]">PD1_sr[36]</A> = DFFEAS(<A HREF="#PD1L63">PD1L63</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L55">PD1L55</A>,  ,  ,  ,  );


<P> --PD1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37] at FF_X1_Y4_N26
<P> --register power-up is low

<P><A NAME="PD1_sr[37]">PD1_sr[37]</A> = DFFEAS(<A HREF="#PD1L64">PD1L64</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L55">PD1L55</A>,  ,  ,  ,  );


<P> --ND1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir at FF_X7_Y5_N25
<P> --register power-up is low

<P><A NAME="ND1_jxuir">ND1_jxuir</A> = DFFEAS(<A HREF="#ND1L64">ND1L64</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr at FF_X7_Y6_N7
<P> --register power-up is low

<P><A NAME="LD1_jtag_ram_wr">LD1_jtag_ram_wr</A> = DFFEAS(<A HREF="#LD1L143">LD1L143</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , !<A HREF="#ND1L69">ND1L69</A>,  ,  ,  ,  );


<P> --LD1L192 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 at LABCELL_X4_Y5_N21
<P><A NAME="LD1L192">LD1L192</A> = ( <A HREF="#VC1_write">VC1_write</A> & ( <A HREF="#LD1_jtag_ram_wr">LD1_jtag_ram_wr</A> & ( ((<A HREF="#VC1_debugaccess">VC1_debugaccess</A> & !<A HREF="#VC1_address[8]">VC1_address[8]</A>)) # (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) ) ) # ( !<A HREF="#VC1_write">VC1_write</A> & ( <A HREF="#LD1_jtag_ram_wr">LD1_jtag_ram_wr</A> & ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> ) ) ) # ( <A HREF="#VC1_write">VC1_write</A> & ( !<A HREF="#LD1_jtag_ram_wr">LD1_jtag_ram_wr</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & (<A HREF="#VC1_debugaccess">VC1_debugaccess</A> & !<A HREF="#VC1_address[8]">VC1_address[8]</A>)) ) ) );


<P> --DE1_r_early_rst is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_early_rst at FF_X8_Y2_N4
<P> --register power-up is low

<P><A NAME="DE1_r_early_rst">DE1_r_early_rst</A> = DFFEAS(<A HREF="#DE1L13">DE1L13</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req at MLABCELL_X6_Y5_N51
<P><A NAME="LD1_ociram_reset_req">LD1_ociram_reset_req</A> = ( <A HREF="#DE1_r_early_rst">DE1_r_early_rst</A> & ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> ) ) # ( !<A HREF="#DE1_r_early_rst">DE1_r_early_rst</A> );


<P> --LD1L160 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 at MLABCELL_X3_Y6_N33
<P><A NAME="LD1L160">LD1L160</A> = ( <A HREF="#LD1_MonDReg[0]">LD1_MonDReg[0]</A> & ( <A HREF="#VC1L98Q">VC1L98Q</A> ) ) # ( !<A HREF="#LD1_MonDReg[0]">LD1_MonDReg[0]</A> & ( <A HREF="#VC1L98Q">VC1L98Q</A> & ( !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> ) ) ) # ( <A HREF="#LD1_MonDReg[0]">LD1_MonDReg[0]</A> & ( !<A HREF="#VC1L98Q">VC1L98Q</A> & ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> ) ) );


<P> --LD1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 at MLABCELL_X6_Y6_N27
<P><A NAME="LD1L147">LD1L147</A> = ( <A HREF="#LD1_MonAReg[2]">LD1_MonAReg[2]</A> & ( (<A HREF="#VC1_address[0]">VC1_address[0]</A>) # (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) ) # ( !<A HREF="#LD1_MonAReg[2]">LD1_MonAReg[2]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & <A HREF="#VC1_address[0]">VC1_address[0]</A>) ) );


<P> --LD1L148 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 at LABCELL_X9_Y6_N36
<P><A NAME="LD1L148">LD1L148</A> = ( <A HREF="#LD1_MonAReg[3]">LD1_MonAReg[3]</A> & ( (<A HREF="#VC1_address[1]">VC1_address[1]</A>) # (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) ) # ( !<A HREF="#LD1_MonAReg[3]">LD1_MonAReg[3]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & <A HREF="#VC1_address[1]">VC1_address[1]</A>) ) );


<P> --LD1L149 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 at LABCELL_X7_Y6_N9
<P><A NAME="LD1L149">LD1L149</A> = ( <A HREF="#VC1_address[2]">VC1_address[2]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1_MonAReg[4]">LD1_MonAReg[4]</A>) ) ) # ( !<A HREF="#VC1_address[2]">VC1_address[2]</A> & ( (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & <A HREF="#LD1_MonAReg[4]">LD1_MonAReg[4]</A>) ) );


<P> --LD1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 at MLABCELL_X6_Y6_N18
<P><A NAME="LD1L150">LD1L150</A> = ( <A HREF="#LD1_MonAReg[5]">LD1_MonAReg[5]</A> & ( (<A HREF="#VC1_address[3]">VC1_address[3]</A>) # (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) ) # ( !<A HREF="#LD1_MonAReg[5]">LD1_MonAReg[5]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & <A HREF="#VC1_address[3]">VC1_address[3]</A>) ) );


<P> --LD1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 at MLABCELL_X6_Y6_N21
<P><A NAME="LD1L151">LD1L151</A> = ( <A HREF="#VC1_address[4]">VC1_address[4]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1_MonAReg[6]">LD1_MonAReg[6]</A>) ) ) # ( !<A HREF="#VC1_address[4]">VC1_address[4]</A> & ( (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & <A HREF="#LD1_MonAReg[6]">LD1_MonAReg[6]</A>) ) );


<P> --LD1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 at MLABCELL_X6_Y6_N3
<P><A NAME="LD1L152">LD1L152</A> = (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & (<A HREF="#VC1_address[5]">VC1_address[5]</A>)) # (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ((<A HREF="#LD1_MonAReg[7]">LD1_MonAReg[7]</A>)));


<P> --LD1L153 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 at MLABCELL_X6_Y6_N12
<P><A NAME="LD1L153">LD1L153</A> = ( <A HREF="#LD1_MonAReg[8]">LD1_MonAReg[8]</A> & ( (<A HREF="#VC1_address[6]">VC1_address[6]</A>) # (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) ) # ( !<A HREF="#LD1_MonAReg[8]">LD1_MonAReg[8]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & <A HREF="#VC1_address[6]">VC1_address[6]</A>) ) );


<P> --LD1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 at MLABCELL_X6_Y6_N15
<P><A NAME="LD1L154">LD1L154</A> = (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & (<A HREF="#VC1_address[7]">VC1_address[7]</A>)) # (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ((<A HREF="#LD1_MonAReg[9]">LD1_MonAReg[9]</A>)));


<P> --VC1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0] at FF_X11_Y8_N37
<P> --register power-up is low

<P><A NAME="VC1_byteenable[0]">VC1_byteenable[0]</A> = DFFEAS(<A HREF="#VB1_src_data[32]">VB1_src_data[32]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 at LABCELL_X7_Y8_N12
<P><A NAME="LD1L155">LD1L155</A> = ( <A HREF="#VC1_byteenable[0]">VC1_byteenable[0]</A> ) # ( !<A HREF="#VC1_byteenable[0]">VC1_byteenable[0]</A> & ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> ) );


<P> --LD1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd at FF_X3_Y5_N35
<P> --register power-up is low

<P><A NAME="LD1_jtag_ram_rd">LD1_jtag_ram_rd</A> = DFFEAS(<A HREF="#LD1L141">LD1L141</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>,  ,  ,  ,  );


<P> --PD1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35] at FF_X1_Y3_N50
<P> --register power-up is low

<P><A NAME="PD1_sr[35]">PD1_sr[35]</A> = DFFEAS(<A HREF="#PD1L65">PD1L65</A>, <A HREF="#A1L5">A1L5</A>,  ,  ,  ,  ,  ,  ,  );


<P> --LD1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd at FF_X3_Y5_N31
<P> --register power-up is low

<P><A NAME="LD1_jtag_rd">LD1_jtag_rd</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>, <A HREF="#ND1L69">ND1L69</A>,  ,  , VCC);


<P> --SC1L1044 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0 at LABCELL_X18_Y6_N48
<P><A NAME="SC1L1044">SC1L1044</A> = ( <A HREF="#SC1L579">SC1L579</A> & ( ((!<A HREF="#SC1L608">SC1L608</A> & <A HREF="#SC1_hbreak_enabled">SC1_hbreak_enabled</A>)) # (<A HREF="#SC1_R_ctrl_break">SC1_R_ctrl_break</A>) ) ) # ( !<A HREF="#SC1L579">SC1L579</A> & ( (<A HREF="#SC1_hbreak_enabled">SC1_hbreak_enabled</A>) # (<A HREF="#SC1_R_ctrl_break">SC1_R_ctrl_break</A>) ) );


<P> --SC1L873 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0 at LABCELL_X13_Y6_N24
<P><A NAME="SC1L873">SC1L873</A> = ( !<A HREF="#SC1_av_ld_align_cycle[1]">SC1_av_ld_align_cycle[1]</A> & ( <A HREF="#SC1_av_ld_align_cycle[0]">SC1_av_ld_align_cycle[0]</A> & ( (!<A HREF="#SC1_d_read">SC1_d_read</A>) # (<A HREF="#GC1_WideOr1">GC1_WideOr1</A>) ) ) ) # ( <A HREF="#SC1_av_ld_align_cycle[1]">SC1_av_ld_align_cycle[1]</A> & ( !<A HREF="#SC1_av_ld_align_cycle[0]">SC1_av_ld_align_cycle[0]</A> & ( (!<A HREF="#SC1_d_read">SC1_d_read</A>) # (<A HREF="#GC1_WideOr1">GC1_WideOr1</A>) ) ) );


<P> --SC1L872 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1 at LABCELL_X13_Y6_N6
<P><A NAME="SC1L872">SC1L872</A> = ( <A HREF="#GC1_WideOr1">GC1_WideOr1</A> & ( !<A HREF="#SC1_av_ld_align_cycle[0]">SC1_av_ld_align_cycle[0]</A> ) ) # ( !<A HREF="#GC1_WideOr1">GC1_WideOr1</A> & ( (!<A HREF="#SC1_d_read">SC1_d_read</A> & !<A HREF="#SC1_av_ld_align_cycle[0]">SC1_av_ld_align_cycle[0]</A>) ) );


<P> --SC1L193 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0 at LABCELL_X17_Y6_N3
<P><A NAME="SC1L193">SC1L193</A> = !<A HREF="#SC1L575">SC1L575</A> $ (!<A HREF="#SC1_E_shift_rot_cnt[4]">SC1_E_shift_rot_cnt[4]</A>);


<P> --SC1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1 at LABCELL_X17_Y6_N21
<P><A NAME="SC1L194">SC1L194</A> = ( <A HREF="#SC1_E_shift_rot_cnt[2]">SC1_E_shift_rot_cnt[2]</A> & ( <A HREF="#SC1_E_shift_rot_cnt[3]">SC1_E_shift_rot_cnt[3]</A> ) ) # ( !<A HREF="#SC1_E_shift_rot_cnt[2]">SC1_E_shift_rot_cnt[2]</A> & ( !<A HREF="#SC1_E_shift_rot_cnt[3]">SC1_E_shift_rot_cnt[3]</A> $ (((<A HREF="#SC1_E_shift_rot_cnt[1]">SC1_E_shift_rot_cnt[1]</A>) # (<A HREF="#SC1_E_shift_rot_cnt[0]">SC1_E_shift_rot_cnt[0]</A>))) ) );


<P> --SC1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2 at LABCELL_X17_Y6_N51
<P><A NAME="SC1L195">SC1L195</A> = ( <A HREF="#SC1_E_shift_rot_cnt[2]">SC1_E_shift_rot_cnt[2]</A> & ( <A HREF="#SC1_E_shift_rot_cnt[1]">SC1_E_shift_rot_cnt[1]</A> ) ) # ( <A HREF="#SC1_E_shift_rot_cnt[2]">SC1_E_shift_rot_cnt[2]</A> & ( !<A HREF="#SC1_E_shift_rot_cnt[1]">SC1_E_shift_rot_cnt[1]</A> & ( <A HREF="#SC1_E_shift_rot_cnt[0]">SC1_E_shift_rot_cnt[0]</A> ) ) ) # ( !<A HREF="#SC1_E_shift_rot_cnt[2]">SC1_E_shift_rot_cnt[2]</A> & ( !<A HREF="#SC1_E_shift_rot_cnt[1]">SC1_E_shift_rot_cnt[1]</A> & ( !<A HREF="#SC1_E_shift_rot_cnt[0]">SC1_E_shift_rot_cnt[0]</A> ) ) );


<P> --SC1L196 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3 at LABCELL_X17_Y6_N42
<P><A NAME="SC1L196">SC1L196</A> = !<A HREF="#SC1_E_shift_rot_cnt[0]">SC1_E_shift_rot_cnt[0]</A> $ (<A HREF="#SC1_E_shift_rot_cnt[1]">SC1_E_shift_rot_cnt[1]</A>);


<P> --Y1L2 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~0 at LABCELL_X11_Y7_N0
<P><A NAME="Y1L2">Y1L2</A> = ( !<A HREF="#AC1L12Q">AC1L12Q</A> & ( (!<A HREF="#XB7_mem_used[1]">XB7_mem_used[1]</A> & (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_write">SC1_d_write</A>)) ) );


<P> --Y1L3 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~1 at LABCELL_X10_Y8_N45
<P><A NAME="Y1L3">Y1L3</A> = ( <A HREF="#Y1L2">Y1L2</A> & ( (!<A HREF="#VB2L57">VB2L57</A> & ((!<A HREF="#TB1L2">TB1L2</A>) # (!<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>))) ) ) # ( !<A HREF="#Y1L2">Y1L2</A> );


<P> --VB2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~0 at MLABCELL_X21_Y9_N27
<P><A NAME="VB2L25">VB2L25</A> = ( <A HREF="#SC1_d_writedata[0]">SC1_d_writedata[0]</A> & ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> ) );


<P> --VB2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[38] at MLABCELL_X8_Y9_N9
<P><A NAME="VB2_src_data[38]">VB2_src_data[38]</A> = ( <A HREF="#SC1_F_pc[0]">SC1_F_pc[0]</A> & ( <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> ) ) # ( !<A HREF="#SC1_F_pc[0]">SC1_F_pc[0]</A> & ( <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>) ) ) ) # ( <A HREF="#SC1_F_pc[0]">SC1_F_pc[0]</A> & ( !<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>) ) ) ) # ( !<A HREF="#SC1_F_pc[0]">SC1_F_pc[0]</A> & ( !<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>) ) ) );


<P> --VB2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[39] at LABCELL_X11_Y8_N18
<P><A NAME="VB2_src_data[39]">VB2_src_data[39]</A> = ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( <A HREF="#SC1_F_pc[1]">SC1_F_pc[1]</A> & ( (<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>) # (<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>) ) ) ) # ( !<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( <A HREF="#SC1_F_pc[1]">SC1_F_pc[1]</A> & ( <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> ) ) ) # ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( !<A HREF="#SC1_F_pc[1]">SC1_F_pc[1]</A> & ( <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> ) ) );


<P> --VB2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[40] at MLABCELL_X8_Y9_N18
<P><A NAME="VB2_src_data[40]">VB2_src_data[40]</A> = ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( ((<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & <A HREF="#SC1_F_pc[2]">SC1_F_pc[2]</A>)) # (<A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>) ) ) # ( !<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( (<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & <A HREF="#SC1_F_pc[2]">SC1_F_pc[2]</A>) ) );


<P> --VB2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[41] at MLABCELL_X8_Y9_N39
<P><A NAME="VB2_src_data[41]">VB2_src_data[41]</A> = ( <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( ((<A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>)) # (<A HREF="#SC1_F_pc[3]">SC1_F_pc[3]</A>) ) ) # ( !<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (<A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>) ) );


<P> --VB2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[42] at MLABCELL_X8_Y9_N45
<P><A NAME="VB2_src_data[42]">VB2_src_data[42]</A> = ( <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( ((<A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>)) # (<A HREF="#SC1_F_pc[4]">SC1_F_pc[4]</A>) ) ) # ( !<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (<A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>) ) );


<P> --VB2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[43] at MLABCELL_X8_Y9_N15
<P><A NAME="VB2_src_data[43]">VB2_src_data[43]</A> = ( <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( ((<A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>)) # (<A HREF="#SC1_F_pc[5]">SC1_F_pc[5]</A>) ) ) # ( !<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (<A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>) ) );


<P> --VB2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[44] at MLABCELL_X8_Y9_N33
<P><A NAME="VB2_src_data[44]">VB2_src_data[44]</A> = ( <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( ((<A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>)) # (<A HREF="#SC1_F_pc[6]">SC1_F_pc[6]</A>) ) ) # ( !<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (<A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>) ) );


<P> --VB2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[45] at LABCELL_X11_Y8_N12
<P><A NAME="VB2_src_data[45]">VB2_src_data[45]</A> = ( <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A> & ( ((<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & <A HREF="#SC1_F_pc[7]">SC1_F_pc[7]</A>)) # (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>) ) ) # ( !<A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A> & ( (<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & <A HREF="#SC1_F_pc[7]">SC1_F_pc[7]</A>) ) );


<P> --VB2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[46] at MLABCELL_X8_Y9_N3
<P><A NAME="VB2_src_data[46]">VB2_src_data[46]</A> = ( <A HREF="#SC1_F_pc[8]">SC1_F_pc[8]</A> & ( ((<A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>)) # (<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>) ) ) # ( !<A HREF="#SC1_F_pc[8]">SC1_F_pc[8]</A> & ( (<A HREF="#SC1_W_alu_result[10]">SC1_W_alu_result[10]</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>) ) );


<P> --VB2_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[47] at LABCELL_X16_Y8_N51
<P><A NAME="VB2_src_data[47]">VB2_src_data[47]</A> = ( <A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A> & ( ((<A HREF="#SC1_F_pc[9]">SC1_F_pc[9]</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>)) # (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>) ) ) # ( !<A HREF="#SC1_W_alu_result[11]">SC1_W_alu_result[11]</A> & ( (<A HREF="#SC1_F_pc[9]">SC1_F_pc[9]</A> & <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>) ) );


<P> --VB2_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[48] at LABCELL_X10_Y8_N33
<P><A NAME="VB2_src_data[48]">VB2_src_data[48]</A> = ( <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( ((<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>)) # (<A HREF="#SC1_F_pc[10]">SC1_F_pc[10]</A>) ) ) # ( !<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_W_alu_result[12]">SC1_W_alu_result[12]</A>) ) );


<P> --VB2_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[49] at LABCELL_X10_Y8_N30
<P><A NAME="VB2_src_data[49]">VB2_src_data[49]</A> = ( <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( ((<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>)) # (<A HREF="#SC1_F_pc[11]">SC1_F_pc[11]</A>) ) ) # ( !<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_W_alu_result[13]">SC1_W_alu_result[13]</A>) ) );


<P> --SC1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0] at FF_X11_Y8_N58
<P> --register power-up is low

<P><A NAME="SC1_d_byteenable[0]">SC1_d_byteenable[0]</A> = DFFEAS(<A HREF="#SC1L385">SC1L385</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[32] at LABCELL_X11_Y8_N39
<P><A NAME="VB2_src_data[32]">VB2_src_data[32]</A> = ( <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> ) # ( !<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (<A HREF="#SC1_d_byteenable[0]">SC1_d_byteenable[0]</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>) ) );


<P> --V1_readdata[0] is nios_system:u0|nios_system_leds:leds|readdata[0] at MLABCELL_X8_Y4_N15
<P><A NAME="V1_readdata[0]">V1_readdata[0]</A> = ( <A HREF="#V1_data_out[0]">V1_data_out[0]</A> & ( (!<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & !<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>) ) );


<P> --T1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF at FF_X11_Y3_N52
<P> --register power-up is low

<P><A NAME="T1_ien_AF">T1_ien_AF</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#T1L79">T1L79</A>, <A HREF="#SC1_d_writedata[0]">SC1_d_writedata[0]</A>,  ,  , VCC);


<P> --T1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0 at FF_X11_Y3_N23
<P> --register power-up is low

<P><A NAME="T1_read_0">T1_read_0</A> = DFFEAS(<A HREF="#T1L75">T1L75</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --U1_readdata[0] is nios_system:u0|nios_system_key1:key1|readdata[0] at FF_X8_Y5_N53
<P> --register power-up is low

<P><A NAME="U1_readdata[0]">U1_readdata[0]</A> = DFFEAS(<A HREF="#U1_read_mux_out">U1_read_mux_out</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L692 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0 at LABCELL_X13_Y6_N54
<P><A NAME="SC1L692">SC1L692</A> = ( <A HREF="#SC1L871Q">SC1L871Q</A> & ( (<A HREF="#SC1_W_alu_result[1]">SC1_W_alu_result[1]</A> & (<A HREF="#SC1_W_alu_result[0]">SC1_W_alu_result[0]</A> & !<A HREF="#SC1_av_ld_align_cycle[0]">SC1_av_ld_align_cycle[0]</A>)) ) ) # ( !<A HREF="#SC1L871Q">SC1L871Q</A> & ( ((<A HREF="#SC1_W_alu_result[0]">SC1_W_alu_result[0]</A> & !<A HREF="#SC1_av_ld_align_cycle[0]">SC1_av_ld_align_cycle[0]</A>)) # (<A HREF="#SC1_W_alu_result[1]">SC1_W_alu_result[1]</A>) ) );


<P> --YB1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] at FF_X8_Y5_N38
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[8]">YB1_av_readdata_pre[8]</A> = DFFEAS(<A HREF="#T1L65">T1L65</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed at FF_X13_Y7_N14
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_ld_signed">SC1_R_ctrl_ld_signed</A> = DFFEAS(<A HREF="#SC1L224">SC1L224</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L867 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0 at LABCELL_X13_Y7_N6
<P><A NAME="SC1L867">SC1L867</A> = ( <A HREF="#SC1_R_ctrl_ld_signed">SC1_R_ctrl_ld_signed</A> & ( (!<A HREF="#SC1L270Q">SC1L270Q</A> & ((!<A HREF="#SC1L231">SC1L231</A> & (<A HREF="#SC1_av_ld_byte0_data[7]">SC1_av_ld_byte0_data[7]</A>)) # (<A HREF="#SC1L231">SC1L231</A> & ((<A HREF="#SC1_av_ld_byte1_data[7]">SC1_av_ld_byte1_data[7]</A>))))) # (<A HREF="#SC1L270Q">SC1L270Q</A> & (((<A HREF="#SC1_av_ld_byte0_data[7]">SC1_av_ld_byte0_data[7]</A>)))) ) );


<P> --SC1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0] at FF_X12_Y7_N50
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte2_data[0]">SC1_av_ld_byte2_data[0]</A> = DFFEAS(<A HREF="#SC1L938">SC1L938</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L897 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0 at LABCELL_X13_Y7_N33
<P><A NAME="SC1L897">SC1L897</A> = ( <A HREF="#SC1L270Q">SC1L270Q</A> ) # ( !<A HREF="#SC1L270Q">SC1L270Q</A> & ( (!<A HREF="#SC1L231">SC1L231</A>) # (<A HREF="#SC1L886">SC1L886</A>) ) );


<P> --SC1L747 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~0 at LABCELL_X18_Y7_N0
<P><A NAME="SC1L747">SC1L747</A> = ( <A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A> & ( <A HREF="#YC2_q_b[16]">YC2_q_b[16]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A>) # (<A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A>) ) ) ) # ( !<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A> & ( <A HREF="#YC2_q_b[16]">YC2_q_b[16]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>)) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ((<A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A>))) ) ) ) # ( <A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A> & ( !<A HREF="#YC2_q_b[16]">YC2_q_b[16]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>)) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ((<A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A>))) ) ) ) # ( !<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A> & ( !<A HREF="#YC2_q_b[16]">YC2_q_b[16]</A> & ( (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & <A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A>) ) ) );


<P> --SC1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16 at FF_X17_Y6_N28
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_unsigned_lo_imm16">SC1_R_ctrl_unsigned_lo_imm16</A> = DFFEAS(<A HREF="#SC1L249">SC1L249</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L763 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1 at LABCELL_X18_Y7_N9
<P><A NAME="SC1L763">SC1L763</A> = ( <A HREF="#SC1_R_ctrl_unsigned_lo_imm16">SC1_R_ctrl_unsigned_lo_imm16</A> & ( <A HREF="#SC1_R_ctrl_force_src2_zero">SC1_R_ctrl_force_src2_zero</A> ) ) # ( !<A HREF="#SC1_R_ctrl_unsigned_lo_imm16">SC1_R_ctrl_unsigned_lo_imm16</A> & ( <A HREF="#SC1_R_ctrl_force_src2_zero">SC1_R_ctrl_force_src2_zero</A> ) ) # ( <A HREF="#SC1_R_ctrl_unsigned_lo_imm16">SC1_R_ctrl_unsigned_lo_imm16</A> & ( !<A HREF="#SC1_R_ctrl_force_src2_zero">SC1_R_ctrl_force_src2_zero</A> ) );


<P> --SC1L478 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0]~0 at LABCELL_X18_Y8_N33
<P><A NAME="SC1L478">SC1L478</A> = ( <A HREF="#SC1L746">SC1L746</A> ) # ( !<A HREF="#SC1L746">SC1L746</A> & ( <A HREF="#SC1L745">SC1L745</A> ) );


<P> --SC1L765 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4 at LABCELL_X18_Y9_N0
<P><A NAME="SC1L765">SC1L765</A> = ( <A HREF="#SC1_D_iw[7]">SC1_D_iw[7]</A> & ( !<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ( (!<A HREF="#SC1_R_ctrl_force_src2_zero">SC1_R_ctrl_force_src2_zero</A> & ((!<A HREF="#SC1L769">SC1L769</A>) # (<A HREF="#YC2_q_b[1]">YC2_q_b[1]</A>))) ) ) ) # ( !<A HREF="#SC1_D_iw[7]">SC1_D_iw[7]</A> & ( !<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ( (<A HREF="#YC2_q_b[1]">YC2_q_b[1]</A> & (<A HREF="#SC1L769">SC1L769</A> & !<A HREF="#SC1_R_ctrl_force_src2_zero">SC1_R_ctrl_force_src2_zero</A>)) ) ) );


<P> --SC1L754 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~2 at LABCELL_X18_Y7_N21
<P><A NAME="SC1L754">SC1L754</A> = ( <A HREF="#YC2_q_b[23]">YC2_q_b[23]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>)) # (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>)))) ) ) # ( !<A HREF="#YC2_q_b[23]">YC2_q_b[23]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A> & (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>)))) ) );


<P> --SC1L752 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~3 at LABCELL_X18_Y7_N36
<P><A NAME="SC1L752">SC1L752</A> = ( <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( ((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & (<A HREF="#YC2_q_b[21]">YC2_q_b[21]</A>)) # (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ((<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A>) ) ) # ( !<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & (<A HREF="#YC2_q_b[21]">YC2_q_b[21]</A>)) # (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ((<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>))))) ) );


<P> --SC1L751 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~4 at LABCELL_X18_Y7_N39
<P><A NAME="SC1L751">SC1L751</A> = ( <A HREF="#SC1_D_iw[10]">SC1_D_iw[10]</A> & ( ((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & (<A HREF="#YC2_q_b[20]">YC2_q_b[20]</A>)) # (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ((<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A>) ) ) # ( !<A HREF="#SC1_D_iw[10]">SC1_D_iw[10]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & (<A HREF="#YC2_q_b[20]">YC2_q_b[20]</A>)) # (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ((<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>))))) ) );


<P> --SC1L750 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~5 at LABCELL_X18_Y7_N42
<P><A NAME="SC1L750">SC1L750</A> = ( <A HREF="#SC1_D_iw[9]">SC1_D_iw[9]</A> & ( ((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ((<A HREF="#YC2_q_b[19]">YC2_q_b[19]</A>))) # (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A>) ) ) # ( !<A HREF="#SC1_D_iw[9]">SC1_D_iw[9]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ((<A HREF="#YC2_q_b[19]">YC2_q_b[19]</A>))) # (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) ) );


<P> --SC1L749 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~6 at LABCELL_X18_Y7_N12
<P><A NAME="SC1L749">SC1L749</A> = ( <A HREF="#SC1_D_iw[8]">SC1_D_iw[8]</A> & ( ((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ((<A HREF="#YC2_q_b[18]">YC2_q_b[18]</A>))) # (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A>) ) ) # ( !<A HREF="#SC1_D_iw[8]">SC1_D_iw[8]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ((<A HREF="#YC2_q_b[18]">YC2_q_b[18]</A>))) # (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) ) );


<P> --SC1L748 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~7 at LABCELL_X18_Y7_N15
<P><A NAME="SC1L748">SC1L748</A> = ( <A HREF="#YC2_q_b[17]">YC2_q_b[17]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>)) # (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_D_iw[7]">SC1_D_iw[7]</A>)))) ) ) # ( !<A HREF="#YC2_q_b[17]">YC2_q_b[17]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A> & (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_D_iw[7]">SC1_D_iw[7]</A>)))) ) );


<P> --SC1L757 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~8 at LABCELL_X18_Y7_N45
<P><A NAME="SC1L757">SC1L757</A> = ( <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( ((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ((<A HREF="#YC2_q_b[26]">YC2_q_b[26]</A>))) # (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A>) ) ) # ( !<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ((<A HREF="#YC2_q_b[26]">YC2_q_b[26]</A>))) # (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) ) );


<P> --SC1L756 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~9 at LABCELL_X18_Y7_N54
<P><A NAME="SC1L756">SC1L756</A> = ( <A HREF="#YC2_q_b[25]">YC2_q_b[25]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>)) # (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>)))) ) ) # ( !<A HREF="#YC2_q_b[25]">YC2_q_b[25]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A> & (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>)))) ) );


<P> --SC1L759 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~10 at LABCELL_X18_Y7_N57
<P><A NAME="SC1L759">SC1L759</A> = ( <A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ( <A HREF="#SC1_D_iw[18]">SC1_D_iw[18]</A> ) ) # ( !<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ( (!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ((<A HREF="#YC2_q_b[28]">YC2_q_b[28]</A>))) # (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)) ) );


<P> --SC1L758 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~11 at LABCELL_X18_Y7_N24
<P><A NAME="SC1L758">SC1L758</A> = ( <A HREF="#YC2_q_b[27]">YC2_q_b[27]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>)) # (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_D_iw[17]">SC1_D_iw[17]</A>)))) ) ) # ( !<A HREF="#YC2_q_b[27]">YC2_q_b[27]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A> & (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A>))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (((<A HREF="#SC1_D_iw[17]">SC1_D_iw[17]</A>)))) ) );


<P> --SC1L761 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~12 at LABCELL_X18_Y7_N27
<P><A NAME="SC1L761">SC1L761</A> = ( <A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ((<A HREF="#SC1_D_iw[20]">SC1_D_iw[20]</A>))) ) ) # ( !<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ((<A HREF="#YC2_q_b[30]">YC2_q_b[30]</A>))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & (<A HREF="#SC1_D_iw[20]">SC1_D_iw[20]</A>)) ) );


<P> --SC1L760 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~13 at LABCELL_X18_Y7_N30
<P><A NAME="SC1L760">SC1L760</A> = ( <A HREF="#SC1_D_iw[19]">SC1_D_iw[19]</A> & ( ((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ((<A HREF="#YC2_q_b[29]">YC2_q_b[29]</A>))) # (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A>) ) ) # ( !<A HREF="#SC1_D_iw[19]">SC1_D_iw[19]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ((<A HREF="#YC2_q_b[29]">YC2_q_b[29]</A>))) # (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) ) );


<P> --SC1L755 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~14 at LABCELL_X18_Y7_N33
<P><A NAME="SC1L755">SC1L755</A> = ( <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & ( ((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ((<A HREF="#YC2_q_b[24]">YC2_q_b[24]</A>))) # (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A>) ) ) # ( !<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ((<A HREF="#YC2_q_b[24]">YC2_q_b[24]</A>))) # (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) ) );


<P> --SC1L764 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5 at LABCELL_X18_Y9_N54
<P><A NAME="SC1L764">SC1L764</A> = ( !<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ( (!<A HREF="#SC1_R_ctrl_force_src2_zero">SC1_R_ctrl_force_src2_zero</A> & ((!<A HREF="#SC1L769">SC1L769</A> & (<A HREF="#SC1_D_iw[6]">SC1_D_iw[6]</A>)) # (<A HREF="#SC1L769">SC1L769</A> & ((<A HREF="#YC2_q_b[0]">YC2_q_b[0]</A>))))) ) );


<P> --SC1L753 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~15 at LABCELL_X18_Y7_N18
<P><A NAME="SC1L753">SC1L753</A> = ( <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( ((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ((<A HREF="#YC2_q_b[22]">YC2_q_b[22]</A>))) # (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>))) # (<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A>) ) ) # ( !<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( (!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A> & ((!<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ((<A HREF="#YC2_q_b[22]">YC2_q_b[22]</A>))) # (<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>)))) ) );


<P> --SC1L762 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~16 at LABCELL_X18_Y7_N51
<P><A NAME="SC1L762">SC1L762</A> = ( <A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ( <A HREF="#YC2_q_b[31]">YC2_q_b[31]</A> & ( (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A> & !<A HREF="#SC1L763">SC1L763</A>) ) ) ) # ( !<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ( <A HREF="#YC2_q_b[31]">YC2_q_b[31]</A> & ( (!<A HREF="#SC1L763">SC1L763</A> & ((!<A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A>) # (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A>))) ) ) ) # ( <A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ( !<A HREF="#YC2_q_b[31]">YC2_q_b[31]</A> & ( (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A> & !<A HREF="#SC1L763">SC1L763</A>) ) ) ) # ( !<A HREF="#SC1_R_src2_use_imm">SC1_R_src2_use_imm</A> & ( !<A HREF="#YC2_q_b[31]">YC2_q_b[31]</A> & ( (<A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A> & (!<A HREF="#SC1L763">SC1L763</A> & <A HREF="#SC1_R_ctrl_hi_imm16">SC1_R_ctrl_hi_imm16</A>)) ) ) );


<P> --SC1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst at FF_X18_Y8_N40
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_wrctl_inst">SC1_R_ctrl_wrctl_inst</A> = DFFEAS(<A HREF="#SC1_D_op_wrctl">SC1_D_op_wrctl</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L862 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0 at LABCELL_X18_Y9_N15
<P><A NAME="SC1L862">SC1L862</A> = ( <A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A> & ( ((<A HREF="#SC1L623">SC1L623</A> & <A HREF="#SC1_R_ctrl_wrctl_inst">SC1_R_ctrl_wrctl_inst</A>)) # (<A HREF="#SC1_W_status_reg_pie">SC1_W_status_reg_pie</A>) ) ) # ( !<A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A> & ( (<A HREF="#SC1_W_status_reg_pie">SC1_W_status_reg_pie</A> & ((!<A HREF="#SC1L623">SC1L623</A>) # (!<A HREF="#SC1_R_ctrl_wrctl_inst">SC1_R_ctrl_wrctl_inst</A>))) ) );


<P> --SC1L863 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1 at LABCELL_X18_Y6_N18
<P><A NAME="SC1L863">SC1L863</A> = ( <A HREF="#SC1L608">SC1L608</A> & ( <A HREF="#SC1L607">SC1L607</A> & ( (!<A HREF="#SC1L579">SC1L579</A> & ((<A HREF="#SC1L862">SC1L862</A>))) # (<A HREF="#SC1L579">SC1L579</A> & (<A HREF="#SC1_W_estatus_reg">SC1_W_estatus_reg</A>)) ) ) ) # ( !<A HREF="#SC1L608">SC1L608</A> & ( <A HREF="#SC1L607">SC1L607</A> & ( (!<A HREF="#SC1L579">SC1L579</A> & ((<A HREF="#SC1L862">SC1L862</A>))) # (<A HREF="#SC1L579">SC1L579</A> & (<A HREF="#SC1_W_estatus_reg">SC1_W_estatus_reg</A>)) ) ) ) # ( <A HREF="#SC1L608">SC1L608</A> & ( !<A HREF="#SC1L607">SC1L607</A> & ( (!<A HREF="#SC1L579">SC1L579</A> & ((<A HREF="#SC1L862">SC1L862</A>))) # (<A HREF="#SC1L579">SC1L579</A> & (<A HREF="#SC1_W_bstatus_reg">SC1_W_bstatus_reg</A>)) ) ) ) # ( !<A HREF="#SC1L608">SC1L608</A> & ( !<A HREF="#SC1L607">SC1L607</A> & ( <A HREF="#SC1L862">SC1L862</A> ) ) );


<P> --SC1L864 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~2 at LABCELL_X18_Y6_N3
<P><A NAME="SC1L864">SC1L864</A> = ( !<A HREF="#SC1_R_ctrl_break">SC1_R_ctrl_break</A> & ( (<A HREF="#SC1L863">SC1L863</A> & !<A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>) ) );


<P> --SC1L817 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0 at LABCELL_X18_Y6_N24
<P><A NAME="SC1L817">SC1L817</A> = ( <A HREF="#SC1_R_ctrl_wrctl_inst">SC1_R_ctrl_wrctl_inst</A> & ( (!<A HREF="#SC1L624">SC1L624</A> & ((<A HREF="#SC1_W_estatus_reg">SC1_W_estatus_reg</A>))) # (<A HREF="#SC1L624">SC1L624</A> & (<A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A>)) ) ) # ( !<A HREF="#SC1_R_ctrl_wrctl_inst">SC1_R_ctrl_wrctl_inst</A> & ( <A HREF="#SC1_W_estatus_reg">SC1_W_estatus_reg</A> ) );


<P> --SC1L812 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0 at LABCELL_X18_Y9_N48
<P><A NAME="SC1L812">SC1L812</A> = ( <A HREF="#SC1_W_bstatus_reg">SC1_W_bstatus_reg</A> & ( <A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A> & ( (!<A HREF="#SC1_R_ctrl_break">SC1_R_ctrl_break</A>) # (<A HREF="#SC1_W_status_reg_pie">SC1_W_status_reg_pie</A>) ) ) ) # ( !<A HREF="#SC1_W_bstatus_reg">SC1_W_bstatus_reg</A> & ( <A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A> & ( (!<A HREF="#SC1_R_ctrl_break">SC1_R_ctrl_break</A> & (((<A HREF="#SC1_R_ctrl_wrctl_inst">SC1_R_ctrl_wrctl_inst</A> & <A HREF="#SC1L625">SC1L625</A>)))) # (<A HREF="#SC1_R_ctrl_break">SC1_R_ctrl_break</A> & (<A HREF="#SC1_W_status_reg_pie">SC1_W_status_reg_pie</A>)) ) ) ) # ( <A HREF="#SC1_W_bstatus_reg">SC1_W_bstatus_reg</A> & ( !<A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A> & ( (!<A HREF="#SC1_R_ctrl_break">SC1_R_ctrl_break</A> & (((!<A HREF="#SC1_R_ctrl_wrctl_inst">SC1_R_ctrl_wrctl_inst</A>) # (!<A HREF="#SC1L625">SC1L625</A>)))) # (<A HREF="#SC1_R_ctrl_break">SC1_R_ctrl_break</A> & (<A HREF="#SC1_W_status_reg_pie">SC1_W_status_reg_pie</A>)) ) ) ) # ( !<A HREF="#SC1_W_bstatus_reg">SC1_W_bstatus_reg</A> & ( !<A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A> & ( (<A HREF="#SC1_W_status_reg_pie">SC1_W_status_reg_pie</A> & <A HREF="#SC1_R_ctrl_break">SC1_R_ctrl_break</A>) ) ) );


<P> --SC1L821 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]~0 at LABCELL_X18_Y9_N27
<P><A NAME="SC1L821">SC1L821</A> = ( <A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A> & ( ((<A HREF="#SC1L626">SC1L626</A> & (<A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A> & <A HREF="#SC1_R_ctrl_wrctl_inst">SC1_R_ctrl_wrctl_inst</A>))) # (<A HREF="#SC1_W_ienable_reg[0]">SC1_W_ienable_reg[0]</A>) ) ) # ( !<A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A> & ( (<A HREF="#SC1_W_ienable_reg[0]">SC1_W_ienable_reg[0]</A> & ((!<A HREF="#SC1L626">SC1L626</A>) # ((!<A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A>) # (!<A HREF="#SC1_R_ctrl_wrctl_inst">SC1_R_ctrl_wrctl_inst</A>)))) ) );


<P> --AD1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] at FF_X8_Y5_N56
<P> --register power-up is low

<P><A NAME="AD1_oci_ienable[0]">AD1_oci_ienable[0]</A> = DFFEAS(<A HREF="#AD1L5">AD1L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#AD1L12">AD1L12</A>,  ,  ,  ,  );


<P> --T1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE at FF_X9_Y3_N7
<P> --register power-up is low

<P><A NAME="T1_fifo_AE">T1_fifo_AE</A> = DFFEAS(<A HREF="#T1L58">T1L58</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --T1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE at FF_X11_Y3_N28
<P> --register power-up is low

<P><A NAME="T1_ien_AE">T1_ien_AE</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#T1L79">T1L79</A>, <A HREF="#SC1_d_writedata[1]">SC1_d_writedata[1]</A>,  ,  , VCC);


<P> --T1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9] at LABCELL_X11_Y4_N0
<P><A NAME="T1_av_readdata[9]">T1_av_readdata[9]</A> = ( <A HREF="#T1_fifo_AE">T1_fifo_AE</A> & ( <A HREF="#T1_ien_AE">T1_ien_AE</A> ) );


<P> --T1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq at FF_X10_Y3_N58
<P> --register power-up is low

<P><A NAME="T1_pause_irq">T1_pause_irq</A> = DFFEAS(<A HREF="#T1L83">T1L83</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --T1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF at FF_X11_Y3_N55
<P> --register power-up is low

<P><A NAME="T1_fifo_AF">T1_fifo_AF</A> = DFFEAS(<A HREF="#T1L60">T1L60</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --T1L65 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0 at MLABCELL_X8_Y5_N36
<P><A NAME="T1L65">T1L65</A> = ( <A HREF="#T1_ien_AF">T1_ien_AF</A> & ( (<A HREF="#T1_fifo_AF">T1_fifo_AF</A>) # (<A HREF="#T1_pause_irq">T1_pause_irq</A>) ) );


<P> --SC1L824 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]~0 at MLABCELL_X8_Y5_N42
<P><A NAME="SC1L824">SC1L824</A> = ( <A HREF="#SC1_W_ienable_reg[0]">SC1_W_ienable_reg[0]</A> & ( (!<A HREF="#AD1_oci_ienable[0]">AD1_oci_ienable[0]</A> & ((<A HREF="#T1_av_readdata[9]">T1_av_readdata[9]</A>) # (<A HREF="#T1L65">T1L65</A>))) ) );


<P> --SC1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical at FF_X23_Y6_N13
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_shift_logical">SC1_R_ctrl_shift_logical</A> = DFFEAS(<A HREF="#SC1L239">SC1L239</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right at FF_X23_Y7_N8
<P> --register power-up is low

<P><A NAME="SC1_R_ctrl_rot_right">SC1_R_ctrl_rot_right</A> = DFFEAS(<A HREF="#SC1_R_ctrl_rot_right_nxt">SC1_R_ctrl_rot_right_nxt</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L395 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0 at LABCELL_X23_Y7_N21
<P><A NAME="SC1L395">SC1L395</A> = ( <A HREF="#SC1_E_shift_rot_result[31]">SC1_E_shift_rot_result[31]</A> & ( (!<A HREF="#SC1_R_ctrl_shift_logical">SC1_R_ctrl_shift_logical</A> & ((!<A HREF="#SC1_R_ctrl_rot_right">SC1_R_ctrl_rot_right</A>) # (<A HREF="#SC1_E_shift_rot_result[0]">SC1_E_shift_rot_result[0]</A>))) ) ) # ( !<A HREF="#SC1_E_shift_rot_result[31]">SC1_E_shift_rot_result[31]</A> & ( (<A HREF="#SC1_E_shift_rot_result[0]">SC1_E_shift_rot_result[0]</A> & (<A HREF="#SC1_R_ctrl_rot_right">SC1_R_ctrl_rot_right</A> & !<A HREF="#SC1_R_ctrl_shift_logical">SC1_R_ctrl_shift_logical</A>)) ) );


<P> --SC1L444 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~16 at LABCELL_X23_Y7_N9
<P><A NAME="SC1L444">SC1L444</A> = ( <A HREF="#SC1_E_shift_rot_result[1]">SC1_E_shift_rot_result[1]</A> & ( (<A HREF="#SC1L395">SC1L395</A>) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#SC1_E_shift_rot_result[1]">SC1_E_shift_rot_result[1]</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & <A HREF="#SC1L395">SC1L395</A>) ) );


<P> --VB2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~1 at LABCELL_X11_Y10_N39
<P><A NAME="VB2L26">VB2L26</A> = ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( <A HREF="#SC1_d_writedata[22]">SC1_d_writedata[22]</A> ) );


<P> --SC1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2] at FF_X11_Y8_N2
<P> --register power-up is low

<P><A NAME="SC1_d_byteenable[2]">SC1_d_byteenable[2]</A> = DFFEAS(<A HREF="#SC1L383">SC1L383</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[34] at LABCELL_X11_Y8_N33
<P><A NAME="VB2_src_data[34]">VB2_src_data[34]</A> = ( <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> ) # ( !<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (<A HREF="#SC1_d_byteenable[2]">SC1_d_byteenable[2]</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>) ) );


<P> --SC1L1046 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0 at LABCELL_X10_Y7_N54
<P><A NAME="SC1L1046">SC1L1046</A> = (!<A HREF="#SC1_hbreak_pending">SC1_hbreak_pending</A> & ((<A HREF="#SC1L1047">SC1L1047</A>))) # (<A HREF="#SC1_hbreak_pending">SC1_hbreak_pending</A> & (!<A HREF="#SC1_hbreak_enabled">SC1_hbreak_enabled</A>));


<P> --ND1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] at FF_X3_Y5_N52
<P> --register power-up is low

<P><A NAME="ND1_jdo[21]">ND1_jdo[21]</A> = DFFEAS(<A HREF="#ND1L39">ND1L39</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --ND1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] at FF_X3_Y4_N56
<P> --register power-up is low

<P><A NAME="ND1_jdo[20]">ND1_jdo[20]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[20]">PD1_sr[20]</A>,  ,  , VCC);


<P> --DD1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset at FF_X6_Y5_N10
<P> --register power-up is low

<P><A NAME="DD1_break_on_reset">DD1_break_on_reset</A> = DFFEAS(<A HREF="#DD1L2">DD1L2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>,  ,  ,  ,  );


<P> --RD1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] at FF_X6_Y6_N59
<P> --register power-up is low

<P><A NAME="RD1_dreg[0]">RD1_dreg[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#RD1_din_s1">RD1_din_s1</A>,  ,  , VCC);


<P> --DD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 at MLABCELL_X6_Y5_N42
<P><A NAME="DD1L4">DD1L4</A> = ( <A HREF="#DD1_jtag_break">DD1_jtag_break</A> & ( <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A> & ( (!<A HREF="#ND1_jdo[20]">ND1_jdo[20]</A>) # (<A HREF="#ND1_jdo[21]">ND1_jdo[21]</A>) ) ) ) # ( !<A HREF="#DD1_jtag_break">DD1_jtag_break</A> & ( <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A> & ( <A HREF="#ND1_jdo[21]">ND1_jdo[21]</A> ) ) ) # ( <A HREF="#DD1_jtag_break">DD1_jtag_break</A> & ( !<A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A> & ( (!<A HREF="#RD1_dreg[0]">RD1_dreg[0]</A>) # (<A HREF="#DD1_break_on_reset">DD1_break_on_reset</A>) ) ) ) # ( !<A HREF="#DD1_jtag_break">DD1_jtag_break</A> & ( !<A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A> & ( (<A HREF="#DD1_break_on_reset">DD1_break_on_reset</A> & <A HREF="#RD1_dreg[0]">RD1_dreg[0]</A>) ) ) );


<P> --AD1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode at FF_X8_Y5_N40
<P> --register power-up is low

<P><A NAME="AD1_oci_single_step_mode">AD1_oci_single_step_mode</A> = DFFEAS(<A HREF="#AD1L11">AD1L11</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L1056 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0 at LABCELL_X10_Y7_N15
<P><A NAME="SC1L1056">SC1L1056</A> = ( <A HREF="#SC1_hbreak_enabled">SC1_hbreak_enabled</A> & ( <A HREF="#AD1_oci_single_step_mode">AD1_oci_single_step_mode</A> ) ) # ( !<A HREF="#SC1_hbreak_enabled">SC1_hbreak_enabled</A> & ( (<A HREF="#AD1_oci_single_step_mode">AD1_oci_single_step_mode</A> & (!<A HREF="#SC1L691">SC1L691</A> & <A HREF="#SC1_wait_for_one_post_bret_inst">SC1_wait_for_one_post_bret_inst</A>)) ) );


<P> --VB2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~2 at LABCELL_X11_Y10_N54
<P><A NAME="VB2L27">VB2L27</A> = ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( <A HREF="#SC1_d_writedata[23]">SC1_d_writedata[23]</A> ) );


<P> --SC1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24] at FF_X13_Y8_N32
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[24]">SC1_d_writedata[24]</A> = DFFEAS(<A HREF="#SC1L565">SC1L565</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~3 at LABCELL_X11_Y10_N12
<P><A NAME="VB2L28">VB2L28</A> = ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( <A HREF="#SC1_d_writedata[24]">SC1_d_writedata[24]</A> ) );


<P> --SC1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3] at FF_X11_Y8_N4
<P> --register power-up is low

<P><A NAME="SC1_d_byteenable[3]">SC1_d_byteenable[3]</A> = DFFEAS(<A HREF="#SC1L384">SC1L384</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[35] at MLABCELL_X8_Y9_N57
<P><A NAME="VB2_src_data[35]">VB2_src_data[35]</A> = ( <A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> ) # ( !<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A> & ( (<A HREF="#SC1_d_byteenable[3]">SC1_d_byteenable[3]</A> & <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A>) ) );


<P> --SC1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25] at FF_X13_Y8_N2
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[25]">SC1_d_writedata[25]</A> = DFFEAS(<A HREF="#SC1L566">SC1L566</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~4 at LABCELL_X11_Y10_N30
<P><A NAME="VB2L29">VB2L29</A> = ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( <A HREF="#SC1_d_writedata[25]">SC1_d_writedata[25]</A> ) );


<P> --SC1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26] at FF_X13_Y8_N26
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[26]">SC1_d_writedata[26]</A> = DFFEAS(<A HREF="#SC1L567">SC1L567</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~5 at LABCELL_X11_Y10_N3
<P><A NAME="VB2L30">VB2L30</A> = ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( <A HREF="#SC1_d_writedata[26]">SC1_d_writedata[26]</A> ) );


<P> --DE1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1] at FF_X8_Y2_N23
<P> --register power-up is low

<P><A NAME="DE1_altera_reset_synchronizer_int_chain[1]">DE1_altera_reset_synchronizer_int_chain[1]</A> = DFFEAS(<A HREF="#DE1L8">DE1L8</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --DE1_r_sync_rst_chain[3] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[3] at FF_X8_Y2_N56
<P> --register power-up is low

<P><A NAME="DE1_r_sync_rst_chain[3]">DE1_r_sync_rst_chain[3]</A> = DFFEAS(<A HREF="#DE1L21">DE1L21</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --DE1L23 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain~1 at MLABCELL_X8_Y2_N6
<P><A NAME="DE1L23">DE1L23</A> = (<A HREF="#DE1_altera_reset_synchronizer_int_chain[2]">DE1_altera_reset_synchronizer_int_chain[2]</A> & <A HREF="#DE1_r_sync_rst_chain[3]">DE1_r_sync_rst_chain[3]</A>);


<P> --VB2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~6 at LABCELL_X11_Y10_N18
<P><A NAME="VB2L31">VB2L31</A> = ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( <A HREF="#SC1_d_writedata[11]">SC1_d_writedata[11]</A> ) );


<P> --SC1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1] at FF_X11_Y8_N56
<P> --register power-up is low

<P><A NAME="SC1_d_byteenable[1]">SC1_d_byteenable[1]</A> = DFFEAS(<A HREF="#SC1L382">SC1L382</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_data[33] at LABCELL_X11_Y8_N15
<P><A NAME="VB2_src_data[33]">VB2_src_data[33]</A> = ((<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_byteenable[1]">SC1_d_byteenable[1]</A>)) # (<A HREF="#VB2_saved_grant[1]">VB2_saved_grant[1]</A>);


<P> --VB2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~7 at LABCELL_X11_Y10_N51
<P><A NAME="VB2L32">VB2L32</A> = ( <A HREF="#SC1_d_writedata[12]">SC1_d_writedata[12]</A> & ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> ) );


<P> --VB2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~8 at LABCELL_X13_Y9_N36
<P><A NAME="VB2L33">VB2L33</A> = ( <A HREF="#SC1_d_writedata[13]">SC1_d_writedata[13]</A> & ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> ) );


<P> --VB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~9 at LABCELL_X13_Y9_N30
<P><A NAME="VB2L34">VB2L34</A> = ( <A HREF="#SC1_d_writedata[14]">SC1_d_writedata[14]</A> & ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> ) );


<P> --VB2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~10 at LABCELL_X9_Y9_N15
<P><A NAME="VB2L35">VB2L35</A> = ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( <A HREF="#SC1_d_writedata[15]">SC1_d_writedata[15]</A> ) );


<P> --VB2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~11 at LABCELL_X10_Y9_N12
<P><A NAME="VB2L36">VB2L36</A> = ( <A HREF="#SC1_d_writedata[16]">SC1_d_writedata[16]</A> & ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> ) );


<P> --VB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~12 at LABCELL_X17_Y9_N54
<P><A NAME="VB2L37">VB2L37</A> = ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( <A HREF="#SC1_d_writedata[1]">SC1_d_writedata[1]</A> ) );


<P> --VB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~13 at LABCELL_X13_Y9_N27
<P><A NAME="VB2L38">VB2L38</A> = ( <A HREF="#SC1_d_writedata[2]">SC1_d_writedata[2]</A> & ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> ) );


<P> --VB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~14 at LABCELL_X13_Y9_N18
<P><A NAME="VB2L39">VB2L39</A> = ( <A HREF="#SC1_d_writedata[3]">SC1_d_writedata[3]</A> & ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> ) );


<P> --VB2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~15 at LABCELL_X13_Y9_N0
<P><A NAME="VB2L40">VB2L40</A> = ( <A HREF="#SC1_d_writedata[4]">SC1_d_writedata[4]</A> & ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> ) );


<P> --VB2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~16 at LABCELL_X13_Y9_N12
<P><A NAME="VB2L41">VB2L41</A> = ( <A HREF="#SC1_d_writedata[5]">SC1_d_writedata[5]</A> & ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> ) );


<P> --SC1L675 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~5 at LABCELL_X17_Y8_N0
<P><A NAME="SC1L675">SC1L675</A> = ( <A HREF="#SC1L2">SC1L2</A> & ( (!<A HREF="#SC1L688">SC1L688</A> & ((!<A HREF="#SC1L689">SC1L689</A>) # (<A HREF="#SC1L58">SC1L58</A>))) ) ) # ( !<A HREF="#SC1L2">SC1L2</A> & ( (!<A HREF="#SC1L688">SC1L688</A> & (<A HREF="#SC1L689">SC1L689</A> & <A HREF="#SC1L58">SC1L58</A>)) ) );


<P> --VB2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~17 at LABCELL_X13_Y8_N12
<P><A NAME="VB2L42">VB2L42</A> = ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( <A HREF="#SC1_d_writedata[7]">SC1_d_writedata[7]</A> ) );


<P> --YB4_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] at FF_X10_Y5_N53
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[27]">YB4_av_readdata_pre[27]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[27]">VC1_readdata[27]</A>,  ,  , VCC);


<P> --SC1L654 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~27 at MLABCELL_X15_Y7_N15
<P><A NAME="SC1L654">SC1L654</A> = ( <A HREF="#YB4_av_readdata_pre[27]">YB4_av_readdata_pre[27]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[27]">YD1_q_a[27]</A>)) # (<A HREF="#TB2L2">TB2L2</A>))) ) ) # ( !<A HREF="#YB4_av_readdata_pre[27]">YB4_av_readdata_pre[27]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[27]">YD1_q_a[27]</A>)) ) );


<P> --YB4_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] at FF_X13_Y5_N10
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[28]">YB4_av_readdata_pre[28]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[28]">VC1_readdata[28]</A>,  ,  , VCC);


<P> --SC1L655 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28 at MLABCELL_X15_Y7_N24
<P><A NAME="SC1L655">SC1L655</A> = ( <A HREF="#YD1_q_a[28]">YD1_q_a[28]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[28]">YB4_av_readdata_pre[28]</A>)) # (<A HREF="#TB3L2">TB3L2</A>))) ) ) # ( !<A HREF="#YD1_q_a[28]">YD1_q_a[28]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (<A HREF="#TB2L2">TB2L2</A> & <A HREF="#YB4_av_readdata_pre[28]">YB4_av_readdata_pre[28]</A>)) ) );


<P> --YB4_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] at FF_X9_Y7_N17
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[29]">YB4_av_readdata_pre[29]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[29]">VC1_readdata[29]</A>,  ,  , VCC);


<P> --SC1L656 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~29 at MLABCELL_X15_Y7_N9
<P><A NAME="SC1L656">SC1L656</A> = ( <A HREF="#YB4_av_readdata_pre[29]">YB4_av_readdata_pre[29]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[29]">YD1_q_a[29]</A>)) # (<A HREF="#TB2L2">TB2L2</A>))) ) ) # ( !<A HREF="#YB4_av_readdata_pre[29]">YB4_av_readdata_pre[29]</A> & ( (<A HREF="#TB3L2">TB3L2</A> & (<A HREF="#YD1_q_a[29]">YD1_q_a[29]</A> & !<A HREF="#SC1_intr_req">SC1_intr_req</A>)) ) );


<P> --YB4_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] at FF_X9_Y5_N11
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[30]">YB4_av_readdata_pre[30]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[30]">VC1_readdata[30]</A>,  ,  , VCC);


<P> --SC1L657 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~30 at LABCELL_X10_Y7_N30
<P><A NAME="SC1L657">SC1L657</A> = ( <A HREF="#YB4L35Q">YB4L35Q</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#TB3L2">TB3L2</A> & <A HREF="#YD1_q_a[30]">YD1_q_a[30]</A>)) # (<A HREF="#TB2L2">TB2L2</A>))) ) ) # ( !<A HREF="#YB4L35Q">YB4L35Q</A> & ( (<A HREF="#TB3L2">TB3L2</A> & (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & <A HREF="#YD1_q_a[30]">YD1_q_a[30]</A>)) ) );


<P> --YB4_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] at FF_X9_Y7_N34
<P> --register power-up is low

<P><A NAME="YB4_av_readdata_pre[31]">YB4_av_readdata_pre[31]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[31]">VC1_readdata[31]</A>,  ,  , VCC);


<P> --SC1L658 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~31 at LABCELL_X10_Y7_N33
<P><A NAME="SC1L658">SC1L658</A> = ( <A HREF="#YD1_q_a[31]">YD1_q_a[31]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (((<A HREF="#YB4_av_readdata_pre[31]">YB4_av_readdata_pre[31]</A> & <A HREF="#TB2L2">TB2L2</A>)) # (<A HREF="#TB3L2">TB3L2</A>))) ) ) # ( !<A HREF="#YD1_q_a[31]">YD1_q_a[31]</A> & ( (!<A HREF="#SC1_intr_req">SC1_intr_req</A> & (<A HREF="#YB4_av_readdata_pre[31]">YB4_av_readdata_pre[31]</A> & <A HREF="#TB2L2">TB2L2</A>)) ) );


<P> --VB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~18 at LABCELL_X9_Y9_N33
<P><A NAME="VB2L43">VB2L43</A> = ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( <A HREF="#SC1_d_writedata[9]">SC1_d_writedata[9]</A> ) );


<P> --VB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~19 at LABCELL_X13_Y9_N57
<P><A NAME="VB2L44">VB2L44</A> = ( <A HREF="#SC1_d_writedata[8]">SC1_d_writedata[8]</A> & ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> ) );


<P> --SC1L674 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~6 at LABCELL_X17_Y8_N3
<P><A NAME="SC1L674">SC1L674</A> = ( <A HREF="#SC1L62">SC1L62</A> & ( (!<A HREF="#SC1L688">SC1L688</A> & ((<A HREF="#SC1L6">SC1L6</A>) # (<A HREF="#SC1L689">SC1L689</A>))) ) ) # ( !<A HREF="#SC1L62">SC1L62</A> & ( (!<A HREF="#SC1L688">SC1L688</A> & (!<A HREF="#SC1L689">SC1L689</A> & <A HREF="#SC1L6">SC1L6</A>)) ) );


<P> --VB2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~20 at LABCELL_X13_Y9_N33
<P><A NAME="VB2L45">VB2L45</A> = ( <A HREF="#SC1_d_writedata[6]">SC1_d_writedata[6]</A> & ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> ) );


<P> --SC1L676 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~7 at LABCELL_X17_Y8_N54
<P><A NAME="SC1L676">SC1L676</A> = (!<A HREF="#SC1L688">SC1L688</A> & ((!<A HREF="#SC1L689">SC1L689</A> & (<A HREF="#SC1L10">SC1L10</A>)) # (<A HREF="#SC1L689">SC1L689</A> & ((<A HREF="#SC1L66">SC1L66</A>)))));


<P> --VB2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~21 at LABCELL_X13_Y9_N51
<P><A NAME="VB2L46">VB2L46</A> = ( <A HREF="#SC1_d_writedata[10]">SC1_d_writedata[10]</A> & ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> ) );


<P> --SC1L687 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~8 at LABCELL_X18_Y6_N30
<P><A NAME="SC1L687">SC1L687</A> = ( <A HREF="#SC1L688">SC1L688</A> ) # ( !<A HREF="#SC1L688">SC1L688</A> & ( (!<A HREF="#SC1L689">SC1L689</A> & ((<A HREF="#SC1L14">SC1L14</A>))) # (<A HREF="#SC1L689">SC1L689</A> & (<A HREF="#SC1L70">SC1L70</A>)) ) );


<P> --YB1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] at FF_X12_Y5_N41
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[12]">YB1_av_readdata_pre[12]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#MB2L9Q">MB2L9Q</A>,  ,  , VCC);


<P> --SC1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4] at FF_X16_Y5_N1
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte2_data[4]">SC1_av_ld_byte2_data[4]</A> = DFFEAS(<A HREF="#SC1L953">SC1L953</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L916 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~0 at LABCELL_X12_Y7_N12
<P><A NAME="SC1L916">SC1L916</A> = ( <A HREF="#YD1_q_a[12]">YD1_q_a[12]</A> & ( <A HREF="#SC1L918">SC1L918</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (<A HREF="#SC1L867">SC1L867</A> & (!<A HREF="#SC1L692">SC1L692</A>))) ) ) ) # ( !<A HREF="#YD1_q_a[12]">YD1_q_a[12]</A> & ( <A HREF="#SC1L918">SC1L918</A> & ( (<A HREF="#SC1L867">SC1L867</A> & (!<A HREF="#SC1L692">SC1L692</A> & <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>)) ) ) ) # ( <A HREF="#YD1_q_a[12]">YD1_q_a[12]</A> & ( !<A HREF="#SC1L918">SC1L918</A> & ( ((!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # (<A HREF="#SC1L692">SC1L692</A>)) # (<A HREF="#SC1L867">SC1L867</A>) ) ) ) # ( !<A HREF="#YD1_q_a[12]">YD1_q_a[12]</A> & ( !<A HREF="#SC1L918">SC1L918</A> & ( ((!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # (<A HREF="#SC1L692">SC1L692</A>)) # (<A HREF="#SC1L867">SC1L867</A>) ) ) );


<P> --VB2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~22 at LABCELL_X11_Y10_N42
<P><A NAME="VB2L47">VB2L47</A> = ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( <A HREF="#SC1_d_writedata[18]">SC1_d_writedata[18]</A> ) );


<P> --VB2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~23 at LABCELL_X12_Y9_N36
<P><A NAME="VB2L48">VB2L48</A> = ( <A HREF="#SC1_d_writedata[17]">SC1_d_writedata[17]</A> & ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> ) );


<P> --SC1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3] at FF_X12_Y7_N58
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte2_data[3]">SC1_av_ld_byte2_data[3]</A> = DFFEAS(<A HREF="#SC1L949">SC1L949</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] at FF_X16_Y5_N14
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[10]">YB1_av_readdata_pre[10]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#T1_ac">T1_ac</A>,  ,  , VCC);


<P> --SC1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2] at FF_X16_Y5_N56
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte2_data[2]">SC1_av_ld_byte2_data[2]</A> = DFFEAS(<A HREF="#SC1L946">SC1L946</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L681 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~9 at LABCELL_X17_Y8_N57
<P><A NAME="SC1L681">SC1L681</A> = ( <A HREF="#SC1L82">SC1L82</A> & ( (!<A HREF="#SC1L688">SC1L688</A> & ((<A HREF="#SC1L26">SC1L26</A>) # (<A HREF="#SC1L689">SC1L689</A>))) ) ) # ( !<A HREF="#SC1L82">SC1L82</A> & ( (!<A HREF="#SC1L688">SC1L688</A> & (!<A HREF="#SC1L689">SC1L689</A> & <A HREF="#SC1L26">SC1L26</A>)) ) );


<P> --YB1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] at FF_X11_Y4_N1
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[9]">YB1_av_readdata_pre[9]</A> = DFFEAS(<A HREF="#T1_av_readdata[9]">T1_av_readdata[9]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1] at FF_X16_Y5_N19
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte2_data[1]">SC1_av_ld_byte2_data[1]</A> = DFFEAS(<A HREF="#SC1L942">SC1L942</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L903 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~1 at LABCELL_X12_Y7_N15
<P><A NAME="SC1L903">SC1L903</A> = ( <A HREF="#YD1_q_a[9]">YD1_q_a[9]</A> & ( <A HREF="#SC1L905">SC1L905</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (<A HREF="#SC1L867">SC1L867</A> & (!<A HREF="#SC1L692">SC1L692</A>))) ) ) ) # ( !<A HREF="#YD1_q_a[9]">YD1_q_a[9]</A> & ( <A HREF="#SC1L905">SC1L905</A> & ( (<A HREF="#SC1L867">SC1L867</A> & (!<A HREF="#SC1L692">SC1L692</A> & <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>)) ) ) ) # ( <A HREF="#YD1_q_a[9]">YD1_q_a[9]</A> & ( !<A HREF="#SC1L905">SC1L905</A> & ( ((!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # (<A HREF="#SC1L692">SC1L692</A>)) # (<A HREF="#SC1L867">SC1L867</A>) ) ) ) # ( !<A HREF="#YD1_q_a[9]">YD1_q_a[9]</A> & ( !<A HREF="#SC1L905">SC1L905</A> & ( ((!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # (<A HREF="#SC1L692">SC1L692</A>)) # (<A HREF="#SC1L867">SC1L867</A>) ) ) );


<P> --SC1L680 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~10 at LABCELL_X17_Y8_N12
<P><A NAME="SC1L680">SC1L680</A> = ( <A HREF="#SC1L86">SC1L86</A> & ( (!<A HREF="#SC1L688">SC1L688</A> & ((<A HREF="#SC1L30">SC1L30</A>) # (<A HREF="#SC1L689">SC1L689</A>))) ) ) # ( !<A HREF="#SC1L86">SC1L86</A> & ( (!<A HREF="#SC1L688">SC1L688</A> & (!<A HREF="#SC1L689">SC1L689</A> & <A HREF="#SC1L30">SC1L30</A>)) ) );


<P> --SC1L679 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~11 at LABCELL_X17_Y8_N15
<P><A NAME="SC1L679">SC1L679</A> = ( <A HREF="#SC1L90">SC1L90</A> & ( (!<A HREF="#SC1L688">SC1L688</A> & ((<A HREF="#SC1L34">SC1L34</A>) # (<A HREF="#SC1L689">SC1L689</A>))) ) ) # ( !<A HREF="#SC1L90">SC1L90</A> & ( (!<A HREF="#SC1L688">SC1L688</A> & (!<A HREF="#SC1L689">SC1L689</A> & <A HREF="#SC1L34">SC1L34</A>)) ) );


<P> --SC1L678 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~12 at LABCELL_X17_Y8_N30
<P><A NAME="SC1L678">SC1L678</A> = ( <A HREF="#SC1L94">SC1L94</A> & ( (!<A HREF="#SC1L688">SC1L688</A> & ((<A HREF="#SC1L38">SC1L38</A>) # (<A HREF="#SC1L689">SC1L689</A>))) ) ) # ( !<A HREF="#SC1L94">SC1L94</A> & ( (!<A HREF="#SC1L688">SC1L688</A> & (!<A HREF="#SC1L689">SC1L689</A> & <A HREF="#SC1L38">SC1L38</A>)) ) );


<P> --SC1L677 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~13 at LABCELL_X17_Y8_N33
<P><A NAME="SC1L677">SC1L677</A> = (!<A HREF="#SC1L688">SC1L688</A> & ((!<A HREF="#SC1L689">SC1L689</A> & (<A HREF="#SC1L42">SC1L42</A>)) # (<A HREF="#SC1L689">SC1L689</A> & ((<A HREF="#SC1L98">SC1L98</A>)))));


<P> --SC1L461 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~17 at LABCELL_X23_Y7_N0
<P><A NAME="SC1L461">SC1L461</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[16]">SC1_E_shift_rot_result[16]</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[18]">SC1_E_shift_rot_result[18]</A>)));


<P> --VB2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~24 at LABCELL_X12_Y9_N45
<P><A NAME="VB2L49">VB2L49</A> = ( <A HREF="#SC1_d_writedata[19]">SC1_d_writedata[19]</A> & ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> ) );


<P> --YB1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] at FF_X12_Y5_N38
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[15]">YB1_av_readdata_pre[15]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#T1_rvalid">T1_rvalid</A>,  ,  , VCC);


<P> --SC1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7] at FF_X12_Y7_N43
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte2_data[7]">SC1_av_ld_byte2_data[7]</A> = DFFEAS(<A HREF="#SC1L964">SC1L964</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L925 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~2 at LABCELL_X12_Y7_N6
<P><A NAME="SC1L925">SC1L925</A> = ( <A HREF="#YD1_q_a[15]">YD1_q_a[15]</A> & ( <A HREF="#SC1L927">SC1L927</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (<A HREF="#SC1L867">SC1L867</A> & (!<A HREF="#SC1L692">SC1L692</A>))) ) ) ) # ( !<A HREF="#YD1_q_a[15]">YD1_q_a[15]</A> & ( <A HREF="#SC1L927">SC1L927</A> & ( (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (<A HREF="#SC1L867">SC1L867</A> & !<A HREF="#SC1L692">SC1L692</A>)) ) ) ) # ( <A HREF="#YD1_q_a[15]">YD1_q_a[15]</A> & ( !<A HREF="#SC1L927">SC1L927</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # ((<A HREF="#SC1L692">SC1L692</A>) # (<A HREF="#SC1L867">SC1L867</A>)) ) ) ) # ( !<A HREF="#YD1_q_a[15]">YD1_q_a[15]</A> & ( !<A HREF="#SC1L927">SC1L927</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # ((<A HREF="#SC1L692">SC1L692</A>) # (<A HREF="#SC1L867">SC1L867</A>)) ) ) );


<P> --VB2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~25 at LABCELL_X11_Y10_N27
<P><A NAME="VB2L50">VB2L50</A> = ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( <A HREF="#SC1_d_writedata[21]">SC1_d_writedata[21]</A> ) );


<P> --VB2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~26 at LABCELL_X11_Y10_N48
<P><A NAME="VB2L51">VB2L51</A> = (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[20]">SC1_d_writedata[20]</A>);


<P> --YB1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] at FF_X11_Y6_N20
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[14]">YB1_av_readdata_pre[14]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#T1_woverflow">T1_woverflow</A>,  ,  , VCC);


<P> --SC1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6] at FF_X11_Y6_N13
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte2_data[6]">SC1_av_ld_byte2_data[6]</A> = DFFEAS(<A HREF="#SC1L960">SC1L960</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L922 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~3 at LABCELL_X12_Y7_N9
<P><A NAME="SC1L922">SC1L922</A> = ( <A HREF="#YD1_q_a[14]">YD1_q_a[14]</A> & ( <A HREF="#SC1L924">SC1L924</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#TB3L1">TB3L1</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (<A HREF="#SC1L867">SC1L867</A> & ((!<A HREF="#SC1L692">SC1L692</A>)))) ) ) ) # ( !<A HREF="#YD1_q_a[14]">YD1_q_a[14]</A> & ( <A HREF="#SC1L924">SC1L924</A> & ( (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (<A HREF="#SC1L867">SC1L867</A> & !<A HREF="#SC1L692">SC1L692</A>)) ) ) ) # ( <A HREF="#YD1_q_a[14]">YD1_q_a[14]</A> & ( !<A HREF="#SC1L924">SC1L924</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # ((<A HREF="#SC1L692">SC1L692</A>) # (<A HREF="#SC1L867">SC1L867</A>)) ) ) ) # ( !<A HREF="#YD1_q_a[14]">YD1_q_a[14]</A> & ( !<A HREF="#SC1L924">SC1L924</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # ((<A HREF="#SC1L692">SC1L692</A>) # (<A HREF="#SC1L867">SC1L867</A>)) ) ) );


<P> --YB1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] at FF_X13_Y5_N44
<P> --register power-up is low

<P><A NAME="YB1_av_readdata_pre[13]">YB1_av_readdata_pre[13]</A> = DFFEAS(<A HREF="#YB1L23">YB1L23</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5] at FF_X13_Y5_N52
<P> --register power-up is low

<P><A NAME="SC1_av_ld_byte2_data[5]">SC1_av_ld_byte2_data[5]</A> = DFFEAS(<A HREF="#SC1L957">SC1L957</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L919 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~4 at LABCELL_X13_Y5_N0
<P><A NAME="SC1L919">SC1L919</A> = ( <A HREF="#SC1L867">SC1L867</A> & ( <A HREF="#SC1L921">SC1L921</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (<A HREF="#TB3L1">TB3L1</A> & ((<A HREF="#YD1_q_a[13]">YD1_q_a[13]</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((!<A HREF="#SC1L692">SC1L692</A>)))) ) ) ) # ( !<A HREF="#SC1L867">SC1L867</A> & ( <A HREF="#SC1L921">SC1L921</A> & ( (<A HREF="#TB3L1">TB3L1</A> & (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & <A HREF="#YD1_q_a[13]">YD1_q_a[13]</A>)) ) ) ) # ( <A HREF="#SC1L867">SC1L867</A> & ( !<A HREF="#SC1L921">SC1L921</A> ) ) # ( !<A HREF="#SC1L867">SC1L867</A> & ( !<A HREF="#SC1L921">SC1L921</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # (<A HREF="#SC1L692">SC1L692</A>) ) ) );


<P> --SC1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2 at LABCELL_X17_Y7_N36
<P><A NAME="SC1L208">SC1L208</A> = ( <A HREF="#SC1L206">SC1L206</A> & ( <A HREF="#SC1L219">SC1L219</A> & ( <A HREF="#SC1L579">SC1L579</A> ) ) ) # ( !<A HREF="#SC1L206">SC1L206</A> & ( <A HREF="#SC1L219">SC1L219</A> ) ) # ( <A HREF="#SC1L206">SC1L206</A> & ( !<A HREF="#SC1L219">SC1L219</A> & ( (<A HREF="#SC1L579">SC1L579</A> & <A HREF="#SC1L209">SC1L209</A>) ) ) ) # ( !<A HREF="#SC1L206">SC1L206</A> & ( !<A HREF="#SC1L219">SC1L219</A> ) );


<P> --SC1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0 at MLABCELL_X21_Y6_N42
<P><A NAME="SC1L205">SC1L205</A> = ( <A HREF="#SC1L579">SC1L579</A> & ( <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (!<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & <A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>))) ) ) );


<P> --SC1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0 at LABCELL_X22_Y6_N15
<P><A NAME="SC1L247">SC1L247</A> = (!<A HREF="#SC1L606">SC1L606</A> & (!<A HREF="#SC1L605">SC1L605</A> & !<A HREF="#SC1L604">SC1L604</A>));


<P> --SC1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1 at LABCELL_X18_Y6_N39
<P><A NAME="SC1L248">SC1L248</A> = ( <A HREF="#SC1L247">SC1L247</A> & ( <A HREF="#SC1L579">SC1L579</A> & ( ((<A HREF="#SC1L223">SC1L223</A>) # (<A HREF="#SC1L607">SC1L607</A>)) # (<A HREF="#SC1L608">SC1L608</A>) ) ) ) # ( !<A HREF="#SC1L247">SC1L247</A> & ( <A HREF="#SC1L579">SC1L579</A> ) ) # ( <A HREF="#SC1L247">SC1L247</A> & ( !<A HREF="#SC1L579">SC1L579</A> & ( <A HREF="#SC1L223">SC1L223</A> ) ) ) # ( !<A HREF="#SC1L247">SC1L247</A> & ( !<A HREF="#SC1L579">SC1L579</A> & ( <A HREF="#SC1L223">SC1L223</A> ) ) );


<P> --PD1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34] at FF_X3_Y5_N20
<P> --register power-up is low

<P><A NAME="PD1_sr[34]">PD1_sr[34]</A> = DFFEAS(<A HREF="#PD1L67">PD1L67</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L35">PD1L35</A>,  ,  ,  ,  );


<P> --V1_readdata[1] is nios_system:u0|nios_system_leds:leds|readdata[1] at MLABCELL_X8_Y4_N30
<P><A NAME="V1_readdata[1]">V1_readdata[1]</A> = (!<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & (!<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & <A HREF="#V1_data_out[1]">V1_data_out[1]</A>));


<P> --V1_readdata[2] is nios_system:u0|nios_system_leds:leds|readdata[2] at MLABCELL_X8_Y4_N51
<P><A NAME="V1_readdata[2]">V1_readdata[2]</A> = (!<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & (!<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & <A HREF="#V1_data_out[2]">V1_data_out[2]</A>));


<P> --V1_readdata[3] is nios_system:u0|nios_system_leds:leds|readdata[3] at MLABCELL_X8_Y4_N33
<P><A NAME="V1_readdata[3]">V1_readdata[3]</A> = ( <A HREF="#V1_data_out[3]">V1_data_out[3]</A> & ( (!<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & !<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>) ) );


<P> --V1_readdata[4] is nios_system:u0|nios_system_leds:leds|readdata[4] at MLABCELL_X6_Y2_N12
<P><A NAME="V1_readdata[4]">V1_readdata[4]</A> = ( <A HREF="#V1_data_out[4]">V1_data_out[4]</A> & ( (!<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & !<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>) ) );


<P> --V1_readdata[5] is nios_system:u0|nios_system_leds:leds|readdata[5] at MLABCELL_X6_Y2_N15
<P><A NAME="V1_readdata[5]">V1_readdata[5]</A> = ( <A HREF="#V1_data_out[5]">V1_data_out[5]</A> & ( (!<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & !<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>) ) );


<P> --V1_readdata[6] is nios_system:u0|nios_system_leds:leds|readdata[6] at MLABCELL_X8_Y4_N48
<P><A NAME="V1_readdata[6]">V1_readdata[6]</A> = (!<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & (!<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> & <A HREF="#V1_data_out[6]">V1_data_out[6]</A>));


<P> --V1_readdata[7] is nios_system:u0|nios_system_leds:leds|readdata[7] at MLABCELL_X8_Y4_N12
<P><A NAME="V1_readdata[7]">V1_readdata[7]</A> = ( <A HREF="#V1_data_out[7]">V1_data_out[7]</A> & ( (!<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & !<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>) ) );


<P> --T1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr at FF_X9_Y3_N29
<P> --register power-up is low

<P><A NAME="T1_fifo_wr">T1_fifo_wr</A> = DFFEAS(<A HREF="#T1L77">T1L77</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --MB1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X9_Y3_N26
<P> --register power-up is low

<P><A NAME="MB1_b_non_empty">MB1_b_non_empty</A> = DFFEAS(<A HREF="#MB1L8">MB1L8</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --T1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0 at LABCELL_X9_Y3_N57
<P><A NAME="T1L85">T1L85</A> = ( <A HREF="#MB1_b_non_empty">MB1_b_non_empty</A> & ( (!<A HREF="#DB1_rvalid0">DB1_rvalid0</A> & ((!<A HREF="#T1_r_val">T1_r_val</A>) # (!<A HREF="#DB1_r_ena1">DB1_r_ena1</A>))) ) );


<P> --PB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X6_Y3_N32
<P> --register power-up is low

<P><A NAME="PB2_counter_reg_bit[0]">PB2_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#PB2_counter_comb_bita0">PB2_counter_comb_bita0</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#T1_fifo_wr">T1_fifo_wr</A>,  ,  ,  ,  );


<P> --PB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X6_Y3_N34
<P> --register power-up is low

<P><A NAME="PB2_counter_reg_bit[1]">PB2_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#PB2_counter_comb_bita1">PB2_counter_comb_bita1</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#T1_fifo_wr">T1_fifo_wr</A>,  ,  ,  ,  );


<P> --PB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X6_Y3_N37
<P> --register power-up is low

<P><A NAME="PB2_counter_reg_bit[2]">PB2_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#PB2_counter_comb_bita2">PB2_counter_comb_bita2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#T1_fifo_wr">T1_fifo_wr</A>,  ,  ,  ,  );


<P> --PB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X6_Y3_N40
<P> --register power-up is low

<P><A NAME="PB2_counter_reg_bit[3]">PB2_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#PB2_counter_comb_bita3">PB2_counter_comb_bita3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#T1_fifo_wr">T1_fifo_wr</A>,  ,  ,  ,  );


<P> --PB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X6_Y3_N43
<P> --register power-up is low

<P><A NAME="PB2_counter_reg_bit[4]">PB2_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#PB2_counter_comb_bita4">PB2_counter_comb_bita4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#T1_fifo_wr">T1_fifo_wr</A>,  ,  ,  ,  );


<P> --PB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X6_Y3_N46
<P> --register power-up is low

<P><A NAME="PB2_counter_reg_bit[5]">PB2_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#PB2_counter_comb_bita5">PB2_counter_comb_bita5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#T1_fifo_wr">T1_fifo_wr</A>,  ,  ,  ,  );


<P> --PB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X6_Y3_N1
<P> --register power-up is low

<P><A NAME="PB1_counter_reg_bit[0]">PB1_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#PB1_counter_comb_bita0">PB1_counter_comb_bita0</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#T1L85">T1L85</A>,  ,  ,  ,  );


<P> --PB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X6_Y3_N4
<P> --register power-up is low

<P><A NAME="PB1_counter_reg_bit[1]">PB1_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#PB1_counter_comb_bita1">PB1_counter_comb_bita1</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#T1L85">T1L85</A>,  ,  ,  ,  );


<P> --PB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X6_Y3_N7
<P> --register power-up is low

<P><A NAME="PB1_counter_reg_bit[2]">PB1_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#PB1_counter_comb_bita2">PB1_counter_comb_bita2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#T1L85">T1L85</A>,  ,  ,  ,  );


<P> --PB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X6_Y3_N10
<P> --register power-up is low

<P><A NAME="PB1_counter_reg_bit[3]">PB1_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#PB1_counter_comb_bita3">PB1_counter_comb_bita3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#T1L85">T1L85</A>,  ,  ,  ,  );


<P> --PB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X6_Y3_N13
<P> --register power-up is low

<P><A NAME="PB1_counter_reg_bit[4]">PB1_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#PB1_counter_comb_bita4">PB1_counter_comb_bita4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#T1L85">T1L85</A>,  ,  ,  ,  );


<P> --PB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X6_Y3_N16
<P> --register power-up is low

<P><A NAME="PB1_counter_reg_bit[5]">PB1_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#PB1_counter_comb_bita5">PB1_counter_comb_bita5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#T1L85">T1L85</A>,  ,  ,  ,  );


<P> --MB2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X10_Y3_N5
<P> --register power-up is low

<P><A NAME="MB2_b_non_empty">MB2_b_non_empty</A> = DFFEAS(<A HREF="#MB2L8">MB2L8</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --T1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0 at LABCELL_X10_Y3_N0
<P><A NAME="T1L73">T1L73</A> = ( !<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & ( !<A HREF="#T1L70Q">T1L70Q</A> ) );


<P> --T1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1 at LABCELL_X10_Y3_N18
<P><A NAME="T1L74">T1L74</A> = ( <A HREF="#YB1L35">YB1L35</A> & ( (<A HREF="#BC1L7">BC1L7</A> & (!<A HREF="#XB1L6Q">XB1L6Q</A> & (<A HREF="#T1L73">T1L73</A> & <A HREF="#MB2_b_non_empty">MB2_b_non_empty</A>))) ) );


<P> --QB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X11_Y3_N5
<P> --register power-up is low

<P><A NAME="QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#QB2_counter_comb_bita1">QB2_counter_comb_bita1</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#MB2L3">MB2L3</A>,  ,  ,  ,  );


<P> --QB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X11_Y3_N1
<P> --register power-up is low

<P><A NAME="QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#QB2_counter_comb_bita0">QB2_counter_comb_bita0</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#MB2L3">MB2L3</A>,  ,  ,  ,  );


<P> --DB1L55Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 at FF_X6_Y3_N20
<P> --register power-up is low

<P><A NAME="DB1L55Q">DB1L55Q</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#DB1L54">DB1L54</A>, !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>);


<P> --QB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X11_Y3_N17
<P> --register power-up is low

<P><A NAME="QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#QB2_counter_comb_bita5">QB2_counter_comb_bita5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#MB2L3">MB2L3</A>,  ,  ,  ,  );


<P> --QB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X11_Y3_N14
<P> --register power-up is low

<P><A NAME="QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#QB2_counter_comb_bita4">QB2_counter_comb_bita4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#MB2L3">MB2L3</A>,  ,  ,  ,  );


<P> --QB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X11_Y3_N11
<P> --register power-up is low

<P><A NAME="QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#QB2_counter_comb_bita3">QB2_counter_comb_bita3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#MB2L3">MB2L3</A>,  ,  ,  ,  );


<P> --QB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X11_Y3_N8
<P> --register power-up is low

<P><A NAME="QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#QB2_counter_comb_bita2">QB2_counter_comb_bita2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#MB2L3">MB2L3</A>,  ,  ,  ,  );


<P> --MB2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X10_Y3_N12
<P><A NAME="MB2L5">MB2L5</A> = ( <A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A> & ( (<A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A> & (<A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A> & (<A HREF="#QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A> & <A HREF="#MB2_b_non_empty">MB2_b_non_empty</A>))) ) );


<P> --MB2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X10_Y3_N24
<P><A NAME="MB2L6">MB2L6</A> = ( <A HREF="#MB2_b_full">MB2_b_full</A> & ( !<A HREF="#T1L74">T1L74</A> ) ) # ( !<A HREF="#MB2_b_full">MB2_b_full</A> & ( !<A HREF="#T1L74">T1L74</A> & ( (<A HREF="#DB1L55Q">DB1L55Q</A> & (<A HREF="#MB2L5">MB2L5</A> & (<A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A> & <A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A>))) ) ) );


<P> --DB1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4] at FF_X3_Y3_N35
<P> --register power-up is low

<P><A NAME="DB1_td_shift[4]">DB1_td_shift[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L81">DB1L81</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#DB1L62">DB1L62</A>);


<P> --DB1L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7 at MLABCELL_X3_Y3_N30
<P><A NAME="DB1L80">DB1L80</A> = AMPP_FUNCTION(!<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#DB1L77">DB1L77</A>, !<A HREF="#DB1_rdata[1]">DB1_rdata[1]</A>, !<A HREF="#DB1_td_shift[4]">DB1_td_shift[4]</A>);


<P> --DB1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read at FF_X2_Y3_N35
<P> --register power-up is low

<P><A NAME="DB1_read">DB1_read</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L40">DB1L40</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND, <A HREF="#DB1L107">DB1L107</A>);


<P> --VB1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~0 at MLABCELL_X8_Y5_N33
<P><A NAME="VB1L22">VB1L22</A> = ( <A HREF="#SC1_d_writedata[0]">SC1_d_writedata[0]</A> & ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> ) );


<P> --VB1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[38] at MLABCELL_X8_Y9_N21
<P><A NAME="VB1_src_data[38]">VB1_src_data[38]</A> = ( <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> & ( ((<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>)) # (<A HREF="#SC1_F_pc[0]">SC1_F_pc[0]</A>) ) ) # ( !<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> & ( (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>) ) );


<P> --VB1_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[40] at MLABCELL_X8_Y9_N51
<P><A NAME="VB1_src_data[40]">VB1_src_data[40]</A> = ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & ( <A HREF="#SC1_F_pc[2]">SC1_F_pc[2]</A> & ( (<A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A>) # (<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>) ) ) ) # ( !<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & ( <A HREF="#SC1_F_pc[2]">SC1_F_pc[2]</A> & ( <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> ) ) ) # ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & ( !<A HREF="#SC1_F_pc[2]">SC1_F_pc[2]</A> & ( <A HREF="#SC1_W_alu_result[4]">SC1_W_alu_result[4]</A> ) ) );


<P> --VB1_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[39] at LABCELL_X11_Y8_N51
<P><A NAME="VB1_src_data[39]">VB1_src_data[39]</A> = ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & ( <A HREF="#SC1_F_pc[1]">SC1_F_pc[1]</A> & ( (<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>) # (<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>) ) ) ) # ( !<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & ( <A HREF="#SC1_F_pc[1]">SC1_F_pc[1]</A> & ( <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> ) ) ) # ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & ( !<A HREF="#SC1_F_pc[1]">SC1_F_pc[1]</A> & ( <A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A> ) ) );


<P> --VB1_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[45] at LABCELL_X11_Y8_N9
<P><A NAME="VB1_src_data[45]">VB1_src_data[45]</A> = ( <A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A> & ( ((<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> & <A HREF="#SC1_F_pc[7]">SC1_F_pc[7]</A>)) # (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>) ) ) # ( !<A HREF="#SC1_W_alu_result[9]">SC1_W_alu_result[9]</A> & ( (<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> & <A HREF="#SC1_F_pc[7]">SC1_F_pc[7]</A>) ) );


<P> --VB1_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[44] at MLABCELL_X8_Y9_N30
<P><A NAME="VB1_src_data[44]">VB1_src_data[44]</A> = ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & ( ((<A HREF="#SC1_F_pc[6]">SC1_F_pc[6]</A> & <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>)) # (<A HREF="#SC1_W_alu_result[8]">SC1_W_alu_result[8]</A>) ) ) # ( !<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & ( (<A HREF="#SC1_F_pc[6]">SC1_F_pc[6]</A> & <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>) ) );


<P> --VB1_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[43] at MLABCELL_X8_Y9_N12
<P><A NAME="VB1_src_data[43]">VB1_src_data[43]</A> = ( <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> & ( ((<A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A> & <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>)) # (<A HREF="#SC1_F_pc[5]">SC1_F_pc[5]</A>) ) ) # ( !<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> & ( (<A HREF="#SC1_W_alu_result[7]">SC1_W_alu_result[7]</A> & <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>) ) );


<P> --VB1_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[42] at MLABCELL_X8_Y9_N42
<P><A NAME="VB1_src_data[42]">VB1_src_data[42]</A> = ( <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> & ( ((<A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A> & <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>)) # (<A HREF="#SC1_F_pc[4]">SC1_F_pc[4]</A>) ) ) # ( !<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> & ( (<A HREF="#SC1_W_alu_result[6]">SC1_W_alu_result[6]</A> & <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>) ) );


<P> --VB1_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[41] at MLABCELL_X8_Y9_N36
<P><A NAME="VB1_src_data[41]">VB1_src_data[41]</A> = ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & ( ((<A HREF="#SC1_F_pc[3]">SC1_F_pc[3]</A> & <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>)) # (<A HREF="#SC1_W_alu_result[5]">SC1_W_alu_result[5]</A>) ) ) # ( !<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & ( (<A HREF="#SC1_F_pc[3]">SC1_F_pc[3]</A> & <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>) ) );


<P> --VB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~1 at LABCELL_X10_Y5_N6
<P><A NAME="VB1L23">VB1L23</A> = ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & ( <A HREF="#SC1_hbreak_enabled">SC1_hbreak_enabled</A> ) );


<P> --PD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13 at LABCELL_X2_Y4_N57
<P><A NAME="PD1L62">PD1L62</A> = ( <A HREF="#PD1_sr[5]">PD1_sr[5]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[3]">LD1_MonDReg[3]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[3]">BD1_break_readreg[3]</A>))) # (<A HREF="#MD1L3">MD1L3</A>) ) ) # ( !<A HREF="#PD1_sr[5]">PD1_sr[5]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[3]">LD1_MonDReg[3]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[3]">BD1_break_readreg[3]</A>)))) ) );


<P> --ND1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] at FF_X3_Y5_N2
<P> --register power-up is low

<P><A NAME="ND1_jdo[2]">ND1_jdo[2]</A> = DFFEAS(<A HREF="#ND1L11">ND1L11</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --ND1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] at FF_X3_Y4_N40
<P> --register power-up is low

<P><A NAME="ND1_jdo[5]">ND1_jdo[5]</A> = DFFEAS(<A HREF="#ND1L17">ND1L17</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VC1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1] at FF_X8_Y4_N58
<P> --register power-up is low

<P><A NAME="VC1_writedata[1]">VC1_writedata[1]</A> = DFFEAS(<A HREF="#VB1L24">VB1L24</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L161 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 at MLABCELL_X6_Y4_N21
<P><A NAME="LD1L161">LD1L161</A> = (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & (<A HREF="#VC1_writedata[1]">VC1_writedata[1]</A>)) # (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ((<A HREF="#LD1_MonDReg[1]">LD1_MonDReg[1]</A>)));


<P> --ND1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr at FF_X6_Y1_N4
<P> --register power-up is low

<P><A NAME="ND1_sync2_udr">ND1_sync2_udr</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#RD4_dreg[0]">RD4_dreg[0]</A>,  ,  , VCC);


<P> --RD4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] at FF_X3_Y1_N50
<P> --register power-up is low

<P><A NAME="RD4_dreg[0]">RD4_dreg[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#RD4_din_s1">RD4_din_s1</A>,  ,  , VCC);


<P> --ND1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 at MLABCELL_X3_Y1_N33
<P><A NAME="ND1L74">ND1L74</A> = ( <A HREF="#RD4_dreg[0]">RD4_dreg[0]</A> & ( !<A HREF="#ND1_sync2_udr">ND1_sync2_udr</A> ) );


<P> --PD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14 at LABCELL_X1_Y4_N6
<P><A NAME="PD1L63">PD1L63</A> = ( <A HREF="#PD1_sr[37]">PD1_sr[37]</A> & ( (!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & (<A HREF="#Q1_state[4]">Q1_state[4]</A> & <A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A>)) ) );


<P> --PD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15 at LABCELL_X1_Y4_N48
<P><A NAME="PD1L55">PD1L55</A> = ( !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & ( <A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & ( (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & (((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & <A HREF="#Q1_state[3]">Q1_state[3]</A>)) # (<A HREF="#Q1_state[4]">Q1_state[4]</A>))) ) ) ) # ( !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & ( !<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & ( (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & (((<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & <A HREF="#Q1_state[3]">Q1_state[3]</A>)) # (<A HREF="#Q1_state[4]">Q1_state[4]</A>))) ) ) );


<P> --PD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16 at LABCELL_X1_Y4_N24
<P><A NAME="PD1L64">PD1L64</A> = (!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & (<A HREF="#Q1_state[4]">Q1_state[4]</A> & <A HREF="#A1L6">A1L6</A>)));


<P> --ND1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir at FF_X1_Y4_N34
<P> --register power-up is low

<P><A NAME="ND1_sync2_uir">ND1_sync2_uir</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#RD5_dreg[0]">RD5_dreg[0]</A>,  ,  , VCC);


<P> --RD5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] at FF_X1_Y4_N20
<P> --register power-up is low

<P><A NAME="RD5_dreg[0]">RD5_dreg[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#RD5_din_s1">RD5_din_s1</A>,  ,  , VCC);


<P> --ND1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 at LABCELL_X7_Y5_N24
<P><A NAME="ND1L64">ND1L64</A> = (!<A HREF="#ND1_sync2_uir">ND1_sync2_uir</A> & <A HREF="#RD5_dreg[0]">RD5_dreg[0]</A>);


<P> --LD1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 at LABCELL_X7_Y6_N6
<P><A NAME="LD1L143">LD1L143</A> = ( <A HREF="#LD1L2">LD1L2</A> & ( <A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> ) );


<P> --ND1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 at MLABCELL_X3_Y5_N9
<P><A NAME="ND1L69">ND1L69</A> = (!<A HREF="#ND1_ir[1]">ND1_ir[1]</A> & (!<A HREF="#ND1_ir[0]">ND1_ir[0]</A> & (!<A HREF="#ND1_jdo[35]">ND1_jdo[35]</A> & <A HREF="#ND1_enable_action_strobe">ND1_enable_action_strobe</A>)));


<P> --EE2_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X8_Y2_N2
<P> --register power-up is low

<P><A NAME="EE2_altera_reset_synchronizer_int_chain_out">EE2_altera_reset_synchronizer_int_chain_out</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE2_altera_reset_synchronizer_int_chain[0]">EE2_altera_reset_synchronizer_int_chain[0]</A>,  ,  , VCC);


<P> --DE1L13 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|always2~0 at MLABCELL_X8_Y2_N3
<P><A NAME="DE1L13">DE1L13</A> = ( <A HREF="#EE2_altera_reset_synchronizer_int_chain_out">EE2_altera_reset_synchronizer_int_chain_out</A> ) # ( !<A HREF="#EE2_altera_reset_synchronizer_int_chain_out">EE2_altera_reset_synchronizer_int_chain_out</A> & ( !<A HREF="#DE1_r_sync_rst_chain[2]">DE1_r_sync_rst_chain[2]</A> ) );


<P> --ND1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] at FF_X4_Y5_N49
<P> --register power-up is low

<P><A NAME="ND1_jdo[26]">ND1_jdo[26]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[26]">PD1_sr[26]</A>,  ,  , VCC);


<P> --ND1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] at FF_X3_Y4_N41
<P> --register power-up is low

<P><A NAME="ND1_jdo[27]">ND1_jdo[27]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[27]">PD1_sr[27]</A>,  ,  , VCC);


<P> --ND1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] at FF_X3_Y4_N7
<P> --register power-up is low

<P><A NAME="ND1_jdo[28]">ND1_jdo[28]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[28]">PD1_sr[28]</A>,  ,  , VCC);


<P> --ND1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] at FF_X3_Y5_N28
<P> --register power-up is low

<P><A NAME="ND1_jdo[29]">ND1_jdo[29]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[29]">PD1_sr[29]</A>,  ,  , VCC);


<P> --ND1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] at FF_X6_Y6_N13
<P> --register power-up is low

<P><A NAME="ND1_jdo[30]">ND1_jdo[30]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[30]">PD1_sr[30]</A>,  ,  , VCC);


<P> --ND1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] at FF_X3_Y4_N58
<P> --register power-up is low

<P><A NAME="ND1_jdo[31]">ND1_jdo[31]</A> = DFFEAS(<A HREF="#ND1L53">ND1L53</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --ND1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] at FF_X3_Y5_N50
<P> --register power-up is low

<P><A NAME="ND1_jdo[32]">ND1_jdo[32]</A> = DFFEAS(<A HREF="#ND1L55">ND1L55</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --ND1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] at FF_X3_Y5_N5
<P> --register power-up is low

<P><A NAME="ND1_jdo[33]">ND1_jdo[33]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[33]">PD1_sr[33]</A>,  ,  , VCC);


<P> --VB1_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[32] at LABCELL_X11_Y8_N36
<P><A NAME="VB1_src_data[32]">VB1_src_data[32]</A> = ((<A HREF="#SC1_d_byteenable[0]">SC1_d_byteenable[0]</A> & <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>)) # (<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>);


<P> --LD1L141 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 at MLABCELL_X3_Y5_N33
<P><A NAME="LD1L141">LD1L141</A> = ( <A HREF="#LD1L2">LD1L2</A> & ( <A HREF="#ND1L69">ND1L69</A> & ( (!<A HREF="#ND1_jdo[34]">ND1_jdo[34]</A>) # (!<A HREF="#ND1_jdo[17]">ND1_jdo[17]</A>) ) ) ) # ( !<A HREF="#LD1L2">LD1L2</A> & ( <A HREF="#ND1L69">ND1L69</A> & ( (<A HREF="#ND1_jdo[34]">ND1_jdo[34]</A> & !<A HREF="#ND1_jdo[17]">ND1_jdo[17]</A>) ) ) );


<P> --MD1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr at LABCELL_X2_Y4_N36
<P><A NAME="MD1_virtual_state_cdr">MD1_virtual_state_cdr</A> = ( <A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & ( (!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & <A HREF="#Q1_state[3]">Q1_state[3]</A>) ) );


<P> --PD1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 at FF_X3_Y4_N20
<P> --register power-up is low

<P><A NAME="PD1_DRsize.100">PD1_DRsize.100</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#MD1_virtual_state_uir">MD1_virtual_state_uir</A>, <A HREF="#PD1L5">PD1L5</A>,  ,  , VCC);


<P> --PD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17 at LABCELL_X1_Y3_N48
<P><A NAME="PD1L65">PD1L65</A> = ( <A HREF="#A1L6">A1L6</A> & ( <A HREF="#MD1L3">MD1L3</A> & ( (<A HREF="#PD1_DRsize.100">PD1_DRsize.100</A>) # (<A HREF="#PD1_sr[36]">PD1_sr[36]</A>) ) ) ) # ( !<A HREF="#A1L6">A1L6</A> & ( <A HREF="#MD1L3">MD1L3</A> & ( (<A HREF="#PD1_sr[36]">PD1_sr[36]</A> & !<A HREF="#PD1_DRsize.100">PD1_DRsize.100</A>) ) ) ) # ( <A HREF="#A1L6">A1L6</A> & ( !<A HREF="#MD1L3">MD1L3</A> & ( <A HREF="#PD1L100">PD1L100</A> ) ) ) # ( !<A HREF="#A1L6">A1L6</A> & ( !<A HREF="#MD1L3">MD1L3</A> & ( <A HREF="#PD1L100">PD1L100</A> ) ) );


<P> --SC1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1 at LABCELL_X13_Y6_N9
<P><A NAME="SC1L232">SC1L232</A> = ( <A HREF="#SC1L231">SC1L231</A> & ( !<A HREF="#SC1L270Q">SC1L270Q</A> ) );


<P> --SC1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0 at LABCELL_X13_Y7_N51
<P><A NAME="SC1L229">SC1L229</A> = ( <A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & ( (!<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A> & <A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A>) ) ) # ( !<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & ( (!<A HREF="#SC1_D_iw[3]">SC1_D_iw[3]</A> & (<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & <A HREF="#SC1_D_iw[1]">SC1_D_iw[1]</A>)) ) );


<P> --SC1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1 at LABCELL_X13_Y7_N27
<P><A NAME="SC1L230">SC1L230</A> = (!<A HREF="#SC1L229">SC1L229</A>) # (<A HREF="#SC1_D_iw[4]">SC1_D_iw[4]</A>);


<P> --SC1L385 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0 at LABCELL_X11_Y8_N57
<P><A NAME="SC1L385">SC1L385</A> = ( <A HREF="#SC1L122">SC1L122</A> & ( (!<A HREF="#SC1L230">SC1L230</A> & ((<A HREF="#SC1L232">SC1L232</A>))) # (<A HREF="#SC1L230">SC1L230</A> & ((!<A HREF="#SC1L114">SC1L114</A>) # (!<A HREF="#SC1L232">SC1L232</A>))) ) ) # ( !<A HREF="#SC1L122">SC1L122</A> & ( (!<A HREF="#SC1L114">SC1L114</A>) # (!<A HREF="#SC1L230">SC1L230</A> $ (!<A HREF="#SC1L232">SC1L232</A>)) ) );


<P> --AD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 at LABCELL_X4_Y5_N6
<P><A NAME="AD1L2">AD1L2</A> = ( !<A HREF="#VC1_address[2]">VC1_address[2]</A> & ( (!<A HREF="#VC1_address[1]">VC1_address[1]</A> & <A HREF="#AD1L1">AD1L1</A>) ) );


<P> --DD1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error at FF_X8_Y4_N55
<P> --register power-up is low

<P><A NAME="DD1_monitor_error">DD1_monitor_error</A> = DFFEAS(<A HREF="#DD1L6">DD1L6</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --AD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 at MLABCELL_X8_Y5_N24
<P><A NAME="AD1L8">AD1L8</A> = ( <A HREF="#VC1_address[0]">VC1_address[0]</A> & ( (<A HREF="#AD1L2">AD1L2</A> & !<A HREF="#AD1_oci_ienable[0]">AD1_oci_ienable[0]</A>) ) ) # ( !<A HREF="#VC1_address[0]">VC1_address[0]</A> & ( (<A HREF="#AD1L2">AD1L2</A> & <A HREF="#DD1_monitor_error">DD1_monitor_error</A>) ) );


<P> --T1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0 at LABCELL_X10_Y3_N21
<P><A NAME="T1L79">T1L79</A> = ( <A HREF="#V1L2">V1L2</A> & ( (<A HREF="#BC1L7">BC1L7</A> & (!<A HREF="#XB1L6Q">XB1L6Q</A> & (<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & !<A HREF="#T1L70Q">T1L70Q</A>))) ) );


<P> --T1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo at LABCELL_X9_Y3_N3
<P><A NAME="T1_wr_rfifo">T1_wr_rfifo</A> = ( <A HREF="#DB1L55Q">DB1L55Q</A> & ( !<A HREF="#MB2_b_full">MB2_b_full</A> ) );


<P> --DB1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0] at FF_X2_Y3_N37
<P> --register power-up is low

<P><A NAME="DB1_wdata[0]">DB1_wdata[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#A1L6">A1L6</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND, <A HREF="#DB1L107">DB1L107</A>);


<P> --PB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X9_Y2_N31
<P> --register power-up is low

<P><A NAME="PB4_counter_reg_bit[0]">PB4_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#PB4_counter_comb_bita0">PB4_counter_comb_bita0</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>,  ,  ,  ,  );


<P> --PB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X9_Y2_N34
<P> --register power-up is low

<P><A NAME="PB4_counter_reg_bit[1]">PB4_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#PB4_counter_comb_bita1">PB4_counter_comb_bita1</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>,  ,  ,  ,  );


<P> --PB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X9_Y2_N37
<P> --register power-up is low

<P><A NAME="PB4_counter_reg_bit[2]">PB4_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#PB4_counter_comb_bita2">PB4_counter_comb_bita2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>,  ,  ,  ,  );


<P> --PB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X9_Y2_N40
<P> --register power-up is low

<P><A NAME="PB4_counter_reg_bit[3]">PB4_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#PB4_counter_comb_bita3">PB4_counter_comb_bita3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>,  ,  ,  ,  );


<P> --PB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X9_Y2_N43
<P> --register power-up is low

<P><A NAME="PB4_counter_reg_bit[4]">PB4_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#PB4_counter_comb_bita4">PB4_counter_comb_bita4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>,  ,  ,  ,  );


<P> --PB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X9_Y2_N46
<P> --register power-up is low

<P><A NAME="PB4_counter_reg_bit[5]">PB4_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#PB4_counter_comb_bita5">PB4_counter_comb_bita5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A>,  ,  ,  ,  );


<P> --PB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X7_Y2_N31
<P> --register power-up is low

<P><A NAME="PB3_counter_reg_bit[0]">PB3_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#PB3_counter_comb_bita0">PB3_counter_comb_bita0</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#T1L74">T1L74</A>,  ,  ,  ,  );


<P> --PB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X7_Y2_N34
<P> --register power-up is low

<P><A NAME="PB3_counter_reg_bit[1]">PB3_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#PB3_counter_comb_bita1">PB3_counter_comb_bita1</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#T1L74">T1L74</A>,  ,  ,  ,  );


<P> --PB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X7_Y2_N37
<P> --register power-up is low

<P><A NAME="PB3_counter_reg_bit[2]">PB3_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#PB3_counter_comb_bita2">PB3_counter_comb_bita2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#T1L74">T1L74</A>,  ,  ,  ,  );


<P> --PB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X7_Y2_N40
<P> --register power-up is low

<P><A NAME="PB3_counter_reg_bit[3]">PB3_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#PB3_counter_comb_bita3">PB3_counter_comb_bita3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#T1L74">T1L74</A>,  ,  ,  ,  );


<P> --PB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X7_Y2_N43
<P> --register power-up is low

<P><A NAME="PB3_counter_reg_bit[4]">PB3_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#PB3_counter_comb_bita4">PB3_counter_comb_bita4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#T1L74">T1L74</A>,  ,  ,  ,  );


<P> --PB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X7_Y2_N46
<P> --register power-up is low

<P><A NAME="PB3_counter_reg_bit[5]">PB3_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#PB3_counter_comb_bita5">PB3_counter_comb_bita5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#T1L74">T1L74</A>,  ,  ,  ,  );


<P> --T1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2 at LABCELL_X11_Y3_N21
<P><A NAME="T1L75">T1L75</A> = ( <A HREF="#T1L73">T1L73</A> & ( (!<A HREF="#XB1L6Q">XB1L6Q</A> & (<A HREF="#YB1L35">YB1L35</A> & <A HREF="#BC1L7">BC1L7</A>)) ) );


<P> --Z1L8 is nios_system:u0|raminfr_be:raminfr_be_0|RAM_D~21 at LABCELL_X9_Y5_N30
<P><A NAME="Z1L8">Z1L8</A> = ( <A HREF="#BC1L13">BC1L13</A> & ( <A HREF="#SC1_d_byteenable[0]">SC1_d_byteenable[0]</A> & ( (!<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A> & (!<A HREF="#XB2L8Q">XB2L8Q</A> & (!<A HREF="#BC1L11">BC1L11</A> & <A HREF="#V1L2">V1L2</A>))) ) ) );


<P> --key0_d3[1] is key0_d3[1] at FF_X8_Y2_N13
<P> --register power-up is low

<P><A NAME="key0_d3[1]">key0_d3[1]</A> = DFFEAS(<A HREF="#A1L90">A1L90</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --U1_read_mux_out is nios_system:u0|nios_system_key1:key1|read_mux_out at MLABCELL_X8_Y5_N51
<P><A NAME="U1_read_mux_out">U1_read_mux_out</A> = ( <A HREF="#key0_d3[1]">key0_d3[1]</A> & ( (!<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & !<A HREF="#SC1_W_alu_result[3]">SC1_W_alu_result[3]</A>) ) );


<P> --SC1L938 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~0 at LABCELL_X12_Y7_N48
<P><A NAME="SC1L938">SC1L938</A> = ( <A HREF="#TB3L1">TB3L1</A> & ( <A HREF="#SC1L940">SC1L940</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#YD1_q_a[16]">YD1_q_a[16]</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (<A HREF="#SC1L867">SC1L867</A> & (!<A HREF="#SC1L692">SC1L692</A>))) ) ) ) # ( !<A HREF="#TB3L1">TB3L1</A> & ( <A HREF="#SC1L940">SC1L940</A> & ( (<A HREF="#SC1L867">SC1L867</A> & (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & !<A HREF="#SC1L692">SC1L692</A>)) ) ) ) # ( <A HREF="#TB3L1">TB3L1</A> & ( !<A HREF="#SC1L940">SC1L940</A> & ( ((!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # (<A HREF="#SC1L692">SC1L692</A>)) # (<A HREF="#SC1L867">SC1L867</A>) ) ) ) # ( !<A HREF="#TB3L1">TB3L1</A> & ( !<A HREF="#SC1L940">SC1L940</A> & ( ((!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # (<A HREF="#SC1L692">SC1L692</A>)) # (<A HREF="#SC1L867">SC1L867</A>) ) ) );


<P> --SC1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb at FF_X17_Y6_N7
<P> --register power-up is low

<P><A NAME="SC1_E_invert_arith_src_msb">SC1_E_invert_arith_src_msb</A> = DFFEAS(<A HREF="#SC1L349">SC1L349</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L844 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~15 at LABCELL_X16_Y7_N15
<P><A NAME="SC1L844">SC1L844</A> = ( <A HREF="#SC1_av_ld_byte2_data[0]">SC1_av_ld_byte2_data[0]</A> & ( ((!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & <A HREF="#SC1_W_alu_result[16]">SC1_W_alu_result[16]</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#SC1_av_ld_byte2_data[0]">SC1_av_ld_byte2_data[0]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & <A HREF="#SC1_W_alu_result[16]">SC1_W_alu_result[16]</A>))) ) );


<P> --SC1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0 at LABCELL_X17_Y6_N27
<P><A NAME="SC1L249">SC1L249</A> = ( <A HREF="#SC1L772">SC1L772</A> ) # ( !<A HREF="#SC1L772">SC1L772</A> & ( (<A HREF="#SC1L228">SC1L228</A>) # (<A HREF="#SC1L250">SC1L250</A>) ) );


<P> --SC1L851 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~16 at LABCELL_X19_Y7_N3
<P><A NAME="SC1L851">SC1L851</A> = ( <A HREF="#SC1_W_alu_result[23]">SC1_W_alu_result[23]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ((!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>)))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte2_data[7]">SC1_av_ld_byte2_data[7]</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[23]">SC1_W_alu_result[23]</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte2_data[7]">SC1_av_ld_byte2_data[7]</A>) ) );


<P> --SC1L849 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~17 at LABCELL_X19_Y7_N18
<P><A NAME="SC1L849">SC1L849</A> = ( <A HREF="#SC1_W_alu_result[21]">SC1_W_alu_result[21]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte2_data[5]">SC1_av_ld_byte2_data[5]</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[21]">SC1_W_alu_result[21]</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte2_data[5]">SC1_av_ld_byte2_data[5]</A>) ) );


<P> --SC1L848 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~18 at LABCELL_X19_Y7_N21
<P><A NAME="SC1L848">SC1L848</A> = ( <A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte2_data[4]">SC1_av_ld_byte2_data[4]</A>) ) ) # ( !<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & (<A HREF="#SC1_W_alu_result[20]">SC1_W_alu_result[20]</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte2_data[4]">SC1_av_ld_byte2_data[4]</A>)))) ) );


<P> --SC1L847 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~19 at LABCELL_X19_Y7_N36
<P><A NAME="SC1L847">SC1L847</A> = ( <A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & ( <A HREF="#SC1_W_alu_result[19]">SC1_W_alu_result[19]</A> & ( (<A HREF="#SC1_av_ld_byte2_data[3]">SC1_av_ld_byte2_data[3]</A> & <A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & ( <A HREF="#SC1_W_alu_result[19]">SC1_W_alu_result[19]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & ((!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (<A HREF="#SC1_av_ld_byte2_data[3]">SC1_av_ld_byte2_data[3]</A>)) ) ) ) # ( <A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & ( !<A HREF="#SC1_W_alu_result[19]">SC1_W_alu_result[19]</A> & ( (<A HREF="#SC1_av_ld_byte2_data[3]">SC1_av_ld_byte2_data[3]</A> & <A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & ( !<A HREF="#SC1_W_alu_result[19]">SC1_W_alu_result[19]</A> & ( (<A HREF="#SC1_av_ld_byte2_data[3]">SC1_av_ld_byte2_data[3]</A> & <A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) );


<P> --SC1L846 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~20 at LABCELL_X22_Y7_N39
<P><A NAME="SC1L846">SC1L846</A> = ( <A HREF="#SC1_W_alu_result[18]">SC1_W_alu_result[18]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & ((!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A>)))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1L932Q">SC1L932Q</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[18]">SC1_W_alu_result[18]</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1L932Q">SC1L932Q</A>) ) );


<P> --SC1L845 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~21 at LABCELL_X19_Y7_N54
<P><A NAME="SC1L845">SC1L845</A> = ( <A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & ( <A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & ( <A HREF="#SC1_av_ld_byte2_data[1]">SC1_av_ld_byte2_data[1]</A> ) ) ) # ( !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & ( <A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & ( <A HREF="#SC1_av_ld_byte2_data[1]">SC1_av_ld_byte2_data[1]</A> ) ) ) # ( !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & ( !<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & ( (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & <A HREF="#SC1_W_alu_result[17]">SC1_W_alu_result[17]</A>) ) ) );


<P> --SC1L854 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~22 at MLABCELL_X21_Y5_N39
<P><A NAME="SC1L854">SC1L854</A> = ( <A HREF="#SC1_W_alu_result[26]">SC1_W_alu_result[26]</A> & ( <A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & ( (<A HREF="#SC1_av_ld_byte3_data[2]">SC1_av_ld_byte3_data[2]</A> & <A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) ) # ( !<A HREF="#SC1_W_alu_result[26]">SC1_W_alu_result[26]</A> & ( <A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & ( (<A HREF="#SC1_av_ld_byte3_data[2]">SC1_av_ld_byte3_data[2]</A> & <A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) ) # ( <A HREF="#SC1_W_alu_result[26]">SC1_W_alu_result[26]</A> & ( !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & ((!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (<A HREF="#SC1_av_ld_byte3_data[2]">SC1_av_ld_byte3_data[2]</A>)) ) ) ) # ( !<A HREF="#SC1_W_alu_result[26]">SC1_W_alu_result[26]</A> & ( !<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & ( (<A HREF="#SC1_av_ld_byte3_data[2]">SC1_av_ld_byte3_data[2]</A> & <A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) );


<P> --SC1L853 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~23 at LABCELL_X22_Y7_N9
<P><A NAME="SC1L853">SC1L853</A> = ( <A HREF="#SC1_W_alu_result[25]">SC1_W_alu_result[25]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & ((!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A>)))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte3_data[1]">SC1_av_ld_byte3_data[1]</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[25]">SC1_W_alu_result[25]</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte3_data[1]">SC1_av_ld_byte3_data[1]</A>) ) );


<P> --SC1L856 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~24 at LABCELL_X22_Y7_N0
<P><A NAME="SC1L856">SC1L856</A> = ( <A HREF="#SC1_W_alu_result[28]">SC1_W_alu_result[28]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1L974Q">SC1L974Q</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[28]">SC1_W_alu_result[28]</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1L974Q">SC1L974Q</A>) ) );


<P> --SC1L855 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~25 at LABCELL_X22_Y7_N6
<P><A NAME="SC1L855">SC1L855</A> = ( <A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte3_data[3]">SC1_av_ld_byte3_data[3]</A>) ) ) # ( !<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & (<A HREF="#SC1_W_alu_result[27]">SC1_W_alu_result[27]</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte3_data[3]">SC1_av_ld_byte3_data[3]</A>)))) ) );


<P> --SC1L858 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~26 at LABCELL_X19_Y7_N0
<P><A NAME="SC1L858">SC1L858</A> = ( <A HREF="#SC1_W_alu_result[30]">SC1_W_alu_result[30]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte3_data[6]">SC1_av_ld_byte3_data[6]</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[30]">SC1_W_alu_result[30]</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte3_data[6]">SC1_av_ld_byte3_data[6]</A>) ) );


<P> --SC1L857 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~27 at LABCELL_X22_Y7_N3
<P><A NAME="SC1L857">SC1L857</A> = ( <A HREF="#SC1_W_alu_result[29]">SC1_W_alu_result[29]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & ((!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A>)))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte3_data[5]">SC1_av_ld_byte3_data[5]</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[29]">SC1_W_alu_result[29]</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte3_data[5]">SC1_av_ld_byte3_data[5]</A>) ) );


<P> --SC1L852 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~28 at LABCELL_X22_Y7_N54
<P><A NAME="SC1L852">SC1L852</A> = ( <A HREF="#SC1_W_alu_result[24]">SC1_W_alu_result[24]</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & (!<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte3_data[0]">SC1_av_ld_byte3_data[0]</A>)))) ) ) # ( !<A HREF="#SC1_W_alu_result[24]">SC1_W_alu_result[24]</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte3_data[0]">SC1_av_ld_byte3_data[0]</A>) ) );


<P> --SC1L850 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~29 at LABCELL_X22_Y7_N57
<P><A NAME="SC1L850">SC1L850</A> = ( <A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & <A HREF="#SC1_av_ld_byte2_data[6]">SC1_av_ld_byte2_data[6]</A>) ) ) # ( !<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A> & ( (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & ((<A HREF="#SC1_W_alu_result[22]">SC1_W_alu_result[22]</A>)))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (((<A HREF="#SC1_av_ld_byte2_data[6]">SC1_av_ld_byte2_data[6]</A>)))) ) );


<P> --SC1L859 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~30 at LABCELL_X22_Y7_N36
<P><A NAME="SC1L859">SC1L859</A> = ( <A HREF="#SC1L978Q">SC1L978Q</A> & ( ((!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & (<A HREF="#SC1_W_alu_result[31]">SC1_W_alu_result[31]</A> & !<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A>))) # (<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A>) ) ) # ( !<A HREF="#SC1L978Q">SC1L978Q</A> & ( (!<A HREF="#SC1_R_ctrl_br_cmp">SC1_R_ctrl_br_cmp</A> & (!<A HREF="#SC1_R_ctrl_ld">SC1_R_ctrl_ld</A> & (<A HREF="#SC1_W_alu_result[31]">SC1_W_alu_result[31]</A> & !<A HREF="#SC1_R_ctrl_rd_ctl_reg">SC1_R_ctrl_rd_ctl_reg</A>))) ) );


<P> --SC1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~17 at LABCELL_X18_Y8_N0
<P><A NAME="SC1L609">SC1L609</A> = ( <A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & ( <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (!<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) );


<P> --SC1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl at LABCELL_X18_Y8_N39
<P><A NAME="SC1_D_op_wrctl">SC1_D_op_wrctl</A> = (<A HREF="#SC1L579">SC1L579</A> & <A HREF="#SC1L609">SC1L609</A>);


<P> --AD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 at LABCELL_X4_Y5_N12
<P><A NAME="AD1L12">AD1L12</A> = ( <A HREF="#VC1_write">VC1_write</A> & ( !<A HREF="#VC1_address[2]">VC1_address[2]</A> & ( (<A HREF="#VC1_address[0]">VC1_address[0]</A> & (<A HREF="#VC1_debugaccess">VC1_debugaccess</A> & (<A HREF="#AD1L1">AD1L1</A> & !<A HREF="#VC1_address[1]">VC1_address[1]</A>))) ) ) );


<P> --MB1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X9_Y3_N13
<P> --register power-up is low

<P><A NAME="MB1_b_full">MB1_b_full</A> = DFFEAS(<A HREF="#MB1L4">MB1L4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X9_Y3_N40
<P> --register power-up is low

<P><A NAME="QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> = DFFEAS(<A HREF="#QB1_counter_comb_bita3">QB1_counter_comb_bita3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#MB1L1">MB1L1</A>,  ,  ,  ,  );


<P> --QB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X9_Y3_N31
<P> --register power-up is low

<P><A NAME="QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> = DFFEAS(<A HREF="#QB1_counter_comb_bita0">QB1_counter_comb_bita0</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#MB1L1">MB1L1</A>,  ,  ,  ,  );


<P> --QB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X9_Y3_N38
<P> --register power-up is low

<P><A NAME="QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A> = DFFEAS(<A HREF="#QB1_counter_comb_bita2">QB1_counter_comb_bita2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#MB1L1">MB1L1</A>,  ,  ,  ,  );


<P> --QB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X9_Y3_N35
<P> --register power-up is low

<P><A NAME="QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A> = DFFEAS(<A HREF="#QB1_counter_comb_bita1">QB1_counter_comb_bita1</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#MB1L1">MB1L1</A>,  ,  ,  ,  );


<P> --T1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0 at LABCELL_X10_Y3_N9
<P><A NAME="T1L57">T1L57</A> = ( <A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> & ( <A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> ) ) # ( !<A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> & ( (<A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> & ((<A HREF="#QB1L30Q">QB1L30Q</A>) # (<A HREF="#QB1L28Q">QB1L28Q</A>))) ) );


<P> --QB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X9_Y3_N46
<P> --register power-up is low

<P><A NAME="QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A> = DFFEAS(<A HREF="#QB1_counter_comb_bita5">QB1_counter_comb_bita5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#MB1L1">MB1L1</A>,  ,  ,  ,  );


<P> --QB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X9_Y3_N43
<P> --register power-up is low

<P><A NAME="QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A> = DFFEAS(<A HREF="#QB1_counter_comb_bita4">QB1_counter_comb_bita4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#MB1L1">MB1L1</A>,  ,  ,  ,  );


<P> --T1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1 at LABCELL_X9_Y3_N6
<P><A NAME="T1L58">T1L58</A> = ( !<A HREF="#MB1_b_full">MB1_b_full</A> & ( (!<A HREF="#T1L57">T1L57</A> & (!<A HREF="#QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A> & !<A HREF="#QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A>)) ) );


<P> --DB1L57Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 at FF_X9_Y3_N17
<P> --register power-up is low

<P><A NAME="DB1L57Q">DB1L57Q</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#DB1L56">DB1L56</A>, !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>, GND);


<P> --T1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0 at LABCELL_X10_Y3_N57
<P><A NAME="T1L83">T1L83</A> = ( <A HREF="#T1_read_0">T1_read_0</A> & ( (<A HREF="#DB1L57Q">DB1L57Q</A> & <A HREF="#MB2L9Q">MB2L9Q</A>) ) ) # ( !<A HREF="#T1_read_0">T1_read_0</A> & ( ((<A HREF="#DB1L57Q">DB1L57Q</A> & <A HREF="#MB2L9Q">MB2L9Q</A>)) # (<A HREF="#T1_pause_irq">T1_pause_irq</A>) ) );


<P> --T1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0 at LABCELL_X11_Y3_N18
<P><A NAME="T1L59">T1L59</A> = ( <A HREF="#T1L26">T1L26</A> & ( <A HREF="#T1L18">T1L18</A> ) ) # ( !<A HREF="#T1L26">T1L26</A> & ( (<A HREF="#T1L18">T1L18</A> & ((<A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A>) # (<A HREF="#T1L22">T1L22</A>))) ) );


<P> --T1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1 at LABCELL_X11_Y3_N54
<P><A NAME="T1L60">T1L60</A> = ( !<A HREF="#T1L6">T1L6</A> & ( (!<A HREF="#T1L14">T1L14</A> & (!<A HREF="#T1L2">T1L2</A> & (!<A HREF="#T1L59">T1L59</A> & !<A HREF="#T1L10">T1L10</A>))) ) );


<P> --SC1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~1 at LABCELL_X23_Y6_N12
<P><A NAME="SC1L239">SC1L239</A> = ( <A HREF="#SC1L238">SC1L238</A> & ( <A HREF="#SC1L592">SC1L592</A> & ( <A HREF="#SC1L579">SC1L579</A> ) ) ) # ( !<A HREF="#SC1L238">SC1L238</A> & ( <A HREF="#SC1L592">SC1L592</A> & ( <A HREF="#SC1L579">SC1L579</A> ) ) ) # ( <A HREF="#SC1L238">SC1L238</A> & ( !<A HREF="#SC1L592">SC1L592</A> & ( <A HREF="#SC1L579">SC1L579</A> ) ) ) # ( !<A HREF="#SC1L238">SC1L238</A> & ( !<A HREF="#SC1L592">SC1L592</A> & ( (<A HREF="#SC1L594">SC1L594</A> & <A HREF="#SC1L579">SC1L579</A>) ) ) );


<P> --SC1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt at LABCELL_X23_Y7_N6
<P><A NAME="SC1_R_ctrl_rot_right_nxt">SC1_R_ctrl_rot_right_nxt</A> = (<A HREF="#SC1L593">SC1L593</A> & <A HREF="#SC1L579">SC1L579</A>);


<P> --SC1L475 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~18 at LABCELL_X23_Y7_N18
<P><A NAME="SC1L475">SC1L475</A> = ( <A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ( <A HREF="#SC1L395">SC1L395</A> ) ) # ( !<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ( <A HREF="#SC1_E_shift_rot_result[30]">SC1_E_shift_rot_result[30]</A> ) );


<P> --AD1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] at FF_X8_Y5_N59
<P> --register power-up is low

<P><A NAME="AD1_oci_ienable[31]">AD1_oci_ienable[31]</A> = DFFEAS(<A HREF="#AD1L7">AD1L7</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#AD1L12">AD1L12</A>,  ,  ,  ,  );


<P> --AD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~1 at MLABCELL_X8_Y5_N45
<P><A NAME="AD1L9">AD1L9</A> = ( <A HREF="#VC1_address[0]">VC1_address[0]</A> & ( (<A HREF="#AD1_oci_ienable[31]">AD1_oci_ienable[31]</A> & <A HREF="#AD1L2">AD1L2</A>) ) );


<P> --SC1L564 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0 at LABCELL_X13_Y7_N9
<P><A NAME="SC1L564">SC1L564</A> = ( <A HREF="#SC1L229">SC1L229</A> & ( <A HREF="#SC1L270Q">SC1L270Q</A> ) ) # ( !<A HREF="#SC1L229">SC1L229</A> & ( (!<A HREF="#SC1L231">SC1L231</A>) # (<A HREF="#SC1L270Q">SC1L270Q</A>) ) );


<P> --SC1L383 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~1 at LABCELL_X11_Y8_N0
<P><A NAME="SC1L383">SC1L383</A> = ( <A HREF="#SC1L122">SC1L122</A> & ( (!<A HREF="#SC1L230">SC1L230</A> & ((<A HREF="#SC1L232">SC1L232</A>))) # (<A HREF="#SC1L230">SC1L230</A> & ((!<A HREF="#SC1L232">SC1L232</A>) # (<A HREF="#SC1L114">SC1L114</A>))) ) ) # ( !<A HREF="#SC1L122">SC1L122</A> & ( (!<A HREF="#SC1L230">SC1L230</A> $ (!<A HREF="#SC1L232">SC1L232</A>)) # (<A HREF="#SC1L114">SC1L114</A>) ) );


<P> --ND1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] at FF_X3_Y5_N47
<P> --register power-up is low

<P><A NAME="ND1_jdo[19]">ND1_jdo[19]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[19]">PD1_sr[19]</A>,  ,  , VCC);


<P> --ND1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] at FF_X7_Y5_N20
<P> --register power-up is low

<P><A NAME="ND1_jdo[18]">ND1_jdo[18]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[18]">PD1_sr[18]</A>,  ,  , VCC);


<P> --DD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 at MLABCELL_X6_Y5_N9
<P><A NAME="DD1L2">DD1L2</A> = ((!<A HREF="#ND1_jdo[18]">ND1_jdo[18]</A> & <A HREF="#DD1_break_on_reset">DD1_break_on_reset</A>)) # (<A HREF="#ND1_jdo[19]">ND1_jdo[19]</A>);


<P> --RD1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 at FF_X10_Y6_N31
<P> --register power-up is low

<P><A NAME="RD1_din_s1">RD1_din_s1</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , VCC);


<P> --VC1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3] at FF_X8_Y5_N5
<P> --register power-up is low

<P><A NAME="VC1_writedata[3]">VC1_writedata[3]</A> = DFFEAS(<A HREF="#VB1L25">VB1L25</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --AD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 at MLABCELL_X8_Y5_N39
<P><A NAME="AD1L11">AD1L11</A> = (!<A HREF="#AD1L13">AD1L13</A> & ((<A HREF="#AD1_oci_single_step_mode">AD1_oci_single_step_mode</A>))) # (<A HREF="#AD1L13">AD1L13</A> & (<A HREF="#VC1_writedata[3]">VC1_writedata[3]</A>));


<P> --SC1L565 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1 at LABCELL_X13_Y8_N30
<P><A NAME="SC1L565">SC1L565</A> = ( <A HREF="#YC2_q_b[24]">YC2_q_b[24]</A> & ( (!<A HREF="#SC1L230">SC1L230</A> & (<A HREF="#YC2_q_b[0]">YC2_q_b[0]</A>)) # (<A HREF="#SC1L230">SC1L230</A> & (((!<A HREF="#SC1L232">SC1L232</A>) # (<A HREF="#YC2_q_b[8]">YC2_q_b[8]</A>)))) ) ) # ( !<A HREF="#YC2_q_b[24]">YC2_q_b[24]</A> & ( (!<A HREF="#SC1L230">SC1L230</A> & (<A HREF="#YC2_q_b[0]">YC2_q_b[0]</A>)) # (<A HREF="#SC1L230">SC1L230</A> & (((<A HREF="#SC1L232">SC1L232</A> & <A HREF="#YC2_q_b[8]">YC2_q_b[8]</A>)))) ) );


<P> --SC1L384 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~2 at LABCELL_X11_Y8_N3
<P><A NAME="SC1L384">SC1L384</A> = ( <A HREF="#SC1L122">SC1L122</A> & ( (!<A HREF="#SC1L230">SC1L230</A> $ (!<A HREF="#SC1L232">SC1L232</A>)) # (<A HREF="#SC1L114">SC1L114</A>) ) ) # ( !<A HREF="#SC1L122">SC1L122</A> & ( (!<A HREF="#SC1L230">SC1L230</A> & ((<A HREF="#SC1L232">SC1L232</A>))) # (<A HREF="#SC1L230">SC1L230</A> & ((!<A HREF="#SC1L232">SC1L232</A>) # (<A HREF="#SC1L114">SC1L114</A>))) ) );


<P> --SC1L566 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~2 at LABCELL_X13_Y8_N0
<P><A NAME="SC1L566">SC1L566</A> = ( <A HREF="#SC1L232">SC1L232</A> & ( (!<A HREF="#SC1L230">SC1L230</A> & ((<A HREF="#YC2_q_b[1]">YC2_q_b[1]</A>))) # (<A HREF="#SC1L230">SC1L230</A> & (<A HREF="#YC2_q_b[9]">YC2_q_b[9]</A>)) ) ) # ( !<A HREF="#SC1L232">SC1L232</A> & ( (!<A HREF="#SC1L230">SC1L230</A> & (<A HREF="#YC2_q_b[1]">YC2_q_b[1]</A>)) # (<A HREF="#SC1L230">SC1L230</A> & ((<A HREF="#YC2_q_b[25]">YC2_q_b[25]</A>))) ) );


<P> --SC1L567 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3 at LABCELL_X13_Y8_N24
<P><A NAME="SC1L567">SC1L567</A> = ( <A HREF="#YC2_q_b[10]">YC2_q_b[10]</A> & ( (!<A HREF="#SC1L230">SC1L230</A> & (((<A HREF="#YC2_q_b[2]">YC2_q_b[2]</A>)))) # (<A HREF="#SC1L230">SC1L230</A> & (((<A HREF="#YC2_q_b[26]">YC2_q_b[26]</A>)) # (<A HREF="#SC1L232">SC1L232</A>))) ) ) # ( !<A HREF="#YC2_q_b[10]">YC2_q_b[10]</A> & ( (!<A HREF="#SC1L230">SC1L230</A> & (((<A HREF="#YC2_q_b[2]">YC2_q_b[2]</A>)))) # (<A HREF="#SC1L230">SC1L230</A> & (!<A HREF="#SC1L232">SC1L232</A> & ((<A HREF="#YC2_q_b[26]">YC2_q_b[26]</A>)))) ) );


<P> --DE1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0] at FF_X8_Y2_N35
<P> --register power-up is low

<P><A NAME="DE1_altera_reset_synchronizer_int_chain[0]">DE1_altera_reset_synchronizer_int_chain[0]</A> = DFFEAS(<A HREF="#DE1L6">DE1L6</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SC1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~3 at LABCELL_X11_Y8_N54
<P><A NAME="SC1L382">SC1L382</A> = ( <A HREF="#SC1L122">SC1L122</A> & ( (!<A HREF="#SC1L114">SC1L114</A>) # (!<A HREF="#SC1L230">SC1L230</A> $ (!<A HREF="#SC1L232">SC1L232</A>)) ) ) # ( !<A HREF="#SC1L122">SC1L122</A> & ( (!<A HREF="#SC1L230">SC1L230</A> & ((<A HREF="#SC1L232">SC1L232</A>))) # (<A HREF="#SC1L230">SC1L230</A> & ((!<A HREF="#SC1L114">SC1L114</A>) # (!<A HREF="#SC1L232">SC1L232</A>))) ) );


<P> --VC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0 at MLABCELL_X8_Y5_N6
<P><A NAME="VC1L79">VC1L79</A> = (<A HREF="#AD1L2">AD1L2</A> & ((!<A HREF="#VC1_address[0]">VC1_address[0]</A> & ((<A HREF="#DD1_monitor_ready">DD1_monitor_ready</A>))) # (<A HREF="#VC1_address[0]">VC1_address[0]</A> & (<A HREF="#AD1_oci_ienable[31]">AD1_oci_ienable[31]</A>))));


<P> --DD1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go at FF_X6_Y5_N25
<P> --register power-up is low

<P><A NAME="DD1_monitor_go">DD1_monitor_go</A> = DFFEAS(<A HREF="#DD1L8">DD1L8</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --VC1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1 at MLABCELL_X8_Y5_N9
<P><A NAME="VC1L80">VC1L80</A> = (<A HREF="#AD1L2">AD1L2</A> & ((!<A HREF="#VC1_address[0]">VC1_address[0]</A> & ((<A HREF="#DD1_monitor_go">DD1_monitor_go</A>))) # (<A HREF="#VC1_address[0]">VC1_address[0]</A> & (<A HREF="#AD1_oci_ienable[31]">AD1_oci_ienable[31]</A>))));


<P> --VC1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2 at MLABCELL_X8_Y5_N0
<P><A NAME="VC1L81">VC1L81</A> = (<A HREF="#AD1L2">AD1L2</A> & ((!<A HREF="#VC1_address[0]">VC1_address[0]</A> & ((<A HREF="#AD1_oci_single_step_mode">AD1_oci_single_step_mode</A>))) # (<A HREF="#VC1_address[0]">VC1_address[0]</A> & (<A HREF="#AD1_oci_ienable[31]">AD1_oci_ienable[31]</A>))));


<P> --SC1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27] at FF_X13_Y8_N44
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[27]">SC1_d_writedata[27]</A> = DFFEAS(<A HREF="#SC1L568">SC1L568</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~27 at LABCELL_X9_Y9_N39
<P><A NAME="VB2L52">VB2L52</A> = ( <A HREF="#SC1_d_writedata[27]">SC1_d_writedata[27]</A> & ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> ) );


<P> --SC1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28] at FF_X13_Y8_N8
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[28]">SC1_d_writedata[28]</A> = DFFEAS(<A HREF="#SC1L569">SC1L569</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~28 at LABCELL_X13_Y9_N54
<P><A NAME="VB2L53">VB2L53</A> = (<A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[28]">SC1_d_writedata[28]</A>);


<P> --SC1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29] at FF_X13_Y8_N20
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[29]">SC1_d_writedata[29]</A> = DFFEAS(<A HREF="#SC1L570">SC1L570</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~29 at LABCELL_X13_Y9_N45
<P><A NAME="VB2L54">VB2L54</A> = ( <A HREF="#SC1_d_writedata[29]">SC1_d_writedata[29]</A> & ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> ) );


<P> --SC1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30] at FF_X13_Y8_N23
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[30]">SC1_d_writedata[30]</A> = DFFEAS(<A HREF="#SC1L571">SC1L571</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~30 at LABCELL_X11_Y10_N9
<P><A NAME="VB2L55">VB2L55</A> = ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( <A HREF="#SC1_d_writedata[30]">SC1_d_writedata[30]</A> ) );


<P> --SC1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31] at FF_X13_Y8_N56
<P> --register power-up is low

<P><A NAME="SC1_d_writedata[31]">SC1_d_writedata[31]</A> = DFFEAS(<A HREF="#SC1L572">SC1L572</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --VB2L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|src_payload~31 at LABCELL_X9_Y9_N42
<P><A NAME="VB2L56">VB2L56</A> = ( <A HREF="#VB2_saved_grant[0]">VB2_saved_grant[0]</A> & ( <A HREF="#SC1_d_writedata[31]">SC1_d_writedata[31]</A> ) );


<P> --SC1L949 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~1 at LABCELL_X12_Y7_N57
<P><A NAME="SC1L949">SC1L949</A> = ( <A HREF="#SC1L951">SC1L951</A> & ( <A HREF="#SC1L867">SC1L867</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (<A HREF="#YD1_q_a[19]">YD1_q_a[19]</A> & (<A HREF="#TB3L1">TB3L1</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((!<A HREF="#SC1L692">SC1L692</A>)))) ) ) ) # ( !<A HREF="#SC1L951">SC1L951</A> & ( <A HREF="#SC1L867">SC1L867</A> ) ) # ( <A HREF="#SC1L951">SC1L951</A> & ( !<A HREF="#SC1L867">SC1L867</A> & ( (<A HREF="#YD1_q_a[19]">YD1_q_a[19]</A> & (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & <A HREF="#TB3L1">TB3L1</A>)) ) ) ) # ( !<A HREF="#SC1L951">SC1L951</A> & ( !<A HREF="#SC1L867">SC1L867</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # (<A HREF="#SC1L692">SC1L692</A>) ) ) );


<P> --T1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac at FF_X10_Y3_N55
<P> --register power-up is low

<P><A NAME="T1_ac">T1_ac</A> = DFFEAS(<A HREF="#T1L62">T1L62</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L946 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~2 at LABCELL_X16_Y5_N54
<P><A NAME="SC1L946">SC1L946</A> = ( <A HREF="#SC1L692">SC1L692</A> & ( <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ( !<A HREF="#SC1L948">SC1L948</A> ) ) ) # ( !<A HREF="#SC1L692">SC1L692</A> & ( <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ( <A HREF="#SC1L867">SC1L867</A> ) ) ) # ( <A HREF="#SC1L692">SC1L692</A> & ( !<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ( (!<A HREF="#SC1L948">SC1L948</A>) # ((<A HREF="#TB3L1">TB3L1</A> & <A HREF="#YD1_q_a[18]">YD1_q_a[18]</A>)) ) ) ) # ( !<A HREF="#SC1L692">SC1L692</A> & ( !<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ( (!<A HREF="#SC1L948">SC1L948</A>) # ((<A HREF="#TB3L1">TB3L1</A> & <A HREF="#YD1_q_a[18]">YD1_q_a[18]</A>)) ) ) );


<P> --SC1L462 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~19 at LABCELL_X23_Y7_N27
<P><A NAME="SC1L462">SC1L462</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[17]">SC1_E_shift_rot_result[17]</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[19]">SC1_E_shift_rot_result[19]</A>)));


<P> --T1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid at FF_X11_Y3_N58
<P> --register power-up is low

<P><A NAME="T1_rvalid">T1_rvalid</A> = DFFEAS(<A HREF="#T1L88">T1L88</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --T1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow at FF_X9_Y3_N1
<P> --register power-up is low

<P><A NAME="T1_woverflow">T1_woverflow</A> = DFFEAS(<A HREF="#T1L93">T1L93</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L960 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~3 at LABCELL_X11_Y6_N12
<P><A NAME="SC1L960">SC1L960</A> = ( <A HREF="#SC1L962">SC1L962</A> & ( <A HREF="#SC1L692">SC1L692</A> & ( (<A HREF="#YD1_q_a[22]">YD1_q_a[22]</A> & (<A HREF="#TB3L1">TB3L1</A> & !<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>)) ) ) ) # ( !<A HREF="#SC1L962">SC1L962</A> & ( <A HREF="#SC1L692">SC1L692</A> ) ) # ( <A HREF="#SC1L962">SC1L962</A> & ( !<A HREF="#SC1L692">SC1L692</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((<A HREF="#YD1_q_a[22]">YD1_q_a[22]</A> & <A HREF="#TB3L1">TB3L1</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (<A HREF="#SC1L867">SC1L867</A>)) ) ) ) # ( !<A HREF="#SC1L962">SC1L962</A> & ( !<A HREF="#SC1L692">SC1L692</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) # (<A HREF="#SC1L867">SC1L867</A>) ) ) );


<P> --SC1L957 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~4 at LABCELL_X13_Y5_N51
<P><A NAME="SC1L957">SC1L957</A> = ( <A HREF="#YD1_q_a[21]">YD1_q_a[21]</A> & ( <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ( (!<A HREF="#SC1L692">SC1L692</A> & (<A HREF="#SC1L867">SC1L867</A>)) # (<A HREF="#SC1L692">SC1L692</A> & ((!<A HREF="#SC1L959">SC1L959</A>))) ) ) ) # ( !<A HREF="#YD1_q_a[21]">YD1_q_a[21]</A> & ( <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ( (!<A HREF="#SC1L692">SC1L692</A> & (<A HREF="#SC1L867">SC1L867</A>)) # (<A HREF="#SC1L692">SC1L692</A> & ((!<A HREF="#SC1L959">SC1L959</A>))) ) ) ) # ( <A HREF="#YD1_q_a[21]">YD1_q_a[21]</A> & ( !<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ( (!<A HREF="#SC1L959">SC1L959</A>) # (<A HREF="#TB3L1">TB3L1</A>) ) ) ) # ( !<A HREF="#YD1_q_a[21]">YD1_q_a[21]</A> & ( !<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ( !<A HREF="#SC1L959">SC1L959</A> ) ) );


<P> --PD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18 at LABCELL_X1_Y5_N39
<P><A NAME="PD1L66">PD1L66</A> = ( <A HREF="#MD1L3">MD1L3</A> & ( <A HREF="#LD1_MonDReg[16]">LD1_MonDReg[16]</A> & ( <A HREF="#PD1_sr[18]">PD1_sr[18]</A> ) ) ) # ( !<A HREF="#MD1L3">MD1L3</A> & ( <A HREF="#LD1_MonDReg[16]">LD1_MonDReg[16]</A> & ( (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # (<A HREF="#BD1_break_readreg[16]">BD1_break_readreg[16]</A>) ) ) ) # ( <A HREF="#MD1L3">MD1L3</A> & ( !<A HREF="#LD1_MonDReg[16]">LD1_MonDReg[16]</A> & ( <A HREF="#PD1_sr[18]">PD1_sr[18]</A> ) ) ) # ( !<A HREF="#MD1L3">MD1L3</A> & ( !<A HREF="#LD1_MonDReg[16]">LD1_MonDReg[16]</A> & ( (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & <A HREF="#BD1_break_readreg[16]">BD1_break_readreg[16]</A>) ) ) );


<P> --PD1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20]~19 at LABCELL_X2_Y4_N39
<P><A NAME="PD1L34">PD1L34</A> = ( <A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & ( (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & ((!<A HREF="#Q1_state[4]">Q1_state[4]</A>) # (<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>)))) ) ) # ( !<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & ( (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & <A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A>) ) );


<P> --PD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20]~20 at LABCELL_X1_Y4_N0
<P><A NAME="PD1L35">PD1L35</A> = ( !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & ( <A HREF="#Q1_state[3]">Q1_state[3]</A> & ( (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & (((!<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A>) # (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>)) # (<A HREF="#Q1_state[4]">Q1_state[4]</A>))) ) ) ) # ( !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & ( !<A HREF="#Q1_state[3]">Q1_state[3]</A> & ( (<A HREF="#Q1_state[4]">Q1_state[4]</A> & <A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A>) ) ) );


<P> --PD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 at MLABCELL_X3_Y4_N51
<P><A NAME="PD1L5">PD1L5</A> = (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & !<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A>);


<P> --PD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~21 at MLABCELL_X3_Y5_N18
<P><A NAME="PD1L67">PD1L67</A> = ( <A HREF="#DD1_monitor_error">DD1_monitor_error</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#PD1L5">PD1L5</A>)) # (<A HREF="#MD1L3">MD1L3</A> & ((<A HREF="#PD1_sr[35]">PD1_sr[35]</A>))) ) ) # ( !<A HREF="#DD1_monitor_error">DD1_monitor_error</A> & ( (<A HREF="#MD1L3">MD1L3</A> & <A HREF="#PD1_sr[35]">PD1_sr[35]</A>) ) );


<P> --DB1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1] at FF_X6_Y2_N8
<P> --register power-up is low

<P><A NAME="DB1_wdata[1]">DB1_wdata[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1_td_shift[5]">DB1_td_shift[5]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND, <A HREF="#DB1L91">DB1L91</A>);


<P> --DB1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2] at FF_X6_Y2_N11
<P> --register power-up is low

<P><A NAME="DB1_wdata[2]">DB1_wdata[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L93">DB1L93</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#DB1L91">DB1L91</A>);


<P> --DB1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3] at FF_X6_Y2_N50
<P> --register power-up is low

<P><A NAME="DB1_wdata[3]">DB1_wdata[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1_td_shift[7]">DB1_td_shift[7]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND, <A HREF="#DB1L91">DB1L91</A>);


<P> --DB1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4] at FF_X6_Y2_N53
<P> --register power-up is low

<P><A NAME="DB1_wdata[4]">DB1_wdata[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L96">DB1L96</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#DB1L91">DB1L91</A>);


<P> --DB1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5] at FF_X6_Y2_N44
<P> --register power-up is low

<P><A NAME="DB1_wdata[5]">DB1_wdata[5]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L98">DB1L98</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#DB1L91">DB1L91</A>);


<P> --DB1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6] at FF_X6_Y2_N47
<P> --register power-up is low

<P><A NAME="DB1_wdata[6]">DB1_wdata[6]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L100">DB1L100</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#DB1L91">DB1L91</A>);


<P> --DB1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7] at FF_X6_Y2_N38
<P> --register power-up is low

<P><A NAME="DB1_wdata[7]">DB1_wdata[7]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#A1L6">A1L6</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND, <A HREF="#DB1L91">DB1L91</A>);


<P> --T1L63 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|always2~0 at LABCELL_X11_Y6_N54
<P><A NAME="T1L63">T1L63</A> = ( <A HREF="#DB1_rst1">DB1_rst1</A> & ( <A HREF="#SC1_d_write">SC1_d_write</A> & ( (<A HREF="#BC1L7">BC1L7</A> & (!<A HREF="#AC1L12Q">AC1L12Q</A> & (!<A HREF="#XB1_mem_used[1]">XB1_mem_used[1]</A> & !<A HREF="#T1L70Q">T1L70Q</A>))) ) ) );


<P> --T1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0 at LABCELL_X9_Y3_N27
<P><A NAME="T1L77">T1L77</A> = ( <A HREF="#T1L63">T1L63</A> & ( (!<A HREF="#MB1_b_full">MB1_b_full</A> & !<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>) ) );


<P> --MB1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X9_Y3_N21
<P><A NAME="MB1L6">MB1L6</A> = ( !<A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A> & ( (!<A HREF="#QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A> & (!<A HREF="#QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A> & !<A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A>)) ) );


<P> --MB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1 at LABCELL_X9_Y3_N54
<P><A NAME="MB1L7">MB1L7</A> = ( <A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> & ( (!<A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A> & (<A HREF="#MB1L6">MB1L6</A> & <A HREF="#T1L85">T1L85</A>)) ) );


<P> --MB1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2 at LABCELL_X9_Y3_N24
<P><A NAME="MB1L8">MB1L8</A> = (((!<A HREF="#MB1L7">MB1L7</A> & <A HREF="#MB1_b_non_empty">MB1_b_non_empty</A>)) # (<A HREF="#T1_fifo_wr">T1_fifo_wr</A>)) # (<A HREF="#MB1_b_full">MB1_b_full</A>);


<P> --MB2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X10_Y3_N6
<P><A NAME="MB2L1">MB2L1</A> = ( <A HREF="#DB1L55Q">DB1L55Q</A> & ( (!<A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A> & (!<A HREF="#QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A> & <A HREF="#MB2_b_full">MB2_b_full</A>)) ) ) # ( !<A HREF="#DB1L55Q">DB1L55Q</A> & ( (!<A HREF="#QB2_counter_reg_bit[4]">QB2_counter_reg_bit[4]</A> & !<A HREF="#QB2_counter_reg_bit[5]">QB2_counter_reg_bit[5]</A>) ) );


<P> --MB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1 at LABCELL_X10_Y3_N15
<P><A NAME="MB2L2">MB2L2</A> = ( <A HREF="#MB2L1">MB2L1</A> & ( (!<A HREF="#QB2_counter_reg_bit[3]">QB2_counter_reg_bit[3]</A> & (!<A HREF="#QB2_counter_reg_bit[2]">QB2_counter_reg_bit[2]</A> & (<A HREF="#QB2_counter_reg_bit[0]">QB2_counter_reg_bit[0]</A> & !<A HREF="#QB2_counter_reg_bit[1]">QB2_counter_reg_bit[1]</A>))) ) );


<P> --MB2L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X10_Y3_N3
<P><A NAME="MB2L8">MB2L8</A> = ( <A HREF="#T1L74">T1L74</A> & ( ((!<A HREF="#MB2_b_non_empty">MB2_b_non_empty</A> & (<A HREF="#DB1L55Q">DB1L55Q</A>)) # (<A HREF="#MB2_b_non_empty">MB2_b_non_empty</A> & ((!<A HREF="#MB2L2">MB2L2</A>)))) # (<A HREF="#MB2_b_full">MB2_b_full</A>) ) ) # ( !<A HREF="#T1L74">T1L74</A> & ( ((<A HREF="#MB2_b_non_empty">MB2_b_non_empty</A>) # (<A HREF="#MB2_b_full">MB2_b_full</A>)) # (<A HREF="#DB1L55Q">DB1L55Q</A>) ) );


<P> --MB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2 at LABCELL_X11_Y3_N24
<P><A NAME="MB2L3">MB2L3</A> = ( <A HREF="#XB1L6Q">XB1L6Q</A> & ( <A HREF="#T1L73">T1L73</A> & ( <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A> ) ) ) # ( !<A HREF="#XB1L6Q">XB1L6Q</A> & ( <A HREF="#T1L73">T1L73</A> & ( !<A HREF="#T1_wr_rfifo">T1_wr_rfifo</A> $ (((!<A HREF="#YB1L35">YB1L35</A>) # ((!<A HREF="#MB2L9Q">MB2L9Q</A>) # (!<A HREF="#BC1L7">BC1L7</A>)))) ) ) ) # ( <A HREF="#XB1L6Q">XB1L6Q</A> & ( !<A HREF="#T1L73">T1L73</A> & ( <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A> ) ) ) # ( !<A HREF="#XB1L6Q">XB1L6Q</A> & ( !<A HREF="#T1L73">T1L73</A> & ( <A HREF="#T1_wr_rfifo">T1_wr_rfifo</A> ) ) );


<P> --DB1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1 at FF_X6_Y3_N59
<P> --register power-up is low

<P><A NAME="DB1_write1">DB1_write1</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#DB1_write">DB1_write</A>, !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>, GND);


<P> --DB1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2 at FF_X6_Y3_N53
<P> --register power-up is low

<P><A NAME="DB1_write2">DB1_write2</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#DB1_write1">DB1_write1</A>, !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>, GND);


<P> --DB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0 at MLABCELL_X6_Y3_N51
<P><A NAME="DB1L3">DB1L3</A> = AMPP_FUNCTION(!<A HREF="#DB1_write1">DB1_write1</A>, !<A HREF="#DB1_write2">DB1_write2</A>);


<P> --DB1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid at FF_X2_Y3_N58
<P> --register power-up is low

<P><A NAME="DB1_write_valid">DB1_write_valid</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1_td_shift[10]">DB1_td_shift[10]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND, <A HREF="#DB1L107">DB1L107</A>);


<P> --DB1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0 at MLABCELL_X6_Y3_N18
<P><A NAME="DB1L54">DB1L54</A> = AMPP_FUNCTION(!<A HREF="#DB1_rst2">DB1_rst2</A>, !<A HREF="#DB1L3">DB1L3</A>, !<A HREF="#DB1_write_stalled">DB1_write_stalled</A>, !<A HREF="#DB1_write_valid">DB1_write_valid</A>, !<A HREF="#DB1L55Q">DB1L55Q</A>, !<A HREF="#T1_t_dav">T1_t_dav</A>);


<P> --DB1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5] at FF_X4_Y3_N5
<P> --register power-up is low

<P><A NAME="DB1_td_shift[5]">DB1_td_shift[5]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L82">DB1L82</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#DB1L62">DB1L62</A>);


<P> --DB1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8 at MLABCELL_X3_Y3_N33
<P><A NAME="DB1L81">DB1L81</A> = AMPP_FUNCTION(!<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#DB1_rdata[2]">DB1_rdata[2]</A>, !<A HREF="#DB1_td_shift[5]">DB1_td_shift[5]</A>, !<A HREF="#DB1L77">DB1L77</A>);


<P> --PD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22 at LABCELL_X1_Y5_N57
<P><A NAME="PD1L68">PD1L68</A> = ( <A HREF="#MD1L3">MD1L3</A> & ( <A HREF="#PD1_sr[26]">PD1_sr[26]</A> ) ) # ( !<A HREF="#MD1L3">MD1L3</A> & ( (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[24]">LD1_MonDReg[24]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[24]">BD1_break_readreg[24]</A>)) ) );


<P> --LD1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] at FF_X8_Y6_N14
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[4]">LD1_MonDReg[4]</A> = DFFEAS(<A HREF="#LD1L115">LD1L115</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>,  ,  ,  ,  );


<P> --PD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23 at LABCELL_X2_Y4_N12
<P><A NAME="PD1L69">PD1L69</A> = ( <A HREF="#LD1_MonDReg[4]">LD1_MonDReg[4]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # ((<A HREF="#BD1_break_readreg[4]">BD1_break_readreg[4]</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[6]">PD1_sr[6]</A>)))) ) ) # ( !<A HREF="#LD1_MonDReg[4]">LD1_MonDReg[4]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[4]">BD1_break_readreg[4]</A>))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[6]">PD1_sr[6]</A>)))) ) );


<P> --ND1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] at FF_X3_Y4_N8
<P> --register power-up is low

<P><A NAME="ND1_jdo[6]">ND1_jdo[6]</A> = DFFEAS(<A HREF="#ND1L19">ND1L19</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VC1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2] at FF_X10_Y6_N37
<P> --register power-up is low

<P><A NAME="VC1_writedata[2]">VC1_writedata[2]</A> = DFFEAS(<A HREF="#VB1L26">VB1L26</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2 at MLABCELL_X6_Y4_N0
<P><A NAME="LD1L162">LD1L162</A> = (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ((<A HREF="#VC1_writedata[2]">VC1_writedata[2]</A>))) # (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & (<A HREF="#LD1_MonDReg[2]">LD1_MonDReg[2]</A>));


<P> --VB1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~2 at MLABCELL_X8_Y4_N57
<P><A NAME="VB1L24">VB1L24</A> = ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & ( <A HREF="#SC1_d_writedata[1]">SC1_d_writedata[1]</A> ) );


<P> --RD4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 at FF_X3_Y1_N32
<P> --register power-up is low

<P><A NAME="RD4_din_s1">RD4_din_s1</A> = DFFEAS(<A HREF="#MD1L4">MD1L4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --RD5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 at FF_X1_Y4_N5
<P> --register power-up is low

<P><A NAME="RD5_din_s1">RD5_din_s1</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#MD1_virtual_state_uir">MD1_virtual_state_uir</A>,  ,  , VCC);


<P> --EE2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X8_Y2_N53
<P> --register power-up is low

<P><A NAME="EE2_altera_reset_synchronizer_int_chain[0]">EE2_altera_reset_synchronizer_int_chain[0]</A> = DFFEAS(<A HREF="#EE2L3">EE2L3</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PD1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31] at FF_X1_Y4_N44
<P> --register power-up is low

<P><A NAME="PD1_sr[31]">PD1_sr[31]</A> = DFFEAS( , <A HREF="#A1L5">A1L5</A>,  ,  ,  , <A HREF="#PD1L81">PD1L81</A>,  ,  , VCC);


<P> --PD1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33] at FF_X3_Y5_N23
<P> --register power-up is low

<P><A NAME="PD1_sr[33]">PD1_sr[33]</A> = DFFEAS(<A HREF="#PD1L83">PD1L83</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#PD1L35">PD1L35</A>,  ,  ,  ,  );


<P> --DD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 at MLABCELL_X8_Y4_N54
<P><A NAME="DD1L6">DD1L6</A> = ( <A HREF="#VC1_writedata[1]">VC1_writedata[1]</A> & ( (!<A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A> & (((<A HREF="#DD1_monitor_error">DD1_monitor_error</A>)) # (<A HREF="#AD1L13">AD1L13</A>))) # (<A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A> & (!<A HREF="#ND1_jdo[25]">ND1_jdo[25]</A> & ((<A HREF="#DD1_monitor_error">DD1_monitor_error</A>) # (<A HREF="#AD1L13">AD1L13</A>)))) ) ) # ( !<A HREF="#VC1_writedata[1]">VC1_writedata[1]</A> & ( (<A HREF="#DD1_monitor_error">DD1_monitor_error</A> & ((!<A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>) # (!<A HREF="#ND1_jdo[25]">ND1_jdo[25]</A>))) ) );


<P> --key0_d2[1] is key0_d2[1] at FF_X8_Y2_N44
<P> --register power-up is low

<P><A NAME="key0_d2[1]">key0_d2[1]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#key0_d1[1]">key0_d1[1]</A>,  ,  , VCC);


<P> --Z1L6 is nios_system:u0|raminfr_be:raminfr_be_0|RAM_C~21 at LABCELL_X11_Y8_N27
<P><A NAME="Z1L6">Z1L6</A> = ( <A HREF="#SC1_d_byteenable[1]">SC1_d_byteenable[1]</A> & ( <A HREF="#BC1L13">BC1L13</A> & ( (<A HREF="#V1L2">V1L2</A> & (!<A HREF="#XB2L8Q">XB2L8Q</A> & (!<A HREF="#BC1L11">BC1L11</A> & !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>))) ) ) );


<P> --GC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[24]~13 at LABCELL_X10_Y5_N51
<P><A NAME="GC1L27">GC1L27</A> = ( !<A HREF="#GC1L39">GC1L39</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB2_av_readdata_pre[24]">YB2_av_readdata_pre[24]</A>) ) );


<P> --GC1_src_data[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[24] at LABCELL_X12_Y7_N0
<P><A NAME="GC1_src_data[24]">GC1_src_data[24]</A> = ( <A HREF="#YD1_q_a[24]">YD1_q_a[24]</A> & ( (!<A HREF="#GC1L27">GC1L27</A>) # (((<A HREF="#YB4_av_readdata_pre[24]">YB4_av_readdata_pre[24]</A> & <A HREF="#TB2L1">TB2L1</A>)) # (<A HREF="#TB3L1">TB3L1</A>)) ) ) # ( !<A HREF="#YD1_q_a[24]">YD1_q_a[24]</A> & ( (!<A HREF="#GC1L27">GC1L27</A>) # ((<A HREF="#YB4_av_readdata_pre[24]">YB4_av_readdata_pre[24]</A> & <A HREF="#TB2L1">TB2L1</A>)) ) );


<P> --SC1L348 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0 at MLABCELL_X21_Y6_N57
<P><A NAME="SC1L348">SC1L348</A> = ( <A HREF="#SC1L595">SC1L595</A> & ( (!<A HREF="#SC1L579">SC1L579</A> & (!<A HREF="#SC1L581">SC1L581</A> & !<A HREF="#SC1L580">SC1L580</A>)) ) ) # ( !<A HREF="#SC1L595">SC1L595</A> & ( (!<A HREF="#SC1L581">SC1L581</A> & (!<A HREF="#SC1L580">SC1L580</A> & ((!<A HREF="#SC1L579">SC1L579</A>) # (!<A HREF="#SC1L597">SC1L597</A>)))) ) );


<P> --SC1L349 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1 at LABCELL_X17_Y6_N6
<P><A NAME="SC1L349">SC1L349</A> = ( <A HREF="#SC1L348">SC1L348</A> & ( <A HREF="#SC1_R_valid">SC1_R_valid</A> & ( (<A HREF="#SC1L591">SC1L591</A>) # (<A HREF="#SC1L585">SC1L585</A>) ) ) ) # ( !<A HREF="#SC1L348">SC1L348</A> & ( <A HREF="#SC1_R_valid">SC1_R_valid</A> ) );


<P> --SC1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~17 at LABCELL_X23_Y8_N54
<P><A NAME="SC1L324">SC1L324</A> = ( <A HREF="#SC1L142">SC1L142</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>)) # (<A HREF="#SC1L366">SC1L366</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1L423Q">SC1L423Q</A>)))) ) ) # ( !<A HREF="#SC1L142">SC1L142</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1L366">SC1L366</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1L423Q">SC1L423Q</A>)))) ) );


<P> --SC1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~18 at LABCELL_X19_Y7_N24
<P><A NAME="SC1L331">SC1L331</A> = ( <A HREF="#SC1L146">SC1L146</A> & ( <A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((<A HREF="#SC1L373">SC1L373</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1L431Q">SC1L431Q</A>)) ) ) ) # ( !<A HREF="#SC1L146">SC1L146</A> & ( <A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((<A HREF="#SC1L373">SC1L373</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1L431Q">SC1L431Q</A>)) ) ) ) # ( <A HREF="#SC1L146">SC1L146</A> & ( !<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) # (<A HREF="#SC1L431Q">SC1L431Q</A>) ) ) ) # ( !<A HREF="#SC1L146">SC1L146</A> & ( !<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( (<A HREF="#SC1L431Q">SC1L431Q</A> & <A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) ) ) );


<P> --SC1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~19 at LABCELL_X19_Y7_N9
<P><A NAME="SC1L329">SC1L329</A> = ( <A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ( <A HREF="#SC1_E_shift_rot_result[21]">SC1_E_shift_rot_result[21]</A> ) ) # ( !<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ( <A HREF="#SC1_E_shift_rot_result[21]">SC1_E_shift_rot_result[21]</A> & ( (!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L150">SC1L150</A>))) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L371">SC1L371</A>)) ) ) ) # ( !<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ( !<A HREF="#SC1_E_shift_rot_result[21]">SC1_E_shift_rot_result[21]</A> & ( (!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L150">SC1L150</A>))) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L371">SC1L371</A>)) ) ) );


<P> --SC1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~20 at LABCELL_X19_Y7_N12
<P><A NAME="SC1L328">SC1L328</A> = ( <A HREF="#SC1L370">SC1L370</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1L154">SC1L154</A>)) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[20]">SC1_E_shift_rot_result[20]</A>)))) ) ) # ( !<A HREF="#SC1L370">SC1L370</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L154">SC1L154</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (((<A HREF="#SC1_E_shift_rot_result[20]">SC1_E_shift_rot_result[20]</A>)))) ) );


<P> --SC1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~21 at LABCELL_X19_Y7_N15
<P><A NAME="SC1L327">SC1L327</A> = ( <A HREF="#SC1_E_shift_rot_result[19]">SC1_E_shift_rot_result[19]</A> & ( ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L158">SC1L158</A>))) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L369">SC1L369</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#SC1_E_shift_rot_result[19]">SC1_E_shift_rot_result[19]</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L158">SC1L158</A>))) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L369">SC1L369</A>)))) ) );


<P> --SC1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~22 at LABCELL_X22_Y7_N12
<P><A NAME="SC1L326">SC1L326</A> = ( <A HREF="#SC1_E_shift_rot_result[18]">SC1_E_shift_rot_result[18]</A> & ( ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L162">SC1L162</A>))) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L368">SC1L368</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#SC1_E_shift_rot_result[18]">SC1_E_shift_rot_result[18]</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L162">SC1L162</A>))) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L368">SC1L368</A>)))) ) );


<P> --SC1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~23 at LABCELL_X19_Y7_N33
<P><A NAME="SC1L325">SC1L325</A> = ( <A HREF="#SC1L367">SC1L367</A> & ( <A HREF="#SC1L166">SC1L166</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) # (<A HREF="#SC1_E_shift_rot_result[17]">SC1_E_shift_rot_result[17]</A>) ) ) ) # ( !<A HREF="#SC1L367">SC1L367</A> & ( <A HREF="#SC1L166">SC1L166</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((<A HREF="#SC1_E_shift_rot_result[17]">SC1_E_shift_rot_result[17]</A>))) ) ) ) # ( <A HREF="#SC1L367">SC1L367</A> & ( !<A HREF="#SC1L166">SC1L166</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((<A HREF="#SC1_E_shift_rot_result[17]">SC1_E_shift_rot_result[17]</A>))) ) ) ) # ( !<A HREF="#SC1L367">SC1L367</A> & ( !<A HREF="#SC1L166">SC1L166</A> & ( (<A HREF="#SC1_E_shift_rot_result[17]">SC1_E_shift_rot_result[17]</A> & <A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) ) ) );


<P> --GC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[26]~14 at LABCELL_X7_Y5_N27
<P><A NAME="GC1L31">GC1L31</A> = ( <A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ( (!<A HREF="#YB2_av_readdata_pre[26]">YB2_av_readdata_pre[26]</A> & !<A HREF="#GC1L39">GC1L39</A>) ) ) # ( !<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ( !<A HREF="#GC1L39">GC1L39</A> ) );


<P> --GC1_src_data[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[26] at LABCELL_X13_Y5_N39
<P><A NAME="GC1_src_data[26]">GC1_src_data[26]</A> = ( <A HREF="#YB4_av_readdata_pre[26]">YB4_av_readdata_pre[26]</A> & ( (!<A HREF="#GC1L31">GC1L31</A>) # (((<A HREF="#YD1_q_a[26]">YD1_q_a[26]</A> & <A HREF="#TB3L1">TB3L1</A>)) # (<A HREF="#TB2L1">TB2L1</A>)) ) ) # ( !<A HREF="#YB4_av_readdata_pre[26]">YB4_av_readdata_pre[26]</A> & ( (!<A HREF="#GC1L31">GC1L31</A>) # ((<A HREF="#YD1_q_a[26]">YD1_q_a[26]</A> & <A HREF="#TB3L1">TB3L1</A>)) ) );


<P> --SC1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~26 at LABCELL_X24_Y7_N6
<P><A NAME="SC1L376">SC1L376</A> = (!<A HREF="#SC1_E_src2[26]">SC1_E_src2[26]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A>))))) # (<A HREF="#SC1_E_src2[26]">SC1_E_src2[26]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A>)))));


<P> --SC1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~24 at LABCELL_X23_Y6_N39
<P><A NAME="SC1L334">SC1L334</A> = ( <A HREF="#SC1L376">SC1L376</A> & ( <A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) # (<A HREF="#SC1L436Q">SC1L436Q</A>) ) ) ) # ( !<A HREF="#SC1L376">SC1L376</A> & ( <A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & <A HREF="#SC1L436Q">SC1L436Q</A>) ) ) ) # ( <A HREF="#SC1L376">SC1L376</A> & ( !<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((<A HREF="#SC1L170">SC1L170</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1L436Q">SC1L436Q</A>)) ) ) ) # ( !<A HREF="#SC1L376">SC1L376</A> & ( !<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((<A HREF="#SC1L170">SC1L170</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1L436Q">SC1L436Q</A>)) ) ) );


<P> --GC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[25]~15 at LABCELL_X10_Y4_N18
<P><A NAME="GC1L29">GC1L29</A> = ( !<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ( <A HREF="#YB2_av_readdata_pre[25]">YB2_av_readdata_pre[25]</A> & ( !<A HREF="#GC1L39">GC1L39</A> ) ) ) # ( <A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ( !<A HREF="#YB2_av_readdata_pre[25]">YB2_av_readdata_pre[25]</A> & ( !<A HREF="#GC1L39">GC1L39</A> ) ) ) # ( !<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ( !<A HREF="#YB2_av_readdata_pre[25]">YB2_av_readdata_pre[25]</A> & ( !<A HREF="#GC1L39">GC1L39</A> ) ) );


<P> --GC1_src_data[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[25] at LABCELL_X13_Y5_N18
<P><A NAME="GC1_src_data[25]">GC1_src_data[25]</A> = ( <A HREF="#YD1_q_a[25]">YD1_q_a[25]</A> & ( (!<A HREF="#GC1L29">GC1L29</A>) # (((<A HREF="#YB4_av_readdata_pre[25]">YB4_av_readdata_pre[25]</A> & <A HREF="#TB2L1">TB2L1</A>)) # (<A HREF="#TB3L1">TB3L1</A>)) ) ) # ( !<A HREF="#YD1_q_a[25]">YD1_q_a[25]</A> & ( (!<A HREF="#GC1L29">GC1L29</A>) # ((<A HREF="#YB4_av_readdata_pre[25]">YB4_av_readdata_pre[25]</A> & <A HREF="#TB2L1">TB2L1</A>)) ) );


<P> --SC1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~27 at LABCELL_X24_Y7_N9
<P><A NAME="SC1L375">SC1L375</A> = (!<A HREF="#SC1_E_src2[25]">SC1_E_src2[25]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[25]">SC1_E_src1[25]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[25]">SC1_E_src1[25]</A>))))) # (<A HREF="#SC1_E_src2[25]">SC1_E_src2[25]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[25]">SC1_E_src1[25]</A>)))));


<P> --SC1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~25 at LABCELL_X22_Y7_N33
<P><A NAME="SC1L333">SC1L333</A> = ( <A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( <A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ( <A HREF="#SC1_E_shift_rot_result[25]">SC1_E_shift_rot_result[25]</A> ) ) ) # ( !<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( <A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ( <A HREF="#SC1_E_shift_rot_result[25]">SC1_E_shift_rot_result[25]</A> ) ) ) # ( <A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( !<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ( <A HREF="#SC1L375">SC1L375</A> ) ) ) # ( !<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( !<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ( <A HREF="#SC1L174">SC1L174</A> ) ) );


<P> --GC1_src_data[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[28] at LABCELL_X13_Y5_N15
<P><A NAME="GC1_src_data[28]">GC1_src_data[28]</A> = ( <A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ( <A HREF="#TB3L1">TB3L1</A> & ( (((<A HREF="#YB4_av_readdata_pre[28]">YB4_av_readdata_pre[28]</A> & <A HREF="#TB2L1">TB2L1</A>)) # (<A HREF="#YD1_q_a[28]">YD1_q_a[28]</A>)) # (<A HREF="#YB2_av_readdata_pre[28]">YB2_av_readdata_pre[28]</A>) ) ) ) # ( !<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ( <A HREF="#TB3L1">TB3L1</A> & ( ((<A HREF="#YB4_av_readdata_pre[28]">YB4_av_readdata_pre[28]</A> & <A HREF="#TB2L1">TB2L1</A>)) # (<A HREF="#YD1_q_a[28]">YD1_q_a[28]</A>) ) ) ) # ( <A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ( !<A HREF="#TB3L1">TB3L1</A> & ( ((<A HREF="#YB4_av_readdata_pre[28]">YB4_av_readdata_pre[28]</A> & <A HREF="#TB2L1">TB2L1</A>)) # (<A HREF="#YB2_av_readdata_pre[28]">YB2_av_readdata_pre[28]</A>) ) ) ) # ( !<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ( !<A HREF="#TB3L1">TB3L1</A> & ( (<A HREF="#YB4_av_readdata_pre[28]">YB4_av_readdata_pre[28]</A> & <A HREF="#TB2L1">TB2L1</A>) ) ) );


<P> --SC1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~28 at LABCELL_X24_Y7_N48
<P><A NAME="SC1L378">SC1L378</A> = ( <A HREF="#SC1_E_src2[28]">SC1_E_src2[28]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A>))) ) ) # ( !<A HREF="#SC1_E_src2[28]">SC1_E_src2[28]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[28]">SC1_E_src1[28]</A>))) ) );


<P> --SC1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~26 at LABCELL_X22_Y7_N48
<P><A NAME="SC1L336">SC1L336</A> = ( <A HREF="#SC1_E_shift_rot_result[28]">SC1_E_shift_rot_result[28]</A> & ( <A HREF="#SC1L378">SC1L378</A> & ( ((<A HREF="#SC1L178">SC1L178</A>) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>)) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>) ) ) ) # ( !<A HREF="#SC1_E_shift_rot_result[28]">SC1_E_shift_rot_result[28]</A> & ( <A HREF="#SC1L378">SC1L378</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((<A HREF="#SC1L178">SC1L178</A>) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>))) ) ) ) # ( <A HREF="#SC1_E_shift_rot_result[28]">SC1_E_shift_rot_result[28]</A> & ( !<A HREF="#SC1L378">SC1L378</A> & ( ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & <A HREF="#SC1L178">SC1L178</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) ) ) ) # ( !<A HREF="#SC1_E_shift_rot_result[28]">SC1_E_shift_rot_result[28]</A> & ( !<A HREF="#SC1L378">SC1L378</A> & ( (!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & <A HREF="#SC1L178">SC1L178</A>)) ) ) );


<P> --GC1_src_data[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[27] at LABCELL_X13_Y5_N54
<P><A NAME="GC1_src_data[27]">GC1_src_data[27]</A> = ( <A HREF="#YB2_av_readdata_pre[27]">YB2_av_readdata_pre[27]</A> & ( <A HREF="#TB3L1">TB3L1</A> & ( (((<A HREF="#YB4_av_readdata_pre[27]">YB4_av_readdata_pre[27]</A> & <A HREF="#TB2L1">TB2L1</A>)) # (<A HREF="#YD1_q_a[27]">YD1_q_a[27]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#YB2_av_readdata_pre[27]">YB2_av_readdata_pre[27]</A> & ( <A HREF="#TB3L1">TB3L1</A> & ( ((<A HREF="#YB4_av_readdata_pre[27]">YB4_av_readdata_pre[27]</A> & <A HREF="#TB2L1">TB2L1</A>)) # (<A HREF="#YD1_q_a[27]">YD1_q_a[27]</A>) ) ) ) # ( <A HREF="#YB2_av_readdata_pre[27]">YB2_av_readdata_pre[27]</A> & ( !<A HREF="#TB3L1">TB3L1</A> & ( ((<A HREF="#YB4_av_readdata_pre[27]">YB4_av_readdata_pre[27]</A> & <A HREF="#TB2L1">TB2L1</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#YB2_av_readdata_pre[27]">YB2_av_readdata_pre[27]</A> & ( !<A HREF="#TB3L1">TB3L1</A> & ( (<A HREF="#YB4_av_readdata_pre[27]">YB4_av_readdata_pre[27]</A> & <A HREF="#TB2L1">TB2L1</A>) ) ) );


<P> --SC1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~29 at LABCELL_X24_Y7_N51
<P><A NAME="SC1L377">SC1L377</A> = (!<A HREF="#SC1_E_src2[27]">SC1_E_src2[27]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[27]">SC1_E_src1[27]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[27]">SC1_E_src1[27]</A>))))) # (<A HREF="#SC1_E_src2[27]">SC1_E_src2[27]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[27]">SC1_E_src1[27]</A>)))));


<P> --SC1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~27 at LABCELL_X22_Y7_N18
<P><A NAME="SC1L335">SC1L335</A> = ( <A HREF="#SC1L438Q">SC1L438Q</A> & ( <A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> ) ) # ( <A HREF="#SC1L438Q">SC1L438Q</A> & ( !<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ( (!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L182">SC1L182</A>)) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L377">SC1L377</A>))) ) ) ) # ( !<A HREF="#SC1L438Q">SC1L438Q</A> & ( !<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ( (!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L182">SC1L182</A>)) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L377">SC1L377</A>))) ) ) );


<P> --GC1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[30]~16 at LABCELL_X7_Y5_N21
<P><A NAME="GC1L37">GC1L37</A> = ( !<A HREF="#GC1L39">GC1L39</A> & ( (!<A HREF="#YB2_av_readdata_pre[30]">YB2_av_readdata_pre[30]</A>) # (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) );


<P> --GC1_src_data[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[30] at LABCELL_X13_Y5_N27
<P><A NAME="GC1_src_data[30]">GC1_src_data[30]</A> = ( <A HREF="#GC1L37">GC1L37</A> & ( (!<A HREF="#TB3L1">TB3L1</A> & (<A HREF="#TB2L1">TB2L1</A> & (<A HREF="#YB4_av_readdata_pre[30]">YB4_av_readdata_pre[30]</A>))) # (<A HREF="#TB3L1">TB3L1</A> & (((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[30]">YB4_av_readdata_pre[30]</A>)) # (<A HREF="#YD1_q_a[30]">YD1_q_a[30]</A>))) ) ) # ( !<A HREF="#GC1L37">GC1L37</A> );


<P> --SC1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~30 at MLABCELL_X21_Y7_N45
<P><A NAME="SC1L380">SC1L380</A> = ( <A HREF="#SC1_E_src2[30]">SC1_E_src2[30]</A> & ( !<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1_E_src1[30]">SC1_E_src1[30]</A>))) ) ) # ( !<A HREF="#SC1_E_src2[30]">SC1_E_src2[30]</A> & ( (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1_E_src1[30]">SC1_E_src1[30]</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1_E_src1[30]">SC1_E_src1[30]</A>))) ) );


<P> --SC1L338 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~28 at LABCELL_X19_Y7_N48
<P><A NAME="SC1L338">SC1L338</A> = ( <A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((<A HREF="#SC1L380">SC1L380</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1L442Q">SC1L442Q</A>)) ) ) # ( !<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1L134">SC1L134</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((<A HREF="#SC1L442Q">SC1L442Q</A>))) ) );


<P> --GC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[29]~17 at LABCELL_X10_Y5_N42
<P><A NAME="GC1L35">GC1L35</A> = ( !<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ( <A HREF="#YB2_av_readdata_pre[29]">YB2_av_readdata_pre[29]</A> & ( !<A HREF="#GC1L39">GC1L39</A> ) ) ) # ( <A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ( !<A HREF="#YB2_av_readdata_pre[29]">YB2_av_readdata_pre[29]</A> & ( !<A HREF="#GC1L39">GC1L39</A> ) ) ) # ( !<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ( !<A HREF="#YB2_av_readdata_pre[29]">YB2_av_readdata_pre[29]</A> & ( !<A HREF="#GC1L39">GC1L39</A> ) ) );


<P> --GC1_src_data[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[29] at LABCELL_X12_Y7_N30
<P><A NAME="GC1_src_data[29]">GC1_src_data[29]</A> = ( <A HREF="#YD1_q_a[29]">YD1_q_a[29]</A> & ( ((!<A HREF="#GC1L35">GC1L35</A>) # ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[29]">YB4_av_readdata_pre[29]</A>))) # (<A HREF="#TB3L1">TB3L1</A>) ) ) # ( !<A HREF="#YD1_q_a[29]">YD1_q_a[29]</A> & ( (!<A HREF="#GC1L35">GC1L35</A>) # ((<A HREF="#TB2L1">TB2L1</A> & <A HREF="#YB4_av_readdata_pre[29]">YB4_av_readdata_pre[29]</A>)) ) );


<P> --SC1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~31 at MLABCELL_X21_Y7_N42
<P><A NAME="SC1L379">SC1L379</A> = (!<A HREF="#SC1_E_src2[29]">SC1_E_src2[29]</A> & ((!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & (!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A> & !<A HREF="#SC1L516Q">SC1L516Q</A>)) # (<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> & ((<A HREF="#SC1L516Q">SC1L516Q</A>))))) # (<A HREF="#SC1_E_src2[29]">SC1_E_src2[29]</A> & (!<A HREF="#SC1_R_logic_op[1]">SC1_R_logic_op[1]</A> $ (((!<A HREF="#SC1_R_logic_op[0]">SC1_R_logic_op[0]</A>) # (!<A HREF="#SC1L516Q">SC1L516Q</A>)))));


<P> --SC1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~29 at LABCELL_X22_Y7_N15
<P><A NAME="SC1L337">SC1L337</A> = ( <A HREF="#SC1_E_shift_rot_result[29]">SC1_E_shift_rot_result[29]</A> & ( ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L138">SC1L138</A>)) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L379">SC1L379</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#SC1_E_shift_rot_result[29]">SC1_E_shift_rot_result[29]</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L138">SC1L138</A>)) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L379">SC1L379</A>))))) ) );


<P> --SC1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~30 at MLABCELL_X25_Y7_N30
<P><A NAME="SC1L332">SC1L332</A> = ( <A HREF="#SC1L186">SC1L186</A> & ( <A HREF="#SC1L374">SC1L374</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) # (<A HREF="#SC1L433Q">SC1L433Q</A>) ) ) ) # ( !<A HREF="#SC1L186">SC1L186</A> & ( <A HREF="#SC1L374">SC1L374</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((<A HREF="#SC1L433Q">SC1L433Q</A>))) ) ) ) # ( <A HREF="#SC1L186">SC1L186</A> & ( !<A HREF="#SC1L374">SC1L374</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & (!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((<A HREF="#SC1L433Q">SC1L433Q</A>))) ) ) ) # ( !<A HREF="#SC1L186">SC1L186</A> & ( !<A HREF="#SC1L374">SC1L374</A> & ( (<A HREF="#SC1L433Q">SC1L433Q</A> & <A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) ) ) );


<P> --SC1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~31 at LABCELL_X22_Y7_N27
<P><A NAME="SC1L330">SC1L330</A> = ( <A HREF="#SC1_E_shift_rot_result[22]">SC1_E_shift_rot_result[22]</A> & ( ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L190">SC1L190</A>)) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L372">SC1L372</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#SC1_E_shift_rot_result[22]">SC1_E_shift_rot_result[22]</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L190">SC1L190</A>)) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L372">SC1L372</A>))))) ) );


<P> --GC1_src_data[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[31] at LABCELL_X12_Y7_N24
<P><A NAME="GC1_src_data[31]">GC1_src_data[31]</A> = ( <A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ( <A HREF="#TB2L1">TB2L1</A> & ( (((<A HREF="#TB3L1">TB3L1</A> & <A HREF="#YD1_q_a[31]">YD1_q_a[31]</A>)) # (<A HREF="#YB4_av_readdata_pre[31]">YB4_av_readdata_pre[31]</A>)) # (<A HREF="#YB2_av_readdata_pre[31]">YB2_av_readdata_pre[31]</A>) ) ) ) # ( !<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ( <A HREF="#TB2L1">TB2L1</A> & ( ((<A HREF="#TB3L1">TB3L1</A> & <A HREF="#YD1_q_a[31]">YD1_q_a[31]</A>)) # (<A HREF="#YB4_av_readdata_pre[31]">YB4_av_readdata_pre[31]</A>) ) ) ) # ( <A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ( !<A HREF="#TB2L1">TB2L1</A> & ( ((<A HREF="#TB3L1">TB3L1</A> & <A HREF="#YD1_q_a[31]">YD1_q_a[31]</A>)) # (<A HREF="#YB2_av_readdata_pre[31]">YB2_av_readdata_pre[31]</A>) ) ) ) # ( !<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ( !<A HREF="#TB2L1">TB2L1</A> & ( (<A HREF="#TB3L1">TB3L1</A> & <A HREF="#YD1_q_a[31]">YD1_q_a[31]</A>) ) ) );


<P> --SC1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~32 at LABCELL_X22_Y7_N24
<P><A NAME="SC1L339">SC1L339</A> = ( <A HREF="#SC1_E_shift_rot_result[31]">SC1_E_shift_rot_result[31]</A> & ( ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L126">SC1L126</A>)) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L381">SC1L381</A>)))) # (<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A>) ) ) # ( !<A HREF="#SC1_E_shift_rot_result[31]">SC1_E_shift_rot_result[31]</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot">SC1_R_ctrl_shift_rot</A> & ((!<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & (<A HREF="#SC1L126">SC1L126</A>)) # (<A HREF="#SC1_R_ctrl_logic">SC1_R_ctrl_logic</A> & ((<A HREF="#SC1L381">SC1L381</A>))))) ) );


<P> --MB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X9_Y3_N18
<P><A NAME="MB1L3">MB1L3</A> = ( <A HREF="#MB1_b_non_empty">MB1_b_non_empty</A> & ( (<A HREF="#QB1_counter_reg_bit[5]">QB1_counter_reg_bit[5]</A> & (<A HREF="#QB1_counter_reg_bit[4]">QB1_counter_reg_bit[4]</A> & (<A HREF="#T1_fifo_wr">T1_fifo_wr</A> & <A HREF="#QB1_counter_reg_bit[3]">QB1_counter_reg_bit[3]</A>))) ) );


<P> --MB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X9_Y3_N12
<P><A NAME="MB1L4">MB1L4</A> = ( <A HREF="#MB1_b_full">MB1_b_full</A> & ( <A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A> & ( !<A HREF="#T1L85">T1L85</A> ) ) ) # ( !<A HREF="#MB1_b_full">MB1_b_full</A> & ( <A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A> & ( (<A HREF="#QB1_counter_reg_bit[0]">QB1_counter_reg_bit[0]</A> & (!<A HREF="#T1L85">T1L85</A> & (<A HREF="#QB1_counter_reg_bit[2]">QB1_counter_reg_bit[2]</A> & <A HREF="#MB1L3">MB1L3</A>))) ) ) ) # ( <A HREF="#MB1_b_full">MB1_b_full</A> & ( !<A HREF="#QB1_counter_reg_bit[1]">QB1_counter_reg_bit[1]</A> & ( !<A HREF="#T1L85">T1L85</A> ) ) );


<P> --MB1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X9_Y3_N48
<P><A NAME="MB1L1">MB1L1</A> = ( <A HREF="#T1_fifo_wr">T1_fifo_wr</A> & ( <A HREF="#DB1_rvalid0">DB1_rvalid0</A> ) ) # ( <A HREF="#T1_fifo_wr">T1_fifo_wr</A> & ( !<A HREF="#DB1_rvalid0">DB1_rvalid0</A> & ( (!<A HREF="#MB1_b_non_empty">MB1_b_non_empty</A>) # ((<A HREF="#T1_r_val">T1_r_val</A> & <A HREF="#DB1_r_ena1">DB1_r_ena1</A>)) ) ) ) # ( !<A HREF="#T1_fifo_wr">T1_fifo_wr</A> & ( !<A HREF="#DB1_rvalid0">DB1_rvalid0</A> & ( (<A HREF="#MB1_b_non_empty">MB1_b_non_empty</A> & ((!<A HREF="#T1_r_val">T1_r_val</A>) # (!<A HREF="#DB1_r_ena1">DB1_r_ena1</A>))) ) ) );


<P> --DB1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1 at FF_X7_Y3_N56
<P> --register power-up is low

<P><A NAME="DB1_jupdate1">DB1_jupdate1</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#DB1_jupdate">DB1_jupdate</A>, !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>, GND);


<P> --DB1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2 at FF_X7_Y3_N59
<P> --register power-up is low

<P><A NAME="DB1_jupdate2">DB1_jupdate2</A> = AMPP_FUNCTION(<A HREF="#A1L23">A1L23</A>, <A HREF="#DB1_jupdate1">DB1_jupdate1</A>, !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>, GND);


<P> --DB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1 at LABCELL_X7_Y3_N57
<P><A NAME="DB1L4">DB1L4</A> = AMPP_FUNCTION(!<A HREF="#DB1_jupdate2">DB1_jupdate2</A>, !<A HREF="#DB1_jupdate1">DB1_jupdate1</A>);


<P> --DB1L56 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0 at MLABCELL_X6_Y3_N57
<P><A NAME="DB1L56">DB1L56</A> = AMPP_FUNCTION(!<A HREF="#DB1_write_stalled">DB1_write_stalled</A>, !<A HREF="#DB1L4">DB1L4</A>, !<A HREF="#DB1L3">DB1L3</A>, !<A HREF="#DB1_rst2">DB1_rst2</A>, !<A HREF="#DB1_write_valid">DB1_write_valid</A>, !<A HREF="#T1_t_dav">T1_t_dav</A>);


<P> --SC1L474 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~20 at LABCELL_X23_Y7_N3
<P><A NAME="SC1L474">SC1L474</A> = ( <A HREF="#SC1_E_shift_rot_result[31]">SC1_E_shift_rot_result[31]</A> & ( (<A HREF="#SC1_E_shift_rot_result[29]">SC1_E_shift_rot_result[29]</A>) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#SC1_E_shift_rot_result[31]">SC1_E_shift_rot_result[31]</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & <A HREF="#SC1_E_shift_rot_result[29]">SC1_E_shift_rot_result[29]</A>) ) );


<P> --VC1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22] at FF_X10_Y6_N53
<P> --register power-up is low

<P><A NAME="VC1_writedata[22]">VC1_writedata[22]</A> = DFFEAS(<A HREF="#VB1L27">VB1L27</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3 at LABCELL_X10_Y6_N48
<P><A NAME="LD1L182">LD1L182</A> = ( <A HREF="#VC1_writedata[22]">VC1_writedata[22]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1_MonDReg[22]">LD1_MonDReg[22]</A>) ) ) # ( !<A HREF="#VC1_writedata[22]">VC1_writedata[22]</A> & ( (<A HREF="#LD1_MonDReg[22]">LD1_MonDReg[22]</A> & <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) );


<P> --VC1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2] at FF_X11_Y8_N32
<P> --register power-up is low

<P><A NAME="VC1_byteenable[2]">VC1_byteenable[2]</A> = DFFEAS(<A HREF="#VB1_src_data[34]">VB1_src_data[34]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L157 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 at LABCELL_X11_Y8_N45
<P><A NAME="LD1L157">LD1L157</A> = ( <A HREF="#VC1_byteenable[2]">VC1_byteenable[2]</A> ) # ( !<A HREF="#VC1_byteenable[2]">VC1_byteenable[2]</A> & ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> ) );


<P> --PD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24 at LABCELL_X1_Y5_N51
<P><A NAME="PD1L70">PD1L70</A> = ( <A HREF="#PD1_sr[22]">PD1_sr[22]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#LD1_MonDReg[20]">LD1_MonDReg[20]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#BD1_break_readreg[20]">BD1_break_readreg[20]</A>)))) # (<A HREF="#MD1L3">MD1L3</A>) ) ) # ( !<A HREF="#PD1_sr[22]">PD1_sr[22]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#LD1_MonDReg[20]">LD1_MonDReg[20]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#BD1_break_readreg[20]">BD1_break_readreg[20]</A>))))) ) );


<P> --PD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25 at LABCELL_X1_Y5_N48
<P><A NAME="PD1L71">PD1L71</A> = ( <A HREF="#PD1_sr[21]">PD1_sr[21]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1L86Q">LD1L86Q</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[19]">BD1_break_readreg[19]</A>))) # (<A HREF="#MD1L3">MD1L3</A>) ) ) # ( !<A HREF="#PD1_sr[21]">PD1_sr[21]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1L86Q">LD1L86Q</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[19]">BD1_break_readreg[19]</A>)))) ) );


<P> --VB1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~3 at MLABCELL_X8_Y5_N3
<P><A NAME="VB1L25">VB1L25</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[3]">SC1_d_writedata[3]</A>);


<P> --VC1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23] at FF_X9_Y6_N46
<P> --register power-up is low

<P><A NAME="VC1_writedata[23]">VC1_writedata[23]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#VB1L28">VB1L28</A>,  ,  , VCC);


<P> --LD1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4 at LABCELL_X4_Y5_N36
<P><A NAME="LD1L183">LD1L183</A> = ( <A HREF="#VC1_writedata[23]">VC1_writedata[23]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1_MonDReg[23]">LD1_MonDReg[23]</A>) ) ) # ( !<A HREF="#VC1_writedata[23]">VC1_writedata[23]</A> & ( (<A HREF="#LD1_MonDReg[23]">LD1_MonDReg[23]</A> & <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) );


<P> --VC1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24] at FF_X10_Y6_N44
<P> --register power-up is low

<P><A NAME="VC1_writedata[24]">VC1_writedata[24]</A> = DFFEAS(<A HREF="#VB1L29">VB1L29</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L184 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5 at LABCELL_X10_Y6_N45
<P><A NAME="LD1L184">LD1L184</A> = ( <A HREF="#VC1_writedata[24]">VC1_writedata[24]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1L97Q">LD1L97Q</A>) ) ) # ( !<A HREF="#VC1_writedata[24]">VC1_writedata[24]</A> & ( (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & <A HREF="#LD1L97Q">LD1L97Q</A>) ) );


<P> --VC1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3] at FF_X8_Y9_N56
<P> --register power-up is low

<P><A NAME="VC1_byteenable[3]">VC1_byteenable[3]</A> = DFFEAS(<A HREF="#VB1_src_data[35]">VB1_src_data[35]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 at MLABCELL_X3_Y6_N27
<P><A NAME="LD1L158">LD1L158</A> = ( <A HREF="#VC1_byteenable[3]">VC1_byteenable[3]</A> ) # ( !<A HREF="#VC1_byteenable[3]">VC1_byteenable[3]</A> & ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> ) );


<P> --VC1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25] at FF_X1_Y6_N2
<P> --register power-up is low

<P><A NAME="VC1_writedata[25]">VC1_writedata[25]</A> = DFFEAS(<A HREF="#VB1L30">VB1L30</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L185 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6 at LABCELL_X1_Y6_N3
<P><A NAME="LD1L185">LD1L185</A> = ( <A HREF="#LD1_MonDReg[25]">LD1_MonDReg[25]</A> & ( (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#VC1_writedata[25]">VC1_writedata[25]</A>) ) ) # ( !<A HREF="#LD1_MonDReg[25]">LD1_MonDReg[25]</A> & ( (<A HREF="#VC1_writedata[25]">VC1_writedata[25]</A> & !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) );


<P> --VC1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26] at FF_X10_Y6_N26
<P> --register power-up is low

<P><A NAME="VC1_writedata[26]">VC1_writedata[26]</A> = DFFEAS(<A HREF="#VB1L31">VB1L31</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7 at LABCELL_X10_Y6_N27
<P><A NAME="LD1L186">LD1L186</A> = ( <A HREF="#VC1_writedata[26]">VC1_writedata[26]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1_MonDReg[26]">LD1_MonDReg[26]</A>) ) ) # ( !<A HREF="#VC1_writedata[26]">VC1_writedata[26]</A> & ( (<A HREF="#LD1_MonDReg[26]">LD1_MonDReg[26]</A> & <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) );


<P> --EE1_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X6_Y5_N49
<P> --register power-up is low

<P><A NAME="EE1_altera_reset_synchronizer_int_chain_out">EE1_altera_reset_synchronizer_int_chain_out</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1L14">DE1L14</A>,  ,  , <A HREF="#EE1_altera_reset_synchronizer_int_chain[0]">EE1_altera_reset_synchronizer_int_chain[0]</A>,  ,  , VCC);


<P> --VC1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11] at FF_X10_Y6_N22
<P> --register power-up is low

<P><A NAME="VC1_writedata[11]">VC1_writedata[11]</A> = DFFEAS(<A HREF="#VB1L32">VB1L32</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~8 at LABCELL_X1_Y6_N54
<P><A NAME="LD1L171">LD1L171</A> = ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#LD1_MonDReg[11]">LD1_MonDReg[11]</A> ) ) # ( !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#LD1_MonDReg[11]">LD1_MonDReg[11]</A> & ( <A HREF="#VC1_writedata[11]">VC1_writedata[11]</A> ) ) ) # ( !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( !<A HREF="#LD1_MonDReg[11]">LD1_MonDReg[11]</A> & ( <A HREF="#VC1_writedata[11]">VC1_writedata[11]</A> ) ) );


<P> --VC1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1] at FF_X11_Y8_N8
<P> --register power-up is low

<P><A NAME="VC1_byteenable[1]">VC1_byteenable[1]</A> = DFFEAS(<A HREF="#VB1_src_data[33]">VB1_src_data[33]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L156 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 at LABCELL_X11_Y8_N42
<P><A NAME="LD1L156">LD1L156</A> = ( <A HREF="#VC1_byteenable[1]">VC1_byteenable[1]</A> ) # ( !<A HREF="#VC1_byteenable[1]">VC1_byteenable[1]</A> & ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> ) );


<P> --LD1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] at FF_X8_Y6_N16
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[12]">LD1_MonDReg[12]</A> = DFFEAS(<A HREF="#LD1L116">LD1L116</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>,  ,  ,  ,  );


<P> --VC1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12] at FF_X7_Y6_N26
<P> --register power-up is low

<P><A NAME="VC1_writedata[12]">VC1_writedata[12]</A> = DFFEAS(<A HREF="#VB1L33">VB1L33</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L172 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~9 at LABCELL_X7_Y6_N27
<P><A NAME="LD1L172">LD1L172</A> = ( <A HREF="#VC1_writedata[12]">VC1_writedata[12]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1_MonDReg[12]">LD1_MonDReg[12]</A>) ) ) # ( !<A HREF="#VC1_writedata[12]">VC1_writedata[12]</A> & ( (<A HREF="#LD1_MonDReg[12]">LD1_MonDReg[12]</A> & <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) );


<P> --VC1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13] at FF_X9_Y6_N26
<P> --register power-up is low

<P><A NAME="VC1_writedata[13]">VC1_writedata[13]</A> = DFFEAS(<A HREF="#VB1L34">VB1L34</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L173 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~10 at LABCELL_X9_Y6_N39
<P><A NAME="LD1L173">LD1L173</A> = ( <A HREF="#VC1_writedata[13]">VC1_writedata[13]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1_MonDReg[13]">LD1_MonDReg[13]</A>) ) ) # ( !<A HREF="#VC1_writedata[13]">VC1_writedata[13]</A> & ( (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & <A HREF="#LD1_MonDReg[13]">LD1_MonDReg[13]</A>) ) );


<P> --LD1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] at FF_X8_Y6_N31
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[14]">LD1_MonDReg[14]</A> = DFFEAS(<A HREF="#LD1L117">LD1L117</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , !<A HREF="#ND1L69">ND1L69</A>,  ,  ,  ,  );


<P> --VC1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14] at FF_X9_Y6_N43
<P> --register power-up is low

<P><A NAME="VC1_writedata[14]">VC1_writedata[14]</A> = DFFEAS(<A HREF="#VB1L35">VB1L35</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11 at LABCELL_X9_Y6_N27
<P><A NAME="LD1L174">LD1L174</A> = ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#LD1_MonDReg[14]">LD1_MonDReg[14]</A> ) ) # ( !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#VC1_writedata[14]">VC1_writedata[14]</A> ) );


<P> --VC1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15] at FF_X9_Y6_N55
<P> --register power-up is low

<P><A NAME="VC1_writedata[15]">VC1_writedata[15]</A> = DFFEAS(<A HREF="#VB1L36">VB1L36</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12 at LABCELL_X9_Y6_N57
<P><A NAME="LD1L175">LD1L175</A> = ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#LD1_MonDReg[15]">LD1_MonDReg[15]</A> ) ) # ( !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#VC1_writedata[15]">VC1_writedata[15]</A> ) );


<P> --VC1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16] at FF_X10_Y6_N16
<P> --register power-up is low

<P><A NAME="VC1_writedata[16]">VC1_writedata[16]</A> = DFFEAS(<A HREF="#VB1L37">VB1L37</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L176 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~13 at LABCELL_X1_Y6_N51
<P><A NAME="LD1L176">LD1L176</A> = ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#LD1_MonDReg[16]">LD1_MonDReg[16]</A> ) ) # ( !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#VC1_writedata[16]">VC1_writedata[16]</A> ) );


<P> --ND1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] at FF_X3_Y4_N38
<P> --register power-up is low

<P><A NAME="ND1_jdo[23]">ND1_jdo[23]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[23]">PD1_sr[23]</A>,  ,  , VCC);


<P> --DD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 at MLABCELL_X6_Y5_N24
<P><A NAME="DD1L8">DD1L8</A> = ( <A HREF="#DD1_monitor_go">DD1_monitor_go</A> & ( <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A> & ( (!<A HREF="#Q1_state[1]">Q1_state[1]</A>) # (<A HREF="#ND1_jdo[23]">ND1_jdo[23]</A>) ) ) ) # ( !<A HREF="#DD1_monitor_go">DD1_monitor_go</A> & ( <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A> & ( <A HREF="#ND1_jdo[23]">ND1_jdo[23]</A> ) ) ) # ( <A HREF="#DD1_monitor_go">DD1_monitor_go</A> & ( !<A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A> & ( !<A HREF="#Q1_state[1]">Q1_state[1]</A> ) ) );


<P> --LD1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~14 at LABCELL_X1_Y6_N18
<P><A NAME="LD1L163">LD1L163</A> = ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#VC1_writedata[3]">VC1_writedata[3]</A> & ( <A HREF="#LD1_MonDReg[3]">LD1_MonDReg[3]</A> ) ) ) # ( !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#VC1_writedata[3]">VC1_writedata[3]</A> ) ) # ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( !<A HREF="#VC1_writedata[3]">VC1_writedata[3]</A> & ( <A HREF="#LD1_MonDReg[3]">LD1_MonDReg[3]</A> ) ) );


<P> --VC1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4] at FF_X10_Y6_N19
<P> --register power-up is low

<P><A NAME="VC1_writedata[4]">VC1_writedata[4]</A> = DFFEAS(<A HREF="#VB1L38">VB1L38</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L164 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~15 at MLABCELL_X8_Y6_N0
<P><A NAME="LD1L164">LD1L164</A> = ( <A HREF="#LD1_MonDReg[4]">LD1_MonDReg[4]</A> & ( (<A HREF="#VC1_writedata[4]">VC1_writedata[4]</A>) # (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) ) # ( !<A HREF="#LD1_MonDReg[4]">LD1_MonDReg[4]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & <A HREF="#VC1_writedata[4]">VC1_writedata[4]</A>) ) );


<P> --LD1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] at FF_X7_Y6_N43
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[5]">LD1_MonDReg[5]</A> = DFFEAS(<A HREF="#LD1L131">LD1L131</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>,  ,  ,  ,  );


<P> --VC1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5] at FF_X7_Y7_N40
<P> --register power-up is low

<P><A NAME="VC1_writedata[5]">VC1_writedata[5]</A> = DFFEAS(<A HREF="#VB1L39">VB1L39</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L165 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~16 at LABCELL_X7_Y6_N3
<P><A NAME="LD1L165">LD1L165</A> = ( <A HREF="#VC1_writedata[5]">VC1_writedata[5]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1L61Q">LD1L61Q</A>) ) ) # ( !<A HREF="#VC1_writedata[5]">VC1_writedata[5]</A> & ( (<A HREF="#LD1L61Q">LD1L61Q</A> & <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) );


<P> --VC1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7] at FF_X3_Y6_N44
<P> --register power-up is low

<P><A NAME="VC1_writedata[7]">VC1_writedata[7]</A> = DFFEAS(<A HREF="#VB1L40">VB1L40</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~17 at MLABCELL_X3_Y6_N12
<P><A NAME="LD1L167">LD1L167</A> = ( <A HREF="#LD1_MonDReg[7]">LD1_MonDReg[7]</A> & ( <A HREF="#VC1_writedata[7]">VC1_writedata[7]</A> ) ) # ( !<A HREF="#LD1_MonDReg[7]">LD1_MonDReg[7]</A> & ( <A HREF="#VC1_writedata[7]">VC1_writedata[7]</A> & ( !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> ) ) ) # ( <A HREF="#LD1_MonDReg[7]">LD1_MonDReg[7]</A> & ( !<A HREF="#VC1_writedata[7]">VC1_writedata[7]</A> & ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> ) ) );


<P> --SC1L568 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~4 at LABCELL_X13_Y8_N42
<P><A NAME="SC1L568">SC1L568</A> = ( <A HREF="#YC2_q_b[11]">YC2_q_b[11]</A> & ( (!<A HREF="#SC1L230">SC1L230</A> & (((<A HREF="#YC2_q_b[3]">YC2_q_b[3]</A>)))) # (<A HREF="#SC1L230">SC1L230</A> & (((<A HREF="#SC1L232">SC1L232</A>)) # (<A HREF="#YC2_q_b[27]">YC2_q_b[27]</A>))) ) ) # ( !<A HREF="#YC2_q_b[11]">YC2_q_b[11]</A> & ( (!<A HREF="#SC1L230">SC1L230</A> & (((<A HREF="#YC2_q_b[3]">YC2_q_b[3]</A>)))) # (<A HREF="#SC1L230">SC1L230</A> & (<A HREF="#YC2_q_b[27]">YC2_q_b[27]</A> & ((!<A HREF="#SC1L232">SC1L232</A>)))) ) );


<P> --SC1L569 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~5 at LABCELL_X13_Y8_N6
<P><A NAME="SC1L569">SC1L569</A> = ( <A HREF="#SC1L232">SC1L232</A> & ( (!<A HREF="#SC1L230">SC1L230</A> & (<A HREF="#YC2_q_b[4]">YC2_q_b[4]</A>)) # (<A HREF="#SC1L230">SC1L230</A> & ((<A HREF="#YC2_q_b[12]">YC2_q_b[12]</A>))) ) ) # ( !<A HREF="#SC1L232">SC1L232</A> & ( (!<A HREF="#SC1L230">SC1L230</A> & (<A HREF="#YC2_q_b[4]">YC2_q_b[4]</A>)) # (<A HREF="#SC1L230">SC1L230</A> & ((<A HREF="#YC2_q_b[28]">YC2_q_b[28]</A>))) ) );


<P> --SC1L570 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~6 at LABCELL_X13_Y8_N18
<P><A NAME="SC1L570">SC1L570</A> = ( <A HREF="#YC2_q_b[5]">YC2_q_b[5]</A> & ( (!<A HREF="#SC1L230">SC1L230</A>) # ((!<A HREF="#SC1L232">SC1L232</A> & (<A HREF="#YC2_q_b[29]">YC2_q_b[29]</A>)) # (<A HREF="#SC1L232">SC1L232</A> & ((<A HREF="#YC2_q_b[13]">YC2_q_b[13]</A>)))) ) ) # ( !<A HREF="#YC2_q_b[5]">YC2_q_b[5]</A> & ( (<A HREF="#SC1L230">SC1L230</A> & ((!<A HREF="#SC1L232">SC1L232</A> & (<A HREF="#YC2_q_b[29]">YC2_q_b[29]</A>)) # (<A HREF="#SC1L232">SC1L232</A> & ((<A HREF="#YC2_q_b[13]">YC2_q_b[13]</A>))))) ) );


<P> --SC1L571 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7 at LABCELL_X13_Y8_N21
<P><A NAME="SC1L571">SC1L571</A> = ( <A HREF="#YC2_q_b[14]">YC2_q_b[14]</A> & ( (!<A HREF="#SC1L230">SC1L230</A> & (((<A HREF="#YC2_q_b[6]">YC2_q_b[6]</A>)))) # (<A HREF="#SC1L230">SC1L230</A> & (((<A HREF="#YC2_q_b[30]">YC2_q_b[30]</A>)) # (<A HREF="#SC1L232">SC1L232</A>))) ) ) # ( !<A HREF="#YC2_q_b[14]">YC2_q_b[14]</A> & ( (!<A HREF="#SC1L230">SC1L230</A> & (((<A HREF="#YC2_q_b[6]">YC2_q_b[6]</A>)))) # (<A HREF="#SC1L230">SC1L230</A> & (!<A HREF="#SC1L232">SC1L232</A> & ((<A HREF="#YC2_q_b[30]">YC2_q_b[30]</A>)))) ) );


<P> --SC1L572 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8 at LABCELL_X13_Y8_N54
<P><A NAME="SC1L572">SC1L572</A> = ( <A HREF="#YC2_q_b[31]">YC2_q_b[31]</A> & ( (!<A HREF="#SC1L230">SC1L230</A> & (<A HREF="#YC2_q_b[7]">YC2_q_b[7]</A>)) # (<A HREF="#SC1L230">SC1L230</A> & (((!<A HREF="#SC1L232">SC1L232</A>) # (<A HREF="#YC2_q_b[15]">YC2_q_b[15]</A>)))) ) ) # ( !<A HREF="#YC2_q_b[31]">YC2_q_b[31]</A> & ( (!<A HREF="#SC1L230">SC1L230</A> & (<A HREF="#YC2_q_b[7]">YC2_q_b[7]</A>)) # (<A HREF="#SC1L230">SC1L230</A> & (((<A HREF="#SC1L232">SC1L232</A> & <A HREF="#YC2_q_b[15]">YC2_q_b[15]</A>)))) ) );


<P> --VC1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9] at FF_X4_Y6_N32
<P> --register power-up is low

<P><A NAME="VC1_writedata[9]">VC1_writedata[9]</A> = DFFEAS(<A HREF="#VB1L41">VB1L41</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L169 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~18 at LABCELL_X4_Y6_N27
<P><A NAME="LD1L169">LD1L169</A> = ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#LD1_MonDReg[9]">LD1_MonDReg[9]</A> ) ) # ( !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#VC1_writedata[9]">VC1_writedata[9]</A> ) );


<P> --LD1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] at FF_X8_Y6_N43
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[8]">LD1_MonDReg[8]</A> = DFFEAS(<A HREF="#LD1L127">LD1L127</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>,  ,  ,  ,  );


<P> --VC1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8] at FF_X7_Y6_N31
<P> --register power-up is low

<P><A NAME="VC1_writedata[8]">VC1_writedata[8]</A> = DFFEAS(<A HREF="#VB1L42">VB1L42</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L168 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~19 at MLABCELL_X6_Y6_N24
<P><A NAME="LD1L168">LD1L168</A> = ( <A HREF="#VC1_writedata[8]">VC1_writedata[8]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1_MonDReg[8]">LD1_MonDReg[8]</A>) ) ) # ( !<A HREF="#VC1_writedata[8]">VC1_writedata[8]</A> & ( (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & <A HREF="#LD1_MonDReg[8]">LD1_MonDReg[8]</A>) ) );


<P> --VC1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6] at FF_X7_Y6_N35
<P> --register power-up is low

<P><A NAME="VC1_writedata[6]">VC1_writedata[6]</A> = DFFEAS(<A HREF="#VB1L43">VB1L43</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~20 at LABCELL_X7_Y6_N57
<P><A NAME="LD1L166">LD1L166</A> = (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & (<A HREF="#VC1_writedata[6]">VC1_writedata[6]</A>)) # (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ((<A HREF="#LD1_MonDReg[6]">LD1_MonDReg[6]</A>)));


<P> --VC1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10] at FF_X10_Y6_N55
<P> --register power-up is low

<P><A NAME="VC1_writedata[10]">VC1_writedata[10]</A> = DFFEAS(<A HREF="#VB1L44">VB1L44</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~21 at LABCELL_X4_Y6_N3
<P><A NAME="LD1L170">LD1L170</A> = ( <A HREF="#VC1_writedata[10]">VC1_writedata[10]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1_MonDReg[10]">LD1_MonDReg[10]</A>) ) ) # ( !<A HREF="#VC1_writedata[10]">VC1_writedata[10]</A> & ( (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & <A HREF="#LD1_MonDReg[10]">LD1_MonDReg[10]</A>) ) );


<P> --LD1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] at FF_X7_Y6_N49
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[18]">LD1_MonDReg[18]</A> = DFFEAS(<A HREF="#LD1L123">LD1L123</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>,  ,  ,  ,  );


<P> --VC1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18] at FF_X10_Y6_N8
<P> --register power-up is low

<P><A NAME="VC1_writedata[18]">VC1_writedata[18]</A> = DFFEAS(<A HREF="#VB1L45">VB1L45</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~22 at LABCELL_X10_Y6_N9
<P><A NAME="LD1L178">LD1L178</A> = ( <A HREF="#VC1_writedata[18]">VC1_writedata[18]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1_MonDReg[18]">LD1_MonDReg[18]</A>) ) ) # ( !<A HREF="#VC1_writedata[18]">VC1_writedata[18]</A> & ( (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & <A HREF="#LD1_MonDReg[18]">LD1_MonDReg[18]</A>) ) );


<P> --VC1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17] at FF_X9_Y6_N49
<P> --register power-up is low

<P><A NAME="VC1_writedata[17]">VC1_writedata[17]</A> = DFFEAS(<A HREF="#VB1L46">VB1L46</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L177 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~23 at LABCELL_X1_Y6_N39
<P><A NAME="LD1L177">LD1L177</A> = ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#VC1_writedata[17]">VC1_writedata[17]</A> & ( <A HREF="#LD1_MonDReg[17]">LD1_MonDReg[17]</A> ) ) ) # ( !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#VC1_writedata[17]">VC1_writedata[17]</A> ) ) # ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( !<A HREF="#VC1_writedata[17]">VC1_writedata[17]</A> & ( <A HREF="#LD1_MonDReg[17]">LD1_MonDReg[17]</A> ) ) );


<P> --T1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0 at LABCELL_X10_Y3_N54
<P><A NAME="T1L62">T1L62</A> = ( <A HREF="#DB1L55Q">DB1L55Q</A> ) # ( !<A HREF="#DB1L55Q">DB1L55Q</A> & ( ((<A HREF="#T1_ac">T1_ac</A> & ((!<A HREF="#T1L79">T1L79</A>) # (!<A HREF="#SC1_d_writedata[10]">SC1_d_writedata[10]</A>)))) # (<A HREF="#DB1L57Q">DB1L57Q</A>) ) );


<P> --SC1L463 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~21 at LABCELL_X23_Y7_N24
<P><A NAME="SC1L463">SC1L463</A> = ( <A HREF="#SC1_E_shift_rot_result[20]">SC1_E_shift_rot_result[20]</A> & ( (<A HREF="#SC1_E_shift_rot_result[18]">SC1_E_shift_rot_result[18]</A>) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#SC1_E_shift_rot_result[20]">SC1_E_shift_rot_result[20]</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & <A HREF="#SC1_E_shift_rot_result[18]">SC1_E_shift_rot_result[18]</A>) ) );


<P> --VC1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19] at FF_X7_Y4_N25
<P> --register power-up is low

<P><A NAME="VC1_writedata[19]">VC1_writedata[19]</A> = DFFEAS(<A HREF="#VB1L47">VB1L47</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~24 at MLABCELL_X6_Y4_N54
<P><A NAME="LD1L179">LD1L179</A> = ( <A HREF="#VC1_writedata[19]">VC1_writedata[19]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1_MonDReg[19]">LD1_MonDReg[19]</A>) ) ) # ( !<A HREF="#VC1_writedata[19]">VC1_writedata[19]</A> & ( (<A HREF="#LD1_MonDReg[19]">LD1_MonDReg[19]</A> & <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) );


<P> --T1L88 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0 at LABCELL_X11_Y3_N57
<P><A NAME="T1L88">T1L88</A> = ( <A HREF="#MB2L9Q">MB2L9Q</A> & ( (<A HREF="#T1_rvalid">T1_rvalid</A>) # (<A HREF="#T1L75">T1L75</A>) ) ) # ( !<A HREF="#MB2L9Q">MB2L9Q</A> & ( (!<A HREF="#T1L75">T1L75</A> & <A HREF="#T1_rvalid">T1_rvalid</A>) ) );


<P> --VC1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21] at FF_X4_Y6_N55
<P> --register power-up is low

<P><A NAME="VC1_writedata[21]">VC1_writedata[21]</A> = DFFEAS(<A HREF="#VB1L48">VB1L48</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L181 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~25 at LABCELL_X4_Y6_N57
<P><A NAME="LD1L181">LD1L181</A> = ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#LD1_MonDReg[21]">LD1_MonDReg[21]</A> ) ) # ( !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#VC1_writedata[21]">VC1_writedata[21]</A> ) );


<P> --VC1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20] at FF_X3_Y6_N55
<P> --register power-up is low

<P><A NAME="VC1_writedata[20]">VC1_writedata[20]</A> = DFFEAS(<A HREF="#VB1L49">VB1L49</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L180 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~26 at LABCELL_X1_Y6_N30
<P><A NAME="LD1L180">LD1L180</A> = ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#VC1_writedata[20]">VC1_writedata[20]</A> & ( <A HREF="#LD1_MonDReg[20]">LD1_MonDReg[20]</A> ) ) ) # ( !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#VC1_writedata[20]">VC1_writedata[20]</A> ) ) # ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( !<A HREF="#VC1_writedata[20]">VC1_writedata[20]</A> & ( <A HREF="#LD1_MonDReg[20]">LD1_MonDReg[20]</A> ) ) );


<P> --T1L93 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0 at LABCELL_X9_Y3_N0
<P><A NAME="T1L93">T1L93</A> = ( <A HREF="#T1L63">T1L63</A> & ( (!<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & (<A HREF="#MB1_b_full">MB1_b_full</A>)) # (<A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A> & ((<A HREF="#T1_woverflow">T1_woverflow</A>))) ) ) # ( !<A HREF="#T1L63">T1L63</A> & ( <A HREF="#T1_woverflow">T1_woverflow</A> ) );


<P> --PD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26 at LABCELL_X1_Y5_N42
<P><A NAME="PD1L72">PD1L72</A> = ( <A HREF="#BD1_break_readreg[17]">BD1_break_readreg[17]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#LD1_MonDReg[17]">LD1_MonDReg[17]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[19]">PD1_sr[19]</A>)))) ) ) # ( !<A HREF="#BD1_break_readreg[17]">BD1_break_readreg[17]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#LD1_MonDReg[17]">LD1_MonDReg[17]</A>))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[19]">PD1_sr[19]</A>)))) ) );


<P> --ND1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] at FF_X3_Y4_N11
<P> --register power-up is low

<P><A NAME="ND1_jdo[16]">ND1_jdo[16]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[16]">PD1_sr[16]</A>,  ,  , VCC);


<P> --DB1L91 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 at MLABCELL_X3_Y3_N0
<P><A NAME="DB1L91">DB1L91</A> = AMPP_FUNCTION(!<A HREF="#DB1_state">DB1_state</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#H1_splitter_nodes_receive_0[3]">H1_splitter_nodes_receive_0[3]</A>, !<A HREF="#DB1_count[8]">DB1_count[8]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>);


<P> --DB1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6] at FF_X4_Y3_N44
<P> --register power-up is low

<P><A NAME="DB1_td_shift[6]">DB1_td_shift[6]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L83">DB1L83</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#DB1L62">DB1L62</A>);


<P> --DB1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7] at FF_X4_Y3_N56
<P> --register power-up is low

<P><A NAME="DB1_td_shift[7]">DB1_td_shift[7]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L84">DB1L84</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#DB1L62">DB1L62</A>);


<P> --DB1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write at FF_X6_Y2_N58
<P> --register power-up is low

<P><A NAME="DB1_write">DB1_write</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L109">DB1L109</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND, <A HREF="#DB1L91">DB1L91</A>);


<P> --DB1L82 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9 at LABCELL_X4_Y3_N3
<P><A NAME="DB1L82">DB1L82</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#DB1L77">DB1L77</A>, !<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#DB1_rdata[3]">DB1_rdata[3]</A>, !<A HREF="#DB1_td_shift[6]">DB1_td_shift[6]</A>);


<P> --PD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27 at LABCELL_X1_Y5_N0
<P><A NAME="PD1L73">PD1L73</A> = ( <A HREF="#LD1_MonDReg[25]">LD1_MonDReg[25]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # ((<A HREF="#BD1_break_readreg[25]">BD1_break_readreg[25]</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[27]">PD1_sr[27]</A>)))) ) ) # ( !<A HREF="#LD1_MonDReg[25]">LD1_MonDReg[25]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#BD1_break_readreg[25]">BD1_break_readreg[25]</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[27]">PD1_sr[27]</A>)))) ) );


<P> --ND1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] at FF_X3_Y4_N29
<P> --register power-up is low

<P><A NAME="ND1_jdo[24]">ND1_jdo[24]</A> = DFFEAS(<A HREF="#ND1L44">ND1L44</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --PD1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7] at FF_X1_Y3_N56
<P> --register power-up is low

<P><A NAME="PD1_sr[7]">PD1_sr[7]</A> = DFFEAS(<A HREF="#PD1L20">PD1L20</A>, <A HREF="#A1L5">A1L5</A>,  ,  ,  ,  ,  ,  ,  );


<P> --PD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28 at LABCELL_X2_Y4_N15
<P><A NAME="PD1L74">PD1L74</A> = ( <A HREF="#BD1_break_readreg[5]">BD1_break_readreg[5]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#LD1_MonDReg[5]">LD1_MonDReg[5]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[7]">PD1_sr[7]</A>)))) ) ) # ( !<A HREF="#BD1_break_readreg[5]">BD1_break_readreg[5]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#LD1_MonDReg[5]">LD1_MonDReg[5]</A>))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[7]">PD1_sr[7]</A>)))) ) );


<P> --ND1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] at FF_X7_Y4_N11
<P> --register power-up is low

<P><A NAME="ND1_jdo[7]">ND1_jdo[7]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[7]">PD1_sr[7]</A>,  ,  , VCC);


<P> --LD1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2 at MLABCELL_X8_Y6_N27
<P><A NAME="LD1L114">LD1L114</A> = ( !<A HREF="#LD1_MonAReg[3]">LD1_MonAReg[3]</A> & ( (<A HREF="#LD1_MonAReg[2]">LD1_MonAReg[2]</A> & (!<A HREF="#LD1L42Q">LD1L42Q</A> & !<A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A>)) ) );


<P> --LD1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3 at MLABCELL_X8_Y6_N12
<P><A NAME="LD1L115">LD1L115</A> = ( <A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & ( (!<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (((<A HREF="#XD1_q_a[4]">XD1_q_a[4]</A>)) # (<A HREF="#LD1L114">LD1L114</A>))) # (<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (((<A HREF="#ND1_jdo[7]">ND1_jdo[7]</A>)))) ) ) # ( !<A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & ( (!<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (<A HREF="#LD1L114">LD1L114</A>)) # (<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & ((<A HREF="#ND1_jdo[7]">ND1_jdo[7]</A>))) ) );


<P> --VB1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~4 at LABCELL_X10_Y6_N36
<P><A NAME="VB1L26">VB1L26</A> = (<A HREF="#SC1_d_writedata[2]">SC1_d_writedata[2]</A> & <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>);


<P> --MD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 at MLABCELL_X3_Y1_N30
<P><A NAME="MD1L4">MD1L4</A> = (<A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> & (!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & <A HREF="#Q1_state[8]">Q1_state[8]</A>));


<P> --EE2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X8_Y2_N50
<P> --register power-up is low

<P><A NAME="EE2_altera_reset_synchronizer_int_chain[1]">EE2_altera_reset_synchronizer_int_chain[1]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  , <A HREF="#EE2L5">EE2L5</A>,  ,  , VCC);


<P> --PD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29 at LABCELL_X1_Y5_N3
<P><A NAME="PD1L75">PD1L75</A> = ( <A HREF="#PD1_sr[28]">PD1_sr[28]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#LD1_MonDReg[26]">LD1_MonDReg[26]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#BD1_break_readreg[26]">BD1_break_readreg[26]</A>)))) # (<A HREF="#MD1L3">MD1L3</A>) ) ) # ( !<A HREF="#PD1_sr[28]">PD1_sr[28]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#LD1_MonDReg[26]">LD1_MonDReg[26]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#BD1_break_readreg[26]">BD1_break_readreg[26]</A>))))) ) );


<P> --PD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30 at LABCELL_X1_Y5_N18
<P><A NAME="PD1L76">PD1L76</A> = ( <A HREF="#LD1_MonDReg[27]">LD1_MonDReg[27]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # ((<A HREF="#BD1_break_readreg[27]">BD1_break_readreg[27]</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[29]">PD1_sr[29]</A>)))) ) ) # ( !<A HREF="#LD1_MonDReg[27]">LD1_MonDReg[27]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#BD1_break_readreg[27]">BD1_break_readreg[27]</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[29]">PD1_sr[29]</A>)))) ) );


<P> --PD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31 at LABCELL_X1_Y5_N21
<P><A NAME="PD1L77">PD1L77</A> = ( <A HREF="#LD1_MonDReg[28]">LD1_MonDReg[28]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # ((<A HREF="#BD1_break_readreg[28]">BD1_break_readreg[28]</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[30]">PD1_sr[30]</A>)))) ) ) # ( !<A HREF="#LD1_MonDReg[28]">LD1_MonDReg[28]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#BD1_break_readreg[28]">BD1_break_readreg[28]</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[30]">PD1_sr[30]</A>)))) ) );


<P> --LD1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] at FF_X8_Y6_N38
<P> --register power-up is low

<P><A NAME="LD1_MonDReg[29]">LD1_MonDReg[29]</A> = DFFEAS(<A HREF="#LD1L119">LD1L119</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>,  ,  ,  ,  );


<P> --PD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32 at LABCELL_X1_Y5_N12
<P><A NAME="PD1L78">PD1L78</A> = ( <A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( <A HREF="#BD1_break_readreg[29]">BD1_break_readreg[29]</A> & ( (!<A HREF="#MD1L3">MD1L3</A>) # (<A HREF="#PD1_sr[31]">PD1_sr[31]</A>) ) ) ) # ( !<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( <A HREF="#BD1_break_readreg[29]">BD1_break_readreg[29]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#LD1_MonDReg[29]">LD1_MonDReg[29]</A>)) # (<A HREF="#MD1L3">MD1L3</A> & ((<A HREF="#PD1_sr[31]">PD1_sr[31]</A>))) ) ) ) # ( <A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( !<A HREF="#BD1_break_readreg[29]">BD1_break_readreg[29]</A> & ( (<A HREF="#MD1L3">MD1L3</A> & <A HREF="#PD1_sr[31]">PD1_sr[31]</A>) ) ) ) # ( !<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( !<A HREF="#BD1_break_readreg[29]">BD1_break_readreg[29]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#LD1_MonDReg[29]">LD1_MonDReg[29]</A>)) # (<A HREF="#MD1L3">MD1L3</A> & ((<A HREF="#PD1_sr[31]">PD1_sr[31]</A>))) ) ) );


<P> --PD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20]~33 at LABCELL_X1_Y4_N36
<P><A NAME="PD1L36">PD1L36</A> = ( <A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( (<A HREF="#Q1_state[3]">Q1_state[3]</A> & (!<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & (!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & <A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A>))) ) ) # ( !<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( (<A HREF="#Q1_state[3]">Q1_state[3]</A> & (!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & <A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A>)) ) );


<P> --PD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34 at MLABCELL_X3_Y4_N0
<P><A NAME="PD1L79">PD1L79</A> = ( <A HREF="#LD1L110Q">LD1L110Q</A> & ( (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # (<A HREF="#BD1_break_readreg[30]">BD1_break_readreg[30]</A>) ) ) # ( !<A HREF="#LD1L110Q">LD1L110Q</A> & ( (<A HREF="#BD1_break_readreg[30]">BD1_break_readreg[30]</A> & <A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) ) );


<P> --PD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35 at LABCELL_X1_Y4_N39
<P><A NAME="PD1L80">PD1L80</A> = ( !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> & ( (<A HREF="#Q1_state[3]">Q1_state[3]</A> & (!<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & <A HREF="#H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A>)) ) );


<P> --PD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36 at LABCELL_X1_Y4_N54
<P><A NAME="PD1L81">PD1L81</A> = ( <A HREF="#MD1L3">MD1L3</A> & ( <A HREF="#PD1L80">PD1L80</A> & ( <A HREF="#PD1_sr[32]">PD1_sr[32]</A> ) ) ) # ( !<A HREF="#MD1L3">MD1L3</A> & ( <A HREF="#PD1L80">PD1L80</A> & ( ((<A HREF="#PD1_sr[31]">PD1_sr[31]</A> & !<A HREF="#PD1L36">PD1L36</A>)) # (<A HREF="#PD1L79">PD1L79</A>) ) ) ) # ( <A HREF="#MD1L3">MD1L3</A> & ( !<A HREF="#PD1L80">PD1L80</A> & ( <A HREF="#PD1_sr[32]">PD1_sr[32]</A> ) ) ) # ( !<A HREF="#MD1L3">MD1L3</A> & ( !<A HREF="#PD1L80">PD1L80</A> & ( (<A HREF="#PD1_sr[31]">PD1_sr[31]</A> & !<A HREF="#PD1L36">PD1L36</A>) ) ) );


<P> --PD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37 at LABCELL_X1_Y5_N30
<P><A NAME="PD1L82">PD1L82</A> = ( <A HREF="#BD1_break_readreg[31]">BD1_break_readreg[31]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#LD1_MonDReg[31]">LD1_MonDReg[31]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[33]">PD1_sr[33]</A>)))) ) ) # ( !<A HREF="#BD1_break_readreg[31]">BD1_break_readreg[31]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#LD1_MonDReg[31]">LD1_MonDReg[31]</A>))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[33]">PD1_sr[33]</A>)))) ) );


<P> --DD1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch at FF_X4_Y6_N40
<P> --register power-up is low

<P><A NAME="DD1_resetlatch">DD1_resetlatch</A> = DFFEAS(<A HREF="#DD1L12">DD1L12</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --PD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38 at MLABCELL_X3_Y5_N21
<P><A NAME="PD1L83">PD1L83</A> = ( <A HREF="#PD1_sr[34]">PD1_sr[34]</A> & ( ((<A HREF="#PD1L5">PD1L5</A> & <A HREF="#DD1_resetlatch">DD1_resetlatch</A>)) # (<A HREF="#MD1L3">MD1L3</A>) ) ) # ( !<A HREF="#PD1_sr[34]">PD1_sr[34]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#PD1L5">PD1L5</A> & <A HREF="#DD1_resetlatch">DD1_resetlatch</A>)) ) );


<P> --key0_d1[1] is key0_d1[1] at FF_X8_Y2_N47
<P> --register power-up is low

<P><A NAME="key0_d1[1]">key0_d1[1]</A> = DFFEAS(<A HREF="#A1L83">A1L83</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --Z1L4 is nios_system:u0|raminfr_be:raminfr_be_0|RAM_B~21 at LABCELL_X11_Y8_N24
<P><A NAME="Z1L4">Z1L4</A> = ( <A HREF="#SC1_d_byteenable[2]">SC1_d_byteenable[2]</A> & ( <A HREF="#BC1L13">BC1L13</A> & ( (<A HREF="#V1L2">V1L2</A> & (!<A HREF="#XB2L8Q">XB2L8Q</A> & (!<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A> & !<A HREF="#BC1L11">BC1L11</A>))) ) ) );


<P> --SC1L467 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~22 at LABCELL_X23_Y7_N42
<P><A NAME="SC1L467">SC1L467</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[22]">SC1_E_shift_rot_result[22]</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[24]">SC1_E_shift_rot_result[24]</A>)));


<P> --SC1L465 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~23 at LABCELL_X23_Y7_N45
<P><A NAME="SC1L465">SC1L465</A> = ( <A HREF="#SC1_E_shift_rot_result[20]">SC1_E_shift_rot_result[20]</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#SC1_E_shift_rot_result[22]">SC1_E_shift_rot_result[22]</A>) ) ) # ( !<A HREF="#SC1_E_shift_rot_result[20]">SC1_E_shift_rot_result[20]</A> & ( (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & <A HREF="#SC1_E_shift_rot_result[22]">SC1_E_shift_rot_result[22]</A>) ) );


<P> --SC1L464 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~24 at LABCELL_X23_Y7_N39
<P><A NAME="SC1L464">SC1L464</A> = ( <A HREF="#SC1_E_shift_rot_result[21]">SC1_E_shift_rot_result[21]</A> & ( (<A HREF="#SC1_E_shift_rot_result[19]">SC1_E_shift_rot_result[19]</A>) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#SC1_E_shift_rot_result[21]">SC1_E_shift_rot_result[21]</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & <A HREF="#SC1_E_shift_rot_result[19]">SC1_E_shift_rot_result[19]</A>) ) );


<P> --SC1L470 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~25 at LABCELL_X23_Y7_N54
<P><A NAME="SC1L470">SC1L470</A> = ( <A HREF="#SC1_E_shift_rot_result[27]">SC1_E_shift_rot_result[27]</A> & ( (<A HREF="#SC1_E_shift_rot_result[25]">SC1_E_shift_rot_result[25]</A>) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#SC1_E_shift_rot_result[27]">SC1_E_shift_rot_result[27]</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & <A HREF="#SC1_E_shift_rot_result[25]">SC1_E_shift_rot_result[25]</A>) ) );


<P> --SC1L469 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~26 at LABCELL_X23_Y7_N36
<P><A NAME="SC1L469">SC1L469</A> = ( <A HREF="#SC1_E_shift_rot_result[24]">SC1_E_shift_rot_result[24]</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#SC1_E_shift_rot_result[26]">SC1_E_shift_rot_result[26]</A>) ) ) # ( !<A HREF="#SC1_E_shift_rot_result[24]">SC1_E_shift_rot_result[24]</A> & ( (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & <A HREF="#SC1_E_shift_rot_result[26]">SC1_E_shift_rot_result[26]</A>) ) );


<P> --SC1L472 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~27 at LABCELL_X23_Y7_N48
<P><A NAME="SC1L472">SC1L472</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[27]">SC1_E_shift_rot_result[27]</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[29]">SC1_E_shift_rot_result[29]</A>));


<P> --SC1L471 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~28 at LABCELL_X23_Y7_N57
<P><A NAME="SC1L471">SC1L471</A> = ( <A HREF="#SC1_E_shift_rot_result[28]">SC1_E_shift_rot_result[28]</A> & ( (<A HREF="#SC1L436Q">SC1L436Q</A>) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A>) ) ) # ( !<A HREF="#SC1_E_shift_rot_result[28]">SC1_E_shift_rot_result[28]</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & <A HREF="#SC1L436Q">SC1L436Q</A>) ) );


<P> --SC1L473 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~29 at LABCELL_X23_Y7_N51
<P><A NAME="SC1L473">SC1L473</A> = ( <A HREF="#SC1_E_shift_rot_result[28]">SC1_E_shift_rot_result[28]</A> & ( (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A>) # (<A HREF="#SC1_E_shift_rot_result[30]">SC1_E_shift_rot_result[30]</A>) ) ) # ( !<A HREF="#SC1_E_shift_rot_result[28]">SC1_E_shift_rot_result[28]</A> & ( (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & <A HREF="#SC1_E_shift_rot_result[30]">SC1_E_shift_rot_result[30]</A>) ) );


<P> --SC1L468 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~30 at LABCELL_X23_Y7_N33
<P><A NAME="SC1L468">SC1L468</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[23]">SC1_E_shift_rot_result[23]</A>)) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[25]">SC1_E_shift_rot_result[25]</A>)));


<P> --SC1L466 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~31 at LABCELL_X23_Y7_N30
<P><A NAME="SC1L466">SC1L466</A> = (!<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & ((<A HREF="#SC1_E_shift_rot_result[21]">SC1_E_shift_rot_result[21]</A>))) # (<A HREF="#SC1_R_ctrl_shift_rot_right">SC1_R_ctrl_shift_rot_right</A> & (<A HREF="#SC1_E_shift_rot_result[23]">SC1_E_shift_rot_result[23]</A>));


<P> --DB1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate at FF_X2_Y3_N16
<P> --register power-up is low

<P><A NAME="DB1_jupdate">DB1_jupdate</A> = AMPP_FUNCTION(!<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L24">DB1L24</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>);


<P> --VB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~5 at LABCELL_X10_Y6_N51
<P><A NAME="VB1L27">VB1L27</A> = ( <A HREF="#SC1_d_writedata[22]">SC1_d_writedata[22]</A> & ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> ) );


<P> --VB1_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[34] at LABCELL_X11_Y8_N30
<P><A NAME="VB1_src_data[34]">VB1_src_data[34]</A> = ((<A HREF="#SC1_d_byteenable[2]">SC1_d_byteenable[2]</A> & <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>)) # (<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>);


<P> --PD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39 at LABCELL_X1_Y5_N24
<P><A NAME="PD1L84">PD1L84</A> = ( <A HREF="#LD1_MonDReg[21]">LD1_MonDReg[21]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # ((<A HREF="#BD1_break_readreg[21]">BD1_break_readreg[21]</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[23]">PD1_sr[23]</A>)))) ) ) # ( !<A HREF="#LD1_MonDReg[21]">LD1_MonDReg[21]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#BD1_break_readreg[21]">BD1_break_readreg[21]</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[23]">PD1_sr[23]</A>)))) ) );


<P> --ND1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] at FF_X4_Y5_N47
<P> --register power-up is low

<P><A NAME="ND1_jdo[22]">ND1_jdo[22]</A> = DFFEAS(<A HREF="#ND1L41">ND1L41</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --PD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40 at LABCELL_X1_Y5_N45
<P><A NAME="PD1L85">PD1L85</A> = ( <A HREF="#LD1_MonDReg[18]">LD1_MonDReg[18]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # ((<A HREF="#BD1_break_readreg[18]">BD1_break_readreg[18]</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[20]">PD1_sr[20]</A>)))) ) ) # ( !<A HREF="#LD1_MonDReg[18]">LD1_MonDReg[18]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#BD1_break_readreg[18]">BD1_break_readreg[18]</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[20]">PD1_sr[20]</A>)))) ) );


<P> --VB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~6 at LABCELL_X10_Y6_N33
<P><A NAME="VB1L28">VB1L28</A> = ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & ( <A HREF="#SC1_d_writedata[23]">SC1_d_writedata[23]</A> ) );


<P> --VB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~7 at LABCELL_X10_Y6_N42
<P><A NAME="VB1L29">VB1L29</A> = ( <A HREF="#SC1_d_writedata[24]">SC1_d_writedata[24]</A> & ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> ) );


<P> --VB1_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[35] at MLABCELL_X8_Y9_N54
<P><A NAME="VB1_src_data[35]">VB1_src_data[35]</A> = ( <A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> ) # ( !<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A> & ( (<A HREF="#SC1_d_byteenable[3]">SC1_d_byteenable[3]</A> & <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>) ) );


<P> --VB1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~8 at LABCELL_X1_Y6_N0
<P><A NAME="VB1L30">VB1L30</A> = ( <A HREF="#SC1_d_writedata[25]">SC1_d_writedata[25]</A> & ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> ) );


<P> --VB1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~9 at LABCELL_X10_Y6_N24
<P><A NAME="VB1L31">VB1L31</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[26]">SC1_d_writedata[26]</A>);


<P> --EE1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X6_Y5_N56
<P> --register power-up is low

<P><A NAME="EE1_altera_reset_synchronizer_int_chain[0]">EE1_altera_reset_synchronizer_int_chain[0]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1L14">DE1L14</A>,  ,  , <A HREF="#EE1_altera_reset_synchronizer_int_chain[1]">EE1_altera_reset_synchronizer_int_chain[1]</A>,  ,  , VCC);


<P> --DD1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest at FF_X6_Y5_N8
<P> --register power-up is low

<P><A NAME="DD1_resetrequest">DD1_resetrequest</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>, <A HREF="#ND1_jdo[22]">ND1_jdo[22]</A>,  ,  , VCC);


<P> --DE1L14 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0 at MLABCELL_X6_Y5_N6
<P><A NAME="DE1L14">DE1L14</A> = (!<A HREF="#key0_d3[0]">key0_d3[0]</A>) # (<A HREF="#DD1_resetrequest">DD1_resetrequest</A>);


<P> --ND1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] at FF_X3_Y4_N59
<P> --register power-up is low

<P><A NAME="ND1_jdo[14]">ND1_jdo[14]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[14]">PD1_sr[14]</A>,  ,  , VCC);


<P> --VB1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~10 at LABCELL_X10_Y6_N21
<P><A NAME="VB1L32">VB1L32</A> = ( <A HREF="#SC1_d_writedata[11]">SC1_d_writedata[11]</A> & ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> ) );


<P> --VB1_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[33] at LABCELL_X11_Y8_N6
<P><A NAME="VB1_src_data[33]">VB1_src_data[33]</A> = ((<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_byteenable[1]">SC1_d_byteenable[1]</A>)) # (<A HREF="#VB1_saved_grant[1]">VB1_saved_grant[1]</A>);


<P> --ND1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] at FF_X3_Y4_N43
<P> --register power-up is low

<P><A NAME="ND1_jdo[15]">ND1_jdo[15]</A> = DFFEAS(<A HREF="#ND1L32">ND1L32</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --LD1L116 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4 at MLABCELL_X8_Y6_N15
<P><A NAME="LD1L116">LD1L116</A> = ( <A HREF="#ND1_jdo[15]">ND1_jdo[15]</A> & ( (((<A HREF="#XD1_q_a[12]">XD1_q_a[12]</A> & <A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A>)) # (<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>)) # (<A HREF="#LD1L114">LD1L114</A>) ) ) # ( !<A HREF="#ND1_jdo[15]">ND1_jdo[15]</A> & ( (!<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & (((<A HREF="#XD1_q_a[12]">XD1_q_a[12]</A> & <A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A>)) # (<A HREF="#LD1L114">LD1L114</A>))) ) );


<P> --VB1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~11 at LABCELL_X7_Y6_N24
<P><A NAME="VB1L33">VB1L33</A> = ( <A HREF="#SC1_d_writedata[12]">SC1_d_writedata[12]</A> & ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> ) );


<P> --VB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~12 at LABCELL_X9_Y6_N24
<P><A NAME="VB1L34">VB1L34</A> = ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & ( <A HREF="#SC1_d_writedata[13]">SC1_d_writedata[13]</A> ) );


<P> --LD1L117 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5 at MLABCELL_X8_Y6_N30
<P><A NAME="LD1L117">LD1L117</A> = ( <A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & ( <A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & ( <A HREF="#ND1_jdo[17]">ND1_jdo[17]</A> ) ) ) # ( !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & ( <A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & ( (!<A HREF="#LD1_jtag_rd_d1">LD1_jtag_rd_d1</A> & ((<A HREF="#LD1L118">LD1L118</A>))) # (<A HREF="#LD1_jtag_rd_d1">LD1_jtag_rd_d1</A> & (<A HREF="#XD1_q_a[14]">XD1_q_a[14]</A>)) ) ) ) # ( <A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & ( !<A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & ( <A HREF="#ND1_jdo[17]">ND1_jdo[17]</A> ) ) ) # ( !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A> & ( !<A HREF="#LD1_jtag_ram_rd_d1">LD1_jtag_ram_rd_d1</A> & ( <A HREF="#LD1L118">LD1L118</A> ) ) );


<P> --VB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~13 at LABCELL_X9_Y6_N42
<P><A NAME="VB1L35">VB1L35</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[14]">SC1_d_writedata[14]</A>);


<P> --VB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~14 at LABCELL_X9_Y6_N54
<P><A NAME="VB1L36">VB1L36</A> = ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & ( <A HREF="#SC1_d_writedata[15]">SC1_d_writedata[15]</A> ) );


<P> --VB1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~15 at LABCELL_X10_Y6_N15
<P><A NAME="VB1L37">VB1L37</A> = ( <A HREF="#SC1_d_writedata[16]">SC1_d_writedata[16]</A> & ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> ) );


<P> --VB1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~16 at LABCELL_X10_Y6_N18
<P><A NAME="VB1L38">VB1L38</A> = ( <A HREF="#SC1_d_writedata[4]">SC1_d_writedata[4]</A> & ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> ) );


<P> --ND1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] at FF_X3_Y4_N47
<P> --register power-up is low

<P><A NAME="ND1_jdo[8]">ND1_jdo[8]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[8]">PD1_sr[8]</A>,  ,  , VCC);


<P> --VB1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~17 at LABCELL_X7_Y7_N39
<P><A NAME="VB1L39">VB1L39</A> = ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & ( <A HREF="#SC1_d_writedata[5]">SC1_d_writedata[5]</A> ) );


<P> --ND1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] at FF_X3_Y4_N34
<P> --register power-up is low

<P><A NAME="ND1_jdo[10]">ND1_jdo[10]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[10]">PD1_sr[10]</A>,  ,  , VCC);


<P> --VB1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~18 at MLABCELL_X3_Y6_N42
<P><A NAME="VB1L40">VB1L40</A> = ( <A HREF="#SC1_d_writedata[7]">SC1_d_writedata[7]</A> & ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> ) );


<P> --VC1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27] at FF_X4_Y6_N8
<P> --register power-up is low

<P><A NAME="VC1_writedata[27]">VC1_writedata[27]</A> = DFFEAS(<A HREF="#VB1L50">VB1L50</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27 at LABCELL_X4_Y6_N33
<P><A NAME="LD1L187">LD1L187</A> = ( <A HREF="#LD1L104Q">LD1L104Q</A> & ( (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#VC1_writedata[27]">VC1_writedata[27]</A>) ) ) # ( !<A HREF="#LD1L104Q">LD1L104Q</A> & ( (<A HREF="#VC1_writedata[27]">VC1_writedata[27]</A> & !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) );


<P> --VC1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28] at FF_X4_Y6_N2
<P> --register power-up is low

<P><A NAME="VC1_writedata[28]">VC1_writedata[28]</A> = DFFEAS(<A HREF="#VB1L51">VB1L51</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L188 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28 at LABCELL_X4_Y6_N9
<P><A NAME="LD1L188">LD1L188</A> = ( <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#LD1_MonDReg[28]">LD1_MonDReg[28]</A> ) ) # ( !<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ( <A HREF="#VC1_writedata[28]">VC1_writedata[28]</A> ) );


<P> --VC1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29] at FF_X7_Y6_N17
<P> --register power-up is low

<P><A NAME="VC1_writedata[29]">VC1_writedata[29]</A> = DFFEAS(<A HREF="#VB1L52">VB1L52</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L189 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29 at LABCELL_X7_Y6_N12
<P><A NAME="LD1L189">LD1L189</A> = (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & (<A HREF="#VC1_writedata[29]">VC1_writedata[29]</A>)) # (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & ((<A HREF="#LD1_MonDReg[29]">LD1_MonDReg[29]</A>)));


<P> --VC1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30] at FF_X10_Y6_N13
<P> --register power-up is low

<P><A NAME="VC1_writedata[30]">VC1_writedata[30]</A> = DFFEAS(<A HREF="#VB1L53">VB1L53</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30 at LABCELL_X4_Y6_N36
<P><A NAME="LD1L190">LD1L190</A> = ( <A HREF="#LD1_MonDReg[30]">LD1_MonDReg[30]</A> & ( (<A HREF="#VC1_writedata[30]">VC1_writedata[30]</A>) # (<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) ) # ( !<A HREF="#LD1_MonDReg[30]">LD1_MonDReg[30]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A> & <A HREF="#VC1_writedata[30]">VC1_writedata[30]</A>) ) );


<P> --VC1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31] at FF_X7_Y6_N20
<P> --register power-up is low

<P><A NAME="VC1_writedata[31]">VC1_writedata[31]</A> = DFFEAS(<A HREF="#VB1L54">VB1L54</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --LD1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31 at LABCELL_X7_Y6_N21
<P><A NAME="LD1L191">LD1L191</A> = ( <A HREF="#VC1_writedata[31]">VC1_writedata[31]</A> & ( (!<A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) # (<A HREF="#LD1_MonDReg[31]">LD1_MonDReg[31]</A>) ) ) # ( !<A HREF="#VC1_writedata[31]">VC1_writedata[31]</A> & ( (<A HREF="#LD1_MonDReg[31]">LD1_MonDReg[31]</A> & <A HREF="#LD1_jtag_ram_access">LD1_jtag_ram_access</A>) ) );


<P> --ND1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] at FF_X3_Y4_N44
<P> --register power-up is low

<P><A NAME="ND1_jdo[12]">ND1_jdo[12]</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>, <A HREF="#PD1_sr[12]">PD1_sr[12]</A>,  ,  , VCC);


<P> --VB1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~19 at LABCELL_X4_Y6_N30
<P><A NAME="VB1L41">VB1L41</A> = ( <A HREF="#SC1_d_writedata[9]">SC1_d_writedata[9]</A> & ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> ) );


<P> --ND1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] at FF_X3_Y4_N14
<P> --register power-up is low

<P><A NAME="ND1_jdo[11]">ND1_jdo[11]</A> = DFFEAS(<A HREF="#ND1L26">ND1L26</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VB1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~20 at LABCELL_X7_Y6_N30
<P><A NAME="VB1L42">VB1L42</A> = (<A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & <A HREF="#SC1_d_writedata[8]">SC1_d_writedata[8]</A>);


<P> --ND1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] at FF_X3_Y4_N46
<P> --register power-up is low

<P><A NAME="ND1_jdo[9]">ND1_jdo[9]</A> = DFFEAS(<A HREF="#ND1L23">ND1L23</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VB1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~21 at LABCELL_X7_Y6_N33
<P><A NAME="VB1L43">VB1L43</A> = ( <A HREF="#SC1_d_writedata[6]">SC1_d_writedata[6]</A> & ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> ) );


<P> --ND1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] at FF_X3_Y4_N17
<P> --register power-up is low

<P><A NAME="ND1_jdo[13]">ND1_jdo[13]</A> = DFFEAS(<A HREF="#ND1L29">ND1L29</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1_update_jdo_strobe">ND1_update_jdo_strobe</A>,  ,  ,  ,  );


<P> --VB1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~22 at LABCELL_X10_Y6_N54
<P><A NAME="VB1L44">VB1L44</A> = (<A HREF="#SC1_d_writedata[10]">SC1_d_writedata[10]</A> & <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>);


<P> --VB1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~23 at LABCELL_X10_Y6_N6
<P><A NAME="VB1L45">VB1L45</A> = (<A HREF="#SC1_d_writedata[18]">SC1_d_writedata[18]</A> & <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>);


<P> --VB1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~24 at LABCELL_X9_Y6_N48
<P><A NAME="VB1L46">VB1L46</A> = ( <A HREF="#SC1_d_writedata[17]">SC1_d_writedata[17]</A> & ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> ) );


<P> --VB1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~25 at LABCELL_X7_Y4_N24
<P><A NAME="VB1L47">VB1L47</A> = ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> & ( <A HREF="#SC1_d_writedata[19]">SC1_d_writedata[19]</A> ) );


<P> --VB1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~26 at LABCELL_X4_Y6_N54
<P><A NAME="VB1L48">VB1L48</A> = ( <A HREF="#SC1_d_writedata[21]">SC1_d_writedata[21]</A> & ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> ) );


<P> --VB1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~27 at MLABCELL_X3_Y6_N54
<P><A NAME="VB1L49">VB1L49</A> = ( <A HREF="#SC1_d_writedata[20]">SC1_d_writedata[20]</A> & ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> ) );


<P> --DB1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10 at LABCELL_X4_Y3_N42
<P><A NAME="DB1L83">DB1L83</A> = AMPP_FUNCTION(!<A HREF="#DB1_td_shift[7]">DB1_td_shift[7]</A>, !<A HREF="#DB1L77">DB1L77</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#DB1_count[9]">DB1_count[9]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#DB1_rdata[4]">DB1_rdata[4]</A>);


<P> --DB1L84 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11 at LABCELL_X4_Y3_N54
<P><A NAME="DB1L84">DB1L84</A> = AMPP_FUNCTION(!<A HREF="#DB1_td_shift[8]">DB1_td_shift[8]</A>, !<A HREF="#DB1L77">DB1L77</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#DB1_rdata[5]">DB1_rdata[5]</A>, !<A HREF="#DB1_count[9]">DB1_count[9]</A>);


<P> --DB1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12 at MLABCELL_X3_Y3_N45
<P><A NAME="DB1L85">DB1L85</A> = AMPP_FUNCTION(!<A HREF="#DB1_td_shift[9]">DB1_td_shift[9]</A>, !<A HREF="#DB1_rdata[6]">DB1_rdata[6]</A>, !<A HREF="#DB1_count[9]">DB1_count[9]</A>);


<P> --PD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41 at LABCELL_X2_Y4_N27
<P><A NAME="PD1L86">PD1L86</A> = ( <A HREF="#LD1_MonDReg[6]">LD1_MonDReg[6]</A> & ( (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # (<A HREF="#BD1_break_readreg[6]">BD1_break_readreg[6]</A>) ) ) # ( !<A HREF="#LD1_MonDReg[6]">LD1_MonDReg[6]</A> & ( (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & <A HREF="#BD1_break_readreg[6]">BD1_break_readreg[6]</A>) ) );


<P> --PD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42 at LABCELL_X2_Y4_N6
<P><A NAME="PD1L87">PD1L87</A> = ( <A HREF="#PD1_sr[7]">PD1_sr[7]</A> & ( <A HREF="#PD1_sr[8]">PD1_sr[8]</A> & ( (!<A HREF="#MD1_virtual_state_cdr">MD1_virtual_state_cdr</A>) # (((!<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & <A HREF="#PD1L86">PD1L86</A>)) # (<A HREF="#MD1L3">MD1L3</A>)) ) ) ) # ( !<A HREF="#PD1_sr[7]">PD1_sr[7]</A> & ( <A HREF="#PD1_sr[8]">PD1_sr[8]</A> & ( ((<A HREF="#MD1_virtual_state_cdr">MD1_virtual_state_cdr</A> & (!<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & <A HREF="#PD1L86">PD1L86</A>))) # (<A HREF="#MD1L3">MD1L3</A>) ) ) ) # ( <A HREF="#PD1_sr[7]">PD1_sr[7]</A> & ( !<A HREF="#PD1_sr[8]">PD1_sr[8]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#MD1_virtual_state_cdr">MD1_virtual_state_cdr</A>) # ((!<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & <A HREF="#PD1L86">PD1L86</A>)))) ) ) ) # ( !<A HREF="#PD1_sr[7]">PD1_sr[7]</A> & ( !<A HREF="#PD1_sr[8]">PD1_sr[8]</A> & ( (<A HREF="#MD1_virtual_state_cdr">MD1_virtual_state_cdr</A> & (!<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & (<A HREF="#PD1L86">PD1L86</A> & !<A HREF="#MD1L3">MD1L3</A>))) ) ) );


<P> --DD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 at LABCELL_X4_Y6_N39
<P><A NAME="DD1L12">DD1L12</A> = ( <A HREF="#ND1_jdo[24]">ND1_jdo[24]</A> & ( (!<A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A> & ((<A HREF="#DD1_resetlatch">DD1_resetlatch</A>) # (<A HREF="#RD1_dreg[0]">RD1_dreg[0]</A>))) ) ) # ( !<A HREF="#ND1_jdo[24]">ND1_jdo[24]</A> & ( ((!<A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A> & <A HREF="#RD1_dreg[0]">RD1_dreg[0]</A>)) # (<A HREF="#DD1_resetlatch">DD1_resetlatch</A>) ) );


<P> --Z1L2 is nios_system:u0|raminfr_be:raminfr_be_0|RAM_A~21 at LABCELL_X9_Y5_N33
<P><A NAME="Z1L2">Z1L2</A> = ( <A HREF="#BC1L13">BC1L13</A> & ( <A HREF="#SC1_d_byteenable[3]">SC1_d_byteenable[3]</A> & ( (!<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A> & (!<A HREF="#XB2L8Q">XB2L8Q</A> & (<A HREF="#V1L2">V1L2</A> & !<A HREF="#BC1L11">BC1L11</A>))) ) ) );


<P> --DB1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0 at LABCELL_X2_Y3_N18
<P><A NAME="DB1L23">DB1L23</A> = AMPP_FUNCTION(!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#H1_splitter_nodes_receive_0[3]">H1_splitter_nodes_receive_0[3]</A>, !<A HREF="#Q1_state[8]">Q1_state[8]</A>, !<A HREF="#DB1_jupdate">DB1_jupdate</A>);


<P> --PD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43 at LABCELL_X1_Y5_N27
<P><A NAME="PD1L88">PD1L88</A> = ( <A HREF="#BD1_break_readreg[22]">BD1_break_readreg[22]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#LD1_MonDReg[22]">LD1_MonDReg[22]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[24]">PD1_sr[24]</A>)))) ) ) # ( !<A HREF="#BD1_break_readreg[22]">BD1_break_readreg[22]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[22]">LD1_MonDReg[22]</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[24]">PD1_sr[24]</A>)))) ) );


<P> --EE1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X6_Y5_N59
<P> --register power-up is low

<P><A NAME="EE1_altera_reset_synchronizer_int_chain[1]">EE1_altera_reset_synchronizer_int_chain[1]</A> = DFFEAS(<A HREF="#EE1L4">EE1L4</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1L14">DE1L14</A>,  ,  ,  ,  ,  ,  );


<P> --PD1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15] at FF_X1_Y4_N47
<P> --register power-up is low

<P><A NAME="PD1_sr[15]">PD1_sr[15]</A> = DFFEAS(<A HREF="#PD1L94">PD1L94</A>, <A HREF="#A1L5">A1L5</A>,  ,  ,  ,  ,  ,  ,  );


<P> --VB1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~28 at LABCELL_X4_Y6_N6
<P><A NAME="VB1L50">VB1L50</A> = ( <A HREF="#SC1_d_writedata[27]">SC1_d_writedata[27]</A> & ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> ) );


<P> --VB1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~29 at LABCELL_X4_Y6_N0
<P><A NAME="VB1L51">VB1L51</A> = ( <A HREF="#SC1_d_writedata[28]">SC1_d_writedata[28]</A> & ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> ) );


<P> --VB1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~30 at LABCELL_X7_Y6_N15
<P><A NAME="VB1L52">VB1L52</A> = ( <A HREF="#SC1_d_writedata[29]">SC1_d_writedata[29]</A> & ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> ) );


<P> --VB1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~31 at LABCELL_X10_Y6_N12
<P><A NAME="VB1L53">VB1L53</A> = ( <A HREF="#SC1_d_writedata[30]">SC1_d_writedata[30]</A> & ( <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A> ) );


<P> --VB1L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~32 at LABCELL_X7_Y6_N18
<P><A NAME="VB1L54">VB1L54</A> = (<A HREF="#SC1_d_writedata[31]">SC1_d_writedata[31]</A> & <A HREF="#VB1_saved_grant[0]">VB1_saved_grant[0]</A>);


<P> --PD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44 at LABCELL_X1_Y5_N33
<P><A NAME="PD1L89">PD1L89</A> = ( <A HREF="#PD1_sr[17]">PD1_sr[17]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[15]">LD1_MonDReg[15]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[15]">BD1_break_readreg[15]</A>))) # (<A HREF="#MD1L3">MD1L3</A>) ) ) # ( !<A HREF="#PD1_sr[17]">PD1_sr[17]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[15]">LD1_MonDReg[15]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[15]">BD1_break_readreg[15]</A>)))) ) );


<P> --PD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45 at LABCELL_X1_Y5_N6
<P><A NAME="PD1L90">PD1L90</A> = ( <A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((<A HREF="#BD1_break_readreg[23]">BD1_break_readreg[23]</A>))) # (<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#PD1_sr[25]">PD1_sr[25]</A>)) ) ) # ( !<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#LD1_MonDReg[23]">LD1_MonDReg[23]</A>)) # (<A HREF="#MD1L3">MD1L3</A> & ((<A HREF="#PD1_sr[25]">PD1_sr[25]</A>))) ) );


<P> --PD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46 at LABCELL_X2_Y4_N42
<P><A NAME="PD1L91">PD1L91</A> = ( <A HREF="#PD1_sr[9]">PD1_sr[9]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[7]">LD1_MonDReg[7]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[7]">BD1_break_readreg[7]</A>))) # (<A HREF="#MD1L3">MD1L3</A>) ) ) # ( !<A HREF="#PD1_sr[9]">PD1_sr[9]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[7]">LD1_MonDReg[7]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[7]">BD1_break_readreg[7]</A>)))) ) );


<P> --PD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47 at LABCELL_X2_Y4_N24
<P><A NAME="PD1L92">PD1L92</A> = ( <A HREF="#MD1L3">MD1L3</A> & ( <A HREF="#PD1_sr[15]">PD1_sr[15]</A> ) ) # ( !<A HREF="#MD1L3">MD1L3</A> & ( (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#LD1_MonDReg[13]">LD1_MonDReg[13]</A>))) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[13]">BD1_break_readreg[13]</A>)) ) );


<P> --PD1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 at FF_X3_Y4_N49
<P> --register power-up is low

<P><A NAME="PD1_DRsize.010">PD1_DRsize.010</A> = DFFEAS(<A HREF="#PD1L37">PD1L37</A>, <A HREF="#A1L5">A1L5</A>,  ,  , <A HREF="#MD1_virtual_state_uir">MD1_virtual_state_uir</A>,  ,  ,  ,  );


<P> --PD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48 at LABCELL_X1_Y4_N30
<P><A NAME="PD1L93">PD1L93</A> = ( <A HREF="#PD1_sr[15]">PD1_sr[15]</A> & ( <A HREF="#BD1_break_readreg[14]">BD1_break_readreg[14]</A> & ( (!<A HREF="#MD1_virtual_state_cdr">MD1_virtual_state_cdr</A>) # ((!<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & ((<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # (<A HREF="#LD1_MonDReg[14]">LD1_MonDReg[14]</A>)))) ) ) ) # ( !<A HREF="#PD1_sr[15]">PD1_sr[15]</A> & ( <A HREF="#BD1_break_readreg[14]">BD1_break_readreg[14]</A> & ( (<A HREF="#MD1_virtual_state_cdr">MD1_virtual_state_cdr</A> & (!<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & ((<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # (<A HREF="#LD1_MonDReg[14]">LD1_MonDReg[14]</A>)))) ) ) ) # ( <A HREF="#PD1_sr[15]">PD1_sr[15]</A> & ( !<A HREF="#BD1_break_readreg[14]">BD1_break_readreg[14]</A> & ( (!<A HREF="#MD1_virtual_state_cdr">MD1_virtual_state_cdr</A>) # ((<A HREF="#LD1_MonDReg[14]">LD1_MonDReg[14]</A> & (!<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & !<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>))) ) ) ) # ( !<A HREF="#PD1_sr[15]">PD1_sr[15]</A> & ( !<A HREF="#BD1_break_readreg[14]">BD1_break_readreg[14]</A> & ( (<A HREF="#LD1_MonDReg[14]">LD1_MonDReg[14]</A> & (<A HREF="#MD1_virtual_state_cdr">MD1_virtual_state_cdr</A> & (!<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & !<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>))) ) ) );


<P> --PD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49 at LABCELL_X1_Y4_N45
<P><A NAME="PD1L94">PD1L94</A> = ( <A HREF="#MD1L3">MD1L3</A> & ( (!<A HREF="#PD1_DRsize.010">PD1_DRsize.010</A> & (<A HREF="#PD1_sr[16]">PD1_sr[16]</A>)) # (<A HREF="#PD1_DRsize.010">PD1_DRsize.010</A> & ((<A HREF="#A1L6">A1L6</A>))) ) ) # ( !<A HREF="#MD1L3">MD1L3</A> & ( <A HREF="#PD1L93">PD1L93</A> ) );


<P> --PD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50 at LABCELL_X2_Y4_N18
<P><A NAME="PD1L95">PD1L95</A> = ( <A HREF="#BD1_break_readreg[9]">BD1_break_readreg[9]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#LD1_MonDReg[9]">LD1_MonDReg[9]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[11]">PD1_sr[11]</A>)))) ) ) # ( !<A HREF="#BD1_break_readreg[9]">BD1_break_readreg[9]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#LD1_MonDReg[9]">LD1_MonDReg[9]</A>))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[11]">PD1_sr[11]</A>)))) ) );


<P> --PD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51 at LABCELL_X2_Y4_N48
<P><A NAME="PD1L96">PD1L96</A> = ( <A HREF="#LD1_MonDReg[11]">LD1_MonDReg[11]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # ((<A HREF="#BD1_break_readreg[11]">BD1_break_readreg[11]</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[13]">PD1_sr[13]</A>)))) ) ) # ( !<A HREF="#LD1_MonDReg[11]">LD1_MonDReg[11]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#BD1_break_readreg[11]">BD1_break_readreg[11]</A>))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[13]">PD1_sr[13]</A>)))) ) );


<P> --PD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52 at LABCELL_X2_Y4_N21
<P><A NAME="PD1L97">PD1L97</A> = ( <A HREF="#PD1_sr[12]">PD1_sr[12]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#LD1_MonDReg[10]">LD1_MonDReg[10]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#BD1_break_readreg[10]">BD1_break_readreg[10]</A>)))) # (<A HREF="#MD1L3">MD1L3</A>) ) ) # ( !<A HREF="#PD1_sr[12]">PD1_sr[12]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#LD1_MonDReg[10]">LD1_MonDReg[10]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#BD1_break_readreg[10]">BD1_break_readreg[10]</A>))))) ) );


<P> --PD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53 at LABCELL_X2_Y4_N45
<P><A NAME="PD1L98">PD1L98</A> = ( <A HREF="#LD1_MonDReg[8]">LD1_MonDReg[8]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>) # ((<A HREF="#BD1_break_readreg[8]">BD1_break_readreg[8]</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[10]">PD1_sr[10]</A>)))) ) ) # ( !<A HREF="#LD1_MonDReg[8]">LD1_MonDReg[8]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#BD1_break_readreg[8]">BD1_break_readreg[8]</A>)))) # (<A HREF="#MD1L3">MD1L3</A> & (((<A HREF="#PD1_sr[10]">PD1_sr[10]</A>)))) ) );


<P> --PD1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54 at LABCELL_X2_Y4_N51
<P><A NAME="PD1L99">PD1L99</A> = ( <A HREF="#PD1_sr[14]">PD1_sr[14]</A> & ( ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#LD1_MonDReg[12]">LD1_MonDReg[12]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#BD1_break_readreg[12]">BD1_break_readreg[12]</A>)))) # (<A HREF="#MD1L3">MD1L3</A>) ) ) # ( !<A HREF="#PD1_sr[14]">PD1_sr[14]</A> & ( (!<A HREF="#MD1L3">MD1L3</A> & ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#LD1_MonDReg[12]">LD1_MonDReg[12]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & ((<A HREF="#BD1_break_readreg[12]">BD1_break_readreg[12]</A>))))) ) );


<P> --PD1L37 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20]~55 at MLABCELL_X3_Y4_N48
<P><A NAME="PD1L37">PD1L37</A> = (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & <A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A>);


<P> --SC1L898 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~5 at MLABCELL_X8_Y6_N18
<P><A NAME="SC1L898">SC1L898</A> = ( <A HREF="#YB4_av_readdata_pre[8]">YB4_av_readdata_pre[8]</A> & ( <A HREF="#TB2L1">TB2L1</A> ) ) # ( !<A HREF="#YB4_av_readdata_pre[8]">YB4_av_readdata_pre[8]</A> & ( <A HREF="#TB2L1">TB2L1</A> & ( (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & (((<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & <A HREF="#YB2_av_readdata_pre[8]">YB2_av_readdata_pre[8]</A>)))) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & (((<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & <A HREF="#YB2_av_readdata_pre[8]">YB2_av_readdata_pre[8]</A>)) # (<A HREF="#YB1_av_readdata_pre[8]">YB1_av_readdata_pre[8]</A>))) ) ) ) # ( <A HREF="#YB4_av_readdata_pre[8]">YB4_av_readdata_pre[8]</A> & ( !<A HREF="#TB2L1">TB2L1</A> & ( (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & (((<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & <A HREF="#YB2_av_readdata_pre[8]">YB2_av_readdata_pre[8]</A>)))) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & (((<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & <A HREF="#YB2_av_readdata_pre[8]">YB2_av_readdata_pre[8]</A>)) # (<A HREF="#YB1_av_readdata_pre[8]">YB1_av_readdata_pre[8]</A>))) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[8]">YB4_av_readdata_pre[8]</A> & ( !<A HREF="#TB2L1">TB2L1</A> & ( (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & (((<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & <A HREF="#YB2_av_readdata_pre[8]">YB2_av_readdata_pre[8]</A>)))) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & (((<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & <A HREF="#YB2_av_readdata_pre[8]">YB2_av_readdata_pre[8]</A>)) # (<A HREF="#YB1_av_readdata_pre[8]">YB1_av_readdata_pre[8]</A>))) ) ) );


<P> --SC1L917 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~6 at LABCELL_X12_Y5_N51
<P><A NAME="SC1L917">SC1L917</A> = ( <A HREF="#YB4_av_readdata_pre[12]">YB4_av_readdata_pre[12]</A> & ( <A HREF="#YB2_av_readdata_pre[12]">YB2_av_readdata_pre[12]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & (!<A HREF="#TB2L1">TB2L1</A> & ((!<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A>) # (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>)))) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[12]">YB4_av_readdata_pre[12]</A> & ( <A HREF="#YB2_av_readdata_pre[12]">YB2_av_readdata_pre[12]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A>) # (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>))) ) ) ) # ( <A HREF="#YB4_av_readdata_pre[12]">YB4_av_readdata_pre[12]</A> & ( !<A HREF="#YB2_av_readdata_pre[12]">YB2_av_readdata_pre[12]</A> & ( (!<A HREF="#TB2L1">TB2L1</A> & ((!<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A>) # (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>))) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[12]">YB4_av_readdata_pre[12]</A> & ( !<A HREF="#YB2_av_readdata_pre[12]">YB2_av_readdata_pre[12]</A> & ( (!<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A>) # (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>) ) ) );


<P> --SC1L918 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~7 at LABCELL_X12_Y5_N39
<P><A NAME="SC1L918">SC1L918</A> = ( <A HREF="#SC1L917">SC1L917</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # ((!<A HREF="#YB1_av_readdata_pre[12]">YB1_av_readdata_pre[12]</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((!<A HREF="#SC1_av_ld_byte2_data[4]">SC1_av_ld_byte2_data[4]</A>)))) ) ) # ( !<A HREF="#SC1L917">SC1L917</A> & ( (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & !<A HREF="#SC1_av_ld_byte2_data[4]">SC1_av_ld_byte2_data[4]</A>) ) );


<P> --SC1L911 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~8 at LABCELL_X12_Y5_N6
<P><A NAME="SC1L911">SC1L911</A> = ( <A HREF="#YB4_av_readdata_pre[11]">YB4_av_readdata_pre[11]</A> & ( <A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( (((<A HREF="#YB2_av_readdata_pre[11]">YB2_av_readdata_pre[11]</A> & <A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>)) # (<A HREF="#TB2L1">TB2L1</A>) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[11]">YB4_av_readdata_pre[11]</A> & ( <A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( ((<A HREF="#YB2_av_readdata_pre[11]">YB2_av_readdata_pre[11]</A> & <A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>) ) ) ) # ( <A HREF="#YB4_av_readdata_pre[11]">YB4_av_readdata_pre[11]</A> & ( !<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( ((<A HREF="#YB2_av_readdata_pre[11]">YB2_av_readdata_pre[11]</A> & <A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#TB2L1">TB2L1</A>) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[11]">YB4_av_readdata_pre[11]</A> & ( !<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ( (<A HREF="#YB2_av_readdata_pre[11]">YB2_av_readdata_pre[11]</A> & <A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) ) );


<P> --SC1L906 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~9 at LABCELL_X16_Y5_N12
<P><A NAME="SC1L906">SC1L906</A> = ( <A HREF="#YB1_av_readdata_pre[10]">YB1_av_readdata_pre[10]</A> & ( <A HREF="#YB4_av_readdata_pre[10]">YB4_av_readdata_pre[10]</A> & ( (((<A HREF="#YB2_av_readdata_pre[10]">YB2_av_readdata_pre[10]</A> & <A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>)) # (<A HREF="#TB2L1">TB2L1</A>) ) ) ) # ( !<A HREF="#YB1_av_readdata_pre[10]">YB1_av_readdata_pre[10]</A> & ( <A HREF="#YB4_av_readdata_pre[10]">YB4_av_readdata_pre[10]</A> & ( ((<A HREF="#YB2_av_readdata_pre[10]">YB2_av_readdata_pre[10]</A> & <A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#TB2L1">TB2L1</A>) ) ) ) # ( <A HREF="#YB1_av_readdata_pre[10]">YB1_av_readdata_pre[10]</A> & ( !<A HREF="#YB4_av_readdata_pre[10]">YB4_av_readdata_pre[10]</A> & ( ((<A HREF="#YB2_av_readdata_pre[10]">YB2_av_readdata_pre[10]</A> & <A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#YB1_av_readdata_pre[10]">YB1_av_readdata_pre[10]</A> & ( !<A HREF="#YB4_av_readdata_pre[10]">YB4_av_readdata_pre[10]</A> & ( (<A HREF="#YB2_av_readdata_pre[10]">YB2_av_readdata_pre[10]</A> & <A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) ) );


<P> --SC1L904 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~10 at LABCELL_X12_Y5_N24
<P><A NAME="SC1L904">SC1L904</A> = ( <A HREF="#YB4_av_readdata_pre[9]">YB4_av_readdata_pre[9]</A> & ( <A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> & ( (!<A HREF="#TB2L1">TB2L1</A> & (!<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ((!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB2_av_readdata_pre[9]">YB2_av_readdata_pre[9]</A>)))) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[9]">YB4_av_readdata_pre[9]</A> & ( <A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> & ( (!<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A> & ((!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB2_av_readdata_pre[9]">YB2_av_readdata_pre[9]</A>))) ) ) ) # ( <A HREF="#YB4_av_readdata_pre[9]">YB4_av_readdata_pre[9]</A> & ( !<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> & ( (!<A HREF="#TB2L1">TB2L1</A> & ((!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB2_av_readdata_pre[9]">YB2_av_readdata_pre[9]</A>))) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[9]">YB4_av_readdata_pre[9]</A> & ( !<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB2_av_readdata_pre[9]">YB2_av_readdata_pre[9]</A>) ) ) );


<P> --SC1L905 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~11 at LABCELL_X12_Y5_N21
<P><A NAME="SC1L905">SC1L905</A> = ( <A HREF="#YB1_av_readdata_pre[9]">YB1_av_readdata_pre[9]</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (<A HREF="#SC1L904">SC1L904</A> & ((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((!<A HREF="#SC1_av_ld_byte2_data[1]">SC1_av_ld_byte2_data[1]</A>)))) ) ) # ( !<A HREF="#YB1_av_readdata_pre[9]">YB1_av_readdata_pre[9]</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (<A HREF="#SC1L904">SC1L904</A>)) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((!<A HREF="#SC1_av_ld_byte2_data[1]">SC1_av_ld_byte2_data[1]</A>))) ) );


<P> --SC1L926 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~12 at LABCELL_X12_Y5_N48
<P><A NAME="SC1L926">SC1L926</A> = ( <A HREF="#YB4_av_readdata_pre[15]">YB4_av_readdata_pre[15]</A> & ( <A HREF="#YB2_av_readdata_pre[15]">YB2_av_readdata_pre[15]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & (!<A HREF="#TB2L1">TB2L1</A> & ((!<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A>) # (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>)))) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[15]">YB4_av_readdata_pre[15]</A> & ( <A HREF="#YB2_av_readdata_pre[15]">YB2_av_readdata_pre[15]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A>) # (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>))) ) ) ) # ( <A HREF="#YB4_av_readdata_pre[15]">YB4_av_readdata_pre[15]</A> & ( !<A HREF="#YB2_av_readdata_pre[15]">YB2_av_readdata_pre[15]</A> & ( (!<A HREF="#TB2L1">TB2L1</A> & ((!<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A>) # (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>))) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[15]">YB4_av_readdata_pre[15]</A> & ( !<A HREF="#YB2_av_readdata_pre[15]">YB2_av_readdata_pre[15]</A> & ( (!<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A>) # (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>) ) ) );


<P> --SC1L927 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~13 at LABCELL_X12_Y5_N36
<P><A NAME="SC1L927">SC1L927</A> = ( <A HREF="#SC1L926">SC1L926</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # ((!<A HREF="#YB1_av_readdata_pre[15]">YB1_av_readdata_pre[15]</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((!<A HREF="#SC1_av_ld_byte2_data[7]">SC1_av_ld_byte2_data[7]</A>)))) ) ) # ( !<A HREF="#SC1L926">SC1L926</A> & ( (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & !<A HREF="#SC1_av_ld_byte2_data[7]">SC1_av_ld_byte2_data[7]</A>) ) );


<P> --SC1L923 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~14 at LABCELL_X11_Y6_N0
<P><A NAME="SC1L923">SC1L923</A> = ( <A HREF="#YB4_av_readdata_pre[14]">YB4_av_readdata_pre[14]</A> & ( <A HREF="#YB2_av_readdata_pre[14]">YB2_av_readdata_pre[14]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & (!<A HREF="#TB2L1">TB2L1</A> & ((!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB3L3Q">YB3L3Q</A>)))) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[14]">YB4_av_readdata_pre[14]</A> & ( <A HREF="#YB2_av_readdata_pre[14]">YB2_av_readdata_pre[14]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB3L3Q">YB3L3Q</A>))) ) ) ) # ( <A HREF="#YB4_av_readdata_pre[14]">YB4_av_readdata_pre[14]</A> & ( !<A HREF="#YB2_av_readdata_pre[14]">YB2_av_readdata_pre[14]</A> & ( (!<A HREF="#TB2L1">TB2L1</A> & ((!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB3L3Q">YB3L3Q</A>))) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[14]">YB4_av_readdata_pre[14]</A> & ( !<A HREF="#YB2_av_readdata_pre[14]">YB2_av_readdata_pre[14]</A> & ( (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB3L3Q">YB3L3Q</A>) ) ) );


<P> --SC1L924 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~15 at LABCELL_X11_Y6_N18
<P><A NAME="SC1L924">SC1L924</A> = ( <A HREF="#SC1_av_ld_byte2_data[6]">SC1_av_ld_byte2_data[6]</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (<A HREF="#SC1L923">SC1L923</A> & ((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB1_av_readdata_pre[14]">YB1_av_readdata_pre[14]</A>)))) ) ) # ( !<A HREF="#SC1_av_ld_byte2_data[6]">SC1_av_ld_byte2_data[6]</A> & ( ((<A HREF="#SC1L923">SC1L923</A> & ((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB1_av_readdata_pre[14]">YB1_av_readdata_pre[14]</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) ) );


<P> --SC1L920 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~16 at LABCELL_X13_Y5_N6
<P><A NAME="SC1L920">SC1L920</A> = ( <A HREF="#YB4_av_readdata_pre[13]">YB4_av_readdata_pre[13]</A> & ( <A HREF="#YB2_av_readdata_pre[13]">YB2_av_readdata_pre[13]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & (!<A HREF="#TB2L1">TB2L1</A> & ((!<A HREF="#YB3L3Q">YB3L3Q</A>) # (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>)))) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[13]">YB4_av_readdata_pre[13]</A> & ( <A HREF="#YB2_av_readdata_pre[13]">YB2_av_readdata_pre[13]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB3L3Q">YB3L3Q</A>) # (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>))) ) ) ) # ( <A HREF="#YB4_av_readdata_pre[13]">YB4_av_readdata_pre[13]</A> & ( !<A HREF="#YB2_av_readdata_pre[13]">YB2_av_readdata_pre[13]</A> & ( (!<A HREF="#TB2L1">TB2L1</A> & ((!<A HREF="#YB3L3Q">YB3L3Q</A>) # (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>))) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[13]">YB4_av_readdata_pre[13]</A> & ( !<A HREF="#YB2_av_readdata_pre[13]">YB2_av_readdata_pre[13]</A> & ( (!<A HREF="#YB3L3Q">YB3L3Q</A>) # (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>) ) ) );


<P> --SC1L921 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~17 at LABCELL_X13_Y5_N33
<P><A NAME="SC1L921">SC1L921</A> = ( <A HREF="#YB1_av_readdata_pre[13]">YB1_av_readdata_pre[13]</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & (<A HREF="#SC1L920">SC1L920</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((!<A HREF="#SC1_av_ld_byte2_data[5]">SC1_av_ld_byte2_data[5]</A>)))) ) ) # ( !<A HREF="#YB1_av_readdata_pre[13]">YB1_av_readdata_pre[13]</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (<A HREF="#SC1L920">SC1L920</A>)) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((!<A HREF="#SC1_av_ld_byte2_data[5]">SC1_av_ld_byte2_data[5]</A>))) ) );


<P> --PD1L100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56 at LABCELL_X1_Y3_N15
<P><A NAME="PD1L100">PD1L100</A> = ( <A HREF="#PD1_sr[35]">PD1_sr[35]</A> & ( (!<A HREF="#MD1_virtual_state_cdr">MD1_virtual_state_cdr</A>) # ((!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (!<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & <A HREF="#RD2_dreg[0]">RD2_dreg[0]</A>)) # (<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A>))) ) ) # ( !<A HREF="#PD1_sr[35]">PD1_sr[35]</A> & ( (<A HREF="#MD1_virtual_state_cdr">MD1_virtual_state_cdr</A> & (!<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> & (!<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> & <A HREF="#RD2_dreg[0]">RD2_dreg[0]</A>))) ) );


<P> --SC1L939 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~5 at LABCELL_X12_Y5_N42
<P><A NAME="SC1L939">SC1L939</A> = ( <A HREF="#YB4_av_readdata_pre[16]">YB4_av_readdata_pre[16]</A> & ( <A HREF="#YB2_av_readdata_pre[16]">YB2_av_readdata_pre[16]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & (!<A HREF="#TB2L1">TB2L1</A> & ((!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A>)))) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[16]">YB4_av_readdata_pre[16]</A> & ( <A HREF="#YB2_av_readdata_pre[16]">YB2_av_readdata_pre[16]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A>))) ) ) ) # ( <A HREF="#YB4_av_readdata_pre[16]">YB4_av_readdata_pre[16]</A> & ( !<A HREF="#YB2_av_readdata_pre[16]">YB2_av_readdata_pre[16]</A> & ( (!<A HREF="#TB2L1">TB2L1</A> & ((!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A>))) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[16]">YB4_av_readdata_pre[16]</A> & ( !<A HREF="#YB2_av_readdata_pre[16]">YB2_av_readdata_pre[16]</A> & ( (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A>) ) ) );


<P> --SC1L940 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~6 at LABCELL_X12_Y5_N33
<P><A NAME="SC1L940">SC1L940</A> = ( <A HREF="#SC1_av_ld_byte3_data[0]">SC1_av_ld_byte3_data[0]</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (<A HREF="#SC1L939">SC1L939</A> & ((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB1_av_readdata_pre[16]">YB1_av_readdata_pre[16]</A>)))) ) ) # ( !<A HREF="#SC1_av_ld_byte3_data[0]">SC1_av_ld_byte3_data[0]</A> & ( ((<A HREF="#SC1L939">SC1L939</A> & ((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB1_av_readdata_pre[16]">YB1_av_readdata_pre[16]</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) ) );


<P> --SC1L952 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~7 at LABCELL_X16_Y5_N24
<P><A NAME="SC1L952">SC1L952</A> = ( <A HREF="#YB4_av_readdata_pre[20]">YB4_av_readdata_pre[20]</A> & ( <A HREF="#YB2_av_readdata_pre[20]">YB2_av_readdata_pre[20]</A> & ( (((<A HREF="#YB1_av_readdata_pre[20]">YB1_av_readdata_pre[20]</A> & <A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>)) # (<A HREF="#TB2L1">TB2L1</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[20]">YB4_av_readdata_pre[20]</A> & ( <A HREF="#YB2_av_readdata_pre[20]">YB2_av_readdata_pre[20]</A> & ( ((<A HREF="#YB1_av_readdata_pre[20]">YB1_av_readdata_pre[20]</A> & <A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) ) ) # ( <A HREF="#YB4_av_readdata_pre[20]">YB4_av_readdata_pre[20]</A> & ( !<A HREF="#YB2_av_readdata_pre[20]">YB2_av_readdata_pre[20]</A> & ( ((<A HREF="#YB1_av_readdata_pre[20]">YB1_av_readdata_pre[20]</A> & <A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>)) # (<A HREF="#TB2L1">TB2L1</A>) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[20]">YB4_av_readdata_pre[20]</A> & ( !<A HREF="#YB2_av_readdata_pre[20]">YB2_av_readdata_pre[20]</A> & ( (<A HREF="#YB1_av_readdata_pre[20]">YB1_av_readdata_pre[20]</A> & <A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) ) ) );


<P> --SC1L950 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~8 at LABCELL_X12_Y5_N45
<P><A NAME="SC1L950">SC1L950</A> = ( <A HREF="#YB4_av_readdata_pre[19]">YB4_av_readdata_pre[19]</A> & ( <A HREF="#YB2_av_readdata_pre[19]">YB2_av_readdata_pre[19]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & (!<A HREF="#TB2L1">TB2L1</A> & ((!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A>)))) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[19]">YB4_av_readdata_pre[19]</A> & ( <A HREF="#YB2_av_readdata_pre[19]">YB2_av_readdata_pre[19]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A>))) ) ) ) # ( <A HREF="#YB4_av_readdata_pre[19]">YB4_av_readdata_pre[19]</A> & ( !<A HREF="#YB2_av_readdata_pre[19]">YB2_av_readdata_pre[19]</A> & ( (!<A HREF="#TB2L1">TB2L1</A> & ((!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A>))) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[19]">YB4_av_readdata_pre[19]</A> & ( !<A HREF="#YB2_av_readdata_pre[19]">YB2_av_readdata_pre[19]</A> & ( (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A>) ) ) );


<P> --SC1L951 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~9 at LABCELL_X13_Y5_N45
<P><A NAME="SC1L951">SC1L951</A> = ( <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ( !<A HREF="#SC1_av_ld_byte3_data[3]">SC1_av_ld_byte3_data[3]</A> ) ) # ( !<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ( (<A HREF="#SC1L950">SC1L950</A> & ((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB1_av_readdata_pre[19]">YB1_av_readdata_pre[19]</A>))) ) );


<P> --SC1L947 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~10 at LABCELL_X12_Y5_N54
<P><A NAME="SC1L947">SC1L947</A> = ( <A HREF="#YB4_av_readdata_pre[18]">YB4_av_readdata_pre[18]</A> & ( <A HREF="#YB2_av_readdata_pre[18]">YB2_av_readdata_pre[18]</A> & ( (!<A HREF="#TB2L1">TB2L1</A> & (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A>) # (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>)))) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[18]">YB4_av_readdata_pre[18]</A> & ( <A HREF="#YB2_av_readdata_pre[18]">YB2_av_readdata_pre[18]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A>) # (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>))) ) ) ) # ( <A HREF="#YB4_av_readdata_pre[18]">YB4_av_readdata_pre[18]</A> & ( !<A HREF="#YB2_av_readdata_pre[18]">YB2_av_readdata_pre[18]</A> & ( (!<A HREF="#TB2L1">TB2L1</A> & ((!<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A>) # (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>))) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[18]">YB4_av_readdata_pre[18]</A> & ( !<A HREF="#YB2_av_readdata_pre[18]">YB2_av_readdata_pre[18]</A> & ( (!<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A>) # (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>) ) ) );


<P> --SC1L948 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~11 at LABCELL_X12_Y5_N30
<P><A NAME="SC1L948">SC1L948</A> = ( <A HREF="#YB1_av_readdata_pre[18]">YB1_av_readdata_pre[18]</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A> & (<A HREF="#SC1L947">SC1L947</A>))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (((!<A HREF="#SC1_av_ld_byte3_data[2]">SC1_av_ld_byte3_data[2]</A>)))) ) ) # ( !<A HREF="#YB1_av_readdata_pre[18]">YB1_av_readdata_pre[18]</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (<A HREF="#SC1L947">SC1L947</A>)) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & ((!<A HREF="#SC1_av_ld_byte3_data[2]">SC1_av_ld_byte3_data[2]</A>))) ) );


<P> --SC1L941 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~12 at LABCELL_X16_Y5_N42
<P><A NAME="SC1L941">SC1L941</A> = ( <A HREF="#YB4_av_readdata_pre[17]">YB4_av_readdata_pre[17]</A> & ( <A HREF="#YB2_av_readdata_pre[17]">YB2_av_readdata_pre[17]</A> & ( (((<A HREF="#YB1_av_readdata_pre[17]">YB1_av_readdata_pre[17]</A> & <A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>)) # (<A HREF="#TB2L1">TB2L1</A>) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[17]">YB4_av_readdata_pre[17]</A> & ( <A HREF="#YB2_av_readdata_pre[17]">YB2_av_readdata_pre[17]</A> & ( ((<A HREF="#YB1_av_readdata_pre[17]">YB1_av_readdata_pre[17]</A> & <A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>)) # (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A>) ) ) ) # ( <A HREF="#YB4_av_readdata_pre[17]">YB4_av_readdata_pre[17]</A> & ( !<A HREF="#YB2_av_readdata_pre[17]">YB2_av_readdata_pre[17]</A> & ( ((<A HREF="#YB1_av_readdata_pre[17]">YB1_av_readdata_pre[17]</A> & <A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>)) # (<A HREF="#TB2L1">TB2L1</A>) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[17]">YB4_av_readdata_pre[17]</A> & ( !<A HREF="#YB2_av_readdata_pre[17]">YB2_av_readdata_pre[17]</A> & ( (<A HREF="#YB1_av_readdata_pre[17]">YB1_av_readdata_pre[17]</A> & <A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) ) ) );


<P> --SC1L963 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~13 at LABCELL_X12_Y5_N3
<P><A NAME="SC1L963">SC1L963</A> = ( <A HREF="#YB4_av_readdata_pre[23]">YB4_av_readdata_pre[23]</A> & ( <A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> & ( (((<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & <A HREF="#YB2_av_readdata_pre[23]">YB2_av_readdata_pre[23]</A>)) # (<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A>)) # (<A HREF="#TB2L1">TB2L1</A>) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[23]">YB4_av_readdata_pre[23]</A> & ( <A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> & ( ((<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & <A HREF="#YB2_av_readdata_pre[23]">YB2_av_readdata_pre[23]</A>)) # (<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A>) ) ) ) # ( <A HREF="#YB4_av_readdata_pre[23]">YB4_av_readdata_pre[23]</A> & ( !<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> & ( ((<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & <A HREF="#YB2_av_readdata_pre[23]">YB2_av_readdata_pre[23]</A>)) # (<A HREF="#TB2L1">TB2L1</A>) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[23]">YB4_av_readdata_pre[23]</A> & ( !<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A> & ( (<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & <A HREF="#YB2_av_readdata_pre[23]">YB2_av_readdata_pre[23]</A>) ) ) );


<P> --SC1L961 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~14 at LABCELL_X11_Y6_N3
<P><A NAME="SC1L961">SC1L961</A> = ( <A HREF="#YB4_av_readdata_pre[22]">YB4_av_readdata_pre[22]</A> & ( <A HREF="#YB2_av_readdata_pre[22]">YB2_av_readdata_pre[22]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & (!<A HREF="#TB2L1">TB2L1</A> & ((!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB3L3Q">YB3L3Q</A>)))) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[22]">YB4_av_readdata_pre[22]</A> & ( <A HREF="#YB2_av_readdata_pre[22]">YB2_av_readdata_pre[22]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB3L3Q">YB3L3Q</A>))) ) ) ) # ( <A HREF="#YB4_av_readdata_pre[22]">YB4_av_readdata_pre[22]</A> & ( !<A HREF="#YB2_av_readdata_pre[22]">YB2_av_readdata_pre[22]</A> & ( (!<A HREF="#TB2L1">TB2L1</A> & ((!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB3L3Q">YB3L3Q</A>))) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[22]">YB4_av_readdata_pre[22]</A> & ( !<A HREF="#YB2_av_readdata_pre[22]">YB2_av_readdata_pre[22]</A> & ( (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB3L3Q">YB3L3Q</A>) ) ) );


<P> --SC1L962 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~15 at LABCELL_X11_Y6_N21
<P><A NAME="SC1L962">SC1L962</A> = ( <A HREF="#SC1_av_ld_byte3_data[6]">SC1_av_ld_byte3_data[6]</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (<A HREF="#SC1L961">SC1L961</A> & ((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB1_av_readdata_pre[22]">YB1_av_readdata_pre[22]</A>)))) ) ) # ( !<A HREF="#SC1_av_ld_byte3_data[6]">SC1_av_ld_byte3_data[6]</A> & ( ((<A HREF="#SC1L961">SC1L961</A> & ((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB1_av_readdata_pre[22]">YB1_av_readdata_pre[22]</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) ) );


<P> --SC1L958 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~16 at LABCELL_X12_Y5_N57
<P><A NAME="SC1L958">SC1L958</A> = ( <A HREF="#YB4_av_readdata_pre[21]">YB4_av_readdata_pre[21]</A> & ( <A HREF="#YB2_av_readdata_pre[21]">YB2_av_readdata_pre[21]</A> & ( (!<A HREF="#TB2L1">TB2L1</A> & (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A>) # (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>)))) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[21]">YB4_av_readdata_pre[21]</A> & ( <A HREF="#YB2_av_readdata_pre[21]">YB2_av_readdata_pre[21]</A> & ( (!<A HREF="#YB2_read_latency_shift_reg[0]">YB2_read_latency_shift_reg[0]</A> & ((!<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A>) # (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>))) ) ) ) # ( <A HREF="#YB4_av_readdata_pre[21]">YB4_av_readdata_pre[21]</A> & ( !<A HREF="#YB2_av_readdata_pre[21]">YB2_av_readdata_pre[21]</A> & ( (!<A HREF="#TB2L1">TB2L1</A> & ((!<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A>) # (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>))) ) ) ) # ( !<A HREF="#YB4_av_readdata_pre[21]">YB4_av_readdata_pre[21]</A> & ( !<A HREF="#YB2_av_readdata_pre[21]">YB2_av_readdata_pre[21]</A> & ( (!<A HREF="#YB3_av_readdata_pre[30]">YB3_av_readdata_pre[30]</A>) # (!<A HREF="#YB3_read_latency_shift_reg[0]">YB3_read_latency_shift_reg[0]</A>) ) ) );


<P> --SC1L959 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~17 at LABCELL_X13_Y5_N30
<P><A NAME="SC1L959">SC1L959</A> = ( <A HREF="#SC1_av_ld_byte3_data[5]">SC1_av_ld_byte3_data[5]</A> & ( (!<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A> & (<A HREF="#SC1L958">SC1L958</A> & ((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB1_av_readdata_pre[21]">YB1_av_readdata_pre[21]</A>)))) ) ) # ( !<A HREF="#SC1_av_ld_byte3_data[5]">SC1_av_ld_byte3_data[5]</A> & ( ((<A HREF="#SC1L958">SC1L958</A> & ((!<A HREF="#YB1_read_latency_shift_reg[0]">YB1_read_latency_shift_reg[0]</A>) # (!<A HREF="#YB1_av_readdata_pre[21]">YB1_av_readdata_pre[21]</A>)))) # (<A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>) ) );


<P> --LD1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6 at MLABCELL_X8_Y6_N24
<P><A NAME="LD1L118">LD1L118</A> = ( <A HREF="#LD1_MonDReg[14]">LD1_MonDReg[14]</A> & ( (!<A HREF="#LD1_jtag_rd_d1">LD1_jtag_rd_d1</A>) # ((!<A HREF="#LD1_MonAReg[3]">LD1_MonAReg[3]</A> & (!<A HREF="#LD1_MonAReg[2]">LD1_MonAReg[2]</A> $ (<A HREF="#LD1L42Q">LD1L42Q</A>)))) ) ) # ( !<A HREF="#LD1_MonDReg[14]">LD1_MonDReg[14]</A> & ( (!<A HREF="#LD1_MonAReg[3]">LD1_MonAReg[3]</A> & (<A HREF="#LD1_jtag_rd_d1">LD1_jtag_rd_d1</A> & (!<A HREF="#LD1_MonAReg[2]">LD1_MonAReg[2]</A> $ (<A HREF="#LD1L42Q">LD1L42Q</A>)))) ) );


<P> --SC1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3 at LABCELL_X22_Y6_N30
<P><A NAME="SC1L209">SC1L209</A> = ( <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & ( <A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A>))) ) ) ) # ( <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & ( !<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A>)) ) ) ) # ( !<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & ( !<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ((!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A>) # (<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A>)))) ) ) );


<P> --SC1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0 at LABCELL_X16_Y6_N27
<P><A NAME="SC1L199">SC1L199</A> = ( <A HREF="#SC1L264Q">SC1L264Q</A> & ( (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (<A HREF="#SC1L270Q">SC1L270Q</A> & (!<A HREF="#SC1L268Q">SC1L268Q</A> & <A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>))) ) ) # ( !<A HREF="#SC1L264Q">SC1L264Q</A> & ( (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (<A HREF="#SC1L270Q">SC1L270Q</A> & (!<A HREF="#SC1L268Q">SC1L268Q</A> & !<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>))) ) );


<P> --SC1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1 at LABCELL_X18_Y8_N18
<P><A NAME="SC1L200">SC1L200</A> = ( !<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & ( <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ((!<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> $ (!<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) # (<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>)))) ) ) ) # ( !<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & ( !<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (!<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> $ (!<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>)))) ) ) );


<P> --SC1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2 at LABCELL_X22_Y6_N51
<P><A NAME="SC1L236">SC1L236</A> = ( <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) # ( !<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) );


<P> --SC1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3 at LABCELL_X22_Y6_N33
<P><A NAME="SC1L237">SC1L237</A> = ( <A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & ( (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A>))) ) ) ) # ( <A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( !<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & ( (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A>)) ) ) ) # ( !<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ( !<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & ( (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ((!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A>) # (<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A>)))) ) ) );


<P> --SC1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0 at MLABCELL_X15_Y6_N33
<P><A NAME="SC1L225">SC1L225</A> = ( <A HREF="#SC1L264Q">SC1L264Q</A> & ( (<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ((!<A HREF="#SC1L270Q">SC1L270Q</A>) # ((<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & !<A HREF="#SC1L268Q">SC1L268Q</A>)))) ) );


<P> --SC1L307 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~1 at MLABCELL_X15_Y6_N30
<P><A NAME="SC1L307">SC1L307</A> = ( !<A HREF="#SC1L264Q">SC1L264Q</A> & ( (<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & (<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ((!<A HREF="#SC1L270Q">SC1L270Q</A>) # (!<A HREF="#SC1L268Q">SC1L268Q</A>)))) ) );


<P> --SC1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4 at MLABCELL_X15_Y6_N0
<P><A NAME="SC1L210">SC1L210</A> = ( !<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( <A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & ( (<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (<A HREF="#SC1L270Q">SC1L270Q</A> & <A HREF="#SC1L268Q">SC1L268Q</A>)) ) ) ) # ( <A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( !<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & ( (!<A HREF="#SC1L270Q">SC1L270Q</A> & ((!<A HREF="#SC1L264Q">SC1L264Q</A> & (<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A>)) # (<A HREF="#SC1L264Q">SC1L264Q</A> & (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & !<A HREF="#SC1L268Q">SC1L268Q</A>)))) ) ) );


<P> --SC1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5 at LABCELL_X16_Y6_N36
<P><A NAME="SC1L211">SC1L211</A> = ( !<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & ( <A HREF="#SC1L264Q">SC1L264Q</A> & ( (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (!<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ((<A HREF="#SC1L270Q">SC1L270Q</A>) # (<A HREF="#SC1L268Q">SC1L268Q</A>)))) ) ) ) # ( !<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & ( !<A HREF="#SC1L264Q">SC1L264Q</A> & ( (<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & (!<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ((<A HREF="#SC1L270Q">SC1L270Q</A>) # (<A HREF="#SC1L268Q">SC1L268Q</A>)))) ) ) );


<P> --SC1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6 at LABCELL_X16_Y6_N54
<P><A NAME="SC1L212">SC1L212</A> = ( <A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( <A HREF="#SC1L264Q">SC1L264Q</A> & ( (<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & (<A HREF="#SC1L268Q">SC1L268Q</A> & (<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & <A HREF="#SC1L270Q">SC1L270Q</A>))) ) ) ) # ( !<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( <A HREF="#SC1L264Q">SC1L264Q</A> & ( (<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & (<A HREF="#SC1L268Q">SC1L268Q</A> & (<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & <A HREF="#SC1L270Q">SC1L270Q</A>))) ) ) ) # ( <A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( !<A HREF="#SC1L264Q">SC1L264Q</A> & ( (<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & (<A HREF="#SC1L270Q">SC1L270Q</A> & ((!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>) # (<A HREF="#SC1L268Q">SC1L268Q</A>)))) ) ) ) # ( !<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( !<A HREF="#SC1L264Q">SC1L264Q</A> & ( (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & (<A HREF="#SC1L268Q">SC1L268Q</A> & (<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & <A HREF="#SC1L270Q">SC1L270Q</A>))) ) ) );


<P> --SC1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1 at LABCELL_X22_Y6_N36
<P><A NAME="SC1L218">SC1L218</A> = ( !<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & ( <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & !<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>)) ) ) ) # ( <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & ( !<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & !<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>))) ) ) ) # ( !<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & ( !<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & !<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>))) ) ) );


<P> --SC1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2 at LABCELL_X22_Y6_N6
<P><A NAME="SC1L219">SC1L219</A> = ( <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & ( <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & <A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>))) # (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (((<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & !<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>)) # (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>))) ) ) ) # ( !<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & ( <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ((!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ((<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>))) # (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>)))) # (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ((!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ((!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>))) # (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A>)))) ) ) ) # ( <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & ( !<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>))) # (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ((!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A>) # (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A>)))) ) ) ) # ( !<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & ( !<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> $ (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>)))) # (<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A>))) ) ) );


<P> --SC1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3 at MLABCELL_X15_Y8_N42
<P><A NAME="SC1L220">SC1L220</A> = ( <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A>)) ) ) ) # ( !<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & ((!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & !<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>)) # (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>)))) ) ) ) # ( <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( !<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A>)) ) ) );


<P> --SC1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4 at MLABCELL_X15_Y8_N0
<P><A NAME="SC1L221">SC1L221</A> = ( <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) ) # ( !<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & !<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>)) ) ) ) # ( <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( !<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) ) # ( !<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( !<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & (!<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> $ (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>)))) ) ) );


<P> --SC1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5 at MLABCELL_X15_Y8_N6
<P><A NAME="SC1L222">SC1L222</A> = ( <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ((!<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>)) # (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & ((!<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))))) ) ) ) # ( <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( !<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (!<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & !<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>))) ) ) ) # ( !<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( !<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & ( (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A> & (<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>)) ) ) );


<P> --SC1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~1 at LABCELL_X19_Y6_N36
<P><A NAME="SC1L250">SC1L250</A> = ( <A HREF="#SC1L268Q">SC1L268Q</A> & ( !<A HREF="#SC1L264Q">SC1L264Q</A> & ( (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & (<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & !<A HREF="#SC1L270Q">SC1L270Q</A>))) ) ) ) # ( !<A HREF="#SC1L268Q">SC1L268Q</A> & ( !<A HREF="#SC1L264Q">SC1L264Q</A> & ( (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & (<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & <A HREF="#SC1L270Q">SC1L270Q</A>))) ) ) );


<P> --SC1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0 at LABCELL_X19_Y6_N30
<P><A NAME="SC1L197">SC1L197</A> = ( <A HREF="#SC1L268Q">SC1L268Q</A> & ( <A HREF="#SC1L264Q">SC1L264Q</A> & ( (<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & (!<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & <A HREF="#SC1L270Q">SC1L270Q</A>))) ) ) ) # ( !<A HREF="#SC1L268Q">SC1L268Q</A> & ( <A HREF="#SC1L264Q">SC1L264Q</A> & ( (<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & !<A HREF="#SC1L270Q">SC1L270Q</A>)) ) ) ) # ( <A HREF="#SC1L268Q">SC1L268Q</A> & ( !<A HREF="#SC1L264Q">SC1L264Q</A> & ( (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & (!<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & <A HREF="#SC1L270Q">SC1L270Q</A>))) ) ) ) # ( !<A HREF="#SC1L268Q">SC1L268Q</A> & ( !<A HREF="#SC1L264Q">SC1L264Q</A> & ( (!<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & (<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & !<A HREF="#SC1L270Q">SC1L270Q</A>))) ) ) );


<P> --SC1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2 at LABCELL_X16_Y6_N6
<P><A NAME="SC1L201">SC1L201</A> = ( <A HREF="#SC1L264Q">SC1L264Q</A> & ( (<A HREF="#SC1L268Q">SC1L268Q</A> & (!<A HREF="#SC1L270Q">SC1L270Q</A> & (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & <A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>))) ) ) # ( !<A HREF="#SC1L264Q">SC1L264Q</A> & ( (<A HREF="#SC1L268Q">SC1L268Q</A> & (!<A HREF="#SC1L270Q">SC1L270Q</A> & (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & !<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A>))) ) );


<P> --SC1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1 at MLABCELL_X21_Y6_N0
<P><A NAME="SC1L198">SC1L198</A> = ( !<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & ( <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (!<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (!<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & !<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>)) ) ) ) # ( !<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & ( !<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A> & ( (!<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & (<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & !<A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A>)) ) ) );


<P> --SC1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1 at LABCELL_X19_Y6_N0
<P><A NAME="SC1L227">SC1L227</A> = ( <A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( <A HREF="#SC1L264Q">SC1L264Q</A> & ( <A HREF="#SC1L226">SC1L226</A> ) ) ) # ( !<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( <A HREF="#SC1L264Q">SC1L264Q</A> & ( <A HREF="#SC1L226">SC1L226</A> ) ) ) # ( <A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( !<A HREF="#SC1L264Q">SC1L264Q</A> & ( <A HREF="#SC1L226">SC1L226</A> ) ) ) # ( !<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ( !<A HREF="#SC1L264Q">SC1L264Q</A> & ( ((<A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & ((<A HREF="#SC1L270Q">SC1L270Q</A>) # (<A HREF="#SC1L268Q">SC1L268Q</A>)))) # (<A HREF="#SC1L226">SC1L226</A>) ) ) );


<P> --SC1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2 at MLABCELL_X15_Y6_N6
<P><A NAME="SC1L228">SC1L228</A> = ( !<A HREF="#SC1_D_iw[5]">SC1_D_iw[5]</A> & ( <A HREF="#SC1_D_iw[2]">SC1_D_iw[2]</A> & ( (!<A HREF="#SC1L264Q">SC1L264Q</A> & (!<A HREF="#SC1_D_iw[0]">SC1_D_iw[0]</A> & ((<A HREF="#SC1L268Q">SC1L268Q</A>) # (<A HREF="#SC1L270Q">SC1L270Q</A>)))) ) ) );


<P> --SC1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0 at MLABCELL_X21_Y6_N18
<P><A NAME="SC1L242">SC1L242</A> = ( !<A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> & ( <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A> & ( (!<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & (((!<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A>)))) # (<A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A> & (((<A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A> & !<A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A>)) # (<A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>))) ) ) );


<P> --SC1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1 at MLABCELL_X21_Y6_N54
<P><A NAME="SC1L243">SC1L243</A> = ( <A HREF="#SC1L242">SC1L242</A> & ( <A HREF="#SC1L579">SC1L579</A> ) );


<P> --AC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0 at LABCELL_X12_Y6_N6
<P><A NAME="AC1L11">AC1L11</A> = ( <A HREF="#AC1_write_accepted">AC1_write_accepted</A> & ( !<A HREF="#AC1L3">AC1L3</A> ) ) # ( !<A HREF="#AC1_write_accepted">AC1_write_accepted</A> & ( !<A HREF="#AC1L3">AC1L3</A> & ( (<A HREF="#SC1_d_write">SC1_d_write</A> & (<A HREF="#DB1_rst1">DB1_rst1</A> & ((!<A HREF="#SB1L2">SB1L2</A>) # (<A HREF="#YB2L38">YB2L38</A>)))) ) ) );


<P> --DB1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 at LABCELL_X4_Y3_N48
<P><A NAME="DB1L59">DB1L59</A> = AMPP_FUNCTION(!<A HREF="#T1_t_dav">T1_t_dav</A>);


<P> --DE1L12 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0 at MLABCELL_X8_Y2_N27
<P><A NAME="DE1L12">DE1L12</A> = !<A HREF="#DE1_altera_reset_synchronizer_int_chain[3]">DE1_altera_reset_synchronizer_int_chain[3]</A>;


<P> --KC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X9_Y6_N9
<P><A NAME="KC1L7">KC1L7</A> = ( !<A HREF="#KC1L3">KC1L3</A> );


<P> --VB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress~0 at LABCELL_X9_Y6_N12
<P><A NAME="VB1L4">VB1L4</A> = ( !<A HREF="#VB1L55">VB1L55</A> );


<P> --KC2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X10_Y8_N6
<P><A NAME="KC2L7">KC2L7</A> = !<A HREF="#KC2L3">KC2L3</A>;


<P> --VB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_006|packet_in_progress~0 at LABCELL_X10_Y8_N0
<P><A NAME="VB2L4">VB2L4</A> = ( !<A HREF="#VB2L58">VB2L58</A> );


<P> --AD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0 at MLABCELL_X8_Y5_N54
<P><A NAME="AD1L5">AD1L5</A> = ( !<A HREF="#VC1_writedata[0]">VC1_writedata[0]</A> );


<P> --YB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 at LABCELL_X13_Y5_N42
<P><A NAME="YB1L23">YB1L23</A> = ( !<A HREF="#MB1_b_full">MB1_b_full</A> );


<P> --DB1L40 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0 at LABCELL_X2_Y3_N45
<P><A NAME="DB1L40">DB1L40</A> = AMPP_FUNCTION(!<A HREF="#DB1_read">DB1_read</A>);


<P> --DB1L109 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0 at LABCELL_X7_Y2_N24
<P><A NAME="DB1L109">DB1L109</A> = AMPP_FUNCTION(!<A HREF="#DB1_write">DB1_write</A>);


<P> --EE2L5 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 at MLABCELL_X8_Y2_N36
<P><A NAME="EE2L5">EE2L5</A> = GND;


<P> --A1L138 is ~GND at LABCELL_X11_Y4_N18
<P><A NAME="A1L138">A1L138</A> = GND;


<P> --DB1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell at MLABCELL_X3_Y3_N12
<P><A NAME="DB1L18">DB1L18</A> = AMPP_FUNCTION(!<A HREF="#DB1_count[9]">DB1_count[9]</A>);


<P> --SC1L389 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell at LABCELL_X17_Y6_N45
<P><A NAME="SC1L389">SC1L389</A> = !<A HREF="#SC1_E_shift_rot_cnt[0]">SC1_E_shift_rot_cnt[0]</A>;


<P> --LD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell at MLABCELL_X6_Y6_N0
<P><A NAME="LD1L3">LD1L3</A> = !<A HREF="#LD1L2">LD1L2</A>;


<P> --A1L7 is altera_internal_jtag~TDO at JTAG_X0_Y2_N3
<P><A NAME="A1L7">A1L7</A> = EQUATION NOT SUPPORTED;

<P> --A1L8 is altera_internal_jtag~TMSUTAP at JTAG_X0_Y2_N3
<P><A NAME="A1L8">A1L8</A> = EQUATION NOT SUPPORTED;

<P> --A1L5 is altera_internal_jtag~TCKUTAP at JTAG_X0_Y2_N3
<P><A NAME="A1L5">A1L5</A> = EQUATION NOT SUPPORTED;

<P> --A1L6 is altera_internal_jtag~TDIUTAP at JTAG_X0_Y2_N3
<P><A NAME="A1L6">A1L6</A> = EQUATION NOT SUPPORTED;


<P> --Q1_state[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1] at FF_X2_Y2_N53
<P> --register power-up is low

<P><A NAME="Q1_state[1]">Q1_state[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L21">Q1L21</A>, <A HREF="#A1L8">A1L8</A>, GND);


<P> --Q1_state[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] at FF_X2_Y2_N11
<P> --register power-up is low

<P><A NAME="Q1_state[4]">Q1_state[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L24">Q1L24</A>, <A HREF="#A1L8">A1L8</A>, GND);


<P> --Q1_state[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6] at FF_X2_Y2_N41
<P> --register power-up is low

<P><A NAME="Q1_state[6]">Q1_state[6]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L26">Q1L26</A>, <A HREF="#A1L8">A1L8</A>, GND);


<P> --Q1_state[11] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] at FF_X3_Y2_N26
<P> --register power-up is low

<P><A NAME="Q1_state[11]">Q1_state[11]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L15">Q1L15</A>, <A HREF="#A1L8">A1L8</A>);


<P> --Q1_state[13] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13] at FF_X2_Y2_N35
<P> --register power-up is low

<P><A NAME="Q1_state[13]">Q1_state[13]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L32">Q1L32</A>, <A HREF="#A1L8">A1L8</A>, GND);


<P> --N1_irsr_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] at FF_X3_Y1_N13
<P> --register power-up is low

<P><A NAME="N1_irsr_reg[0]">N1_irsr_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L80">N1L80</A>, <A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, <A HREF="#N1L70">N1L70</A>);


<P> --N1_irsr_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] at FF_X3_Y1_N10
<P> --register power-up is low

<P><A NAME="N1_irsr_reg[1]">N1_irsr_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L82">N1L82</A>, <A HREF="#N1_irsr_reg[2]">N1_irsr_reg[2]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, <A HREF="#N1L70">N1L70</A>);


<P> --Q1_tms_cnt[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] at FF_X1_Y1_N25
<P> --register power-up is low

<P><A NAME="Q1_tms_cnt[2]">Q1_tms_cnt[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L39">Q1L39</A>, !<A HREF="#A1L8">A1L8</A>, GND);


<P> --Q1_tms_cnt[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] at FF_X1_Y1_N29
<P> --register power-up is low

<P><A NAME="Q1_tms_cnt[1]">Q1_tms_cnt[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L41">Q1L41</A>, !<A HREF="#A1L8">A1L8</A>, GND);


<P> --P1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~8 at LABCELL_X2_Y1_N48
<P><A NAME="P1L28">P1L28</A> = AMPP_FUNCTION(!<A HREF="#P1_word_counter[0]">P1_word_counter[0]</A>, !<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#P1_word_counter[4]">P1_word_counter[4]</A>, !<A HREF="#P1L6Q">P1L6Q</A>);


<P> --N1L76 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 at LABCELL_X4_Y1_N24
<P><A NAME="N1L76">N1L76</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#EE2L5">EE2L5</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#EE2L5">EE2L5</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>);


<P> --N1_tdo is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo at FF_X1_Y2_N50
<P> --register power-up is low

<P><A NAME="N1_tdo">N1_tdo</A> = AMPP_FUNCTION(!<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L146">N1L146</A>);


<P> --H1_splitter_nodes_receive_0[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3] at FF_X4_Y1_N20
<P> --register power-up is low

<P><A NAME="H1_splitter_nodes_receive_0[3]">H1_splitter_nodes_receive_0[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L117">N1L117</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L118">N1L118</A>);


<P> --N1_virtual_ir_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg at FF_X4_Y2_N2
<P> --register power-up is low

<P><A NAME="N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L22">N1L22</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, <A HREF="#N1L148">N1L148</A>);


<P> --N1_clr_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg at FF_X2_Y2_N38
<P> --register power-up is low

<P><A NAME="N1_clr_reg">N1_clr_reg</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L2">N1L2</A>);


<P> --Q1_state[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] at FF_X1_Y2_N5
<P> --register power-up is low

<P><A NAME="Q1_state[0]">Q1_state[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L20">Q1L20</A>, GND);


<P> --Q1_state[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] at FF_X1_Y1_N11
<P> --register power-up is low

<P><A NAME="Q1_state[2]">Q1_state[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L22">Q1L22</A>);


<P> --Q1_state[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] at FF_X1_Y1_N50
<P> --register power-up is low

<P><A NAME="Q1_state[3]">Q1_state[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L23">Q1L23</A>);


<P> --Q1_state[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] at FF_X1_Y2_N59
<P> --register power-up is low

<P><A NAME="Q1_state[5]">Q1_state[5]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L25">Q1L25</A>, GND);


<P> --Q1_state[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] at FF_X2_Y2_N2
<P> --register power-up is low

<P><A NAME="Q1_state[7]">Q1_state[7]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L27">Q1L27</A>);


<P> --Q1_state[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] at FF_X2_Y2_N44
<P> --register power-up is low

<P><A NAME="Q1_state[8]">Q1_state[8]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L28">Q1L28</A>);


<P> --Q1_state[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9] at FF_X1_Y1_N53
<P> --register power-up is low

<P><A NAME="Q1_state[9]">Q1_state[9]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L115">N1L115</A>);


<P> --Q1_state[10] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] at FF_X1_Y2_N56
<P> --register power-up is low

<P><A NAME="Q1_state[10]">Q1_state[10]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L29">Q1L29</A>, GND);


<P> --Q1_state[12] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] at FF_X3_Y2_N59
<P> --register power-up is low

<P><A NAME="Q1_state[12]">Q1_state[12]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L31">Q1L31</A>);


<P> --Q1_state[14] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] at FF_X1_Y2_N44
<P> --register power-up is low

<P><A NAME="Q1_state[14]">Q1_state[14]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L33">Q1L33</A>);


<P> --Q1_state[15] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] at FF_X4_Y2_N56
<P> --register power-up is low

<P><A NAME="Q1_state[15]">Q1_state[15]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L148">N1L148</A>);


<P> --N1_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] at FF_X3_Y2_N17
<P> --register power-up is low

<P><A NAME="N1_irf_reg[1][0]">N1_irf_reg[1][0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L57">N1L57</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>);


<P> --H1_splitter_nodes_receive_1[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3] at FF_X4_Y1_N38
<P> --register power-up is low

<P><A NAME="H1_splitter_nodes_receive_1[3]">H1_splitter_nodes_receive_1[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L119">N1L119</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L118">N1L118</A>);


<P> --N1_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] at FF_X1_Y6_N26
<P> --register power-up is low

<P><A NAME="N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L63">N1L63</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L61">N1L61</A>);


<P> --N1_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] at FF_X1_Y6_N11
<P> --register power-up is low

<P><A NAME="N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L64">N1L64</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L61">N1L61</A>);


<P> --N1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 at LABCELL_X4_Y2_N51
<P><A NAME="N1L25">N1L25</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>);


<P> --N1_virtual_ir_tdo_sel_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] at FF_X1_Y2_N38
<P> --register power-up is low

<P><A NAME="N1_virtual_ir_tdo_sel_reg[1]">N1_virtual_ir_tdo_sel_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND, <A HREF="#N1L121">N1L121</A>);


<P> --N1_virtual_ir_tdo_sel_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] at FF_X1_Y2_N14
<P> --register power-up is low

<P><A NAME="N1_virtual_ir_tdo_sel_reg[0]">N1_virtual_ir_tdo_sel_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND, <A HREF="#N1L121">N1L121</A>);


<P> --N1L139 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 at LABCELL_X1_Y2_N12
<P><A NAME="N1L139">N1L139</A> = AMPP_FUNCTION(!<A HREF="#N1_virtual_ir_tdo_sel_reg[1]">N1_virtual_ir_tdo_sel_reg[1]</A>, !<A HREF="#DB1_adapted_tdo">DB1_adapted_tdo</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1_virtual_ir_tdo_sel_reg[0]">N1_virtual_ir_tdo_sel_reg[0]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>);


<P> --N1_irsr_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] at FF_X3_Y1_N7
<P> --register power-up is low

<P><A NAME="N1_irsr_reg[2]">N1_irsr_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L81">N1L81</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L70">N1L70</A>);


<P> --N1_irsr_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] at FF_X4_Y1_N26
<P> --register power-up is low

<P><A NAME="N1_irsr_reg[6]">N1_irsr_reg[6]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L76">N1L76</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>);


<P> --N1_irsr_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] at FF_X1_Y2_N25
<P> --register power-up is low

<P><A NAME="N1_irsr_reg[5]">N1_irsr_reg[5]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L74">N1L74</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND);


<P> --N1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal11~0 at LABCELL_X1_Y2_N15
<P><A NAME="N1L23">N1L23</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>);


<P> --P1_WORD_SR[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] at FF_X2_Y1_N19
<P> --register power-up is low

<P><A NAME="P1_WORD_SR[0]">P1_WORD_SR[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L22">P1L22</A>, <A HREF="#P1L17">P1L17</A>);


<P> --N1L140 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 at LABCELL_X1_Y2_N6
<P><A NAME="N1L140">N1L140</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#P1_WORD_SR[0]">P1_WORD_SR[0]</A>, !<A HREF="#N1_irsr_reg[2]">N1_irsr_reg[2]</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1L23">N1L23</A>);


<P> --N1L141 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 at LABCELL_X1_Y2_N36
<P><A NAME="N1L141">N1L141</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#PD1_sr[0]">PD1_sr[0]</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#DB1_adapted_tdo">DB1_adapted_tdo</A>, !<A HREF="#N1_virtual_ir_tdo_sel_reg[1]">N1_virtual_ir_tdo_sel_reg[1]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>);


<P> --N1_tdo_bypass_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg at FF_X1_Y2_N1
<P> --register power-up is low

<P><A NAME="N1_tdo_bypass_reg">N1_tdo_bypass_reg</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L138">N1L138</A>, GND);


<P> --N1_hub_minor_ver_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] at FF_X1_Y1_N22
<P> --register power-up is low

<P><A NAME="N1_hub_minor_ver_reg[0]">N1_hub_minor_ver_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L31">N1L31</A>, <A HREF="#N1L25">N1L25</A>);


<P> --N1_design_hash_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] at FF_X1_Y1_N14
<P> --register power-up is low

<P><A NAME="N1_design_hash_reg[0]">N1_design_hash_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L13">N1L13</A>, <A HREF="#N1L9">N1L9</A>);


<P> --N1L142 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 at MLABCELL_X3_Y2_N54
<P><A NAME="N1L142">N1L142</A> = AMPP_FUNCTION(!<A HREF="#N1_design_hash_reg[0]">N1_design_hash_reg[0]</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1_hub_minor_ver_reg[0]">N1_hub_minor_ver_reg[0]</A>);


<P> --N1L143 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 at LABCELL_X2_Y2_N48
<P><A NAME="N1L143">N1L143</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[2]">N1_irsr_reg[2]</A>, !<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>);


<P> --N1L144 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 at LABCELL_X1_Y2_N30
<P><A NAME="N1L144">N1L144</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1_irsr_reg[2]">N1_irsr_reg[2]</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>);


<P> --N1L145 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 at LABCELL_X1_Y2_N0
<P><A NAME="N1L145">N1L145</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[8]">Q1_state[8]</A>, !<A HREF="#N1L142">N1L142</A>, !<A HREF="#N1L25">N1L25</A>, !<A HREF="#N1L143">N1L143</A>, !<A HREF="#N1_tdo_bypass_reg">N1_tdo_bypass_reg</A>, !<A HREF="#N1L144">N1L144</A>);


<P> --N1L146 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 at LABCELL_X1_Y2_N48
<P><A NAME="N1L146">N1L146</A> = AMPP_FUNCTION(!<A HREF="#N1L145">N1L145</A>, !<A HREF="#N1L141">N1L141</A>, !<A HREF="#N1L25">N1L25</A>, !<A HREF="#N1L140">N1L140</A>, !<A HREF="#N1L139">N1L139</A>);


<P> --N1_hub_mode_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] at FF_X1_Y2_N11
<P> --register power-up is low

<P><A NAME="N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L38">N1L38</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND);


<P> --N1L116 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~0 at LABCELL_X4_Y1_N6
<P><A NAME="N1L116">N1L116</A> = AMPP_FUNCTION(!<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[2]">Q1_state[2]</A>);


<P> --N1L117 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~1 at LABCELL_X4_Y1_N18
<P><A NAME="N1L117">N1L117</A> = AMPP_FUNCTION(!<A HREF="#N1L116">N1L116</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>);


<P> --N1_virtual_dr_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg at FF_X4_Y2_N44
<P> --register power-up is low

<P><A NAME="N1_virtual_dr_scan_reg">N1_virtual_dr_scan_reg</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L21">N1L21</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, <A HREF="#N1L148">N1L148</A>);


<P> --N1L118 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2 at LABCELL_X4_Y1_N0
<P><A NAME="N1L118">N1L118</A> = AMPP_FUNCTION(!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[15]">Q1_state[15]</A>, !<A HREF="#N1_virtual_dr_scan_reg">N1_virtual_dr_scan_reg</A>, !<A HREF="#Q1_state[2]">Q1_state[2]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>);


<P> --N1_jtag_ir_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] at FF_X4_Y2_N25
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[1]">N1_jtag_ir_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L89">N1L89</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1_jtag_ir_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] at FF_X4_Y2_N35
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[4]">N1_jtag_ir_reg[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1_jtag_ir_reg[5]">N1_jtag_ir_reg[5]</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, GND, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1_jtag_ir_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] at FF_X4_Y2_N28
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[3]">N1_jtag_ir_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L93">N1L93</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1_jtag_ir_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] at FF_X4_Y2_N17
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[2]">N1_jtag_ir_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L91">N1L91</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1_jtag_ir_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] at FF_X4_Y2_N31
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[0]">N1_jtag_ir_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L87">N1L87</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1_jtag_ir_reg[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] at FF_X4_Y2_N11
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[9]">N1_jtag_ir_reg[9]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#A1L6">A1L6</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, GND, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1_jtag_ir_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] at FF_X4_Y2_N7
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[8]">N1_jtag_ir_reg[8]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L101">N1L101</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1_jtag_ir_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] at FF_X4_Y2_N40
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[7]">N1_jtag_ir_reg[7]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L99">N1L99</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1_jtag_ir_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] at FF_X4_Y2_N37
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[6]">N1_jtag_ir_reg[6]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L97">N1L97</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1_jtag_ir_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] at FF_X4_Y2_N14
<P> --register power-up is low

<P><A NAME="N1_jtag_ir_reg[5]">N1_jtag_ir_reg[5]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1_jtag_ir_reg[6]">N1_jtag_ir_reg[6]</A>, <A HREF="#Q1_state[0]">Q1_state[0]</A>, GND, <A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --N1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~0 at LABCELL_X4_Y2_N12
<P><A NAME="N1L20">N1L20</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[5]">N1_jtag_ir_reg[5]</A>, !<A HREF="#N1_jtag_ir_reg[9]">N1_jtag_ir_reg[9]</A>, !<A HREF="#N1_jtag_ir_reg[8]">N1_jtag_ir_reg[8]</A>, !<A HREF="#N1_jtag_ir_reg[6]">N1_jtag_ir_reg[6]</A>, !<A HREF="#N1_jtag_ir_reg[7]">N1_jtag_ir_reg[7]</A>);


<P> --N1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal1~0 at LABCELL_X4_Y2_N0
<P><A NAME="N1L22">N1L22</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[1]">N1_jtag_ir_reg[1]</A>, !<A HREF="#N1L20">N1L20</A>, !<A HREF="#N1_jtag_ir_reg[0]">N1_jtag_ir_reg[0]</A>, !<A HREF="#N1_jtag_ir_reg[4]">N1_jtag_ir_reg[4]</A>, !<A HREF="#N1_jtag_ir_reg[2]">N1_jtag_ir_reg[2]</A>, !<A HREF="#N1_jtag_ir_reg[3]">N1_jtag_ir_reg[3]</A>);


<P> --N1L148 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 at LABCELL_X4_Y2_N54
<P><A NAME="N1L148">N1L148</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[14]">Q1_state[14]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[12]">Q1_state[12]</A>);


<P> --N1_hub_mode_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] at FF_X2_Y2_N29
<P> --register power-up is low

<P><A NAME="N1_hub_mode_reg[2]">N1_hub_mode_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L41">N1L41</A>, <A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, GND);


<P> --N1L2 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 at LABCELL_X2_Y2_N36
<P><A NAME="N1L2">N1L2</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[1]">Q1_state[1]</A>, !<A HREF="#N1_hub_mode_reg[2]">N1_hub_mode_reg[2]</A>);


<P> --Q1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0 at LABCELL_X1_Y1_N24
<P><A NAME="Q1L20">Q1L20</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[0]">Q1_state[0]</A>, !<A HREF="#Q1_tms_cnt[2]">Q1_tms_cnt[2]</A>, !<A HREF="#Q1_state[9]">Q1_state[9]</A>);


<P> --Q1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~1 at LABCELL_X4_Y2_N21
<P><A NAME="Q1L21">Q1L21</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[15]">Q1_state[15]</A>, !<A HREF="#Q1_state[0]">Q1_state[0]</A>, !<A HREF="#Q1_state[1]">Q1_state[1]</A>, !<A HREF="#Q1_state[8]">Q1_state[8]</A>);


<P> --Q1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~2 at LABCELL_X1_Y1_N9
<P><A NAME="Q1L22">Q1L22</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[1]">Q1_state[1]</A>, !<A HREF="#Q1_state[15]">Q1_state[15]</A>, !<A HREF="#Q1_state[8]">Q1_state[8]</A>);


<P> --Q1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~3 at LABCELL_X1_Y1_N48
<P><A NAME="Q1L23">Q1L23</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[2]">Q1_state[2]</A>);


<P> --Q1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~4 at LABCELL_X4_Y1_N33
<P><A NAME="Q1L24">Q1L24</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#Q1_state[7]">Q1_state[7]</A>);


<P> --Q1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~5 at LABCELL_X2_Y2_N21
<P><A NAME="Q1L25">Q1L25</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#A1L8">A1L8</A>);


<P> --Q1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~6 at LABCELL_X2_Y2_N3
<P><A NAME="Q1L26">Q1L26</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[6]">Q1_state[6]</A>, !<A HREF="#Q1_state[5]">Q1_state[5]</A>);


<P> --Q1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~7 at LABCELL_X2_Y2_N0
<P><A NAME="Q1L27">Q1L27</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[6]">Q1_state[6]</A>);


<P> --Q1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~8 at LABCELL_X2_Y2_N42
<P><A NAME="Q1L28">Q1L28</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[5]">Q1_state[5]</A>, !<A HREF="#Q1_state[7]">Q1_state[7]</A>);


<P> --N1L115 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 at LABCELL_X1_Y1_N51
<P><A NAME="N1L115">N1L115</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[2]">Q1_state[2]</A>);


<P> --Q1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~9 at LABCELL_X1_Y1_N6
<P><A NAME="Q1L29">Q1L29</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[9]">Q1_state[9]</A>);


<P> --Q1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~10 at LABCELL_X4_Y2_N57
<P><A NAME="Q1L30">Q1L30</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[11]">Q1_state[11]</A>, !<A HREF="#Q1_state[14]">Q1_state[14]</A>, !<A HREF="#Q1_state[10]">Q1_state[10]</A>);


<P> --Q1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~11 at MLABCELL_X3_Y2_N57
<P><A NAME="Q1L31">Q1L31</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[10]">Q1_state[10]</A>, !<A HREF="#Q1_state[11]">Q1_state[11]</A>);


<P> --Q1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~12 at MLABCELL_X3_Y2_N9
<P><A NAME="Q1L32">Q1L32</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[13]">Q1_state[13]</A>, !<A HREF="#Q1_state[12]">Q1_state[12]</A>);


<P> --Q1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~13 at LABCELL_X1_Y2_N42
<P><A NAME="Q1L33">Q1L33</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[13]">Q1_state[13]</A>, !<A HREF="#A1L8">A1L8</A>);


<P> --N1_shadow_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] at FF_X1_Y2_N35
<P> --register power-up is low

<P><A NAME="N1_shadow_irf_reg[1][0]">N1_shadow_irf_reg[1][0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L127">N1L127</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, GND);


<P> --N1L54 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 at LABCELL_X4_Y1_N51
<P><A NAME="N1L54">N1L54</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#N1_irsr_reg[2]">N1_irsr_reg[2]</A>, !<A HREF="#N1_shadow_irf_reg[1][0]">N1_shadow_irf_reg[1][0]</A>);


<P> --N1L130 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 at LABCELL_X2_Y2_N39
<P><A NAME="N1L130">N1L130</A> = AMPP_FUNCTION(!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#Q1_state[5]">Q1_state[5]</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1_state[7]">Q1_state[7]</A>);


<P> --N1L55 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 at LABCELL_X4_Y1_N42
<P><A NAME="N1L55">N1L55</A> = AMPP_FUNCTION(!<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1_irsr_reg[2]">N1_irsr_reg[2]</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>, !<A HREF="#N1_shadow_irf_reg[1][0]">N1_shadow_irf_reg[1][0]</A>);


<P> --N1L56 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 at LABCELL_X4_Y1_N12
<P><A NAME="N1L56">N1L56</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1L54">N1L54</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1L55">N1L55</A>, !<A HREF="#N1L130">N1L130</A>, !<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>);


<P> --N1L119 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3 at LABCELL_X4_Y1_N36
<P><A NAME="N1L119">N1L119</A> = AMPP_FUNCTION(!<A HREF="#N1L116">N1L116</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>);


<P> --N1_shadow_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] at FF_X1_Y6_N16
<P> --register power-up is low

<P><A NAME="N1_shadow_irf_reg[2][0]">N1_shadow_irf_reg[2][0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L133">N1L133</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L131">N1L131</A>);


<P> --N1L63 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 at LABCELL_X1_Y6_N24
<P><A NAME="N1L63">N1L63</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1_shadow_irf_reg[2][0]">N1_shadow_irf_reg[2][0]</A>, !<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>);


<P> --Q1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~14 at LABCELL_X2_Y2_N33
<P><A NAME="Q1L34">Q1L34</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[5]">Q1_state[5]</A>, !<A HREF="#Q1_state[7]">Q1_state[7]</A>);


<P> --N1L60 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 at LABCELL_X1_Y2_N27
<P><A NAME="N1L60">N1L60</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#N1_irsr_reg[2]">N1_irsr_reg[2]</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>);


<P> --N1L61 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 at LABCELL_X2_Y2_N30
<P><A NAME="N1L61">N1L61</A> = AMPP_FUNCTION(!<A HREF="#N1L60">N1L60</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#A1L8">A1L8</A>, !<A HREF="#Q1L34">Q1L34</A>);


<P> --N1_shadow_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] at FF_X1_Y6_N43
<P> --register power-up is low

<P><A NAME="N1_shadow_irf_reg[2][1]">N1_shadow_irf_reg[2][1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L134">N1L134</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L131">N1L131</A>);


<P> --N1L64 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 at LABCELL_X1_Y6_N9
<P><A NAME="N1L64">N1L64</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>, !<A HREF="#N1_shadow_irf_reg[2][1]">N1_shadow_irf_reg[2][1]</A>);


<P> --N1_hub_mode_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] at FF_X1_Y2_N20
<P> --register power-up is low

<P><A NAME="N1_hub_mode_reg[0]">N1_hub_mode_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L43">N1L43</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L121">N1L121</A>);


<P> --N1_irsr_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] at FF_X3_Y2_N52
<P> --register power-up is low

<P><A NAME="N1_irsr_reg[4]">N1_irsr_reg[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L83">N1L83</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L70">N1L70</A>);


<P> --N1L80 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 at MLABCELL_X3_Y1_N12
<P><A NAME="N1L80">N1L80</A> = AMPP_FUNCTION(!<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#N1_hub_mode_reg[0]">N1_hub_mode_reg[0]</A>, !<A HREF="#PD1_ir_out[0]">PD1_ir_out[0]</A>, !<A HREF="#N1_irsr_reg[4]">N1_irsr_reg[4]</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>);


<P> --N1_irsr_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] at FF_X3_Y2_N22
<P> --register power-up is low

<P><A NAME="N1_irsr_reg[3]">N1_irsr_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L84">N1L84</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, <A HREF="#N1L70">N1L70</A>);


<P> --N1L69 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 at LABCELL_X4_Y1_N30
<P><A NAME="N1L69">N1L69</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[4]">N1_irsr_reg[4]</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#N1_irsr_reg[3]">N1_irsr_reg[3]</A>, !<A HREF="#N1_hub_mode_reg[0]">N1_hub_mode_reg[0]</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>);


<P> --N1L70 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 at LABCELL_X2_Y2_N15
<P><A NAME="N1L70">N1L70</A> = AMPP_FUNCTION(!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#N1L69">N1L69</A>);


<P> --N1L121 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 at LABCELL_X2_Y2_N24
<P><A NAME="N1L121">N1L121</A> = AMPP_FUNCTION(!<A HREF="#A1L8">A1L8</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[5]">Q1_state[5]</A>, !<A HREF="#Q1_state[7]">Q1_state[7]</A>);


<P> --N1L81 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 at MLABCELL_X3_Y1_N6
<P><A NAME="N1L81">N1L81</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[3]">N1_irsr_reg[3]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>);


<P> --N1L82 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 at MLABCELL_X3_Y1_N9
<P><A NAME="N1L82">N1L82</A> = AMPP_FUNCTION(!<A HREF="#N1_hub_mode_reg[0]">N1_hub_mode_reg[0]</A>, !<A HREF="#PD1_ir_out[1]">PD1_ir_out[1]</A>, !<A HREF="#N1_irsr_reg[4]">N1_irsr_reg[4]</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>);


<P> --N1L74 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 at LABCELL_X4_Y1_N57
<P><A NAME="N1L74">N1L74</A> = AMPP_FUNCTION(!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>);


<P> --P1_WORD_SR[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1] at FF_X2_Y1_N37
<P> --register power-up is low

<P><A NAME="P1_WORD_SR[1]">P1_WORD_SR[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L24">P1L24</A>, <A HREF="#P1L17">P1L17</A>);


<P> --P1_clear_signal is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal at MLABCELL_X3_Y1_N24
<P><A NAME="P1_clear_signal">P1_clear_signal</A> = AMPP_FUNCTION(!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[8]">Q1_state[8]</A>);


<P> --P1_word_counter[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] at FF_X2_Y1_N35
<P> --register power-up is low

<P><A NAME="P1_word_counter[3]">P1_word_counter[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L10">P1L10</A>, GND, <A HREF="#P1L8">P1L8</A>);


<P> --P1_word_counter[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] at FF_X2_Y1_N2
<P> --register power-up is low

<P><A NAME="P1_word_counter[4]">P1_word_counter[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L11">P1L11</A>, GND, <A HREF="#P1L8">P1L8</A>);


<P> --P1_word_counter[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] at FF_X2_Y1_N11
<P> --register power-up is low

<P><A NAME="P1_word_counter[1]">P1_word_counter[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L12">P1L12</A>, GND, <A HREF="#P1L8">P1L8</A>);


<P> --P1_word_counter[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] at FF_X2_Y1_N8
<P> --register power-up is low

<P><A NAME="P1_word_counter[0]">P1_word_counter[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L13">P1L13</A>, GND, <A HREF="#P1L8">P1L8</A>);


<P> --P1_word_counter[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] at FF_X2_Y1_N5
<P> --register power-up is low

<P><A NAME="P1_word_counter[2]">P1_word_counter[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L14">P1L14</A>, GND, <A HREF="#P1L8">P1L8</A>);


<P> --P1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~0 at LABCELL_X2_Y1_N30
<P><A NAME="P1L21">P1L21</A> = AMPP_FUNCTION(!<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>, !<A HREF="#P1_word_counter[4]">P1_word_counter[4]</A>, !<A HREF="#P1_word_counter[2]">P1_word_counter[2]</A>, !<A HREF="#P1_word_counter[0]">P1_word_counter[0]</A>);


<P> --P1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~1 at LABCELL_X2_Y1_N18
<P><A NAME="P1L22">P1L22</A> = AMPP_FUNCTION(!<A HREF="#P1L21">P1L21</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#P1_WORD_SR[1]">P1_WORD_SR[1]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#P1_word_counter[3]">P1_word_counter[3]</A>);


<P> --P1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2 at LABCELL_X1_Y1_N30
<P><A NAME="P1L17">P1L17</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_virtual_dr_scan_reg">N1_virtual_dr_scan_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[8]">Q1_state[8]</A>);


<P> --N1L138 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 at LABCELL_X1_Y2_N51
<P><A NAME="N1L138">N1L138</A> = AMPP_FUNCTION(!<A HREF="#N1_tdo_bypass_reg">N1_tdo_bypass_reg</A>, !<A HREF="#A1L6">A1L6</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>);


<P> --N1_hub_minor_ver_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] at FF_X1_Y1_N1
<P> --register power-up is low

<P><A NAME="N1_hub_minor_ver_reg[1]">N1_hub_minor_ver_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L32">N1L32</A>, <A HREF="#N1L25">N1L25</A>);


<P> --N1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 at LABCELL_X1_Y1_N21
<P><A NAME="N1L31">N1L31</A> = AMPP_FUNCTION(!<A HREF="#N1_hub_minor_ver_reg[1]">N1_hub_minor_ver_reg[1]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>);


<P> --N1L4 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 at LABCELL_X1_Y1_N57
<P><A NAME="N1L4">N1L4</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_virtual_dr_scan_reg">N1_virtual_dr_scan_reg</A>);


<P> --N1_mixer_addr_reg_internal[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] at FF_X2_Y1_N17
<P> --register power-up is low

<P><A NAME="N1_mixer_addr_reg_internal[4]">N1_mixer_addr_reg_internal[4]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L110">N1L110</A>, GND, <A HREF="#N1L106">N1L106</A>);


<P> --N1_mixer_addr_reg_internal[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] at FF_X2_Y2_N20
<P> --register power-up is low

<P><A NAME="N1_mixer_addr_reg_internal[3]">N1_mixer_addr_reg_internal[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L111">N1L111</A>, GND, <A HREF="#N1L106">N1L106</A>);


<P> --N1_mixer_addr_reg_internal[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] at FF_X2_Y2_N17
<P> --register power-up is low

<P><A NAME="N1_mixer_addr_reg_internal[1]">N1_mixer_addr_reg_internal[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L112">N1L112</A>, GND, <A HREF="#N1L106">N1L106</A>);


<P> --N1_mixer_addr_reg_internal[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] at FF_X2_Y1_N47
<P> --register power-up is low

<P><A NAME="N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L113">N1L113</A>, GND, <A HREF="#N1L106">N1L106</A>);


<P> --N1_mixer_addr_reg_internal[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] at FF_X2_Y2_N14
<P> --register power-up is low

<P><A NAME="N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L114">N1L114</A>, GND, <A HREF="#N1L106">N1L106</A>);


<P> --N1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 at LABCELL_X2_Y1_N27
<P><A NAME="N1L8">N1L8</A> = AMPP_FUNCTION(!<A HREF="#N1_mixer_addr_reg_internal[3]">N1_mixer_addr_reg_internal[3]</A>, !<A HREF="#N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A>, !<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>, !<A HREF="#N1_mixer_addr_reg_internal[4]">N1_mixer_addr_reg_internal[4]</A>, !<A HREF="#N1_mixer_addr_reg_internal[1]">N1_mixer_addr_reg_internal[1]</A>);


<P> --N1_design_hash_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] at FF_X1_Y1_N16
<P> --register power-up is low

<P><A NAME="N1_design_hash_reg[1]">N1_design_hash_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L15">N1L15</A>, <A HREF="#N1L9">N1L9</A>);


<P> --H1_sldfabric_ident_writedata[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0] at FF_X1_Y3_N25
<P> --register power-up is low

<P><A NAME="H1_sldfabric_ident_writedata[0]">H1_sldfabric_ident_writedata[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#H1L7">H1L7</A>, <A HREF="#H1L6">H1L6</A>);


<P> --N1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 at LABCELL_X2_Y1_N12
<P><A NAME="N1L12">N1L12</A> = AMPP_FUNCTION(!<A HREF="#N1_mixer_addr_reg_internal[1]">N1_mixer_addr_reg_internal[1]</A>, !<A HREF="#N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A>, !<A HREF="#N1_mixer_addr_reg_internal[3]">N1_mixer_addr_reg_internal[3]</A>, !<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>, !<A HREF="#N1_mixer_addr_reg_internal[4]">N1_mixer_addr_reg_internal[4]</A>);


<P> --N1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 at LABCELL_X1_Y1_N12
<P><A NAME="N1L13">N1L13</A> = AMPP_FUNCTION(!<A HREF="#N1L8">N1L8</A>, !<A HREF="#N1L4">N1L4</A>, !<A HREF="#N1L12">N1L12</A>, !<A HREF="#H1_sldfabric_ident_writedata[0]">H1_sldfabric_ident_writedata[0]</A>, !<A HREF="#N1_design_hash_reg[1]">N1_design_hash_reg[1]</A>);


<P> --N1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 at LABCELL_X1_Y1_N54
<P><A NAME="N1L9">N1L9</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_virtual_dr_scan_reg">N1_virtual_dr_scan_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>);


<P> --N1L38 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 at LABCELL_X1_Y2_N54
<P><A NAME="N1L38">N1L38</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1L23">N1L23</A>, !<A HREF="#N1L121">N1L121</A>, !<A HREF="#N1_irsr_reg[2]">N1_irsr_reg[2]</A>);


<P> --N1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~1 at LABCELL_X4_Y2_N42
<P><A NAME="N1L21">N1L21</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[1]">N1_jtag_ir_reg[1]</A>, !<A HREF="#N1L20">N1L20</A>, !<A HREF="#N1_jtag_ir_reg[0]">N1_jtag_ir_reg[0]</A>, !<A HREF="#N1_jtag_ir_reg[3]">N1_jtag_ir_reg[3]</A>, !<A HREF="#N1_jtag_ir_reg[4]">N1_jtag_ir_reg[4]</A>, !<A HREF="#N1_jtag_ir_reg[2]">N1_jtag_ir_reg[2]</A>);


<P> --N1_reset_ena_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg at FF_X1_Y2_N46
<P> --register power-up is low

<P><A NAME="N1_reset_ena_reg">N1_reset_ena_reg</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L121">N1L121</A>, GND);


<P> --N1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 at LABCELL_X2_Y2_N45
<P><A NAME="N1L40">N1L40</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[2]">N1_irsr_reg[2]</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>);


<P> --N1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 at LABCELL_X2_Y2_N54
<P><A NAME="N1L41">N1L41</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1L40">N1L40</A>, !<A HREF="#N1_reset_ena_reg">N1_reset_ena_reg</A>, !<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>, !<A HREF="#N1L42Q">N1L42Q</A>);


<P> --Q1_tms_cnt[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] at FF_X1_Y1_N8
<P> --register power-up is low

<P><A NAME="Q1_tms_cnt[0]">Q1_tms_cnt[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#Q1L40">Q1L40</A>, GND);


<P> --Q1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~0 at LABCELL_X1_Y1_N27
<P><A NAME="Q1L39">Q1L39</A> = AMPP_FUNCTION(!<A HREF="#Q1_tms_cnt[0]">Q1_tms_cnt[0]</A>, !<A HREF="#Q1_tms_cnt[2]">Q1_tms_cnt[2]</A>, !<A HREF="#Q1_tms_cnt[1]">Q1_tms_cnt[1]</A>);


<P> --N1L124 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 at LABCELL_X2_Y2_N18
<P><A NAME="N1L124">N1L124</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>);


<P> --N1L125 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 at MLABCELL_X3_Y2_N0
<P><A NAME="N1L125">N1L125</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>);


<P> --N1L126 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 at LABCELL_X2_Y2_N51
<P><A NAME="N1L126">N1L126</A> = AMPP_FUNCTION(!<A HREF="#N1_irf_reg[1][0]">N1_irf_reg[1][0]</A>, !<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>);


<P> --N1L127 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 at LABCELL_X2_Y2_N6
<P><A NAME="N1L127">N1L127</A> = AMPP_FUNCTION(!<A HREF="#N1L124">N1L124</A>, !<A HREF="#Q1L28">Q1L28</A>, !<A HREF="#N1L126">N1L126</A>, !<A HREF="#N1L125">N1L125</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#N1_shadow_irf_reg[1][0]">N1_shadow_irf_reg[1][0]</A>);


<P> --N1L133 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 at LABCELL_X1_Y6_N15
<P><A NAME="N1L133">N1L133</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>);


<P> --N1L131 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 at MLABCELL_X3_Y2_N30
<P><A NAME="N1L131">N1L131</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#Q1L34">Q1L34</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>, !<A HREF="#N1_hub_mode_reg[1]">N1_hub_mode_reg[1]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#A1L8">A1L8</A>);


<P> --N1L134 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 at LABCELL_X1_Y6_N42
<P><A NAME="N1L134">N1L134</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>);


<P> --N1L43 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 at LABCELL_X1_Y2_N18
<P><A NAME="N1L43">N1L43</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1_irsr_reg[2]">N1_irsr_reg[2]</A>, !<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>, !<A HREF="#N1_irsr_reg[6]">N1_irsr_reg[6]</A>);


<P> --N1L83 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 at MLABCELL_X3_Y2_N51
<P><A NAME="N1L83">N1L83</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_irsr_reg[5]">N1_irsr_reg[5]</A>);


<P> --N1L84 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 at MLABCELL_X3_Y2_N21
<P><A NAME="N1L84">N1L84</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_irsr_reg[4]">N1_irsr_reg[4]</A>);


<P> --P1_WORD_SR[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] at FF_X2_Y1_N55
<P> --register power-up is low

<P><A NAME="P1_WORD_SR[2]">P1_WORD_SR[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L27">P1L27</A>, <A HREF="#P1L17">P1L17</A>);


<P> --P1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~3 at LABCELL_X2_Y1_N6
<P><A NAME="P1L23">P1L23</A> = AMPP_FUNCTION(!<A HREF="#P1_word_counter[4]">P1_word_counter[4]</A>, !<A HREF="#P1_word_counter[0]">P1_word_counter[0]</A>);


<P> --P1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~4 at LABCELL_X2_Y1_N36
<P><A NAME="P1L24">P1L24</A> = AMPP_FUNCTION(!<A HREF="#P1L23">P1L23</A>, !<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>, !<A HREF="#P1_WORD_SR[2]">P1_WORD_SR[2]</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#P1L6Q">P1L6Q</A>);


<P> --P1L10 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~0 at MLABCELL_X3_Y1_N42
<P><A NAME="P1L10">P1L10</A> = AMPP_FUNCTION(!<A HREF="#P1L6Q">P1L6Q</A>, !<A HREF="#P1_word_counter[3]">P1_word_counter[3]</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#P1_word_counter[4]">P1_word_counter[4]</A>, !<A HREF="#P1_word_counter[0]">P1_word_counter[0]</A>, !<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>);


<P> --P1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~1 at LABCELL_X1_Y1_N33
<P><A NAME="P1L8">P1L8</A> = AMPP_FUNCTION(!<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_virtual_dr_scan_reg">N1_virtual_dr_scan_reg</A>, !<A HREF="#Q1_state[8]">Q1_state[8]</A>, !<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>);


<P> --P1L11 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~2 at MLABCELL_X3_Y1_N0
<P><A NAME="P1L11">P1L11</A> = AMPP_FUNCTION(!<A HREF="#P1L6Q">P1L6Q</A>, !<A HREF="#P1_word_counter[3]">P1_word_counter[3]</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#P1_word_counter[4]">P1_word_counter[4]</A>, !<A HREF="#P1_word_counter[0]">P1_word_counter[0]</A>, !<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>);


<P> --P1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~3 at LABCELL_X2_Y1_N21
<P><A NAME="P1L12">P1L12</A> = AMPP_FUNCTION(!<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>, !<A HREF="#P1_word_counter[0]">P1_word_counter[0]</A>);


<P> --P1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~4 at LABCELL_X2_Y1_N0
<P><A NAME="P1L13">P1L13</A> = AMPP_FUNCTION(!<A HREF="#P1_word_counter[3]">P1_word_counter[3]</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#P1_word_counter[2]">P1_word_counter[2]</A>, !<A HREF="#P1_word_counter[0]">P1_word_counter[0]</A>, !<A HREF="#P1_word_counter[4]">P1_word_counter[4]</A>, !<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>);


<P> --P1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~5 at LABCELL_X2_Y1_N9
<P><A NAME="P1L14">P1L14</A> = AMPP_FUNCTION(!<A HREF="#P1_word_counter[0]">P1_word_counter[0]</A>, !<A HREF="#P1L6Q">P1L6Q</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>);


<P> --N1_hub_minor_ver_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] at FF_X1_Y1_N5
<P> --register power-up is low

<P><A NAME="N1_hub_minor_ver_reg[2]">N1_hub_minor_ver_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L33">N1L33</A>, <A HREF="#N1L25">N1L25</A>);


<P> --N1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 at LABCELL_X1_Y1_N0
<P><A NAME="N1L32">N1L32</A> = AMPP_FUNCTION(!<A HREF="#N1_hub_minor_ver_reg[2]">N1_hub_minor_ver_reg[2]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>);


<P> --N1L110 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 at MLABCELL_X3_Y1_N54
<P><A NAME="N1L110">N1L110</A> = AMPP_FUNCTION(!<A HREF="#N1_mixer_addr_reg_internal[3]">N1_mixer_addr_reg_internal[3]</A>, !<A HREF="#N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#N1_mixer_addr_reg_internal[4]">N1_mixer_addr_reg_internal[4]</A>, !<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>, !<A HREF="#N1_mixer_addr_reg_internal[1]">N1_mixer_addr_reg_internal[1]</A>);


<P> --N1L106 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1 at LABCELL_X2_Y2_N12
<P><A NAME="N1L106">N1L106</A> = AMPP_FUNCTION(!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>, !<A HREF="#N1_virtual_dr_scan_reg">N1_virtual_dr_scan_reg</A>, !<A HREF="#Q1_state[8]">Q1_state[8]</A>);


<P> --N1L111 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 at MLABCELL_X3_Y1_N39
<P><A NAME="N1L111">N1L111</A> = AMPP_FUNCTION(!<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#N1_mixer_addr_reg_internal[1]">N1_mixer_addr_reg_internal[1]</A>, !<A HREF="#N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A>, !<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>, !<A HREF="#N1_mixer_addr_reg_internal[3]">N1_mixer_addr_reg_internal[3]</A>);


<P> --N1L112 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 at MLABCELL_X3_Y1_N36
<P><A NAME="N1L112">N1L112</A> = AMPP_FUNCTION(!<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#N1_mixer_addr_reg_internal[1]">N1_mixer_addr_reg_internal[1]</A>, !<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>);


<P> --N1L113 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 at LABCELL_X2_Y1_N42
<P><A NAME="N1L113">N1L113</A> = AMPP_FUNCTION(!<A HREF="#N1_mixer_addr_reg_internal[1]">N1_mixer_addr_reg_internal[1]</A>, !<A HREF="#N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A>, !<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>);


<P> --N1L114 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 at MLABCELL_X3_Y2_N36
<P><A NAME="N1L114">N1L114</A> = AMPP_FUNCTION(!<A HREF="#P1_clear_signal">P1_clear_signal</A>, !<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>);


<P> --N1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 at LABCELL_X2_Y1_N15
<P><A NAME="N1L14">N1L14</A> = AMPP_FUNCTION(!<A HREF="#N1_mixer_addr_reg_internal[1]">N1_mixer_addr_reg_internal[1]</A>, !<A HREF="#N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A>, !<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>, !<A HREF="#N1_mixer_addr_reg_internal[4]">N1_mixer_addr_reg_internal[4]</A>, !<A HREF="#N1_mixer_addr_reg_internal[3]">N1_mixer_addr_reg_internal[3]</A>);


<P> --N1_design_hash_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] at FF_X1_Y1_N37
<P> --register power-up is low

<P><A NAME="N1_design_hash_reg[2]">N1_design_hash_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L17">N1L17</A>, <A HREF="#N1L9">N1L9</A>);


<P> --H1_sldfabric_ident_writedata[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1] at FF_X1_Y3_N10
<P> --register power-up is low

<P><A NAME="H1_sldfabric_ident_writedata[1]">H1_sldfabric_ident_writedata[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#H1L9">H1L9</A>, <A HREF="#H1L6">H1L6</A>);


<P> --N1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 at LABCELL_X1_Y1_N15
<P><A NAME="N1L15">N1L15</A> = AMPP_FUNCTION(!<A HREF="#N1L8">N1L8</A>, !<A HREF="#N1L4">N1L4</A>, !<A HREF="#N1L14">N1L14</A>, !<A HREF="#H1_sldfabric_ident_writedata[1]">H1_sldfabric_ident_writedata[1]</A>, !<A HREF="#N1_design_hash_reg[2]">N1_design_hash_reg[2]</A>);


<P> --N1_identity_contrib_shift_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] at FF_X1_Y3_N37
<P> --register power-up is low

<P><A NAME="N1_identity_contrib_shift_reg[0]">N1_identity_contrib_shift_reg[0]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L47">N1L47</A>, <A HREF="#N1L46">N1L46</A>);


<P> --H1L6 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0 at LABCELL_X2_Y2_N57
<P><A NAME="H1L6">H1L6</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1L40">N1L40</A>, !<A HREF="#Q1_state[8]">Q1_state[8]</A>, !<A HREF="#N1_virtual_dr_scan_reg">N1_virtual_dr_scan_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>);


<P> --Q1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 at LABCELL_X1_Y1_N45
<P><A NAME="Q1L40">Q1L40</A> = AMPP_FUNCTION(!<A HREF="#Q1_tms_cnt[0]">Q1_tms_cnt[0]</A>, !<A HREF="#A1L8">A1L8</A>);


<P> --Q1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~2 at LABCELL_X1_Y1_N42
<P><A NAME="Q1L41">Q1L41</A> = AMPP_FUNCTION(!<A HREF="#Q1_tms_cnt[0]">Q1_tms_cnt[0]</A>, !<A HREF="#Q1_tms_cnt[1]">Q1_tms_cnt[1]</A>);


<P> --P1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~5 at MLABCELL_X3_Y1_N27
<P><A NAME="P1L25">P1L25</A> = AMPP_FUNCTION(!<A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, !<A HREF="#Q1_state[8]">Q1_state[8]</A>, !<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#P1L6Q">P1L6Q</A>);


<P> --P1_WORD_SR[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] at FF_X2_Y1_N49
<P> --register power-up is low

<P><A NAME="P1_WORD_SR[3]">P1_WORD_SR[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L28">P1L28</A>, <A HREF="#P1L17">P1L17</A>);


<P> --P1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~6 at LABCELL_X2_Y1_N33
<P><A NAME="P1L26">P1L26</A> = AMPP_FUNCTION(!<A HREF="#P1_word_counter[2]">P1_word_counter[2]</A>, !<A HREF="#P1_word_counter[1]">P1_word_counter[1]</A>, !<A HREF="#P1_word_counter[3]">P1_word_counter[3]</A>, !<A HREF="#P1_word_counter[4]">P1_word_counter[4]</A>);


<P> --P1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~7 at LABCELL_X2_Y1_N54
<P><A NAME="P1L27">P1L27</A> = AMPP_FUNCTION(!<A HREF="#P1L26">P1L26</A>, !<A HREF="#P1L25">P1L25</A>, !<A HREF="#P1_word_counter[0]">P1_word_counter[0]</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#P1_WORD_SR[3]">P1_WORD_SR[3]</A>, !<A HREF="#P1_clear_signal">P1_clear_signal</A>);


<P> --N1_hub_minor_ver_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] at FF_X1_Y1_N19
<P> --register power-up is low

<P><A NAME="N1_hub_minor_ver_reg[3]">N1_hub_minor_ver_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L34">N1L34</A>, <A HREF="#N1L25">N1L25</A>);


<P> --N1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 at LABCELL_X1_Y1_N3
<P><A NAME="N1L33">N1L33</A> = AMPP_FUNCTION(!<A HREF="#N1_hub_minor_ver_reg[3]">N1_hub_minor_ver_reg[3]</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>);


<P> --N1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 at LABCELL_X2_Y1_N24
<P><A NAME="N1L16">N1L16</A> = AMPP_FUNCTION(!<A HREF="#N1_mixer_addr_reg_internal[3]">N1_mixer_addr_reg_internal[3]</A>, !<A HREF="#N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A>, !<A HREF="#N1_mixer_addr_reg_internal[1]">N1_mixer_addr_reg_internal[1]</A>, !<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>, !<A HREF="#N1_mixer_addr_reg_internal[4]">N1_mixer_addr_reg_internal[4]</A>);


<P> --N1_design_hash_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] at FF_X1_Y1_N40
<P> --register power-up is low

<P><A NAME="N1_design_hash_reg[3]">N1_design_hash_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L19">N1L19</A>, <A HREF="#N1L9">N1L9</A>);


<P> --H1_sldfabric_ident_writedata[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2] at FF_X1_Y3_N43
<P> --register power-up is low

<P><A NAME="H1_sldfabric_ident_writedata[2]">H1_sldfabric_ident_writedata[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#H1L11">H1L11</A>, <A HREF="#H1L6">H1L6</A>);


<P> --N1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 at LABCELL_X1_Y1_N36
<P><A NAME="N1L17">N1L17</A> = AMPP_FUNCTION(!<A HREF="#N1L8">N1L8</A>, !<A HREF="#N1L4">N1L4</A>, !<A HREF="#N1L16">N1L16</A>, !<A HREF="#H1_sldfabric_ident_writedata[2]">H1_sldfabric_ident_writedata[2]</A>, !<A HREF="#N1_design_hash_reg[3]">N1_design_hash_reg[3]</A>);


<P> --N1_identity_contrib_shift_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] at FF_X1_Y3_N4
<P> --register power-up is low

<P><A NAME="N1_identity_contrib_shift_reg[1]">N1_identity_contrib_shift_reg[1]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L49">N1L49</A>, <A HREF="#N1L46">N1L46</A>);


<P> --N1L46 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 at MLABCELL_X3_Y2_N45
<P><A NAME="N1L46">N1L46</A> = AMPP_FUNCTION(!<A HREF="#N1_irsr_reg[0]">N1_irsr_reg[0]</A>, !<A HREF="#N1_irsr_reg[1]">N1_irsr_reg[1]</A>, !<A HREF="#N1_virtual_dr_scan_reg">N1_virtual_dr_scan_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, !<A HREF="#N1L23">N1L23</A>, !<A HREF="#N1_irsr_reg[2]">N1_irsr_reg[2]</A>);


<P> --N1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 at LABCELL_X1_Y1_N18
<P><A NAME="N1L34">N1L34</A> = AMPP_FUNCTION(!<A HREF="#A1L6">A1L6</A>, !<A HREF="#Q1_state[3]">Q1_state[3]</A>);


<P> --N1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 at LABCELL_X2_Y1_N45
<P><A NAME="N1L18">N1L18</A> = AMPP_FUNCTION(!<A HREF="#N1_mixer_addr_reg_internal[1]">N1_mixer_addr_reg_internal[1]</A>, !<A HREF="#N1_mixer_addr_reg_internal[0]">N1_mixer_addr_reg_internal[0]</A>, !<A HREF="#N1_mixer_addr_reg_internal[3]">N1_mixer_addr_reg_internal[3]</A>, !<A HREF="#N1_mixer_addr_reg_internal[2]">N1_mixer_addr_reg_internal[2]</A>, !<A HREF="#N1_mixer_addr_reg_internal[4]">N1_mixer_addr_reg_internal[4]</A>);


<P> --H1_sldfabric_ident_writedata[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3] at FF_X1_Y3_N34
<P> --register power-up is low

<P><A NAME="H1_sldfabric_ident_writedata[3]">H1_sldfabric_ident_writedata[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#H1L13">H1L13</A>, <A HREF="#H1L6">H1L6</A>);


<P> --N1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 at LABCELL_X1_Y1_N39
<P><A NAME="N1L19">N1L19</A> = AMPP_FUNCTION(!<A HREF="#N1L8">N1L8</A>, !<A HREF="#N1L4">N1L4</A>, !<A HREF="#N1L18">N1L18</A>, !<A HREF="#H1_sldfabric_ident_writedata[3]">H1_sldfabric_ident_writedata[3]</A>, !<A HREF="#A1L6">A1L6</A>);


<P> --N1_identity_contrib_shift_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] at FF_X4_Y1_N16
<P> --register power-up is low

<P><A NAME="N1_identity_contrib_shift_reg[2]">N1_identity_contrib_shift_reg[2]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1_identity_contrib_shift_reg[3]">N1_identity_contrib_shift_reg[3]</A>, GND, <A HREF="#N1L46">N1L46</A>);


<P> --N1_identity_contrib_shift_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] at FF_X4_Y1_N5
<P> --register power-up is low

<P><A NAME="N1_identity_contrib_shift_reg[3]">N1_identity_contrib_shift_reg[3]</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#A1L6">A1L6</A>, GND, <A HREF="#N1L46">N1L46</A>);


<P> --N1L91 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 at LABCELL_X4_Y2_N15
<P><A NAME="N1L91">N1L91</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[3]">N1_jtag_ir_reg[3]</A>);


<P> --N1L87 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 at LABCELL_X4_Y2_N30
<P><A NAME="N1L87">N1L87</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[1]">N1_jtag_ir_reg[1]</A>);






<P> --KEY[2] is KEY[2] at PIN_AB21
<P><A NAME="KEY[2]">KEY[2]</A> = INPUT();



<P> --KEY[3] is KEY[3] at PIN_G11
<P><A NAME="KEY[3]">KEY[3]</A> = INPUT();



<P> --SW[0] is SW[0] at PIN_E12
<P><A NAME="SW[0]">SW[0]</A> = INPUT();



<P> --SW[1] is SW[1] at PIN_AG2
<P><A NAME="SW[1]">SW[1]</A> = INPUT();



<P> --SW[2] is SW[2] at PIN_AB15
<P><A NAME="SW[2]">SW[2]</A> = INPUT();



<P> --SW[3] is SW[3] at PIN_AG23
<P><A NAME="SW[3]">SW[3]</A> = INPUT();



<P> --SW[4] is SW[4] at PIN_C10
<P><A NAME="SW[4]">SW[4]</A> = INPUT();



<P> --SW[5] is SW[5] at PIN_AH17
<P><A NAME="SW[5]">SW[5]</A> = INPUT();



<P> --SW[6] is SW[6] at PIN_AH12
<P><A NAME="SW[6]">SW[6]</A> = INPUT();



<P> --SW[7] is SW[7] at PIN_AC25
<P><A NAME="SW[7]">SW[7]</A> = INPUT();



<P> --SW[8] is SW[8] at PIN_AC14
<P><A NAME="SW[8]">SW[8]</A> = INPUT();



<P> --SW[9] is SW[9] at PIN_AG20
<P><A NAME="SW[9]">SW[9]</A> = INPUT();


<P> --A1L101 is LEDR[0]~output at IOOBUF_X8_Y0_N36
<P><A NAME="A1L101">A1L101</A> = OUTPUT_BUFFER.O(.I(<A HREF="#V1_data_out[0]">V1_data_out[0]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[0] is LEDR[0] at PIN_AF9
<P><A NAME="LEDR[0]">LEDR[0]</A> = OUTPUT();


<P> --A1L103 is LEDR[1]~output at IOOBUF_X12_Y0_N2
<P><A NAME="A1L103">A1L103</A> = OUTPUT_BUFFER.O(.I(<A HREF="#V1_data_out[1]">V1_data_out[1]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[1] is LEDR[1] at PIN_AA12
<P><A NAME="LEDR[1]">LEDR[1]</A> = OUTPUT();


<P> --A1L105 is LEDR[2]~output at IOOBUF_X12_Y0_N19
<P><A NAME="A1L105">A1L105</A> = OUTPUT_BUFFER.O(.I(<A HREF="#V1L8Q">V1L8Q</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[2] is LEDR[2] at PIN_AB12
<P><A NAME="LEDR[2]">LEDR[2]</A> = OUTPUT();


<P> --A1L107 is LEDR[3]~output at IOOBUF_X10_Y0_N76
<P><A NAME="A1L107">A1L107</A> = OUTPUT_BUFFER.O(.I(<A HREF="#V1L11Q">V1L11Q</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[3] is LEDR[3] at PIN_AF8
<P><A NAME="LEDR[3]">LEDR[3]</A> = OUTPUT();


<P> --A1L109 is LEDR[4]~output at IOOBUF_X8_Y0_N19
<P><A NAME="A1L109">A1L109</A> = OUTPUT_BUFFER.O(.I(<A HREF="#V1_data_out[4]">V1_data_out[4]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[4] is LEDR[4] at PIN_AF5
<P><A NAME="LEDR[4]">LEDR[4]</A> = OUTPUT();


<P> --A1L111 is LEDR[5]~output at IOOBUF_X8_Y0_N53
<P><A NAME="A1L111">A1L111</A> = OUTPUT_BUFFER.O(.I(<A HREF="#V1_data_out[5]">V1_data_out[5]</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[5] is LEDR[5] at PIN_AG8
<P><A NAME="LEDR[5]">LEDR[5]</A> = OUTPUT();


<P> --A1L113 is LEDR[6]~output at IOOBUF_X8_Y0_N2
<P><A NAME="A1L113">A1L113</A> = OUTPUT_BUFFER.O(.I(<A HREF="#V1L17Q">V1L17Q</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[6] is LEDR[6] at PIN_AF4
<P><A NAME="LEDR[6]">LEDR[6]</A> = OUTPUT();


<P> --A1L115 is LEDR[7]~output at IOOBUF_X10_Y0_N42
<P><A NAME="A1L115">A1L115</A> = OUTPUT_BUFFER.O(.I(<A HREF="#V1L20Q">V1L20Q</A>), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --LEDR[7] is LEDR[7] at PIN_AG1
<P><A NAME="LEDR[7]">LEDR[7]</A> = OUTPUT();


<P> --A1L25 is GPIO0~output at IOOBUF_X89_Y9_N39
<P><A NAME="A1L25">A1L25</A> = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


<P> --GPIO0 is GPIO0 at PIN_AA25
<P><A NAME="GPIO0">GPIO0</A> = OUTPUT();


<P> --A1L22 is CLOCK_50~input at IOIBUF_X89_Y25_N21
<P><A NAME="A1L22">A1L22</A> = INPUT_BUFFER(.I(<A HREF="#CLOCK_50">CLOCK_50</A>), );


<P> --CLOCK_50 is CLOCK_50 at PIN_Y27
<P><A NAME="CLOCK_50">CLOCK_50</A> = INPUT();


<P> --A1L92 is KEY[0]~input at IOIBUF_X6_Y0_N35
<P><A NAME="A1L92">A1L92</A> = INPUT_BUFFER(.I(<A HREF="#KEY[0]">KEY[0]</A>), );


<P> --KEY[0] is KEY[0] at PIN_AG3
<P><A NAME="KEY[0]">KEY[0]</A> = INPUT();


<P> --A1L94 is KEY[1]~input at IOIBUF_X6_Y0_N1
<P><A NAME="A1L94">A1L94</A> = INPUT_BUFFER(.I(<A HREF="#KEY[1]">KEY[1]</A>), );


<P> --KEY[1] is KEY[1] at PIN_AD7
<P><A NAME="KEY[1]">KEY[1]</A> = INPUT();










<P> --A1L23 is CLOCK_50~inputCLKENA0 at CLKCTRL_G10
<P><A NAME="A1L23">A1L23</A> = cyclonev_clkena(.INCLK = <A HREF="#A1L22">A1L22</A>) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


<P> --DB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder at LABCELL_X2_Y3_N48
<P><A NAME="DB1L2">DB1L2</A> = AMPP_FUNCTION(!<A HREF="#DB1_td_shift[0]">DB1_td_shift[0]</A>);


<P> --SC1L1004 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]~feeder at LABCELL_X13_Y8_N33
<P><A NAME="SC1L1004">SC1L1004</A> = <A HREF="#YC2_q_b[0]">YC2_q_b[0]</A>;


<P> --SC1L1020 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]~feeder at LABCELL_X12_Y9_N51
<P><A NAME="SC1L1020">SC1L1020</A> = ( <A HREF="#YC2_q_b[0]">YC2_q_b[0]</A> );


<P> --SC1L994 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0]~feeder at MLABCELL_X21_Y9_N54
<P><A NAME="SC1L994">SC1L994</A> = ( <A HREF="#YC2_q_b[0]">YC2_q_b[0]</A> );


<P> --SC1L1006 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]~feeder at LABCELL_X13_Y8_N3
<P><A NAME="SC1L1006">SC1L1006</A> = <A HREF="#YC2_q_b[1]">YC2_q_b[1]</A>;


<P> --SC1L1022 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]~feeder at LABCELL_X12_Y9_N24
<P><A NAME="SC1L1022">SC1L1022</A> = <A HREF="#YC2_q_b[1]">YC2_q_b[1]</A>;


<P> --SC1L1008 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]~feeder at LABCELL_X13_Y8_N27
<P><A NAME="SC1L1008">SC1L1008</A> = ( <A HREF="#YC2_q_b[2]">YC2_q_b[2]</A> );


<P> --SC1L1024 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]~feeder at LABCELL_X12_Y9_N6
<P><A NAME="SC1L1024">SC1L1024</A> = ( <A HREF="#YC2_q_b[2]">YC2_q_b[2]</A> );


<P> --SC1L1010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]~feeder at LABCELL_X13_Y8_N48
<P><A NAME="SC1L1010">SC1L1010</A> = ( <A HREF="#YC2_q_b[3]">YC2_q_b[3]</A> );


<P> --SC1L1026 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]~feeder at LABCELL_X12_Y9_N18
<P><A NAME="SC1L1026">SC1L1026</A> = <A HREF="#YC2_q_b[3]">YC2_q_b[3]</A>;


<P> --SC1L1012 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]~feeder at LABCELL_X13_Y8_N9
<P><A NAME="SC1L1012">SC1L1012</A> = <A HREF="#YC2_q_b[4]">YC2_q_b[4]</A>;


<P> --SC1L1028 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]~feeder at LABCELL_X12_Y9_N57
<P><A NAME="SC1L1028">SC1L1028</A> = ( <A HREF="#YC2_q_b[4]">YC2_q_b[4]</A> );


<P> --SC1L1014 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]~feeder at LABCELL_X13_Y8_N36
<P><A NAME="SC1L1014">SC1L1014</A> = <A HREF="#YC2_q_b[5]">YC2_q_b[5]</A>;


<P> --SC1L1030 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]~feeder at LABCELL_X12_Y9_N15
<P><A NAME="SC1L1030">SC1L1030</A> = <A HREF="#YC2_q_b[5]">YC2_q_b[5]</A>;


<P> --SC1L1016 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]~feeder at LABCELL_X13_Y8_N39
<P><A NAME="SC1L1016">SC1L1016</A> = <A HREF="#YC2_q_b[6]">YC2_q_b[6]</A>;


<P> --SC1L1001 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6]~feeder at LABCELL_X13_Y9_N9
<P><A NAME="SC1L1001">SC1L1001</A> = ( <A HREF="#YC2_q_b[6]">YC2_q_b[6]</A> );


<P> --SC1L1032 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]~feeder at LABCELL_X12_Y9_N0
<P><A NAME="SC1L1032">SC1L1032</A> = ( <A HREF="#YC2_q_b[6]">YC2_q_b[6]</A> );


<P> --SC1L1018 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]~feeder at LABCELL_X13_Y8_N57
<P><A NAME="SC1L1018">SC1L1018</A> = <A HREF="#YC2_q_b[7]">YC2_q_b[7]</A>;


<P> --SC1L1034 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]~feeder at LABCELL_X12_Y9_N33
<P><A NAME="SC1L1034">SC1L1034</A> = ( <A HREF="#YC2_q_b[7]">YC2_q_b[7]</A> );


<P> --DB1L98 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder at MLABCELL_X6_Y2_N42
<P><A NAME="DB1L98">DB1L98</A> = AMPP_FUNCTION(!<A HREF="#DB1_td_shift[9]">DB1_td_shift[9]</A>);


<P> --ND1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder at MLABCELL_X3_Y5_N0
<P><A NAME="ND1L11">ND1L11</A> = ( <A HREF="#PD1_sr[2]">PD1_sr[2]</A> );


<P> --SC1L528 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]~feeder at MLABCELL_X15_Y8_N57
<P><A NAME="SC1L528">SC1L528</A> = <A HREF="#SC1_D_iw[12]">SC1_D_iw[12]</A>;


<P> --SC1L532 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]~feeder at MLABCELL_X15_Y8_N15
<P><A NAME="SC1L532">SC1L532</A> = <A HREF="#SC1_D_iw[14]">SC1_D_iw[14]</A>;


<P> --SC1L538 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]~feeder at MLABCELL_X15_Y8_N21
<P><A NAME="SC1L538">SC1L538</A> = <A HREF="#SC1_D_iw[17]">SC1_D_iw[17]</A>;


<P> --DB1L100 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder at MLABCELL_X6_Y2_N45
<P><A NAME="DB1L100">DB1L100</A> = AMPP_FUNCTION(!<A HREF="#DB1_td_shift[10]">DB1_td_shift[10]</A>);


<P> --ND1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder at MLABCELL_X3_Y4_N24
<P><A NAME="ND1L13">ND1L13</A> = ( <A HREF="#PD1_sr[3]">PD1_sr[3]</A> );


<P> --ND1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder at MLABCELL_X3_Y4_N54
<P><A NAME="ND1L15">ND1L15</A> = <A HREF="#PD1_sr[4]">PD1_sr[4]</A>;


<P> --SC1L479 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0]~feeder at MLABCELL_X21_Y9_N48
<P><A NAME="SC1L479">SC1L479</A> = ( <A HREF="#YC1_q_b[0]">YC1_q_b[0]</A> );


<P> --YB4L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]~feeder at LABCELL_X7_Y7_N42
<P><A NAME="YB4L29">YB4L29</A> = ( <A HREF="#VC1_readdata[25]">VC1_readdata[25]</A> );


<P> --YB4L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]~feeder at MLABCELL_X15_Y5_N0
<P><A NAME="YB4L8">YB4L8</A> = ( <A HREF="#VC1_readdata[5]">VC1_readdata[5]</A> );


<P> --ND1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder at LABCELL_X4_Y5_N30
<P><A NAME="ND1L46">ND1L46</A> = ( <A HREF="#PD1_sr[25]">PD1_sr[25]</A> );


<P> --ND1L17 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder at MLABCELL_X3_Y4_N39
<P><A NAME="ND1L17">ND1L17</A> = <A HREF="#PD1_sr[5]">PD1_sr[5]</A>;


<P> --ND1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder at MLABCELL_X3_Y5_N51
<P><A NAME="ND1L39">ND1L39</A> = ( <A HREF="#PD1_sr[21]">PD1_sr[21]</A> );


<P> --ND1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder at MLABCELL_X3_Y4_N6
<P><A NAME="ND1L19">ND1L19</A> = ( <A HREF="#PD1_sr[6]">PD1_sr[6]</A> );


<P> --ND1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder at MLABCELL_X3_Y5_N48
<P><A NAME="ND1L55">ND1L55</A> = ( <A HREF="#PD1_sr[32]">PD1_sr[32]</A> );


<P> --ND1L41 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder at LABCELL_X4_Y5_N45
<P><A NAME="ND1L41">ND1L41</A> = ( <A HREF="#PD1_sr[22]">PD1_sr[22]</A> );


<P> --DB1L96 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder at MLABCELL_X6_Y2_N51
<P><A NAME="DB1L96">DB1L96</A> = AMPP_FUNCTION(!<A HREF="#DB1_td_shift[8]">DB1_td_shift[8]</A>);


<P> --ND1L44 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder at MLABCELL_X3_Y4_N27
<P><A NAME="ND1L44">ND1L44</A> = ( <A HREF="#PD1_sr[24]">PD1_sr[24]</A> );


<P> --ND1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder at MLABCELL_X3_Y4_N12
<P><A NAME="ND1L26">ND1L26</A> = ( <A HREF="#PD1_sr[11]">PD1_sr[11]</A> );


<P> --ND1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder at MLABCELL_X3_Y4_N45
<P><A NAME="ND1L23">ND1L23</A> = ( <A HREF="#PD1_sr[9]">PD1_sr[9]</A> );


<P> --ND1L29 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder at MLABCELL_X3_Y4_N15
<P><A NAME="ND1L29">ND1L29</A> = ( <A HREF="#PD1_sr[13]">PD1_sr[13]</A> );


<P> --V1L9 is nios_system:u0|nios_system_leds:leds|data_out[2]~feeder at MLABCELL_X8_Y4_N3
<P><A NAME="V1L9">V1L9</A> = ( <A HREF="#SC1_d_writedata[2]">SC1_d_writedata[2]</A> );


<P> --V1L13 is nios_system:u0|nios_system_leds:leds|data_out[4]~feeder at MLABCELL_X8_Y4_N18
<P><A NAME="V1L13">V1L13</A> = ( <A HREF="#SC1_d_writedata[4]">SC1_d_writedata[4]</A> );


<P> --V1L15 is nios_system:u0|nios_system_leds:leds|data_out[5]~feeder at MLABCELL_X8_Y4_N21
<P><A NAME="V1L15">V1L15</A> = ( <A HREF="#SC1_d_writedata[5]">SC1_d_writedata[5]</A> );


<P> --V1L18 is nios_system:u0|nios_system_leds:leds|data_out[6]~feeder at MLABCELL_X8_Y4_N0
<P><A NAME="V1L18">V1L18</A> = ( <A HREF="#SC1_d_writedata[6]">SC1_d_writedata[6]</A> );


<P> --RD2L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]~feeder at LABCELL_X1_Y3_N18
<P><A NAME="RD2L4">RD2L4</A> = <A HREF="#RD2_din_s1">RD2_din_s1</A>;


<P> --SC1L526 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]~feeder at MLABCELL_X15_Y8_N36
<P><A NAME="SC1L526">SC1L526</A> = <A HREF="#SC1_D_iw[11]">SC1_D_iw[11]</A>;


<P> --SC1L530 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]~feeder at MLABCELL_X15_Y8_N54
<P><A NAME="SC1L530">SC1L530</A> = ( <A HREF="#SC1_D_iw[13]">SC1_D_iw[13]</A> );


<P> --SC1L534 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]~feeder at MLABCELL_X15_Y8_N12
<P><A NAME="SC1L534">SC1L534</A> = <A HREF="#SC1_D_iw[15]">SC1_D_iw[15]</A>;


<P> --SC1L536 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]~feeder at MLABCELL_X15_Y8_N18
<P><A NAME="SC1L536">SC1L536</A> = <A HREF="#SC1_D_iw[16]">SC1_D_iw[16]</A>;


<P> --SC1L540 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]~feeder at MLABCELL_X15_Y8_N39
<P><A NAME="SC1L540">SC1L540</A> = ( <A HREF="#SC1_D_iw[18]">SC1_D_iw[18]</A> );


<P> --SC1L543 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]~feeder at MLABCELL_X15_Y8_N30
<P><A NAME="SC1L543">SC1L543</A> = ( <A HREF="#SC1_D_iw[19]">SC1_D_iw[19]</A> );


<P> --SC1L547 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~feeder at MLABCELL_X15_Y8_N48
<P><A NAME="SC1L547">SC1L547</A> = ( <A HREF="#SC1_D_iw[21]">SC1_D_iw[21]</A> );


<P> --SC1L545 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]~feeder at MLABCELL_X15_Y8_N51
<P><A NAME="SC1L545">SC1L545</A> = <A HREF="#SC1_D_iw[20]">SC1_D_iw[20]</A>;


<P> --LD1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~feeder at MLABCELL_X6_Y4_N12
<P><A NAME="LD1L52">LD1L52</A> = ( <A HREF="#ND1_jdo[3]">ND1_jdo[3]</A> );


<P> --SC1L390 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~feeder at LABCELL_X24_Y6_N0
<P><A NAME="SC1L390">SC1L390</A> = <A HREF="#SC1_E_src2[0]">SC1_E_src2[0]</A>;


<P> --DE1L21 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[3]~feeder at MLABCELL_X8_Y2_N54
<P><A NAME="DE1L21">DE1L21</A> = ( <A HREF="#DE1_altera_reset_synchronizer_int_chain[2]">DE1_altera_reset_synchronizer_int_chain[2]</A> );


<P> --LD1L113 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder at LABCELL_X7_Y6_N54
<P><A NAME="LD1L113">LD1L113</A> = <A HREF="#ND1_jdo[34]">ND1_jdo[34]</A>;


<P> --LD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder at MLABCELL_X6_Y4_N33
<P><A NAME="LD1L93">LD1L93</A> = <A HREF="#ND1_jdo[25]">ND1_jdo[25]</A>;


<P> --BD1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder at LABCELL_X4_Y5_N0
<P><A NAME="BD1L45">BD1L45</A> = ( <A HREF="#ND1_jdo[25]">ND1_jdo[25]</A> );


<P> --BD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]~feeder at LABCELL_X4_Y4_N18
<P><A NAME="BD1L4">BD1L4</A> = ( <A HREF="#ND1_jdo[1]">ND1_jdo[1]</A> );


<P> --BD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~feeder at LABCELL_X4_Y4_N42
<P><A NAME="BD1L8">BD1L8</A> = ( <A HREF="#ND1_jdo[4]">ND1_jdo[4]</A> );


<P> --LD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~feeder at MLABCELL_X6_Y4_N30
<P><A NAME="LD1L54">LD1L54</A> = ( <A HREF="#ND1_jdo[4]">ND1_jdo[4]</A> );


<P> --ND1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder at MLABCELL_X3_Y4_N33
<P><A NAME="ND1L61">ND1L61</A> = <A HREF="#PD1_sr[36]">PD1_sr[36]</A>;


<P> --ND1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder at MLABCELL_X3_Y5_N12
<P><A NAME="ND1L59">ND1L59</A> = ( <A HREF="#PD1_sr[35]">PD1_sr[35]</A> );


<P> --YB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder at LABCELL_X10_Y5_N39
<P><A NAME="YB1L3">YB1L3</A> = ( <A HREF="#T1_ien_AF">T1_ien_AF</A> );


<P> --YB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder at LABCELL_X11_Y4_N27
<P><A NAME="YB1L5">YB1L5</A> = ( <A HREF="#T1_ien_AE">T1_ien_AE</A> );


<P> --BD1L37 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~feeder at LABCELL_X2_Y5_N54
<P><A NAME="BD1L37">BD1L37</A> = ( <A HREF="#ND1_jdo[20]">ND1_jdo[20]</A> );


<P> --LD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder at LABCELL_X4_Y6_N51
<P><A NAME="LD1L83">LD1L83</A> = <A HREF="#ND1_jdo[20]">ND1_jdo[20]</A>;


<P> --LD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder at MLABCELL_X6_Y4_N3
<P><A NAME="LD1L56">LD1L56</A> = ( <A HREF="#ND1_jdo[5]">ND1_jdo[5]</A> );


<P> --BD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]~feeder at LABCELL_X7_Y4_N36
<P><A NAME="BD1L10">BD1L10</A> = ( <A HREF="#ND1_jdo[5]">ND1_jdo[5]</A> );


<P> --BD1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder at LABCELL_X2_Y5_N15
<P><A NAME="BD1L47">BD1L47</A> = ( <A HREF="#ND1_jdo[26]">ND1_jdo[26]</A> );


<P> --LD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder at MLABCELL_X6_Y4_N57
<P><A NAME="LD1L95">LD1L95</A> = ( <A HREF="#ND1_jdo[26]">ND1_jdo[26]</A> );


<P> --LD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder at MLABCELL_X6_Y4_N18
<P><A NAME="LD1L98">LD1L98</A> = ( <A HREF="#ND1_jdo[27]">ND1_jdo[27]</A> );


<P> --BD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]~feeder at LABCELL_X2_Y5_N0
<P><A NAME="BD1L50">BD1L50</A> = ( <A HREF="#ND1_jdo[28]">ND1_jdo[28]</A> );


<P> --LD1L100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder at LABCELL_X7_Y6_N39
<P><A NAME="LD1L100">LD1L100</A> = ( <A HREF="#ND1_jdo[28]">ND1_jdo[28]</A> );


<P> --LD1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder at MLABCELL_X6_Y4_N48
<P><A NAME="LD1L102">LD1L102</A> = ( <A HREF="#ND1_jdo[29]">ND1_jdo[29]</A> );


<P> --BD1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~feeder at LABCELL_X2_Y5_N3
<P><A NAME="BD1L52">BD1L52</A> = ( <A HREF="#ND1_jdo[29]">ND1_jdo[29]</A> );


<P> --LD1L105 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder at LABCELL_X4_Y6_N18
<P><A NAME="LD1L105">LD1L105</A> = <A HREF="#ND1_jdo[30]">ND1_jdo[30]</A>;


<P> --BD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~feeder at MLABCELL_X3_Y6_N36
<P><A NAME="BD1L54">BD1L54</A> = ( <A HREF="#ND1_jdo[30]">ND1_jdo[30]</A> );


<P> --LD1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder at LABCELL_X4_Y6_N21
<P><A NAME="LD1L107">LD1L107</A> = <A HREF="#ND1_jdo[31]">ND1_jdo[31]</A>;


<P> --BD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]~feeder at LABCELL_X2_Y5_N9
<P><A NAME="BD1L56">BD1L56</A> = ( <A HREF="#ND1_jdo[31]">ND1_jdo[31]</A> );


<P> --LD1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder at LABCELL_X4_Y6_N24
<P><A NAME="LD1L111">LD1L111</A> = ( <A HREF="#ND1_jdo[33]">ND1_jdo[33]</A> );


<P> --VC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder at MLABCELL_X8_Y5_N27
<P><A NAME="VC1L70">VC1L70</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --VC1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder at MLABCELL_X6_Y5_N0
<P><A NAME="VC1L28">VC1L28</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --VC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder at MLABCELL_X6_Y5_N3
<P><A NAME="VC1L54">VC1L54</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --VC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder at MLABCELL_X6_Y5_N12
<P><A NAME="VC1L62">VC1L62</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --VC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder at MLABCELL_X6_Y5_N15
<P><A NAME="VC1L26">VC1L26</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --VC1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder at MLABCELL_X6_Y5_N30
<P><A NAME="VC1L68">VC1L68</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --VC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder at MLABCELL_X6_Y5_N33
<P><A NAME="VC1L38">VC1L38</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --VC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder at MLABCELL_X6_Y5_N21
<P><A NAME="VC1L34">VC1L34</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --VC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder at MLABCELL_X6_Y5_N18
<P><A NAME="VC1L30">VC1L30</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --VC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder at MLABCELL_X6_Y5_N36
<P><A NAME="VC1L42">VC1L42</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --VC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder at MLABCELL_X6_Y5_N39
<P><A NAME="VC1L46">VC1L46</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --VC1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder at LABCELL_X7_Y5_N39
<P><A NAME="VC1L64">VC1L64</A> = ( <A HREF="#AD1L9">AD1L9</A> );


<P> --VC1L48 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder at LABCELL_X7_Y5_N6
<P><A NAME="VC1L48">VC1L48</A> = ( <A HREF="#AD1L9">AD1L9</A> );


<P> --VC1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder at LABCELL_X7_Y5_N15
<P><A NAME="VC1L52">VC1L52</A> = ( <A HREF="#AD1L9">AD1L9</A> );


<P> --VC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder at LABCELL_X7_Y5_N30
<P><A NAME="VC1L78">VC1L78</A> = ( <A HREF="#AD1L9">AD1L9</A> );


<P> --VC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder at LABCELL_X7_Y5_N45
<P><A NAME="VC1L50">VC1L50</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --VC1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder at LABCELL_X7_Y5_N42
<P><A NAME="VC1L76">VC1L76</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --VC1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder at LABCELL_X7_Y5_N3
<P><A NAME="VC1L56">VC1L56</A> = ( <A HREF="#AD1L9">AD1L9</A> );


<P> --VC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder at LABCELL_X7_Y7_N24
<P><A NAME="VC1L66">VC1L66</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --VC1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder at MLABCELL_X8_Y6_N3
<P><A NAME="VC1L60">VC1L60</A> = ( <A HREF="#AD1L9">AD1L9</A> );


<P> --VC1L40 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder at MLABCELL_X8_Y6_N57
<P><A NAME="VC1L40">VC1L40</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --VC1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder at MLABCELL_X8_Y6_N54
<P><A NAME="VC1L32">VC1L32</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --VC1L44 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder at MLABCELL_X8_Y6_N48
<P><A NAME="VC1L44">VC1L44</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --VC1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder at MLABCELL_X8_Y6_N51
<P><A NAME="VC1L24">VC1L24</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --VC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder at MLABCELL_X8_Y6_N9
<P><A NAME="VC1L58">VC1L58</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --VC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder at MLABCELL_X8_Y6_N6
<P><A NAME="VC1L74">VC1L74</A> = <A HREF="#AD1L9">AD1L9</A>;


<P> --VC1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder at LABCELL_X10_Y6_N57
<P><A NAME="VC1L72">VC1L72</A> = ( <A HREF="#AD1L9">AD1L9</A> );


<P> --VC1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder at LABCELL_X10_Y6_N39
<P><A NAME="VC1L36">VC1L36</A> = ( <A HREF="#AD1L9">AD1L9</A> );


<P> --BD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]~feeder at LABCELL_X2_Y5_N57
<P><A NAME="BD1L35">BD1L35</A> = ( <A HREF="#ND1_jdo[19]">ND1_jdo[19]</A> );


<P> --LD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder at MLABCELL_X6_Y4_N27
<P><A NAME="LD1L81">LD1L81</A> = <A HREF="#ND1_jdo[19]">ND1_jdo[19]</A>;


<P> --LD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder at MLABCELL_X6_Y4_N9
<P><A NAME="LD1L78">LD1L78</A> = ( <A HREF="#ND1_jdo[18]">ND1_jdo[18]</A> );


<P> --BD1L33 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~feeder at LABCELL_X2_Y5_N27
<P><A NAME="BD1L33">BD1L33</A> = ( <A HREF="#ND1_jdo[18]">ND1_jdo[18]</A> );


<P> --DE1L8 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]~feeder at MLABCELL_X8_Y2_N21
<P><A NAME="DE1L8">DE1L8</A> = ( <A HREF="#DE1_altera_reset_synchronizer_int_chain[0]">DE1_altera_reset_synchronizer_int_chain[0]</A> );


<P> --BD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]~feeder at LABCELL_X4_Y4_N39
<P><A NAME="BD1L14">BD1L14</A> = ( <A HREF="#ND1_jdo[6]">ND1_jdo[6]</A> );


<P> --LD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder at MLABCELL_X6_Y4_N42
<P><A NAME="LD1L58">LD1L58</A> = <A HREF="#ND1_jdo[6]">ND1_jdo[6]</A>;


<P> --ND1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder at MLABCELL_X3_Y4_N57
<P><A NAME="ND1L53">ND1L53</A> = <A HREF="#PD1_sr[31]">PD1_sr[31]</A>;


<P> --A1L90 is key0_d3[1]~feeder at MLABCELL_X8_Y2_N12
<P><A NAME="A1L90">A1L90</A> = ( <A HREF="#key0_d2[1]">key0_d2[1]</A> );


<P> --DE1L6 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]~feeder at MLABCELL_X8_Y2_N33
<P><A NAME="DE1L6">DE1L6</A> = ( <A HREF="#EE1_altera_reset_synchronizer_int_chain_out">EE1_altera_reset_synchronizer_int_chain_out</A> );


<P> --BD1L41 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~feeder at LABCELL_X4_Y4_N54
<P><A NAME="BD1L41">BD1L41</A> = ( <A HREF="#ND1_jdo[23]">ND1_jdo[23]</A> );


<P> --LD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder at MLABCELL_X6_Y4_N36
<P><A NAME="LD1L89">LD1L89</A> = <A HREF="#ND1_jdo[23]">ND1_jdo[23]</A>;


<P> --BD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~feeder at LABCELL_X2_Y5_N21
<P><A NAME="BD1L30">BD1L30</A> = ( <A HREF="#ND1_jdo[16]">ND1_jdo[16]</A> );


<P> --LD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder at MLABCELL_X6_Y4_N6
<P><A NAME="LD1L75">LD1L75</A> = ( <A HREF="#ND1_jdo[16]">ND1_jdo[16]</A> );


<P> --DB1L93 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder at MLABCELL_X6_Y2_N9
<P><A NAME="DB1L93">DB1L93</A> = AMPP_FUNCTION(!<A HREF="#DB1_td_shift[6]">DB1_td_shift[6]</A>);


<P> --BD1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~feeder at LABCELL_X2_Y5_N48
<P><A NAME="BD1L43">BD1L43</A> = ( <A HREF="#ND1_jdo[24]">ND1_jdo[24]</A> );


<P> --LD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder at LABCELL_X4_Y6_N12
<P><A NAME="LD1L91">LD1L91</A> = ( <A HREF="#ND1_jdo[24]">ND1_jdo[24]</A> );


<P> --BD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]~feeder at LABCELL_X4_Y4_N48
<P><A NAME="BD1L16">BD1L16</A> = ( <A HREF="#ND1_jdo[7]">ND1_jdo[7]</A> );


<P> --EE2L3 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder at MLABCELL_X8_Y2_N51
<P><A NAME="EE2L3">EE2L3</A> = ( <A HREF="#EE2_altera_reset_synchronizer_int_chain[1]">EE2_altera_reset_synchronizer_int_chain[1]</A> );


<P> --LD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder at MLABCELL_X6_Y4_N39
<P><A NAME="LD1L87">LD1L87</A> = <A HREF="#ND1_jdo[22]">ND1_jdo[22]</A>;


<P> --LD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder at MLABCELL_X6_Y4_N51
<P><A NAME="LD1L72">LD1L72</A> = <A HREF="#ND1_jdo[14]">ND1_jdo[14]</A>;


<P> --BD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~feeder at LABCELL_X2_Y5_N42
<P><A NAME="BD1L28">BD1L28</A> = ( <A HREF="#ND1_jdo[15]">ND1_jdo[15]</A> );


<P> --BD1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~feeder at LABCELL_X2_Y5_N18
<P><A NAME="BD1L18">BD1L18</A> = ( <A HREF="#ND1_jdo[8]">ND1_jdo[8]</A> );


<P> --LD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder at LABCELL_X4_Y6_N15
<P><A NAME="LD1L65">LD1L65</A> = <A HREF="#ND1_jdo[10]">ND1_jdo[10]</A>;


<P> --BD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]~feeder at LABCELL_X4_Y4_N57
<P><A NAME="BD1L23">BD1L23</A> = ( <A HREF="#ND1_jdo[12]">ND1_jdo[12]</A> );


<P> --LD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~feeder at LABCELL_X4_Y6_N42
<P><A NAME="LD1L68">LD1L68</A> = <A HREF="#ND1_jdo[12]">ND1_jdo[12]</A>;


<P> --LD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder at LABCELL_X4_Y6_N45
<P><A NAME="LD1L63">LD1L63</A> = <A HREF="#ND1_jdo[9]">ND1_jdo[9]</A>;


<P> --LD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder at LABCELL_X4_Y6_N48
<P><A NAME="LD1L70">LD1L70</A> = ( <A HREF="#ND1_jdo[13]">ND1_jdo[13]</A> );


<P> --BD1L25 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]~feeder at LABCELL_X4_Y4_N51
<P><A NAME="BD1L25">BD1L25</A> = ( <A HREF="#ND1_jdo[13]">ND1_jdo[13]</A> );


<P> --DB1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]~feeder at LABCELL_X4_Y3_N33
<P><A NAME="DB1L71">DB1L71</A> = AMPP_FUNCTION(!<A HREF="#DB1L85">DB1L85</A>);


<P> --PD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder at LABCELL_X1_Y3_N54
<P><A NAME="PD1L20">PD1L20</A> = <A HREF="#PD1L87">PD1L87</A>;


<P> --DB1L24 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder at LABCELL_X2_Y3_N15
<P><A NAME="DB1L24">DB1L24</A> = AMPP_FUNCTION(!<A HREF="#DB1L23">DB1L23</A>);


<P> --ND1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder at MLABCELL_X3_Y4_N42
<P><A NAME="ND1L32">ND1L32</A> = ( <A HREF="#PD1_sr[15]">PD1_sr[15]</A> );


<P> --YB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder at LABCELL_X11_Y4_N57
<P><A NAME="YB1L7">YB1L7</A> = ( <A HREF="#A1L138">A1L138</A> );


<P> --YB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder at LABCELL_X11_Y4_N15
<P><A NAME="YB1L9">YB1L9</A> = ( <A HREF="#A1L138">A1L138</A> );


<P> --YB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder at LABCELL_X11_Y4_N51
<P><A NAME="YB1L15">YB1L15</A> = ( <A HREF="#A1L138">A1L138</A> );


<P> --YB1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder at LABCELL_X11_Y4_N33
<P><A NAME="YB1L17">YB1L17</A> = ( <A HREF="#A1L138">A1L138</A> );


<P> --YB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder at LABCELL_X11_Y4_N6
<P><A NAME="YB1L11">YB1L11</A> = ( <A HREF="#A1L138">A1L138</A> );


<P> --YB1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder at LABCELL_X10_Y4_N24
<P><A NAME="YB1L13">YB1L13</A> = ( <A HREF="#A1L138">A1L138</A> );


<P> --ND1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder at LABCELL_X7_Y5_N51
<P><A NAME="ND1L4">ND1L4</A> = ( <A HREF="#N1_irf_reg[2][0]">N1_irf_reg[2][0]</A> );


<P> --ND1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder at LABCELL_X7_Y5_N48
<P><A NAME="ND1L6">ND1L6</A> = ( <A HREF="#N1_irf_reg[2][1]">N1_irf_reg[2][1]</A> );


<P> --N1L93 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder at LABCELL_X4_Y2_N27
<P><A NAME="N1L93">N1L93</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[4]">N1_jtag_ir_reg[4]</A>);


<P> --N1L89 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder at LABCELL_X4_Y2_N24
<P><A NAME="N1L89">N1L89</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[2]">N1_jtag_ir_reg[2]</A>);


<P> --N1L101 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder at LABCELL_X4_Y2_N6
<P><A NAME="N1L101">N1L101</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[9]">N1_jtag_ir_reg[9]</A>);


<P> --N1L99 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder at LABCELL_X4_Y2_N39
<P><A NAME="N1L99">N1L99</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[8]">N1_jtag_ir_reg[8]</A>);


<P> --N1L97 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder at LABCELL_X4_Y2_N36
<P><A NAME="N1L97">N1L97</A> = AMPP_FUNCTION(!<A HREF="#N1_jtag_ir_reg[7]">N1_jtag_ir_reg[7]</A>);


<P> --Q1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]~feeder at MLABCELL_X3_Y2_N24
<P><A NAME="Q1L15">Q1L15</A> = AMPP_FUNCTION(!<A HREF="#Q1L30">Q1L30</A>);


<P> --N1L57 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder at MLABCELL_X3_Y2_N15
<P><A NAME="N1L57">N1L57</A> = AMPP_FUNCTION(!<A HREF="#N1L56">N1L56</A>);


<P> --H1L7 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~feeder at LABCELL_X1_Y3_N24
<P><A NAME="H1L7">H1L7</A> = AMPP_FUNCTION(!<A HREF="#N1_identity_contrib_shift_reg[0]">N1_identity_contrib_shift_reg[0]</A>);


<P> --N1L47 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder at LABCELL_X1_Y3_N36
<P><A NAME="N1L47">N1L47</A> = AMPP_FUNCTION(!<A HREF="#N1_identity_contrib_shift_reg[1]">N1_identity_contrib_shift_reg[1]</A>);


<P> --H1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]~feeder at LABCELL_X1_Y3_N9
<P><A NAME="H1L9">H1L9</A> = AMPP_FUNCTION(!<A HREF="#N1_identity_contrib_shift_reg[1]">N1_identity_contrib_shift_reg[1]</A>);


<P> --N1L49 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder at LABCELL_X1_Y3_N3
<P><A NAME="N1L49">N1L49</A> = AMPP_FUNCTION(!<A HREF="#N1_identity_contrib_shift_reg[2]">N1_identity_contrib_shift_reg[2]</A>);


<P> --H1L11 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]~feeder at LABCELL_X1_Y3_N42
<P><A NAME="H1L11">H1L11</A> = AMPP_FUNCTION(!<A HREF="#N1_identity_contrib_shift_reg[2]">N1_identity_contrib_shift_reg[2]</A>);


<P> --H1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]~feeder at LABCELL_X1_Y3_N33
<P><A NAME="H1L13">H1L13</A> = AMPP_FUNCTION(!<A HREF="#N1_identity_contrib_shift_reg[3]">N1_identity_contrib_shift_reg[3]</A>);


<P> --A1L81 is key0_d1[0]~feeder at LABCELL_X9_Y2_N3
<P><A NAME="A1L81">A1L81</A> = ( <A HREF="#A1L92">A1L92</A> );


<P> --A1L83 is key0_d1[1]~feeder at MLABCELL_X8_Y2_N45
<P><A NAME="A1L83">A1L83</A> = ( <A HREF="#A1L94">A1L94</A> );


<P> --DB1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1~feeder at LABCELL_X7_Y3_N36
<P><A NAME="DB1L42">DB1L42</A> = AMPP_FUNCTION();


<P> --PD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder at MLABCELL_X3_Y4_N21
<P><A NAME="PD1L2">PD1L2</A> = VCC;


<P> --YB6L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override~feeder at MLABCELL_X8_Y4_N45
<P><A NAME="YB6L20">YB6L20</A> = VCC;


<P> --EE3L4 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X9_Y5_N3
<P><A NAME="EE3L4">EE3L4</A> = VCC;


<P> --AD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder at MLABCELL_X8_Y5_N57
<P><A NAME="AD1L7">AD1L7</A> = VCC;


<P> --EE1L4 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at MLABCELL_X6_Y5_N57
<P><A NAME="EE1L4">EE1L4</A> = VCC;


<P> --SC1L402Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]~DUPLICATE at FF_X24_Y8_N26
<P> --register power-up is low

<P><A NAME="SC1L402Q">SC1L402Q</A> = DFFEAS(<A HREF="#SC1L447">SC1L447</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[3]">SC1_E_src1[3]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L405Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]~DUPLICATE at FF_X24_Y8_N19
<P> --register power-up is low

<P><A NAME="SC1L405Q">SC1L405Q</A> = DFFEAS(<A HREF="#SC1L449">SC1L449</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[5]">SC1_E_src1[5]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L415Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]~DUPLICATE at FF_X22_Y8_N43
<P> --register power-up is low

<P><A NAME="SC1L415Q">SC1L415Q</A> = DFFEAS(<A HREF="#SC1L455">SC1L455</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[11]">SC1_E_src1[11]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L413Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]~DUPLICATE at FF_X22_Y8_N28
<P> --register power-up is low

<P><A NAME="SC1L413Q">SC1L413Q</A> = DFFEAS(<A HREF="#SC1L454">SC1L454</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[10]">SC1_E_src1[10]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L411Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]~DUPLICATE at FF_X22_Y8_N49
<P> --register power-up is low

<P><A NAME="SC1L411Q">SC1L411Q</A> = DFFEAS(<A HREF="#SC1L453">SC1L453</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[9]">SC1_E_src1[9]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L409Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]~DUPLICATE at FF_X22_Y8_N34
<P> --register power-up is low

<P><A NAME="SC1L409Q">SC1L409Q</A> = DFFEAS(<A HREF="#SC1L452">SC1L452</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[8]">SC1_E_src1[8]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L421Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]~DUPLICATE at FF_X22_Y8_N19
<P> --register power-up is low

<P><A NAME="SC1L421Q">SC1L421Q</A> = DFFEAS(<A HREF="#SC1L459">SC1L459</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1L499Q">SC1L499Q</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L418Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]~DUPLICATE at FF_X22_Y8_N46
<P> --register power-up is low

<P><A NAME="SC1L418Q">SC1L418Q</A> = DFFEAS(<A HREF="#SC1L457">SC1L457</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[13]">SC1_E_src1[13]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L423Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]~DUPLICATE at FF_X23_Y7_N16
<P> --register power-up is low

<P><A NAME="SC1L423Q">SC1L423Q</A> = DFFEAS(<A HREF="#SC1L460">SC1L460</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[16]">SC1_E_src1[16]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L887Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]~DUPLICATE at FF_X13_Y7_N55
<P> --register power-up is low

<P><A NAME="SC1L887Q">SC1L887Q</A> = DFFEAS(<A HREF="#GC1_src_data[7]">GC1_src_data[7]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L886">SC1L886</A>, <A HREF="#SC1_av_ld_byte1_data[7]">SC1_av_ld_byte1_data[7]</A>,  ,  , <A HREF="#SC1L979">SC1L979</A>);


<P> --DB1L7Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]~DUPLICATE at FF_X3_Y3_N13
<P> --register power-up is low

<P><A NAME="DB1L7Q">DB1L7Q</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#DB1L18">DB1L18</A>, !<A HREF="#N1_clr_reg">N1_clr_reg</A>, !<A HREF="#Q1_state[4]">Q1_state[4]</A>, <A HREF="#DB1L62">DB1L62</A>);


<P> --SC1L505Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19]~DUPLICATE at FF_X24_Y7_N4
<P> --register power-up is low

<P><A NAME="SC1L505Q">SC1L505Q</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[19]">YC1_q_b[19]</A>,  , <A HREF="#SC1L478">SC1L478</A>, VCC);


<P> --SC1L502Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]~DUPLICATE at FF_X24_Y7_N40
<P> --register power-up is low

<P><A NAME="SC1L502Q">SC1L502Q</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[17]">YC1_q_b[17]</A>,  , <A HREF="#SC1L478">SC1L478</A>, VCC);


<P> --SC1L516Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29]~DUPLICATE at FF_X21_Y7_N52
<P> --register power-up is low

<P><A NAME="SC1L516Q">SC1L516Q</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#YC1_q_b[29]">YC1_q_b[29]</A>,  , <A HREF="#SC1L478">SC1L478</A>, VCC);


<P> --SC1L818Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg~DUPLICATE at FF_X18_Y6_N25
<P> --register power-up is low

<P><A NAME="SC1L818Q">SC1L818Q</A> = DFFEAS(<A HREF="#SC1L817">SC1L817</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1_E_valid_from_R">SC1_E_valid_from_R</A>, <A HREF="#SC1_W_status_reg_pie">SC1_W_status_reg_pie</A>,  ,  , <A HREF="#SC1_R_ctrl_exception">SC1_R_ctrl_exception</A>);


<P> --SC1L398Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]~DUPLICATE at FF_X23_Y7_N10
<P> --register power-up is low

<P><A NAME="SC1L398Q">SC1L398Q</A> = DFFEAS(<A HREF="#SC1L444">SC1L444</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[0]">SC1_E_src1[0]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --LD1L42Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE at FF_X6_Y6_N38
<P> --register power-up is low

<P><A NAME="LD1L42Q">LD1L42Q</A> = DFFEAS(<A HREF="#LD1L19">LD1L19</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#ND1L68">ND1L68</A>, <A HREF="#ND1_jdo[28]">ND1_jdo[28]</A>,  ,  , <A HREF="#ND1_take_action_ocimem_a">ND1_take_action_ocimem_a</A>);


<P> --SC1L974Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]~DUPLICATE at FF_X13_Y5_N16
<P> --register power-up is low

<P><A NAME="SC1L974Q">SC1L974Q</A> = DFFEAS(<A HREF="#GC1_src_data[28]">GC1_src_data[28]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , !<A HREF="#SC1L979">SC1L979</A>, <A HREF="#SC1L867">SC1L867</A>,  ,  , <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>);


<P> --SC1L978Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]~DUPLICATE at FF_X12_Y7_N25
<P> --register power-up is low

<P><A NAME="SC1L978Q">SC1L978Q</A> = DFFEAS(<A HREF="#GC1_src_data[31]">GC1_src_data[31]</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , !<A HREF="#SC1L979">SC1L979</A>, <A HREF="#SC1L867">SC1L867</A>,  ,  , <A HREF="#SC1_av_ld_aligning_data">SC1_av_ld_aligning_data</A>);


<P> --SC1L442Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]~DUPLICATE at FF_X23_Y7_N4
<P> --register power-up is low

<P><A NAME="SC1L442Q">SC1L442Q</A> = DFFEAS(<A HREF="#SC1L474">SC1L474</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[30]">SC1_E_src1[30]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --LD1L97Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~DUPLICATE at FF_X6_Y4_N19
<P> --register power-up is low

<P><A NAME="LD1L97Q">LD1L97Q</A> = DFFEAS(<A HREF="#LD1L98">LD1L98</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[24]">XD1_q_a[24]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --SC1L431Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]~DUPLICATE at FF_X23_Y7_N43
<P> --register power-up is low

<P><A NAME="SC1L431Q">SC1L431Q</A> = DFFEAS(<A HREF="#SC1L467">SC1L467</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[23]">SC1_E_src1[23]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L436Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]~DUPLICATE at FF_X23_Y7_N55
<P> --register power-up is low

<P><A NAME="SC1L436Q">SC1L436Q</A> = DFFEAS(<A HREF="#SC1L470">SC1L470</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[26]">SC1_E_src1[26]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L438Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]~DUPLICATE at FF_X23_Y7_N59
<P> --register power-up is low

<P><A NAME="SC1L438Q">SC1L438Q</A> = DFFEAS(<A HREF="#SC1L471">SC1L471</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[27]">SC1_E_src1[27]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --SC1L433Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]~DUPLICATE at FF_X23_Y7_N34
<P> --register power-up is low

<P><A NAME="SC1L433Q">SC1L433Q</A> = DFFEAS(<A HREF="#SC1L468">SC1L468</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_E_src1[24]">SC1_E_src1[24]</A>,  ,  , <A HREF="#SC1_E_new_inst">SC1_E_new_inst</A>);


<P> --LD1L86Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~DUPLICATE at FF_X6_Y4_N40
<P> --register power-up is low

<P><A NAME="LD1L86Q">LD1L86Q</A> = DFFEAS(<A HREF="#LD1L87">LD1L87</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[19]">XD1_q_a[19]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --LD1L104Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~DUPLICATE at FF_X4_Y6_N20
<P> --register power-up is low

<P><A NAME="LD1L104Q">LD1L104Q</A> = DFFEAS(<A HREF="#LD1L105">LD1L105</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[27]">XD1_q_a[27]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --LD1L110Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~DUPLICATE at FF_X4_Y6_N25
<P> --register power-up is low

<P><A NAME="LD1L110Q">LD1L110Q</A> = DFFEAS(<A HREF="#LD1L111">LD1L111</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>, <A HREF="#XD1_q_a[30]">XD1_q_a[30]</A>,  , <A HREF="#LD1L80">LD1L80</A>, !<A HREF="#ND1_take_action_ocimem_b">ND1_take_action_ocimem_b</A>);


<P> --V1L8Q is nios_system:u0|nios_system_leds:leds|data_out[2]~DUPLICATE at FF_X8_Y4_N4
<P> --register power-up is low

<P><A NAME="V1L8Q">V1L8Q</A> = DFFEAS(<A HREF="#V1L9">V1L9</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#EE3_altera_reset_synchronizer_int_chain_out">EE3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#V1L3">V1L3</A>,  ,  ,  ,  );


<P> --V1L11Q is nios_system:u0|nios_system_leds:leds|data_out[3]~DUPLICATE at FF_X8_Y4_N10
<P> --register power-up is low

<P><A NAME="V1L11Q">V1L11Q</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#EE3_altera_reset_synchronizer_int_chain_out">EE3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#V1L3">V1L3</A>, <A HREF="#SC1_d_writedata[3]">SC1_d_writedata[3]</A>,  ,  , VCC);


<P> --V1L17Q is nios_system:u0|nios_system_leds:leds|data_out[6]~DUPLICATE at FF_X8_Y4_N1
<P> --register power-up is low

<P><A NAME="V1L17Q">V1L17Q</A> = DFFEAS(<A HREF="#V1L18">V1L18</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#EE3_altera_reset_synchronizer_int_chain_out">EE3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#V1L3">V1L3</A>,  ,  ,  ,  );


<P> --V1L20Q is nios_system:u0|nios_system_leds:leds|data_out[7]~DUPLICATE at FF_X8_Y4_N25
<P> --register power-up is low

<P><A NAME="V1L20Q">V1L20Q</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), <A HREF="#EE3_altera_reset_synchronizer_int_chain_out">EE3_altera_reset_synchronizer_int_chain_out</A>,  , <A HREF="#V1L3">V1L3</A>, <A HREF="#SC1_d_writedata[7]">SC1_d_writedata[7]</A>,  ,  , VCC);


<P> --AC1L12Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE at FF_X12_Y6_N7
<P> --register power-up is low

<P><A NAME="AC1L12Q">AC1L12Q</A> = DFFEAS(<A HREF="#AC1L11">AC1L11</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L482Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2]~DUPLICATE at FF_X24_Y8_N34
<P> --register power-up is low

<P><A NAME="SC1L482Q">SC1L482Q</A> = DFFEAS(<A HREF="#SC1L731">SC1L731</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L486Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5]~DUPLICATE at FF_X24_Y8_N40
<P> --register power-up is low

<P><A NAME="SC1L486Q">SC1L486Q</A> = DFFEAS(<A HREF="#SC1L734">SC1L734</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L493Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10]~DUPLICATE at FF_X18_Y8_N13
<P> --register power-up is low

<P><A NAME="SC1L493Q">SC1L493Q</A> = DFFEAS(<A HREF="#SC1L739">SC1L739</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L488Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6]~DUPLICATE at FF_X22_Y8_N10
<P> --register power-up is low

<P><A NAME="SC1L488Q">SC1L488Q</A> = DFFEAS(<A HREF="#SC1L735">SC1L735</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --SC1L499Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15]~DUPLICATE at FF_X22_Y8_N8
<P> --register power-up is low

<P><A NAME="SC1L499Q">SC1L499Q</A> = DFFEAS(<A HREF="#SC1L744">SC1L744</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB2L8Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:raminfr_be_0_avalon_slave_0_1_1_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X9_Y5_N37
<P> --register power-up is low

<P><A NAME="XB2L8Q">XB2L8Q</A> = DFFEAS(<A HREF="#XB2L7">XB2L7</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --XB1L6Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X11_Y6_N25
<P> --register power-up is low

<P><A NAME="XB1L6Q">XB1L6Q</A> = DFFEAS(<A HREF="#XB1L5">XB1L5</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --T1L70Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~DUPLICATE at FF_X10_Y4_N34
<P> --register power-up is low

<P><A NAME="T1L70Q">T1L70Q</A> = DFFEAS(<A HREF="#T1L69">T1L69</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --LD1L196Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~DUPLICATE at FF_X11_Y6_N7
<P> --register power-up is low

<P><A NAME="LD1L196Q">LD1L196Q</A> = DFFEAS(<A HREF="#LD1L195">LD1L195</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --SC1L264Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1]~DUPLICATE at FF_X13_Y7_N1
<P> --register power-up is low

<P><A NAME="SC1L264Q">SC1L264Q</A> = DFFEAS(<A HREF="#SC1L628">SC1L628</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  ,  ,  );


<P> --SC1L268Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3]~DUPLICATE at FF_X13_Y7_N4
<P> --register power-up is low

<P><A NAME="SC1L268Q">SC1L268Q</A> = DFFEAS(<A HREF="#SC1L630">SC1L630</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  ,  ,  );


<P> --SC1L270Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4]~DUPLICATE at FF_X13_Y7_N31
<P> --register power-up is low

<P><A NAME="SC1L270Q">SC1L270Q</A> = DFFEAS(<A HREF="#SC1L631">SC1L631</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#SC1L691">SC1L691</A>,  ,  ,  ,  );


<P> --SC1L871Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]~DUPLICATE at FF_X13_Y6_N25
<P> --register power-up is low

<P><A NAME="SC1L871Q">SC1L871Q</A> = DFFEAS(<A HREF="#SC1L873">SC1L873</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --YB3L3Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]~DUPLICATE at FF_X12_Y5_N13
<P> --register power-up is low

<P><A NAME="YB3L3Q">YB3L3Q</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#SC1_W_alu_result[2]">SC1_W_alu_result[2]</A>,  ,  , VCC);


<P> --VC1L98Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0]~DUPLICATE at FF_X8_Y5_N34
<P> --register power-up is low

<P><A NAME="VC1L98Q">VC1L98Q</A> = DFFEAS(<A HREF="#VB1L22">VB1L22</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  ,  ,  ,  ,  ,  );


<P> --YB4L35Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]~DUPLICATE at FF_X9_Y5_N10
<P> --register power-up is low

<P><A NAME="YB4L35Q">YB4L35Q</A> = DFFEAS( , GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  , <A HREF="#VC1_readdata[30]">VC1_readdata[30]</A>,  ,  , VCC);


<P> --SC1L932Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]~DUPLICATE at FF_X16_Y5_N55
<P> --register power-up is low

<P><A NAME="SC1L932Q">SC1L932Q</A> = DFFEAS(<A HREF="#SC1L946">SC1L946</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --MB2L9Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE at FF_X10_Y3_N4
<P> --register power-up is low

<P><A NAME="MB2L9Q">MB2L9Q</A> = DFFEAS(<A HREF="#MB2L8">MB2L8</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  ,  ,  ,  ,  ,  );


<P> --QB1L30Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE at FF_X9_Y3_N37
<P> --register power-up is low

<P><A NAME="QB1L30Q">QB1L30Q</A> = DFFEAS(<A HREF="#QB1_counter_comb_bita2">QB1_counter_comb_bita2</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#MB1L1">MB1L1</A>,  ,  ,  ,  );


<P> --QB1L28Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE at FF_X9_Y3_N34
<P> --register power-up is low

<P><A NAME="QB1L28Q">QB1L28Q</A> = DFFEAS(<A HREF="#QB1_counter_comb_bita1">QB1_counter_comb_bita1</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>), !<A HREF="#DE1_r_sync_rst">DE1_r_sync_rst</A>,  , <A HREF="#MB1L1">MB1L1</A>,  ,  ,  ,  );


<P> --LD1L61Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~DUPLICATE at FF_X7_Y6_N44
<P> --register power-up is low

<P><A NAME="LD1L61Q">LD1L61Q</A> = DFFEAS(<A HREF="#LD1L131">LD1L131</A>, GLOBAL(<A HREF="#A1L23">A1L23</A>),  ,  , <A HREF="#LD1L51">LD1L51</A>,  ,  ,  ,  );


<P> --N1L42Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~DUPLICATE at FF_X2_Y2_N28
<P> --register power-up is low

<P><A NAME="N1L42Q">N1L42Q</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#N1L41">N1L41</A>, <A HREF="#N1_virtual_ir_scan_reg">N1_virtual_ir_scan_reg</A>, GND);


<P> --P1L6Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE at FF_X2_Y1_N4
<P> --register power-up is low

<P><A NAME="P1L6Q">P1L6Q</A> = AMPP_FUNCTION(<A HREF="#A1L5">A1L5</A>, <A HREF="#P1L14">P1L14</A>, GND, <A HREF="#P1L8">P1L8</A>);


</body></html>