
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o collisions_and_rotations_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui collisions_and_rotations_impl_1.udb 
// Netlist created on Sun Dec  3 22:28:18 2023
// Netlist written on Sun Dec  3 22:28:22 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module master ( ctrlr_data, osc, rotate_out, ctrlr_clk, ctrlr_latch, vsync, 
                hsync, rgb );
  input  ctrlr_data, osc;
  output rotate_out, ctrlr_clk, ctrlr_latch, vsync, hsync;
  output [5:0] rgb;
  wire   \vga_portmap.row_9__N_1[8] , \vga_portmap.row_9__N_1[7] , 
         \vga_portmap.n6990 , \row[8] , \vga_portmap.n4902 , \row[7] , 
         \vga_portmap.col_0__N_50 , \vga_portmap.row_0__N_30 , clk, 
         \vga_portmap.n4904 , \vga_portmap.row_9__N_1[6] , 
         \vga_portmap.row_9__N_1[5] , \vga_portmap.n6924 , \row[6] , 
         \vga_portmap.n4900 , \row[5] , \vga_portmap.col_9__N_31[9] , 
         \vga_portmap.n6951 , \vga_portmap.n4915 , \col[9] , 
         \vga_portmap.col_9__N_31[8] , \vga_portmap.col_9__N_31[7] , 
         \vga_portmap.n6948 , \col[8] , \vga_portmap.n4913 , \col[7] , 
         \vga_portmap.col_9__N_31[6] , \vga_portmap.col_9__N_31[5] , 
         \vga_portmap.n6945 , \col[6] , \vga_portmap.n4911 , \col[5] , 
         \vga_portmap.col_9__N_31[4] , \vga_portmap.col_9__N_31[3] , 
         \vga_portmap.n6942 , \col[4] , \vga_portmap.n4909 , 
         \vga_portmap.col[3]_2 , \vga_portmap.row_9__N_1[4] , 
         \vga_portmap.row_9__N_1[3] , \vga_portmap.n6921 , \row[4] , 
         \vga_portmap.n4898 , \vga_portmap.row[3]_2 , 
         \vga_portmap.col_9__N_31[2] , \vga_portmap.col_9__N_31[1] , 
         \vga_portmap.n6939 , \vga_portmap.col[2]_2 , \vga_portmap.n4907 , 
         \vga_portmap.col[1]_2 , \vga_portmap.col_9__N_31[0] , 
         \vga_portmap.n6930 , \vga_portmap.col[0]_2 , VCC_net, 
         \vga_portmap.row_9__N_1[2] , \vga_portmap.row_9__N_1[1] , 
         \vga_portmap.n6918 , \vga_portmap.row[2]_2 , \vga_portmap.n4896 , 
         \row[1] , \vga_portmap.row_9__N_1[9] , \vga_portmap.n6993 , \row[9] , 
         \vga_portmap.row_9__N_1[0] , \vga_portmap.n6915 , 
         \vga_portmap.row[0]_2 , \clock_manager_portmap.NEScount_7__N_51[24] , 
         \clock_manager_portmap.NEScount_7__N_51[23] , 
         \clock_manager_portmap.n6987 , \counter[24] , 
         \clock_manager_portmap.n4892 , \clock_manager_portmap.counter[23] , 
         \clock_manager_portmap.NEScount_7__N_51[22] , 
         \clock_manager_portmap.NEScount_7__N_51[21] , 
         \clock_manager_portmap.n6984 , \clock_manager_portmap.counter[22] , 
         \clock_manager_portmap.n4890 , \clock_manager_portmap.counter[21] , 
         \clock_manager_portmap.NEScount_7__N_51[12] , 
         \clock_manager_portmap.NEScount_7__N_51[11] , 
         \clock_manager_portmap.n6969 , \NEScount[4] , 
         \clock_manager_portmap.n4880 , \NEScount[3] , 
         \clock_manager_portmap.n4882 , 
         \clock_manager_portmap.NEScount_7__N_51[8] , 
         \clock_manager_portmap.NEScount_7__N_51[7] , 
         \clock_manager_portmap.n6963 , \NEScount[0] , 
         \clock_manager_portmap.n4876 , NESclk, \clock_manager_portmap.n4878 , 
         \clock_manager_portmap.NEScount_7__N_51[6] , 
         \clock_manager_portmap.NEScount_7__N_51[5] , 
         \clock_manager_portmap.n6960 , \clock_manager_portmap.counter[6] , 
         \clock_manager_portmap.n4874 , \clock_manager_portmap.counter[5] , 
         \clock_manager_portmap.NEScount_7__N_51[18] , 
         \clock_manager_portmap.NEScount_7__N_51[17] , 
         \clock_manager_portmap.n6978 , \clock_manager_portmap.counter[18] , 
         \clock_manager_portmap.n4886 , \clock_manager_portmap.counter[17] , 
         \clock_manager_portmap.n4888 , 
         \clock_manager_portmap.NEScount_7__N_51[4] , 
         \clock_manager_portmap.NEScount_7__N_51[3] , 
         \clock_manager_portmap.n6957 , \clock_manager_portmap.n21 , 
         \clock_manager_portmap.n4872 , \clock_manager_portmap.n22 , 
         \clock_manager_portmap.NEScount_7__N_51[2] , 
         \clock_manager_portmap.NEScount_7__N_51[1] , 
         \clock_manager_portmap.n6954 , \clock_manager_portmap.n23 , 
         \clock_manager_portmap.n4870 , \clock_manager_portmap.n24 , 
         \clock_manager_portmap.NEScount_7__N_51[16] , 
         \clock_manager_portmap.NEScount_7__N_51[15] , 
         \clock_manager_portmap.n6975 , \clock_manager_portmap.counter[16] , 
         \clock_manager_portmap.n4884 , \NEScount[7] , 
         \clock_manager_portmap.NEScount_7__N_51[20] , 
         \clock_manager_portmap.NEScount_7__N_51[19] , 
         \clock_manager_portmap.n6981 , \clock_manager_portmap.counter[20] , 
         \clock_manager_portmap.counter[19] , 
         \clock_manager_portmap.NEScount_7__N_51[10] , 
         \clock_manager_portmap.NEScount_7__N_51[9] , 
         \clock_manager_portmap.n6966 , \NEScount[2] , \NEScount[1] , 
         \clock_manager_portmap.NEScount_7__N_51[0] , 
         \clock_manager_portmap.n6927 , \clock_manager_portmap.n25 , 
         \clock_manager_portmap.NEScount_7__N_51[14] , 
         \clock_manager_portmap.NEScount_7__N_51[13] , 
         \clock_manager_portmap.n6972 , \NEScount[6] , \NEScount[5] , 
         \pattern_gen_portmap.n6936 , \pattern_gen_portmap.frame_counter[2] , 
         \pattern_gen_portmap.n4918 , \pattern_gen_portmap.n2 , 
         \pattern_gen_portmap.frame_counter_2__N_148[1] , 
         \pattern_gen_portmap.frame_counter_2__N_148[2] , 
         \pattern_gen_portmap.n6933 , \pattern_gen_portmap.n3 , 
         \pattern_gen_portmap.n39 , 
         \pattern_gen_portmap.frame_counter_2__N_148[0] , 
         \nes_controller_portmap.shift_reg[3].sig_001.FeedThruLUT , 
         \nes_controller_portmap.shift_reg[4].sig_000.FeedThruLUT , 
         \nes_controller_portmap.shift_reg[3] , 
         \nes_controller_portmap.shift_reg[4] , ctrlr_clk_c, 
         \nes_controller_portmap.shift_reg[5] , 
         \nes_controller_portmap.shift_reg[1].sig_003.FeedThruLUT , 
         \nes_controller_portmap.shift_reg[2].sig_002.FeedThruLUT , 
         \nes_controller_portmap.shift_reg[1] , 
         \nes_controller_portmap.shift_reg[2] , 
         \nes_controller_portmap.shift_reg_0__N_169 , 
         \nes_controller_portmap.shift_reg[0].sig_004.FeedThruLUT , 
         ctrlr_data_c, \nes_controller_portmap.shift_reg[0] , 
         \pattern_gen_portmap.piece_loc_x_3__N_59 , 
         \pattern_gen_portmap.piece_loc_x_2__N_60 , 
         \pattern_gen_portmap.n572[1] , \pattern_gen_portmap.n4 , 
         \pattern_gen_portmap.piece_loc_x[2] , 
         \pattern_gen_portmap.piece_loc_x[3] , 
         \pattern_gen_portmap.piece_shape_15__N_67[1]$n5 , 
         \pattern_gen_portmap.piece_shape_15__N_67[0]$n0 , 
         \pattern_gen_portmap.n303 , \pattern_gen_portmap.piece_rotation[1] , 
         \pattern_gen_portmap.piece_rotation[0] , 
         \pattern_gen_portmap.rotate_delay_1__N_155 , 
         \pattern_gen_portmap.rotate_delay_2__N_154[0] , 
         \pattern_gen_portmap.rotate_delay[1] , 
         \pattern_gen_portmap.rotate_delay[0] , 
         \pattern_gen_portmap.n5_adj_309 , \pattern_gen_portmap.n443 , 
         \pattern_gen_portmap.n672[1] , \pattern_gen_portmap.hit_piece , 
         \pattern_gen_portmap.piece_loc_y[1] , 
         \pattern_gen_portmap.piece_loc_y[0] , \pattern_gen_portmap.n777 , 
         \pattern_gen_portmap.n2674 , \pattern_gen_portmap.sel_delay_1__N_158 , 
         \pattern_gen_portmap.sel_delay_2__N_157[0] , 
         \pattern_gen_portmap.sel_delay[0] , 
         \pattern_gen_portmap.sel_delay[1] , \pattern_gen_portmap.n5_adj_308 , 
         \pattern_gen_portmap.left_delay_1__N_164 , 
         \pattern_gen_portmap.left_delay_2__N_163[0] , 
         \pattern_gen_portmap.left_delay[1] , 
         \pattern_gen_portmap.left_delay[0] , \pattern_gen_portmap.n5_adj_307 , 
         \pattern_gen_portmap.frame_counter_2__N_148[1].sig_006.FeedThruLUT , 
         \pattern_gen_portmap.frame_counter_2__N_148[0].sig_005.FeedThruLUT , 
         \pattern_gen_portmap.down_delay_1__N_167 , 
         \pattern_gen_portmap.down_delay_2__N_166[0] , 
         \pattern_gen_portmap.down_delay[1] , 
         \pattern_gen_portmap.down_delay[0] , \pattern_gen_portmap.n5_adj_306 , 
         \pattern_gen_portmap.n672[1]$n1 , \pattern_gen_portmap.n775 , 
         \pattern_gen_portmap.n2673 , 
         \pattern_gen_portmap.right_delay_1__N_161 , 
         \pattern_gen_portmap.right_delay_2__N_160[0] , 
         \pattern_gen_portmap.right_delay[1] , 
         \pattern_gen_portmap.right_delay[0] , \pattern_gen_portmap.n5 , 
         \pattern_gen_portmap.piece_loc_x_1__N_61 , 
         \pattern_gen_portmap.piece_loc_x_0__N_62 , 
         \pattern_gen_portmap.n3742 , \pattern_gen_portmap.piece_loc_x[1] , 
         \pattern_gen_portmap.n2506 , \pattern_gen_portmap.piece_loc_x[0] , 
         \pattern_gen_portmap.n539 , 
         \pattern_gen_portmap.rotate_delay_2__N_154[2] , 
         \pattern_gen_portmap.rotate_delay[2] , 
         \pattern_gen_portmap.piece_shape_15__N_69[0]$n4 , 
         \pattern_gen_portmap.piece_shape_15__N_69[1]$n3 , 
         \pattern_gen_portmap.piece_code[0] , \pattern_gen_portmap.n503[0] , 
         \pattern_gen_portmap.piece_code[1] , \pattern_gen_portmap.n672[2] , 
         \pattern_gen_portmap.n575[2] , \pattern_gen_portmap.piece_loc_y[2] , 
         \pattern_gen_portmap.n774 , \pattern_gen_portmap.n2670 , 
         \pattern_gen_portmap.n672[3] , \pattern_gen_portmap.piece_loc_y[3] , 
         \pattern_gen_portmap.n575[3] , \pattern_gen_portmap.n771 , 
         \pattern_gen_portmap.n2666 , \pattern_gen_portmap.n672[3]$n7 , 
         \pattern_gen_portmap.n769 , \pattern_gen_portmap.n2665 , 
         \pattern_gen_portmap.piece_loc_y_3__N_63[2] , 
         \pattern_gen_portmap.piece_loc_y_3__N_63[3] , 
         \pattern_gen_portmap.n2669 , \pattern_gen_portmap.n6999 , 
         \pattern_gen_portmap.n6996 , 
         \pattern_gen_portmap.piece_loc_y_3__N_63[0] , 
         \pattern_gen_portmap.piece_loc_y_3__N_63[1] , 
         \pattern_gen_portmap.n2661 , \pattern_gen_portmap.n2662 , 
         \pattern_gen_portmap.n7005 , \pattern_gen_portmap.n7002 , 
         \pattern_gen_portmap.n672[0] , \pattern_gen_portmap.n780 , 
         \pattern_gen_portmap.n672[0]$n8 , \pattern_gen_portmap.n778 , 
         \pattern_gen_portmap.bottom_check_portmap.future_piece_loc_1__2__N_171 , 
         \pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][1] , 
         \pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] , 
         down_button, move_down_auto, 
         \pattern_gen_portmap.bottom_check_portmap.n566[2] , 
         \pattern_gen_portmap.bottom_check_portmap.n6 , 
         \pattern_gen_portmap.bottom_check_portmap.n279[5] , 
         \pattern_gen_portmap.rgb_c_3_N_245[2] , 
         \pattern_gen_portmap.rgb_c_2_N_252 , rgb_c_0_N_258, 
         \pattern_gen_portmap.rgb_c_0_N_259 , 
         \pattern_gen_portmap.collision_left_N_286 , 
         \pattern_gen_portmap.n3764 , \pattern_gen_portmap.collision_N_285 , 
         rgb_c_2, \pattern_gen_portmap.n303_adj_313 , 
         \pattern_gen_portmap.rgb_c_1_N_253 , 
         \pattern_gen_portmap.bottom_check_portmap.collision_right_N_287 , 
         \pattern_gen_portmap.bottom_check_portmap.collision_right_N_288 , 
         \pattern_gen_portmap.rgb_c_1_N_256 , 
         \pattern_gen_portmap.bottom_check_portmap.n4_adj_304 , 
         \pattern_gen_portmap.bottom_check_portmap.n566[3] , 
         \pattern_gen_portmap.bottom_check_portmap.n2602 , 
         \pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] , 
         \pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][3] , 
         \pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][2] , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_2__N_215 , 
         \pattern_gen_portmap.bottom_check_portmap.n595[5] , 
         \pattern_gen_portmap.bottom_check_portmap.n6727 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_1__N_222 , 
         \pattern_gen_portmap.bottom_check_portmap.n6147 , 
         \pattern_gen_portmap.bottom_check_portmap.n428[3] , 
         \pattern_gen_portmap.bottom_check_portmap.n2045 , 
         \pattern_gen_portmap.bottom_check_portmap.n6159 , 
         \nes_controller_portmap.sel_N_272 , right_button, left_button, 
         \pattern_gen_portmap.bottom_check_portmap.n6_adj_305 , 
         \pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 , 
         \pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][1] , 
         \pattern_gen_portmap.bottom_check_portmap.n619[4] , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_0__N_225 , 
         \vga_portmap.n6169 , n77, 
         \pattern_gen_portmap.bottom_check_portmap.n135[5] , 
         \pattern_gen_portmap.bottom_check_portmap.n6153 , 
         \pattern_gen_portmap.bottom_check_portmap.future_piece_loc_0__0__N_177 , 
         \pattern_gen_portmap.bottom_check_portmap.n6158 , 
         \pattern_gen_portmap.bottom_check_portmap.n2510 , 
         \pattern_gen_portmap.bottom_check_portmap.n451[5] , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3_1__N_205 , 
         \nes_controller_portmap.n6 , 
         \pattern_gen_portmap.bottom_check_portmap.n5_adj_303 , 
         \pattern_gen_portmap.bottom_check_portmap.n2037 , 
         \pattern_gen_portmap.bottom_check_portmap.n6142 , rotate_out_c, 
         \pattern_gen_portmap.n5950 , \pattern_gen_portmap.n5934 , sel, 
         \pattern_gen_portmap.sel_delay[2] , \pattern_gen_portmap.n6_adj_318 , 
         \pattern_gen_portmap.n233[3] , \pattern_gen_portmap.n11_adj_320 , 
         \pattern_gen_portmap.n1[2] , \pattern_gen_portmap.n1[1] , 
         \pattern_gen_portmap.n6075 , \pattern_gen_portmap.n6074 , 
         \pattern_gen_portmap.n6539 , \pattern_gen_portmap.n6071 , 
         \pattern_gen_portmap.n6072 , \pattern_gen_portmap.piece_shape[0] , 
         \pattern_gen_portmap.piece_shape[1] , \pattern_gen_portmap.n6542 , 
         \pattern_gen_portmap.n572_2 , \pattern_gen_portmap.n585[3] , 
         \pattern_gen_portmap.n233[2] , \pattern_gen_portmap.n4_adj_321 , 
         \pattern_gen_portmap.n6080 , \pattern_gen_portmap.n6581 , 
         \pattern_gen_portmap.n6081 , \pattern_gen_portmap.n6120 , 
         \pattern_gen_portmap.n6119 , \pattern_gen_portmap.n6584 , 
         \pattern_gen_portmap.rgb_c_1_N_255 , rgb_c_1, 
         \pattern_gen_portmap.n344 , \pattern_gen_portmap.rgb_c_3_N_248 , 
         \pattern_gen_portmap.rgb_c_4_N_241[4] , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_1__N_219 , 
         \pattern_gen_portmap.bottom_check_portmap.piece_right_col[1] , 
         \pattern_gen_portmap.bottom_check_portmap.n4 , 
         \pattern_gen_portmap.bottom_check_portmap.piece_right_col[0] , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_0__N_224 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_0__N_223 , 
         \pattern_gen_portmap.bottom_check_portmap.n6164 , 
         \pattern_gen_portmap.bottom_check_portmap.n4_adj_296 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4[0] , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3_0__N_209 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3_0__N_208 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3_0__N_210 , 
         \pattern_gen_portmap.bottom_check_portmap.n6160 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3[0] , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4[3] , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3[1] , 
         \pattern_gen_portmap.piece_shape[5] , 
         \pattern_gen_portmap.piece_shape[3] , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3_1__N_206 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3_1__N_207 , 
         \pattern_gen_portmap.bottom_check_portmap.hit_piece_N_295 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3_3__N_202 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3_3__N_203 , 
         \pattern_gen_portmap.bottom_check_portmap.n5 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3[3] , 
         \pattern_gen_portmap.bottom_check_portmap.n3722 , 
         \pattern_gen_portmap.bottom_check_portmap.n6745 , 
         \pattern_gen_portmap.bottom_check_portmap.piece_right_col_0__N_234 , 
         \pattern_gen_portmap.bottom_check_portmap.piece_right_col_0__N_236 , 
         \pattern_gen_portmap.bottom_check_portmap.piece_left_col_0__N_230 , 
         \pattern_gen_portmap.bottom_check_portmap.n1837 , 
         \pattern_gen_portmap.bottom_check_portmap.n4_adj_297 , 
         \pattern_gen_portmap.bottom_check_portmap.piece_left_col[0] , 
         \pattern_gen_portmap.bottom_check_portmap.n5228 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_1__N_185 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_1__N_184 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_1__N_186 , 
         \pattern_gen_portmap.bottom_check_portmap.n1988 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1[1] , 
         \pattern_gen_portmap.bottom_check_portmap.n4_adj_298 , 
         \pattern_gen_portmap.bottom_check_portmap.n5922 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_2__N_182 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_2__N_181 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_2__N_183 , 
         \pattern_gen_portmap.bottom_check_portmap.n5_adj_299 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_0__N_188 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1[2] , 
         \pattern_gen_portmap.bottom_check_portmap.n153[4] , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_3__N_178 , 
         \pattern_gen_portmap.piece_shape[9] , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1[3] , 
         \pattern_gen_portmap.piece_shape[15] , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2[1] , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_3__N_179 , 
         \pattern_gen_portmap.bottom_check_portmap.n24 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_0__N_200 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_0__N_199 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_0__N_201 , 
         \pattern_gen_portmap.bottom_check_portmap.n6137 , 
         \pattern_gen_portmap.bottom_check_portmap.n6136 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2[0] , 
         \pattern_gen_portmap.bottom_check_portmap.n5_adj_301 , 
         \pattern_gen_portmap.bottom_check_portmap.n6129 , 
         \pattern_gen_portmap.bottom_check_portmap.n303_2[4] , 
         \pattern_gen_portmap.bottom_check_portmap.n247 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_3__N_190 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_1__N_198 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_3__N_191 , 
         \pattern_gen_portmap.bottom_check_portmap.n255[7] , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2[3] , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_2__N_194 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_2__N_193 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_2__N_195 , 
         \pattern_gen_portmap.bottom_check_portmap.n6133 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2[2] , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_1__N_197 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_1__N_196 , 
         \pattern_gen_portmap.bottom_check_portmap.n348[0] , 
         \pattern_gen_portmap.bottom_check_portmap.n6134 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_0__N_189 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_0__N_187 , 
         \pattern_gen_portmap.bottom_check_portmap.n6132 , 
         \pattern_gen_portmap.bottom_check_portmap.n4_adj_302 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1[0] , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_3__N_212 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_3__N_211 , 
         \pattern_gen_portmap.bottom_check_portmap.n378[0] , 
         \pattern_gen_portmap.bottom_check_portmap.n1464 , 
         \pattern_gen_portmap.bottom_check_portmap.n428[2] , 
         \pattern_gen_portmap.bottom_check_portmap.n343[1] , 
         \pattern_gen_portmap.bottom_check_portmap.n343[2] , n2523, 
         \vga_portmap.n8 , \vga_portmap.n5944 , n2534, n2459, 
         \vga_portmap.n10 , \pattern_gen_portmap.n12_adj_319 , 
         \pattern_gen_portmap.n16 , n3598, \pattern_gen_portmap.n6079 , 
         \pattern_gen_portmap.n12 , \vga_portmap.n8_adj_322 , n85, 
         \vga_portmap.vsync_c_N_263 , n98, \pattern_gen_portmap.n6128 , n102, 
         \vga_portmap.n79 , \vga_portmap.n3772 , \vga_portmap.n3790 , 
         vsync_c_N_264, \pattern_gen_portmap.n3702 , 
         \vga_portmap.hsync_c_N_261 , hsync_c, \vga_portmap.vsync_c_N_262 , 
         vsync_c, \clock_manager_portmap.n5774 , 
         \nes_controller_portmap.ctrlr_clk_c_N_267 , 
         \clock_manager_portmap.move_down_auto_N_289 , ctrlr_latch_c_N_266, 
         \nes_controller_portmap.ctrlr_latch_c_N_265 , ctrlr_latch_c, 
         \clock_manager_portmap.move_down_auto_N_291 , 
         \clock_manager_portmap.move_down_auto_N_290 , 
         \clock_manager_portmap.n14 , \clock_manager_portmap.n15 , 
         \pattern_gen_portmap.n2399 , 
         \pattern_gen_portmap.frame_counter_2__N_147.sig_007.FeedThruLUT , 
         \pattern_gen_portmap.n1018 , \pattern_gen_portmap.n576[2] , 
         \pattern_gen_portmap.n3782 , \pattern_gen_portmap.n247 , 
         \pattern_gen_portmap.n6 , \pattern_gen_portmap.n13_adj_317 , 
         \pattern_gen_portmap.n3786 , \pattern_gen_portmap.n2505 , 
         \pattern_gen_portmap.left_delay[2] , 
         \pattern_gen_portmap.down_delay[2] , \pattern_gen_portmap.n585[1] , 
         \pattern_gen_portmap.right_delay_2__N_160[2] , 
         \pattern_gen_portmap.right_delay[2] , \pattern_gen_portmap.n2503 , 
         \pattern_gen_portmap.sel_delay_2__N_157[2] , 
         \pattern_gen_portmap.n4_adj_312 , \pattern_gen_portmap.n585[2] , 
         \pattern_gen_portmap.n772 , \pattern_gen_portmap.n2410 , 
         \pattern_gen_portmap.n4_adj_314 , \pattern_gen_portmap.rgb_c_5_N_239 , 
         rgb_c_5, \pattern_gen_portmap.rgb_c_4_N_244 , rgb_c_4, 
         \pattern_gen_portmap.rgb_c_3_N_245[3] , rgb_c_3, 
         \pattern_gen_portmap.rgb_c_0_N_257 , 
         \pattern_gen_portmap.rgb_c_0_N_260 , rgb_c_0, 
         \pattern_gen_portmap.bottom_check_portmap.hit_piece_N_292 , 
         \pattern_gen_portmap.bottom_check_portmap.hit_piece_N_293 , 
         \pattern_gen_portmap.bottom_check_portmap.hit_piece_N_294 , 
         \pattern_gen_portmap.n9 , \pattern_gen_portmap.n13 , 
         \pattern_gen_portmap.n14 , \pattern_gen_portmap.n11 , 
         \pattern_gen_portmap.n4_adj_315 , \pattern_gen_portmap.n6_adj_316 , 
         \pattern_gen_portmap.n10 , 
         \pattern_gen_portmap.left_delay_2__N_163[2] , 
         \pattern_gen_portmap.bottom_check_portmap.n4_adj_300 , 
         \pattern_gen_portmap.bottom_check_portmap.n2222 , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_1__N_220 , 
         \pattern_gen_portmap.piece_shape[2] , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4[1] , 
         \pattern_gen_portmap.bottom_check_portmap.n433[7] , 
         \pattern_gen_portmap.bottom_check_portmap.n1944 , 
         \pattern_gen_portmap.bottom_check_portmap.n1776 , 
         \pattern_gen_portmap.bottom_check_portmap.n2 , 
         \pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_226 , 
         \pattern_gen_portmap.piece_shape[7] , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4[2] , 
         \pattern_gen_portmap.piece_shape[11] , 
         \pattern_gen_portmap.bottom_check_portmap.n22 , 
         \pattern_gen_portmap.piece_shape[13] , 
         \pattern_gen_portmap.bottom_check_portmap.piece_right_col_0__N_235 , 
         \pattern_gen_portmap.piece_shape[14] , 
         \pattern_gen_portmap.piece_shape[10] , 
         \pattern_gen_portmap.piece_shape[6] , 
         \pattern_gen_portmap.piece_shape[4] , 
         \pattern_gen_portmap.piece_shape[8] , 
         \pattern_gen_portmap.piece_shape[12] , 
         \pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_2__N_216 , 
         \pattern_gen_portmap.bottom_check_portmap.n2512 , 
         \pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_227 , 
         \pattern_gen_portmap.bottom_check_portmap.overlap_row_3[2] , 
         \pattern_gen_portmap.bottom_check_portmap.n1509 , 
         \pattern_gen_portmap.bottom_check_portmap.n23 , 
         \pattern_gen_portmap.bottom_check_portmap.n21 , 
         \pattern_gen_portmap.bottom_check_portmap.n5186 , 
         \pattern_gen_portmap.bottom_check_portmap.n7 , 
         \pattern_gen_portmap.bottom_check_portmap.n5928 , 
         \pattern_gen_portmap.bottom_check_portmap.n18 , 
         \pattern_gen_portmap.bottom_check_portmap.n6162 , 
         \pattern_gen_portmap.piece_code[2] , 
         \pattern_gen_portmap.piece_shape_15__N_69[2] , 
         \pattern_gen_portmap.piece_shape_15__N_69[1] , 
         \pattern_gen_portmap.piece_shape_15__N_67[0] , 
         \pattern_gen_portmap.piece_shape_15__N_67[1] , 
         \pattern_gen_portmap.down_delay_2__N_166[2] , 
         \pattern_gen_portmap.piece_shape_15__N_69[2]$n2 , 
         \pattern_gen_portmap.piece_shape_15__N_69[0] , 
         \pattern_gen_portmap.n672[2]$n6 , osc_c, 
         \clock_manager_portmap.pll_portmap.lscc_pll_inst.feedback_w ;

  vga_portmap_SLICE_0 \vga_portmap.SLICE_0 ( .DI1(\vga_portmap.row_9__N_1[8] ), 
    .DI0(\vga_portmap.row_9__N_1[7] ), .D1(\vga_portmap.n6990 ), .C1(\row[8] ), 
    .D0(\vga_portmap.n4902 ), .C0(\row[7] ), .CE(\vga_portmap.col_0__N_50 ), 
    .LSR(\vga_portmap.row_0__N_30 ), .CLK(clk), .CIN0(\vga_portmap.n4902 ), 
    .CIN1(\vga_portmap.n6990 ), .Q0(\row[7] ), .Q1(\row[8] ), 
    .F0(\vga_portmap.row_9__N_1[7] ), .F1(\vga_portmap.row_9__N_1[8] ), 
    .COUT1(\vga_portmap.n4904 ), .COUT0(\vga_portmap.n6990 ));
  vga_portmap_SLICE_1 \vga_portmap.SLICE_1 ( .DI1(\vga_portmap.row_9__N_1[6] ), 
    .DI0(\vga_portmap.row_9__N_1[5] ), .D1(\vga_portmap.n6924 ), .C1(\row[6] ), 
    .D0(\vga_portmap.n4900 ), .C0(\row[5] ), .CE(\vga_portmap.col_0__N_50 ), 
    .LSR(\vga_portmap.row_0__N_30 ), .CLK(clk), .CIN0(\vga_portmap.n4900 ), 
    .CIN1(\vga_portmap.n6924 ), .Q0(\row[5] ), .Q1(\row[6] ), 
    .F0(\vga_portmap.row_9__N_1[5] ), .F1(\vga_portmap.row_9__N_1[6] ), 
    .COUT1(\vga_portmap.n4902 ), .COUT0(\vga_portmap.n6924 ));
  vga_portmap_SLICE_2 \vga_portmap.SLICE_2 ( 
    .DI0(\vga_portmap.col_9__N_31[9] ), .D1(\vga_portmap.n6951 ), 
    .D0(\vga_portmap.n4915 ), .C0(\col[9] ), .LSR(\vga_portmap.col_0__N_50 ), 
    .CLK(clk), .CIN0(\vga_portmap.n4915 ), .CIN1(\vga_portmap.n6951 ), 
    .Q0(\col[9] ), .F0(\vga_portmap.col_9__N_31[9] ), 
    .COUT0(\vga_portmap.n6951 ));
  vga_portmap_SLICE_3 \vga_portmap.SLICE_3 ( 
    .DI1(\vga_portmap.col_9__N_31[8] ), .DI0(\vga_portmap.col_9__N_31[7] ), 
    .D1(\vga_portmap.n6948 ), .C1(\col[8] ), .D0(\vga_portmap.n4913 ), 
    .C0(\col[7] ), .LSR(\vga_portmap.col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_portmap.n4913 ), .CIN1(\vga_portmap.n6948 ), .Q0(\col[7] ), 
    .Q1(\col[8] ), .F0(\vga_portmap.col_9__N_31[7] ), 
    .F1(\vga_portmap.col_9__N_31[8] ), .COUT1(\vga_portmap.n4915 ), 
    .COUT0(\vga_portmap.n6948 ));
  vga_portmap_SLICE_4 \vga_portmap.SLICE_4 ( 
    .DI1(\vga_portmap.col_9__N_31[6] ), .DI0(\vga_portmap.col_9__N_31[5] ), 
    .D1(\vga_portmap.n6945 ), .C1(\col[6] ), .D0(\vga_portmap.n4911 ), 
    .C0(\col[5] ), .LSR(\vga_portmap.col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_portmap.n4911 ), .CIN1(\vga_portmap.n6945 ), .Q0(\col[5] ), 
    .Q1(\col[6] ), .F0(\vga_portmap.col_9__N_31[5] ), 
    .F1(\vga_portmap.col_9__N_31[6] ), .COUT1(\vga_portmap.n4913 ), 
    .COUT0(\vga_portmap.n6945 ));
  vga_portmap_SLICE_5 \vga_portmap.SLICE_5 ( 
    .DI1(\vga_portmap.col_9__N_31[4] ), .DI0(\vga_portmap.col_9__N_31[3] ), 
    .D1(\vga_portmap.n6942 ), .C1(\col[4] ), .D0(\vga_portmap.n4909 ), 
    .C0(\vga_portmap.col[3]_2 ), .LSR(\vga_portmap.col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_portmap.n4909 ), .CIN1(\vga_portmap.n6942 ), 
    .Q0(\vga_portmap.col[3]_2 ), .Q1(\col[4] ), 
    .F0(\vga_portmap.col_9__N_31[3] ), .F1(\vga_portmap.col_9__N_31[4] ), 
    .COUT1(\vga_portmap.n4911 ), .COUT0(\vga_portmap.n6942 ));
  vga_portmap_SLICE_6 \vga_portmap.SLICE_6 ( .DI1(\vga_portmap.row_9__N_1[4] ), 
    .DI0(\vga_portmap.row_9__N_1[3] ), .D1(\vga_portmap.n6921 ), .C1(\row[4] ), 
    .D0(\vga_portmap.n4898 ), .C0(\vga_portmap.row[3]_2 ), 
    .CE(\vga_portmap.col_0__N_50 ), .LSR(\vga_portmap.row_0__N_30 ), .CLK(clk), 
    .CIN0(\vga_portmap.n4898 ), .CIN1(\vga_portmap.n6921 ), 
    .Q0(\vga_portmap.row[3]_2 ), .Q1(\row[4] ), 
    .F0(\vga_portmap.row_9__N_1[3] ), .F1(\vga_portmap.row_9__N_1[4] ), 
    .COUT1(\vga_portmap.n4900 ), .COUT0(\vga_portmap.n6921 ));
  vga_portmap_SLICE_7 \vga_portmap.SLICE_7 ( 
    .DI1(\vga_portmap.col_9__N_31[2] ), .DI0(\vga_portmap.col_9__N_31[1] ), 
    .D1(\vga_portmap.n6939 ), .C1(\vga_portmap.col[2]_2 ), 
    .D0(\vga_portmap.n4907 ), .C0(\vga_portmap.col[1]_2 ), 
    .LSR(\vga_portmap.col_0__N_50 ), .CLK(clk), .CIN0(\vga_portmap.n4907 ), 
    .CIN1(\vga_portmap.n6939 ), .Q0(\vga_portmap.col[1]_2 ), 
    .Q1(\vga_portmap.col[2]_2 ), .F0(\vga_portmap.col_9__N_31[1] ), 
    .F1(\vga_portmap.col_9__N_31[2] ), .COUT1(\vga_portmap.n4909 ), 
    .COUT0(\vga_portmap.n6939 ));
  vga_portmap_SLICE_8 \vga_portmap.SLICE_8 ( 
    .DI1(\vga_portmap.col_9__N_31[0] ), .D1(\vga_portmap.n6930 ), 
    .C1(\vga_portmap.col[0]_2 ), .B1(VCC_net), .LSR(\vga_portmap.col_0__N_50 ), 
    .CLK(clk), .CIN1(\vga_portmap.n6930 ), .Q1(\vga_portmap.col[0]_2 ), 
    .F1(\vga_portmap.col_9__N_31[0] ), .COUT1(\vga_portmap.n4907 ), 
    .COUT0(\vga_portmap.n6930 ));
  vga_portmap_SLICE_9 \vga_portmap.SLICE_9 ( .DI1(\vga_portmap.row_9__N_1[2] ), 
    .DI0(\vga_portmap.row_9__N_1[1] ), .D1(\vga_portmap.n6918 ), 
    .C1(\vga_portmap.row[2]_2 ), .D0(\vga_portmap.n4896 ), .C0(\row[1] ), 
    .CE(\vga_portmap.col_0__N_50 ), .LSR(\vga_portmap.row_0__N_30 ), .CLK(clk), 
    .CIN0(\vga_portmap.n4896 ), .CIN1(\vga_portmap.n6918 ), .Q0(\row[1] ), 
    .Q1(\vga_portmap.row[2]_2 ), .F0(\vga_portmap.row_9__N_1[1] ), 
    .F1(\vga_portmap.row_9__N_1[2] ), .COUT1(\vga_portmap.n4898 ), 
    .COUT0(\vga_portmap.n6918 ));
  vga_portmap_SLICE_10 \vga_portmap.SLICE_10 ( 
    .DI0(\vga_portmap.row_9__N_1[9] ), .D1(\vga_portmap.n6993 ), 
    .D0(\vga_portmap.n4904 ), .C0(\row[9] ), .CE(\vga_portmap.col_0__N_50 ), 
    .LSR(\vga_portmap.row_0__N_30 ), .CLK(clk), .CIN0(\vga_portmap.n4904 ), 
    .CIN1(\vga_portmap.n6993 ), .Q0(\row[9] ), 
    .F0(\vga_portmap.row_9__N_1[9] ), .COUT0(\vga_portmap.n6993 ));
  vga_portmap_SLICE_11 \vga_portmap.SLICE_11 ( 
    .DI1(\vga_portmap.row_9__N_1[0] ), .D1(\vga_portmap.n6915 ), 
    .C1(\vga_portmap.row[0]_2 ), .B1(VCC_net), .CE(\vga_portmap.col_0__N_50 ), 
    .LSR(\vga_portmap.row_0__N_30 ), .CLK(clk), .CIN1(\vga_portmap.n6915 ), 
    .Q1(\vga_portmap.row[0]_2 ), .F1(\vga_portmap.row_9__N_1[0] ), 
    .COUT1(\vga_portmap.n4896 ), .COUT0(\vga_portmap.n6915 ));
  clock_manager_portmap_SLICE_12 \clock_manager_portmap.SLICE_12 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[24] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[23] ), 
    .D1(\clock_manager_portmap.n6987 ), .C1(\counter[24] ), 
    .D0(\clock_manager_portmap.n4892 ), 
    .C0(\clock_manager_portmap.counter[23] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n4892 ), .CIN1(\clock_manager_portmap.n6987 ), 
    .Q0(\clock_manager_portmap.counter[23] ), .Q1(\counter[24] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[23] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[24] ), 
    .COUT0(\clock_manager_portmap.n6987 ));
  clock_manager_portmap_SLICE_13 \clock_manager_portmap.SLICE_13 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[22] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[21] ), 
    .D1(\clock_manager_portmap.n6984 ), 
    .C1(\clock_manager_portmap.counter[22] ), 
    .D0(\clock_manager_portmap.n4890 ), 
    .C0(\clock_manager_portmap.counter[21] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n4890 ), .CIN1(\clock_manager_portmap.n6984 ), 
    .Q0(\clock_manager_portmap.counter[21] ), 
    .Q1(\clock_manager_portmap.counter[22] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[21] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[22] ), 
    .COUT1(\clock_manager_portmap.n4892 ), 
    .COUT0(\clock_manager_portmap.n6984 ));
  clock_manager_portmap_SLICE_14 \clock_manager_portmap.SLICE_14 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[12] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[11] ), 
    .D1(\clock_manager_portmap.n6969 ), .C1(\NEScount[4] ), 
    .D0(\clock_manager_portmap.n4880 ), .C0(\NEScount[3] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n4880 ), .CIN1(\clock_manager_portmap.n6969 ), 
    .Q0(\NEScount[3] ), .Q1(\NEScount[4] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[11] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[12] ), 
    .COUT1(\clock_manager_portmap.n4882 ), 
    .COUT0(\clock_manager_portmap.n6969 ));
  clock_manager_portmap_SLICE_15 \clock_manager_portmap.SLICE_15 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[8] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[7] ), 
    .D1(\clock_manager_portmap.n6963 ), .C1(\NEScount[0] ), 
    .D0(\clock_manager_portmap.n4876 ), .C0(NESclk), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n4876 ), .CIN1(\clock_manager_portmap.n6963 ), 
    .Q0(NESclk), .Q1(\NEScount[0] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[7] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[8] ), 
    .COUT1(\clock_manager_portmap.n4878 ), 
    .COUT0(\clock_manager_portmap.n6963 ));
  clock_manager_portmap_SLICE_16 \clock_manager_portmap.SLICE_16 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[6] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[5] ), 
    .D1(\clock_manager_portmap.n6960 ), 
    .C1(\clock_manager_portmap.counter[6] ), 
    .D0(\clock_manager_portmap.n4874 ), 
    .C0(\clock_manager_portmap.counter[5] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n4874 ), .CIN1(\clock_manager_portmap.n6960 ), 
    .Q0(\clock_manager_portmap.counter[5] ), 
    .Q1(\clock_manager_portmap.counter[6] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[5] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[6] ), 
    .COUT1(\clock_manager_portmap.n4876 ), 
    .COUT0(\clock_manager_portmap.n6960 ));
  clock_manager_portmap_SLICE_17 \clock_manager_portmap.SLICE_17 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[18] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[17] ), 
    .D1(\clock_manager_portmap.n6978 ), 
    .C1(\clock_manager_portmap.counter[18] ), 
    .D0(\clock_manager_portmap.n4886 ), 
    .C0(\clock_manager_portmap.counter[17] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n4886 ), .CIN1(\clock_manager_portmap.n6978 ), 
    .Q0(\clock_manager_portmap.counter[17] ), 
    .Q1(\clock_manager_portmap.counter[18] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[17] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[18] ), 
    .COUT1(\clock_manager_portmap.n4888 ), 
    .COUT0(\clock_manager_portmap.n6978 ));
  clock_manager_portmap_SLICE_18 \clock_manager_portmap.SLICE_18 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[4] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[3] ), 
    .D1(\clock_manager_portmap.n6957 ), .C1(\clock_manager_portmap.n21 ), 
    .D0(\clock_manager_portmap.n4872 ), .C0(\clock_manager_portmap.n22 ), 
    .CLK(clk), .CIN0(\clock_manager_portmap.n4872 ), 
    .CIN1(\clock_manager_portmap.n6957 ), .Q0(\clock_manager_portmap.n22 ), 
    .Q1(\clock_manager_portmap.n21 ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[3] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[4] ), 
    .COUT1(\clock_manager_portmap.n4874 ), 
    .COUT0(\clock_manager_portmap.n6957 ));
  clock_manager_portmap_SLICE_19 \clock_manager_portmap.SLICE_19 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[2] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[1] ), 
    .D1(\clock_manager_portmap.n6954 ), .C1(\clock_manager_portmap.n23 ), 
    .D0(\clock_manager_portmap.n4870 ), .C0(\clock_manager_portmap.n24 ), 
    .CLK(clk), .CIN0(\clock_manager_portmap.n4870 ), 
    .CIN1(\clock_manager_portmap.n6954 ), .Q0(\clock_manager_portmap.n24 ), 
    .Q1(\clock_manager_portmap.n23 ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[1] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[2] ), 
    .COUT1(\clock_manager_portmap.n4872 ), 
    .COUT0(\clock_manager_portmap.n6954 ));
  clock_manager_portmap_SLICE_20 \clock_manager_portmap.SLICE_20 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[16] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[15] ), 
    .D1(\clock_manager_portmap.n6975 ), 
    .C1(\clock_manager_portmap.counter[16] ), 
    .D0(\clock_manager_portmap.n4884 ), .C0(\NEScount[7] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n4884 ), .CIN1(\clock_manager_portmap.n6975 ), 
    .Q0(\NEScount[7] ), .Q1(\clock_manager_portmap.counter[16] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[15] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[16] ), 
    .COUT1(\clock_manager_portmap.n4886 ), 
    .COUT0(\clock_manager_portmap.n6975 ));
  clock_manager_portmap_SLICE_21 \clock_manager_portmap.SLICE_21 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[20] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[19] ), 
    .D1(\clock_manager_portmap.n6981 ), 
    .C1(\clock_manager_portmap.counter[20] ), 
    .D0(\clock_manager_portmap.n4888 ), 
    .C0(\clock_manager_portmap.counter[19] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n4888 ), .CIN1(\clock_manager_portmap.n6981 ), 
    .Q0(\clock_manager_portmap.counter[19] ), 
    .Q1(\clock_manager_portmap.counter[20] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[19] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[20] ), 
    .COUT1(\clock_manager_portmap.n4890 ), 
    .COUT0(\clock_manager_portmap.n6981 ));
  clock_manager_portmap_SLICE_22 \clock_manager_portmap.SLICE_22 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[10] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[9] ), 
    .D1(\clock_manager_portmap.n6966 ), .C1(\NEScount[2] ), 
    .D0(\clock_manager_portmap.n4878 ), .C0(\NEScount[1] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n4878 ), .CIN1(\clock_manager_portmap.n6966 ), 
    .Q0(\NEScount[1] ), .Q1(\NEScount[2] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[9] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[10] ), 
    .COUT1(\clock_manager_portmap.n4880 ), 
    .COUT0(\clock_manager_portmap.n6966 ));
  clock_manager_portmap_SLICE_23 \clock_manager_portmap.SLICE_23 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[0] ), 
    .D1(\clock_manager_portmap.n6927 ), .C1(\clock_manager_portmap.n25 ), 
    .B1(VCC_net), .CLK(clk), .CIN1(\clock_manager_portmap.n6927 ), 
    .Q1(\clock_manager_portmap.n25 ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[0] ), 
    .COUT1(\clock_manager_portmap.n4870 ), 
    .COUT0(\clock_manager_portmap.n6927 ));
  clock_manager_portmap_SLICE_24 \clock_manager_portmap.SLICE_24 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[14] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[13] ), 
    .D1(\clock_manager_portmap.n6972 ), .C1(\NEScount[6] ), 
    .D0(\clock_manager_portmap.n4882 ), .C0(\NEScount[5] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n4882 ), .CIN1(\clock_manager_portmap.n6972 ), 
    .Q0(\NEScount[5] ), .Q1(\NEScount[6] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[13] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[14] ), 
    .COUT1(\clock_manager_portmap.n4884 ), 
    .COUT0(\clock_manager_portmap.n6972 ));
  pattern_gen_portmap_SLICE_25 \pattern_gen_portmap.SLICE_25 ( 
    .D1(\pattern_gen_portmap.n6936 ), 
    .C1(\pattern_gen_portmap.frame_counter[2] ), 
    .D0(\pattern_gen_portmap.n4918 ), .C0(\pattern_gen_portmap.n2 ), 
    .CIN0(\pattern_gen_portmap.n4918 ), .CIN1(\pattern_gen_portmap.n6936 ), 
    .F0(\pattern_gen_portmap.frame_counter_2__N_148[1] ), 
    .F1(\pattern_gen_portmap.frame_counter_2__N_148[2] ), 
    .COUT0(\pattern_gen_portmap.n6936 ));
  pattern_gen_portmap_SLICE_26 \pattern_gen_portmap.SLICE_26 ( 
    .D1(\pattern_gen_portmap.n6933 ), .C1(\pattern_gen_portmap.n3 ), 
    .B1(\pattern_gen_portmap.n39 ), .CIN1(\pattern_gen_portmap.n6933 ), 
    .F1(\pattern_gen_portmap.frame_counter_2__N_148[0] ), 
    .COUT1(\pattern_gen_portmap.n4918 ), .COUT0(\pattern_gen_portmap.n6933 ));
  nes_controller_portmap_SLICE_27 \nes_controller_portmap.SLICE_27 ( 
    .DI1(\nes_controller_portmap.shift_reg[3].sig_001.FeedThruLUT ), 
    .DI0(\nes_controller_portmap.shift_reg[4].sig_000.FeedThruLUT ), 
    .D1(\nes_controller_portmap.shift_reg[3] ), 
    .D0(\nes_controller_portmap.shift_reg[4] ), .CLK(ctrlr_clk_c), 
    .Q0(\nes_controller_portmap.shift_reg[5] ), 
    .Q1(\nes_controller_portmap.shift_reg[4] ), 
    .F0(\nes_controller_portmap.shift_reg[4].sig_000.FeedThruLUT ), 
    .F1(\nes_controller_portmap.shift_reg[3].sig_001.FeedThruLUT ));
  nes_controller_portmap_SLICE_29 \nes_controller_portmap.SLICE_29 ( 
    .DI1(\nes_controller_portmap.shift_reg[1].sig_003.FeedThruLUT ), 
    .DI0(\nes_controller_portmap.shift_reg[2].sig_002.FeedThruLUT ), 
    .C1(\nes_controller_portmap.shift_reg[1] ), 
    .D0(\nes_controller_portmap.shift_reg[2] ), .CLK(ctrlr_clk_c), 
    .Q0(\nes_controller_portmap.shift_reg[3] ), 
    .Q1(\nes_controller_portmap.shift_reg[2] ), 
    .F0(\nes_controller_portmap.shift_reg[2].sig_002.FeedThruLUT ), 
    .F1(\nes_controller_portmap.shift_reg[1].sig_003.FeedThruLUT ));
  nes_controller_portmap_SLICE_31 \nes_controller_portmap.SLICE_31 ( 
    .DI1(\nes_controller_portmap.shift_reg_0__N_169 ), 
    .DI0(\nes_controller_portmap.shift_reg[0].sig_004.FeedThruLUT ), 
    .D1(ctrlr_data_c), .D0(\nes_controller_portmap.shift_reg[0] ), 
    .CLK(ctrlr_clk_c), .Q0(\nes_controller_portmap.shift_reg[1] ), 
    .Q1(\nes_controller_portmap.shift_reg[0] ), 
    .F0(\nes_controller_portmap.shift_reg[0].sig_004.FeedThruLUT ), 
    .F1(\nes_controller_portmap.shift_reg_0__N_169 ));
  pattern_gen_portmap_SLICE_33 \pattern_gen_portmap.SLICE_33 ( 
    .DI1(\pattern_gen_portmap.piece_loc_x_3__N_59 ), 
    .DI0(\pattern_gen_portmap.piece_loc_x_2__N_60 ), 
    .D1(\pattern_gen_portmap.n572[1] ), .C1(\pattern_gen_portmap.n4 ), 
    .B1(\pattern_gen_portmap.piece_loc_x[2] ), 
    .A1(\pattern_gen_portmap.piece_loc_x[3] ), .D0(\pattern_gen_portmap.n4 ), 
    .C0(\pattern_gen_portmap.n572[1] ), 
    .A0(\pattern_gen_portmap.piece_loc_x[2] ), .CLK(clk), 
    .Q0(\pattern_gen_portmap.piece_loc_x[2] ), 
    .Q1(\pattern_gen_portmap.piece_loc_x[3] ), 
    .F0(\pattern_gen_portmap.piece_loc_x_2__N_60 ), 
    .F1(\pattern_gen_portmap.piece_loc_x_3__N_59 ));
  pattern_gen_portmap_SLICE_35 \pattern_gen_portmap.SLICE_35 ( 
    .DI1(\pattern_gen_portmap.piece_shape_15__N_67[1]$n5 ), 
    .DI0(\pattern_gen_portmap.piece_shape_15__N_67[0]$n0 ), 
    .D1(\pattern_gen_portmap.n303 ), 
    .C1(\pattern_gen_portmap.piece_rotation[1] ), 
    .B1(\pattern_gen_portmap.piece_rotation[0] ), 
    .C0(\pattern_gen_portmap.n303 ), 
    .A0(\pattern_gen_portmap.piece_rotation[0] ), .CLK(clk), 
    .Q0(\pattern_gen_portmap.piece_rotation[0] ), 
    .Q1(\pattern_gen_portmap.piece_rotation[1] ), 
    .F0(\pattern_gen_portmap.piece_shape_15__N_67[0]$n0 ), 
    .F1(\pattern_gen_portmap.piece_shape_15__N_67[1]$n5 ));
  pattern_gen_portmap_SLICE_36 \pattern_gen_portmap.SLICE_36 ( 
    .DI1(\pattern_gen_portmap.rotate_delay_1__N_155 ), 
    .DI0(\pattern_gen_portmap.rotate_delay_2__N_154[0] ), 
    .D1(\pattern_gen_portmap.rotate_delay[1] ), .C1(\pattern_gen_portmap.n39 ), 
    .B1(\pattern_gen_portmap.rotate_delay[0] ), 
    .A1(\pattern_gen_portmap.frame_counter[2] ), 
    .D0(\pattern_gen_portmap.n5_adj_309 ), 
    .C0(\pattern_gen_portmap.rotate_delay[1] ), 
    .B0(\pattern_gen_portmap.n443 ), 
    .A0(\pattern_gen_portmap.rotate_delay[0] ), .CLK(clk), 
    .Q0(\pattern_gen_portmap.rotate_delay[0] ), 
    .Q1(\pattern_gen_portmap.rotate_delay[1] ), 
    .F0(\pattern_gen_portmap.rotate_delay_2__N_154[0] ), 
    .F1(\pattern_gen_portmap.rotate_delay_1__N_155 ));
  pattern_gen_portmap_SLICE_37 \pattern_gen_portmap.SLICE_37 ( 
    .DI0(\pattern_gen_portmap.n672[1] ), .D0(\pattern_gen_portmap.n39 ), 
    .C0(\pattern_gen_portmap.hit_piece ), 
    .B0(\pattern_gen_portmap.piece_loc_y[1] ), 
    .A0(\pattern_gen_portmap.piece_loc_y[0] ), 
    .LSR(\pattern_gen_portmap.n777 ), .CLK(\counter[24] ), 
    .Q0(\pattern_gen_portmap.n2674 ), .F0(\pattern_gen_portmap.n672[1] ));
  pattern_gen_portmap_SLICE_38 \pattern_gen_portmap.SLICE_38 ( 
    .DI1(\pattern_gen_portmap.sel_delay_1__N_158 ), 
    .DI0(\pattern_gen_portmap.sel_delay_2__N_157[0] ), 
    .D1(\pattern_gen_portmap.sel_delay[0] ), 
    .C1(\pattern_gen_portmap.sel_delay[1] ), .B1(\pattern_gen_portmap.n39 ), 
    .A1(\pattern_gen_portmap.frame_counter[2] ), 
    .D0(\pattern_gen_portmap.n5_adj_308 ), 
    .C0(\pattern_gen_portmap.sel_delay[0] ), 
    .B0(\pattern_gen_portmap.sel_delay[1] ), .A0(\pattern_gen_portmap.n443 ), 
    .CLK(clk), .Q0(\pattern_gen_portmap.sel_delay[0] ), 
    .Q1(\pattern_gen_portmap.sel_delay[1] ), 
    .F0(\pattern_gen_portmap.sel_delay_2__N_157[0] ), 
    .F1(\pattern_gen_portmap.sel_delay_1__N_158 ));
  pattern_gen_portmap_SLICE_39 \pattern_gen_portmap.SLICE_39 ( 
    .DI1(\pattern_gen_portmap.left_delay_1__N_164 ), 
    .DI0(\pattern_gen_portmap.left_delay_2__N_163[0] ), 
    .D1(\pattern_gen_portmap.n39 ), 
    .C1(\pattern_gen_portmap.frame_counter[2] ), 
    .B1(\pattern_gen_portmap.left_delay[1] ), 
    .A1(\pattern_gen_portmap.left_delay[0] ), 
    .D0(\pattern_gen_portmap.n5_adj_307 ), 
    .C0(\pattern_gen_portmap.left_delay[1] ), 
    .B0(\pattern_gen_portmap.left_delay[0] ), .A0(\pattern_gen_portmap.n443 ), 
    .CLK(clk), .Q0(\pattern_gen_portmap.left_delay[0] ), 
    .Q1(\pattern_gen_portmap.left_delay[1] ), 
    .F0(\pattern_gen_portmap.left_delay_2__N_163[0] ), 
    .F1(\pattern_gen_portmap.left_delay_1__N_164 ));
  pattern_gen_portmap_SLICE_40 \pattern_gen_portmap.SLICE_40 ( 
    .DI1(\pattern_gen_portmap.frame_counter_2__N_148[1].sig_006.FeedThruLUT ), 
    .DI0(\pattern_gen_portmap.frame_counter_2__N_148[0].sig_005.FeedThruLUT ), 
    .D1(\pattern_gen_portmap.frame_counter_2__N_148[1] ), 
    .D0(\pattern_gen_portmap.frame_counter_2__N_148[0] ), 
    .CE(\pattern_gen_portmap.n443 ), .CLK(clk), .Q0(\pattern_gen_portmap.n3 ), 
    .Q1(\pattern_gen_portmap.n2 ), 
    .F0(\pattern_gen_portmap.frame_counter_2__N_148[0].sig_005.FeedThruLUT ), 
    .F1(\pattern_gen_portmap.frame_counter_2__N_148[1].sig_006.FeedThruLUT ));
  pattern_gen_portmap_SLICE_41 \pattern_gen_portmap.SLICE_41 ( 
    .DI1(\pattern_gen_portmap.down_delay_1__N_167 ), 
    .DI0(\pattern_gen_portmap.down_delay_2__N_166[0] ), 
    .D1(\pattern_gen_portmap.down_delay[1] ), 
    .C1(\pattern_gen_portmap.frame_counter[2] ), 
    .B1(\pattern_gen_portmap.down_delay[0] ), .A1(\pattern_gen_portmap.n39 ), 
    .D0(\pattern_gen_portmap.n443 ), .C0(\pattern_gen_portmap.down_delay[1] ), 
    .B0(\pattern_gen_portmap.n5_adj_306 ), 
    .A0(\pattern_gen_portmap.down_delay[0] ), .CLK(clk), 
    .Q0(\pattern_gen_portmap.down_delay[0] ), 
    .Q1(\pattern_gen_portmap.down_delay[1] ), 
    .F0(\pattern_gen_portmap.down_delay_2__N_166[0] ), 
    .F1(\pattern_gen_portmap.down_delay_1__N_167 ));
  pattern_gen_portmap_SLICE_42 \pattern_gen_portmap.SLICE_42 ( 
    .DI0(\pattern_gen_portmap.n672[1]$n1 ), .D0(\pattern_gen_portmap.n39 ), 
    .C0(\pattern_gen_portmap.piece_loc_y[1] ), 
    .B0(\pattern_gen_portmap.hit_piece ), 
    .A0(\pattern_gen_portmap.piece_loc_y[0] ), 
    .LSR(\pattern_gen_portmap.n775 ), .CLK(\counter[24] ), 
    .Q0(\pattern_gen_portmap.n2673 ), .F0(\pattern_gen_portmap.n672[1]$n1 ));
  pattern_gen_portmap_SLICE_43 \pattern_gen_portmap.SLICE_43 ( 
    .DI1(\pattern_gen_portmap.right_delay_1__N_161 ), 
    .DI0(\pattern_gen_portmap.right_delay_2__N_160[0] ), 
    .D1(\pattern_gen_portmap.right_delay[1] ), 
    .C1(\pattern_gen_portmap.right_delay[0] ), .B1(\pattern_gen_portmap.n39 ), 
    .A1(\pattern_gen_portmap.frame_counter[2] ), 
    .D0(\pattern_gen_portmap.right_delay[0] ), 
    .C0(\pattern_gen_portmap.right_delay[1] ), .B0(\pattern_gen_portmap.n5 ), 
    .A0(\pattern_gen_portmap.n443 ), .CLK(clk), 
    .Q0(\pattern_gen_portmap.right_delay[0] ), 
    .Q1(\pattern_gen_portmap.right_delay[1] ), 
    .F0(\pattern_gen_portmap.right_delay_2__N_160[0] ), 
    .F1(\pattern_gen_portmap.right_delay_1__N_161 ));
  pattern_gen_portmap_SLICE_52 \pattern_gen_portmap.SLICE_52 ( 
    .DI1(\pattern_gen_portmap.piece_loc_x_1__N_61 ), 
    .DI0(\pattern_gen_portmap.piece_loc_x_0__N_62 ), 
    .D1(\pattern_gen_portmap.n3742 ), 
    .C1(\pattern_gen_portmap.piece_loc_x[1] ), 
    .B1(\pattern_gen_portmap.n572[1] ), .A1(\pattern_gen_portmap.n443 ), 
    .D0(\pattern_gen_portmap.n443 ), .C0(\pattern_gen_portmap.n2506 ), 
    .B0(\pattern_gen_portmap.piece_loc_x[0] ), .A0(\pattern_gen_portmap.n539 ), 
    .CLK(clk), .Q0(\pattern_gen_portmap.piece_loc_x[0] ), 
    .Q1(\pattern_gen_portmap.piece_loc_x[1] ), 
    .F0(\pattern_gen_portmap.piece_loc_x_0__N_62 ), 
    .F1(\pattern_gen_portmap.piece_loc_x_1__N_61 ));
  pattern_gen_portmap_SLICE_55 \pattern_gen_portmap.SLICE_55 ( 
    .DI0(\pattern_gen_portmap.rotate_delay_2__N_154[2] ), 
    .D0(\pattern_gen_portmap.rotate_delay[1] ), 
    .C0(\pattern_gen_portmap.rotate_delay[2] ), 
    .B0(\pattern_gen_portmap.rotate_delay[0] ), 
    .A0(\pattern_gen_portmap.n443 ), .CLK(clk), 
    .Q0(\pattern_gen_portmap.rotate_delay[2] ), 
    .F0(\pattern_gen_portmap.rotate_delay_2__N_154[2] ));
  pattern_gen_portmap_SLICE_58 \pattern_gen_portmap.SLICE_58 ( 
    .DI1(\pattern_gen_portmap.piece_shape_15__N_69[0]$n4 ), 
    .DI0(\pattern_gen_portmap.piece_shape_15__N_69[1]$n3 ), 
    .D1(\pattern_gen_portmap.piece_code[0] ), 
    .C1(\pattern_gen_portmap.n503[0] ), 
    .D0(\pattern_gen_portmap.piece_code[1] ), 
    .C0(\pattern_gen_portmap.piece_code[0] ), 
    .B0(\pattern_gen_portmap.n503[0] ), .CLK(clk), 
    .Q0(\pattern_gen_portmap.piece_code[1] ), 
    .Q1(\pattern_gen_portmap.piece_code[0] ), 
    .F0(\pattern_gen_portmap.piece_shape_15__N_69[1]$n3 ), 
    .F1(\pattern_gen_portmap.piece_shape_15__N_69[0]$n4 ));
  pattern_gen_portmap_SLICE_61 \pattern_gen_portmap.SLICE_61 ( 
    .DI0(\pattern_gen_portmap.n672[2] ), .D0(\pattern_gen_portmap.n575[2] ), 
    .C0(\pattern_gen_portmap.n39 ), .B0(\pattern_gen_portmap.hit_piece ), 
    .A0(\pattern_gen_portmap.piece_loc_y[2] ), 
    .LSR(\pattern_gen_portmap.n774 ), .CLK(\counter[24] ), 
    .Q0(\pattern_gen_portmap.n2670 ), .F0(\pattern_gen_portmap.n672[2] ));
  pattern_gen_portmap_SLICE_63 \pattern_gen_portmap.SLICE_63 ( 
    .DI0(\pattern_gen_portmap.n672[3] ), 
    .D0(\pattern_gen_portmap.piece_loc_y[3] ), 
    .C0(\pattern_gen_portmap.n575[3] ), .B0(\pattern_gen_portmap.n39 ), 
    .A0(\pattern_gen_portmap.hit_piece ), .LSR(\pattern_gen_portmap.n771 ), 
    .CLK(\counter[24] ), .Q0(\pattern_gen_portmap.n2666 ), 
    .F0(\pattern_gen_portmap.n672[3] ));
  pattern_gen_portmap_SLICE_64 \pattern_gen_portmap.SLICE_64 ( 
    .DI0(\pattern_gen_portmap.n672[3]$n7 ), 
    .D0(\pattern_gen_portmap.piece_loc_y[3] ), 
    .C0(\pattern_gen_portmap.n575[3] ), .B0(\pattern_gen_portmap.hit_piece ), 
    .A0(\pattern_gen_portmap.n39 ), .LSR(\pattern_gen_portmap.n769 ), 
    .CLK(\counter[24] ), .Q0(\pattern_gen_portmap.n2665 ), 
    .F0(\pattern_gen_portmap.n672[3]$n7 ));
  pattern_gen_portmap_SLICE_65 \pattern_gen_portmap.SLICE_65 ( 
    .DI1(\pattern_gen_portmap.piece_loc_y_3__N_63[2] ), 
    .DI0(\pattern_gen_portmap.piece_loc_y_3__N_63[3] ), 
    .D1(\pattern_gen_portmap.n2669 ), .C1(\pattern_gen_portmap.n6999 ), 
    .B1(\pattern_gen_portmap.n2670 ), .D0(\pattern_gen_portmap.n6996 ), 
    .C0(\pattern_gen_portmap.n2665 ), .A0(\pattern_gen_portmap.n2666 ), 
    .CLK(clk), .Q0(\pattern_gen_portmap.piece_loc_y[3] ), 
    .Q1(\pattern_gen_portmap.piece_loc_y[2] ), 
    .F0(\pattern_gen_portmap.piece_loc_y_3__N_63[3] ), 
    .F1(\pattern_gen_portmap.piece_loc_y_3__N_63[2] ));
  pattern_gen_portmap_SLICE_67 \pattern_gen_portmap.SLICE_67 ( 
    .DI1(\pattern_gen_portmap.piece_loc_y_3__N_63[0] ), 
    .DI0(\pattern_gen_portmap.piece_loc_y_3__N_63[1] ), 
    .D1(\pattern_gen_portmap.n2661 ), .C1(\pattern_gen_portmap.n2662 ), 
    .B1(\pattern_gen_portmap.n7005 ), .D0(\pattern_gen_portmap.n7002 ), 
    .C0(\pattern_gen_portmap.n2673 ), .B0(\pattern_gen_portmap.n2674 ), 
    .CLK(clk), .Q0(\pattern_gen_portmap.piece_loc_y[1] ), 
    .Q1(\pattern_gen_portmap.piece_loc_y[0] ), 
    .F0(\pattern_gen_portmap.piece_loc_y_3__N_63[1] ), 
    .F1(\pattern_gen_portmap.piece_loc_y_3__N_63[0] ));
  pattern_gen_portmap_SLICE_68 \pattern_gen_portmap.SLICE_68 ( 
    .DI0(\pattern_gen_portmap.n672[0] ), .D0(\pattern_gen_portmap.n39 ), 
    .C0(\pattern_gen_portmap.hit_piece ), 
    .A0(\pattern_gen_portmap.piece_loc_y[0] ), 
    .LSR(\pattern_gen_portmap.n780 ), .CLK(\counter[24] ), 
    .Q0(\pattern_gen_portmap.n2662 ), .F0(\pattern_gen_portmap.n672[0] ));
  pattern_gen_portmap_SLICE_69 \pattern_gen_portmap.SLICE_69 ( 
    .DI0(\pattern_gen_portmap.n672[0]$n8 ), .D0(\pattern_gen_portmap.n39 ), 
    .C0(\pattern_gen_portmap.hit_piece ), 
    .B0(\pattern_gen_portmap.piece_loc_y[0] ), 
    .LSR(\pattern_gen_portmap.n778 ), .CLK(\counter[24] ), 
    .Q0(\pattern_gen_portmap.n2661 ), .F0(\pattern_gen_portmap.n672[0]$n8 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_72 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_72 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc_1__2__N_171 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][1] ), 
    .B1(\pattern_gen_portmap.piece_loc_y[2] ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .D0(\pattern_gen_portmap.piece_loc_y[1] ), .C0(down_button), 
    .B0(move_down_auto), .A0(\pattern_gen_portmap.piece_loc_y[0] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][1] ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n566[2] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_73 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_73 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc_1__2__N_171 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n6 ), 
    .B1(\pattern_gen_portmap.piece_loc_y[3] ), 
    .A1(\pattern_gen_portmap.piece_loc_y[2] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][1] ), 
    .C0(move_down_auto), .B0(\pattern_gen_portmap.piece_loc_y[0] ), 
    .A0(down_button), .F0(\pattern_gen_portmap.bottom_check_portmap.n6 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n279[5] ));
  pattern_gen_portmap_SLICE_74 \pattern_gen_portmap.SLICE_74 ( 
    .D1(\pattern_gen_portmap.rgb_c_3_N_245[2] ), 
    .C1(\pattern_gen_portmap.rgb_c_2_N_252 ), .B1(rgb_c_0_N_258), 
    .A1(\pattern_gen_portmap.rgb_c_0_N_259 ), 
    .D0(\pattern_gen_portmap.collision_left_N_286 ), 
    .C0(\pattern_gen_portmap.n3764 ), 
    .B0(\pattern_gen_portmap.collision_N_285 ), 
    .A0(\pattern_gen_portmap.hit_piece ), 
    .F0(\pattern_gen_portmap.rgb_c_2_N_252 ), .F1(rgb_c_2));
  pattern_gen_portmap_bottom_check_portmap_SLICE_75 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_75 ( 
    .D1(\pattern_gen_portmap.n303_adj_313 ), 
    .C1(\pattern_gen_portmap.collision_N_285 ), 
    .B1(\pattern_gen_portmap.rgb_c_1_N_253 ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.collision_right_N_287 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.collision_right_N_288 ), 
    .B0(\pattern_gen_portmap.collision_left_N_286 ), 
    .A0(\pattern_gen_portmap.hit_piece ), 
    .F0(\pattern_gen_portmap.collision_N_285 ), 
    .F1(\pattern_gen_portmap.rgb_c_1_N_256 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_76 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_76 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n4_adj_304 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n566[3] ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.n2602 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][3] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][2] ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][1] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n566[3] ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_2__N_215 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_77 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_77 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n595[5] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n6727 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_1__N_222 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][1] ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.n566[3] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.n566[2] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n6727 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n6147 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_78 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_78 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc_1__2__N_171 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n428[3] ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][1] ), 
    .A1(\pattern_gen_portmap.piece_loc_y[2] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.n2045 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc_1__2__N_171 ), 
    .B0(\pattern_gen_portmap.piece_loc_y[2] ), 
    .A0(\pattern_gen_portmap.piece_loc_y[3] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n428[3] ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n6159 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_80 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_80 ( 
    .D1(\nes_controller_portmap.sel_N_272 ), .C1(right_button), 
    .A1(\nes_controller_portmap.shift_reg[0] ), 
    .D0(\pattern_gen_portmap.piece_loc_x[1] ), 
    .C0(\pattern_gen_portmap.piece_loc_x[0] ), .B0(left_button), 
    .A0(right_button), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n6_adj_305 ), 
    .F1(right_button));
  pattern_gen_portmap_bottom_check_portmap_SLICE_81 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_81 ( 
    .D1(\pattern_gen_portmap.piece_loc_x[0] ), 
    .C1(\pattern_gen_portmap.piece_loc_x[1] ), .B1(right_button), 
    .A1(left_button), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.n6_adj_305 ), 
    .C0(right_button), .B0(left_button), 
    .A0(\pattern_gen_portmap.piece_loc_x[2] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][1] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_83 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_83 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n595[5] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n619[4] ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_1__N_222 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][1] ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.n566[3] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.n566[2] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n619[4] ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_0__N_225 ));
  vga_portmap_SLICE_84 \vga_portmap.SLICE_84 ( .D1(\col[4] ), 
    .C1(\vga_portmap.n6169 ), .B1(\col[6] ), .A1(\row[5] ), .C0(\row[4] ), 
    .B0(\col[5] ), .A0(\col[6] ), .F0(\vga_portmap.n6169 ), .F1(n77));
  pattern_gen_portmap_bottom_check_portmap_SLICE_87 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_87 ( 
    .D1(\pattern_gen_portmap.piece_loc_x[0] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n135[5] ), .B1(left_button), 
    .A1(right_button), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][1] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc_1__2__N_171 ), 
    .B0(\pattern_gen_portmap.piece_loc_y[3] ), 
    .A0(\pattern_gen_portmap.piece_loc_y[2] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n135[5] ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n6153 ));
  nes_controller_portmap_SLICE_88 \nes_controller_portmap.SLICE_88 ( 
    .C1(left_button), .A1(right_button), 
    .D0(\nes_controller_portmap.shift_reg[1] ), .C0(left_button), 
    .A0(\nes_controller_portmap.sel_N_272 ), .F0(left_button), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc_0__0__N_177 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_89 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_89 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n6158 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.n2510 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][1] ), 
    .D0(\pattern_gen_portmap.piece_loc_x[0] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.n451[5] ), .B0(left_button), 
    .A0(right_button), .F0(\pattern_gen_portmap.bottom_check_portmap.n6158 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3_1__N_205 ));
  nes_controller_portmap_SLICE_90 \nes_controller_portmap.SLICE_90 ( 
    .D1(down_button), .C1(\nes_controller_portmap.sel_N_272 ), 
    .B1(\nes_controller_portmap.shift_reg[2] ), .D0(\NEScount[3] ), 
    .C0(\nes_controller_portmap.n6 ), .B0(\NEScount[0] ), .A0(\NEScount[2] ), 
    .F0(\nes_controller_portmap.sel_N_272 ), .F1(down_button));
  pattern_gen_portmap_bottom_check_portmap_SLICE_91 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_91 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_1__N_222 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n5_adj_303 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.n566[3] ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.n2037 ), .D0(move_down_auto), 
    .C0(down_button), .B0(\pattern_gen_portmap.piece_loc_y[0] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n5_adj_303 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n6142 ));
  nes_controller_portmap_SLICE_92 \nes_controller_portmap.SLICE_92 ( 
    .D1(\pattern_gen_portmap.rotate_delay[2] ), .C1(rotate_out_c), 
    .D0(rotate_out_c), .C0(\nes_controller_portmap.sel_N_272 ), 
    .B0(\nes_controller_portmap.shift_reg[3] ), .F0(rotate_out_c), 
    .F1(\pattern_gen_portmap.n5_adj_309 ));
  pattern_gen_portmap_SLICE_93 \pattern_gen_portmap.SLICE_93 ( 
    .D1(\pattern_gen_portmap.rotate_delay[1] ), 
    .C1(\pattern_gen_portmap.n5950 ), .B1(\pattern_gen_portmap.n443 ), 
    .A1(rotate_out_c), .D0(\pattern_gen_portmap.rotate_delay[0] ), 
    .C0(\pattern_gen_portmap.rotate_delay[2] ), 
    .F0(\pattern_gen_portmap.n5950 ), .F1(\pattern_gen_portmap.n303 ));
  nes_controller_portmap_SLICE_94 \nes_controller_portmap.SLICE_94 ( 
    .D1(\pattern_gen_portmap.n5934 ), .C1(sel), 
    .B1(\pattern_gen_portmap.n443 ), .A1(\pattern_gen_portmap.sel_delay[0] ), 
    .D0(sel), .C0(\nes_controller_portmap.sel_N_272 ), 
    .A0(\nes_controller_portmap.shift_reg[5] ), .F0(sel), 
    .F1(\pattern_gen_portmap.n503[0] ));
  pattern_gen_portmap_SLICE_95 \pattern_gen_portmap.SLICE_95 ( 
    .D0(\pattern_gen_portmap.sel_delay[2] ), .C0(sel), 
    .F0(\pattern_gen_portmap.n5_adj_308 ));
  pattern_gen_portmap_SLICE_96 \pattern_gen_portmap.SLICE_96 ( 
    .D1(\pattern_gen_portmap.n6_adj_318 ), .C1(\pattern_gen_portmap.n233[3] ), 
    .B1(\pattern_gen_portmap.piece_loc_x[3] ), .A1(\col[7] ), 
    .D0(\pattern_gen_portmap.piece_loc_x[2] ), 
    .C0(\pattern_gen_portmap.piece_loc_x[3] ), 
    .B0(\pattern_gen_portmap.piece_loc_x[0] ), 
    .A0(\pattern_gen_portmap.piece_loc_x[1] ), 
    .F0(\pattern_gen_portmap.n233[3] ), .F1(\pattern_gen_portmap.n11_adj_320 ));
  pattern_gen_portmap_SLICE_98 \pattern_gen_portmap.SLICE_98 ( 
    .D1(\pattern_gen_portmap.n1[2] ), .C1(\pattern_gen_portmap.n1[1] ), 
    .B1(\pattern_gen_portmap.n6075 ), .A1(\pattern_gen_portmap.n6074 ), 
    .D0(\pattern_gen_portmap.piece_loc_x[0] ), 
    .C0(\pattern_gen_portmap.piece_loc_x[1] ), .B0(\col[4] ), .A0(\col[5] ), 
    .F0(\pattern_gen_portmap.n1[1] ), .F1(\pattern_gen_portmap.n6539 ));
  pattern_gen_portmap_SLICE_99 \pattern_gen_portmap.SLICE_99 ( 
    .D1(\pattern_gen_portmap.n6539 ), .C1(\pattern_gen_portmap.n6071 ), 
    .B1(\pattern_gen_portmap.n1[2] ), .A1(\pattern_gen_portmap.n6072 ), 
    .D0(\col[4] ), .C0(\pattern_gen_portmap.piece_shape[0] ), 
    .B0(\pattern_gen_portmap.piece_loc_x[0] ), 
    .A0(\pattern_gen_portmap.piece_shape[1] ), 
    .F0(\pattern_gen_portmap.n6071 ), .F1(\pattern_gen_portmap.n6542 ));
  pattern_gen_portmap_SLICE_100 \pattern_gen_portmap.SLICE_100 ( 
    .D1(\pattern_gen_portmap.n575[3] ), 
    .C1(\pattern_gen_portmap.piece_loc_y[3] ), 
    .A1(\pattern_gen_portmap.n572_2 ), 
    .D0(\pattern_gen_portmap.piece_loc_y[3] ), 
    .C0(\pattern_gen_portmap.piece_loc_y[1] ), 
    .B0(\pattern_gen_portmap.piece_loc_y[2] ), 
    .A0(\pattern_gen_portmap.piece_loc_y[0] ), 
    .F0(\pattern_gen_portmap.n575[3] ), .F1(\pattern_gen_portmap.n585[3] ));
  pattern_gen_portmap_SLICE_102 \pattern_gen_portmap.SLICE_102 ( 
    .D1(\pattern_gen_portmap.piece_loc_x[2] ), 
    .C1(\pattern_gen_portmap.piece_loc_x[0] ), 
    .A1(\pattern_gen_portmap.piece_loc_x[1] ), .D0(\pattern_gen_portmap.n539 ), 
    .C0(\pattern_gen_portmap.n2506 ), 
    .B0(\pattern_gen_portmap.piece_loc_x[0] ), 
    .F0(\pattern_gen_portmap.n3742 ), .F1(\pattern_gen_portmap.n233[2] ));
  pattern_gen_portmap_SLICE_103 \pattern_gen_portmap.SLICE_103 ( 
    .D0(\pattern_gen_portmap.n3742 ), .C0(\pattern_gen_portmap.n4_adj_321 ), 
    .B0(\pattern_gen_portmap.n539 ), .A0(\pattern_gen_portmap.n443 ), 
    .F0(\pattern_gen_portmap.n4 ));
  pattern_gen_portmap_SLICE_104 \pattern_gen_portmap.SLICE_104 ( 
    .D1(\pattern_gen_portmap.n6080 ), .C1(\pattern_gen_portmap.n6581 ), 
    .B1(\pattern_gen_portmap.n6081 ), .A1(\pattern_gen_portmap.n1[2] ), 
    .D0(\pattern_gen_portmap.n6120 ), .C0(\pattern_gen_portmap.n6119 ), 
    .B0(\pattern_gen_portmap.n1[2] ), .A0(\pattern_gen_portmap.n1[1] ), 
    .F0(\pattern_gen_portmap.n6581 ), .F1(\pattern_gen_portmap.n6584 ));
  pattern_gen_portmap_SLICE_106 \pattern_gen_portmap.SLICE_106 ( 
    .D0(\pattern_gen_portmap.rgb_c_1_N_255 ), 
    .C0(\pattern_gen_portmap.rgb_c_1_N_256 ), .B0(rgb_c_0_N_258), 
    .A0(\pattern_gen_portmap.rgb_c_1_N_253 ), .F0(rgb_c_1));
  pattern_gen_portmap_SLICE_108 \pattern_gen_portmap.SLICE_108 ( 
    .D1(\pattern_gen_portmap.n344 ), .C1(\pattern_gen_portmap.rgb_c_3_N_248 ), 
    .B1(\pattern_gen_portmap.rgb_c_1_N_253 ), 
    .D0(\pattern_gen_portmap.n303_adj_313 ), 
    .C0(\pattern_gen_portmap.rgb_c_1_N_253 ), 
    .B0(\pattern_gen_portmap.collision_left_N_286 ), 
    .A0(\pattern_gen_portmap.hit_piece ), 
    .F0(\pattern_gen_portmap.rgb_c_3_N_248 ), 
    .F1(\pattern_gen_portmap.rgb_c_4_N_241[4] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_110 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_110 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n4_adj_304 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n2602 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.n566[3] ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][1] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.n6 ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.n566[2] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.n566[3] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n2602 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_1__N_219 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_112 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_112 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.piece_right_col[1] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n4 ), 
    .B1(\pattern_gen_portmap.piece_loc_x[3] ), 
    .A1(\pattern_gen_portmap.piece_loc_x[2] ), 
    .D0(\pattern_gen_portmap.piece_loc_x[0] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.piece_right_col[0] ), 
    .B0(\pattern_gen_portmap.piece_loc_x[1] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.piece_right_col[1] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n4 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.collision_right_N_288 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_114 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_114 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_0__N_224 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_0__N_223 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_0__N_225 ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.n6164 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.n4_adj_296 ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][1] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_0__N_223 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4[0] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_116 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_116 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3_0__N_209 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3_0__N_208 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3_0__N_210 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.n6159 ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][1] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.n6160 ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3_0__N_208 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3[0] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_119 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_119 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4[3] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3[1] ), 
    .B1(\pattern_gen_portmap.piece_shape[5] ), 
    .A1(\pattern_gen_portmap.piece_shape[3] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3_1__N_205 ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3_1__N_206 ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3_1__N_207 ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3[1] ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.hit_piece_N_295 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_120 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_120 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3_1__N_207 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3_3__N_202 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3_3__N_203 ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3_1__N_206 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.n5 ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][1] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3_3__N_202 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3[3] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_122 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_122 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n3722 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n6745 ), 
    .B1(\pattern_gen_portmap.piece_loc_x[1] ), 
    .A1(\pattern_gen_portmap.piece_loc_x[2] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.piece_right_col_0__N_234 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.piece_right_col_0__N_236 ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.piece_left_col_0__N_230 ), 
    .A0(\pattern_gen_portmap.piece_loc_x[0] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n6745 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n1837 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_123 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_123 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n1837 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n4_adj_297 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.n3722 ), 
    .A1(\pattern_gen_portmap.piece_loc_x[3] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.piece_left_col[0] ), 
    .B0(\pattern_gen_portmap.piece_loc_x[1] ), 
    .A0(\pattern_gen_portmap.piece_loc_x[0] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n4_adj_297 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n5228 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_124 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_124 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_1__N_185 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_1__N_184 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_1__N_186 ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.n1988 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.n6153 ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][1] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_1__N_184 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1[1] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_126 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_126 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.piece_left_col[0] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n3722 ), 
    .B1(\pattern_gen_portmap.piece_loc_x[1] ), 
    .A1(\pattern_gen_portmap.piece_loc_x[0] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.piece_right_col_0__N_234 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.piece_left_col_0__N_230 ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n3722 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n4_adj_298 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_127 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_127 ( 
    .D0(\pattern_gen_portmap.bottom_check_portmap.n4_adj_298 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.n5228 ), 
    .B0(\pattern_gen_portmap.piece_loc_x[2] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.n3722 ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n5922 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_128 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_128 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_2__N_182 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_2__N_181 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_2__N_183 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.n5_adj_299 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_0__N_188 ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][1] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_2__N_181 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1[2] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_130 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_130 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n5_adj_299 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_1__N_185 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][1] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.n135[5] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.n153[4] ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_1__N_185 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_3__N_178 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_131 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_131 ( 
    .D1(\pattern_gen_portmap.piece_shape[9] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1[3] ), 
    .B1(\pattern_gen_portmap.piece_shape[15] ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2[1] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_3__N_179 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_3__N_178 ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_1__N_186 ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1[3] ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n24 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_132 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_132 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_0__N_200 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_0__N_199 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_0__N_201 ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.n6137 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.n6136 ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][1] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_0__N_199 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2[0] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_134 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_134 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n5_adj_301 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n6129 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][1] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.n303_2[4] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.n279[5] ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.n247 ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n6129 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_3__N_190 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_135 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_135 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_1__N_198 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_3__N_190 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_3__N_191 ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.n255[7] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.n247 ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.n303_2[4] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_1__N_198 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2[3] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_136 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_136 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_2__N_194 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_2__N_193 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_2__N_195 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.n6133 ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][1] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.n5_adj_301 ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_2__N_193 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2[2] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_138 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_138 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_1__N_197 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_1__N_196 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_1__N_198 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.n348[0] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.n6134 ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][1] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_1__N_196 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2[1] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_140 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_140 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_0__N_189 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_0__N_187 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_0__N_188 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.n6132 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.n4_adj_302 ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][1] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_0__N_187 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1[0] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_143 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_143 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_1__N_222 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_3__N_212 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_3__N_211 ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.n6147 ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.n378[0] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][1] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_3__N_212 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4[3] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_144 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_144 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n1464 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][3] ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][2] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.n153[4] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][2] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][3] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_3__N_179 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_1__N_186 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_145 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_145 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n2045 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][3] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc_1__2__N_171 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][1] ), 
    .B0(\pattern_gen_portmap.piece_loc_y[2] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n2045 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n153[4] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_146 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_146 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n2045 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n428[2] ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][3] ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][1] ), 
    .D0(\pattern_gen_portmap.piece_loc_y[2] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc_1__2__N_171 ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][1] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n428[2] ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n451[5] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_148 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_148 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n343[1] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n255[7] ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.n247 ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][3] ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][2] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][1] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n255[7] ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_3__N_191 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_149 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_149 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n343[2] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n343[1] ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.n247 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.n1988 ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n343[1] ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_2__N_194 ));
  vga_portmap_SLICE_150 \vga_portmap.SLICE_150 ( .D1(\row[8] ), .C1(n2523), 
    .B1(\vga_portmap.n8 ), .A1(\vga_portmap.col_0__N_50 ), .D0(\row[7] ), 
    .C0(\row[6] ), .B0(\row[5] ), .F0(n2523), .F1(\vga_portmap.row_0__N_30 ));
  vga_portmap_SLICE_151 \vga_portmap.SLICE_151 ( .D1(\row[9] ), 
    .C1(\vga_portmap.n5944 ), .B1(\vga_portmap.row[3]_2 ), .A1(n2534), 
    .D0(\vga_portmap.row[2]_2 ), .C0(\vga_portmap.row[0]_2 ), 
    .F0(\vga_portmap.n5944 ), .F1(\vga_portmap.n8 ));
  vga_portmap_SLICE_152 \vga_portmap.SLICE_152 ( .D0(\col[7] ), .C0(n2459), 
    .B0(\col[8] ), .A0(\col[5] ), .F0(\vga_portmap.col_0__N_50 ));
  vga_portmap_SLICE_153 \vga_portmap.SLICE_153 ( .D1(\vga_portmap.col[2]_2 ), 
    .C1(\vga_portmap.n10 ), .B1(\vga_portmap.col[3]_2 ), .A1(\col[9] ), 
    .D0(\vga_portmap.col[1]_2 ), .C0(\col[4] ), .B0(\col[6] ), 
    .A0(\vga_portmap.col[0]_2 ), .F0(\vga_portmap.n10 ), .F1(n2459));
  pattern_gen_portmap_SLICE_155 \pattern_gen_portmap.SLICE_155 ( 
    .D1(\pattern_gen_portmap.n11_adj_320 ), 
    .C1(\pattern_gen_portmap.n12_adj_319 ), .B1(\pattern_gen_portmap.n16 ), 
    .A1(\row[9] ), .D0(n3598), .C0(\pattern_gen_portmap.n6079 ), .B0(\row[8] ), 
    .A0(n2523), .F0(\pattern_gen_portmap.n12_adj_319 ), 
    .F1(\pattern_gen_portmap.rgb_c_0_N_259 ));
  vga_portmap_SLICE_156 \vga_portmap.SLICE_156 ( .D1(\vga_portmap.row[3]_2 ), 
    .C1(n2534), .B1(\vga_portmap.row[2]_2 ), .A1(\vga_portmap.row[0]_2 ), 
    .D0(\row[1] ), .B0(\row[4] ), .F0(n2534), .F1(n3598));
  pattern_gen_portmap_SLICE_157 \pattern_gen_portmap.SLICE_157 ( 
    .D1(\pattern_gen_portmap.frame_counter[2] ), 
    .C1(\pattern_gen_portmap.n39 ), .A1(\pattern_gen_portmap.piece_loc_x[1] ), 
    .D0(n3598), .C0(\pattern_gen_portmap.n12 ), .B0(n2459), .A0(\col[7] ), 
    .F0(\pattern_gen_portmap.n39 ), .F1(\pattern_gen_portmap.n4_adj_321 ));
  vga_portmap_SLICE_158 \vga_portmap.SLICE_158 ( .D1(\vga_portmap.n8_adj_322 ), 
    .C1(n85), .B1(\row[4] ), .A1(\row[8] ), .D0(\row[5] ), .C0(\row[7] ), 
    .B0(\row[6] ), .F0(n85), .F1(\vga_portmap.vsync_c_N_263 ));
  pattern_gen_portmap_SLICE_159 \pattern_gen_portmap.SLICE_159 ( .D1(n98), 
    .C1(\pattern_gen_portmap.n6128 ), .B1(n77), .A1(\col[7] ), .D0(n102), 
    .C0(n85), .B0(\col[4] ), .A0(\row[4] ), .F0(\pattern_gen_portmap.n6128 ), 
    .F1(\pattern_gen_portmap.n303_adj_313 ));
  vga_portmap_SLICE_161 \vga_portmap.SLICE_161 ( .D1(\col[5] ), 
    .C1(\vga_portmap.n79 ), .B1(\col[8] ), .A1(\col[7] ), 
    .D0(\vga_portmap.n10 ), .C0(\vga_portmap.col[2]_2 ), 
    .A0(\vga_portmap.col[3]_2 ), .F0(\vga_portmap.n79 ), 
    .F1(\vga_portmap.n3772 ));
  vga_portmap_SLICE_162 \vga_portmap.SLICE_162 ( .D1(\vga_portmap.n3772 ), 
    .C1(\vga_portmap.n3790 ), .B1(\row[9] ), .A1(\col[9] ), .D0(vsync_c_N_264), 
    .C0(n3598), .F0(\vga_portmap.n3790 ), .F1(rgb_c_0_N_258));
  vga_portmap_SLICE_163 \vga_portmap.SLICE_163 ( .D1(\row[9] ), 
    .C1(vsync_c_N_264), .B1(\col[8] ), .A1(\col[5] ), .D0(\row[7] ), 
    .C0(\row[6] ), .B0(\row[5] ), .A0(\row[8] ), .F0(vsync_c_N_264), 
    .F1(\pattern_gen_portmap.n12 ));
  vga_portmap_SLICE_166 \vga_portmap.SLICE_166 ( .D1(\col[9] ), .C1(n102), 
    .B1(\col[7] ), .A1(\col[8] ), .D0(\col[5] ), .C0(\col[6] ), .F0(n102), 
    .F1(\pattern_gen_portmap.n3702 ));
  vga_portmap_SLICE_168 \vga_portmap.SLICE_168 ( .D1(\col[8] ), 
    .C1(\vga_portmap.hsync_c_N_261 ), .B1(\col[7] ), .A1(\col[9] ), 
    .D0(\col[6] ), .C0(\col[4] ), .A0(\col[5] ), 
    .F0(\vga_portmap.hsync_c_N_261 ), .F1(hsync_c));
  vga_portmap_SLICE_170 \vga_portmap.SLICE_170 ( .D0(\row[7] ), .C0(\row[6] ), 
    .F0(n98));
  vga_portmap_SLICE_172 \vga_portmap.SLICE_172 ( .D0(\vga_portmap.row[3]_2 ), 
    .C0(\vga_portmap.row[2]_2 ), .F0(\vga_portmap.n8_adj_322 ));
  vga_portmap_SLICE_174 \vga_portmap.SLICE_174 ( 
    .D1(\vga_portmap.vsync_c_N_263 ), .C1(\vga_portmap.vsync_c_N_262 ), 
    .B1(vsync_c_N_264), .A1(\row[9] ), .D0(\row[1] ), 
    .C0(\vga_portmap.row[2]_2 ), .B0(\vga_portmap.row[3]_2 ), .A0(\row[4] ), 
    .F0(\vga_portmap.vsync_c_N_262 ), .F1(vsync_c));
  nes_controller_portmap_SLICE_176 \nes_controller_portmap.SLICE_176 ( 
    .D1(\clock_manager_portmap.n5774 ), .C1(\NEScount[2] ), .B1(\NEScount[4] ), 
    .A1(\NEScount[3] ), .D0(\NEScount[3] ), .C0(NESclk), 
    .B0(\nes_controller_portmap.ctrlr_clk_c_N_267 ), .F0(ctrlr_clk_c), 
    .F1(\clock_manager_portmap.move_down_auto_N_289 ));
  nes_controller_portmap_SLICE_177 \nes_controller_portmap.SLICE_177 ( 
    .D1(\NEScount[1] ), .C1(\nes_controller_portmap.ctrlr_clk_c_N_267 ), 
    .D0(\NEScount[5] ), .C0(\NEScount[7] ), .B0(\NEScount[4] ), 
    .A0(\NEScount[6] ), .F0(\nes_controller_portmap.ctrlr_clk_c_N_267 ), 
    .F1(\nes_controller_portmap.n6 ));
  nes_controller_portmap_SLICE_178 \nes_controller_portmap.SLICE_178 ( 
    .D1(\clock_manager_portmap.counter[6] ), .C1(ctrlr_latch_c_N_266), 
    .B1(NESclk), .A1(\clock_manager_portmap.counter[5] ), .D0(\NEScount[1] ), 
    .B0(\NEScount[0] ), .F0(ctrlr_latch_c_N_266), 
    .F1(\clock_manager_portmap.n5774 ));
  nes_controller_portmap_SLICE_180 \nes_controller_portmap.SLICE_180 ( 
    .D1(\NEScount[5] ), .C1(\nes_controller_portmap.ctrlr_latch_c_N_265 ), 
    .B1(ctrlr_latch_c_N_266), .A1(\NEScount[2] ), .D0(\NEScount[3] ), 
    .C0(\NEScount[4] ), .B0(\NEScount[6] ), .A0(\NEScount[7] ), 
    .F0(\nes_controller_portmap.ctrlr_latch_c_N_265 ), .F1(ctrlr_latch_c));
  clock_manager_portmap_SLICE_184 \clock_manager_portmap.SLICE_184 ( 
    .D0(\NEScount[7] ), .C0(\NEScount[6] ), 
    .F0(\clock_manager_portmap.move_down_auto_N_291 ));
  clock_manager_portmap_SLICE_185 \clock_manager_portmap.SLICE_185 ( 
    .D1(\pattern_gen_portmap.piece_loc_y[1] ), .C1(move_down_auto), 
    .B1(\pattern_gen_portmap.piece_loc_y[0] ), .A1(down_button), 
    .D0(\clock_manager_portmap.move_down_auto_N_289 ), 
    .C0(\clock_manager_portmap.move_down_auto_N_290 ), .B0(\NEScount[5] ), 
    .A0(\clock_manager_portmap.move_down_auto_N_291 ), .F0(move_down_auto), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc_1__2__N_171 ));
  clock_manager_portmap_SLICE_186 \clock_manager_portmap.SLICE_186 ( 
    .D0(\clock_manager_portmap.counter[18] ), 
    .C0(\clock_manager_portmap.counter[17] ), 
    .B0(\clock_manager_portmap.counter[19] ), .F0(\clock_manager_portmap.n14 ));
  clock_manager_portmap_SLICE_187 \clock_manager_portmap.SLICE_187 ( 
    .D1(\clock_manager_portmap.n14 ), .C1(\clock_manager_portmap.n15 ), 
    .B1(\clock_manager_portmap.counter[20] ), 
    .A1(\clock_manager_portmap.counter[16] ), 
    .D0(\clock_manager_portmap.counter[21] ), 
    .C0(\clock_manager_portmap.counter[22] ), 
    .B0(\clock_manager_portmap.counter[23] ), .A0(\counter[24] ), 
    .F0(\clock_manager_portmap.n15 ), 
    .F1(\clock_manager_portmap.move_down_auto_N_290 ));
  pattern_gen_portmap_SLICE_188 \pattern_gen_portmap.SLICE_188 ( 
    .D1(\pattern_gen_portmap.piece_loc_y[0] ), .C1(\row[4] ), 
    .D0(\pattern_gen_portmap.n7005 ), 
    .C0(\pattern_gen_portmap.piece_loc_y[0] ), .B0(\pattern_gen_portmap.n443 ), 
    .A0(\pattern_gen_portmap.n572_2 ), .F0(\pattern_gen_portmap.n7005 ), 
    .F1(\pattern_gen_portmap.n2399 ));
  pattern_gen_portmap_SLICE_189 \pattern_gen_portmap.SLICE_189 ( 
    .DI1(\pattern_gen_portmap.frame_counter_2__N_147.sig_007.FeedThruLUT ), 
    .D1(\pattern_gen_portmap.n39 ), 
    .C1(\pattern_gen_portmap.frame_counter[2] ), 
    .D0(\pattern_gen_portmap.frame_counter[2] ), 
    .C0(\pattern_gen_portmap.n39 ), 
    .LSR(\pattern_gen_portmap.frame_counter_2__N_148[2] ), .CLK(clk), 
    .Q1(\pattern_gen_portmap.frame_counter[2] ), 
    .F0(\pattern_gen_portmap.n443 ), 
    .F1(\pattern_gen_portmap.frame_counter_2__N_147.sig_007.FeedThruLUT ));
  pattern_gen_portmap_SLICE_190 \pattern_gen_portmap.SLICE_190 ( 
    .D1(\pattern_gen_portmap.piece_loc_y[2] ), 
    .C1(\pattern_gen_portmap.piece_loc_y[1] ), 
    .B1(\pattern_gen_portmap.piece_loc_y[0] ), 
    .D0(\pattern_gen_portmap.piece_loc_y[1] ), 
    .C0(\pattern_gen_portmap.piece_loc_y[2] ), 
    .A0(\pattern_gen_portmap.piece_loc_y[0] ), 
    .F0(\pattern_gen_portmap.n1018 ), .F1(\pattern_gen_portmap.n576[2] ));
  pattern_gen_portmap_SLICE_191 \pattern_gen_portmap.SLICE_191 ( 
    .D1(\pattern_gen_portmap.n3782 ), .C1(\pattern_gen_portmap.n247 ), 
    .B1(\pattern_gen_portmap.n233[2] ), .A1(\col[6] ), 
    .D0(\pattern_gen_portmap.piece_loc_y[3] ), .C0(\pattern_gen_portmap.n6 ), 
    .B0(\pattern_gen_portmap.n1018 ), .A0(\row[7] ), 
    .F0(\pattern_gen_portmap.n247 ), .F1(\pattern_gen_portmap.n13_adj_317 ));
  pattern_gen_portmap_SLICE_193 \pattern_gen_portmap.SLICE_193 ( 
    .D1(\pattern_gen_portmap.n576[2] ), .C1(\pattern_gen_portmap.n3786 ), 
    .A1(\row[6] ), .D0(\pattern_gen_portmap.piece_loc_y[1] ), 
    .C0(\pattern_gen_portmap.piece_loc_y[0] ), .B0(\row[5] ), .A0(\row[4] ), 
    .F0(\pattern_gen_portmap.n3786 ), .F1(\pattern_gen_portmap.n6 ));
  pattern_gen_portmap_SLICE_196 \pattern_gen_portmap.SLICE_196 ( 
    .D1(\pattern_gen_portmap.left_delay[0] ), .C1(\pattern_gen_portmap.n2505 ), 
    .B1(\pattern_gen_portmap.left_delay[2] ), 
    .A1(\pattern_gen_portmap.left_delay[1] ), 
    .C0(\pattern_gen_portmap.collision_left_N_286 ), .B0(left_button), 
    .A0(\pattern_gen_portmap.hit_piece ), .F0(\pattern_gen_portmap.n2505 ), 
    .F1(\pattern_gen_portmap.n2506 ));
  pattern_gen_portmap_SLICE_198 \pattern_gen_portmap.SLICE_198 ( 
    .D1(\pattern_gen_portmap.piece_loc_y[1] ), 
    .C1(\pattern_gen_portmap.n572_2 ), 
    .B1(\pattern_gen_portmap.piece_loc_y[0] ), 
    .D0(\pattern_gen_portmap.down_delay[0] ), 
    .C0(\pattern_gen_portmap.down_delay[1] ), 
    .B0(\pattern_gen_portmap.down_delay[2] ), .A0(down_button), 
    .F0(\pattern_gen_portmap.n572_2 ), .F1(\pattern_gen_portmap.n585[1] ));
  pattern_gen_portmap_SLICE_199 \pattern_gen_portmap.SLICE_199 ( 
    .D0(\pattern_gen_portmap.n39 ), .C0(\pattern_gen_portmap.n585[1] ), 
    .B0(\pattern_gen_portmap.frame_counter[2] ), 
    .F0(\pattern_gen_portmap.n775 ));
  pattern_gen_portmap_SLICE_200 \pattern_gen_portmap.SLICE_200 ( 
    .DI1(\pattern_gen_portmap.right_delay_2__N_160[2] ), 
    .D1(\pattern_gen_portmap.n443 ), .C1(\pattern_gen_portmap.right_delay[0] ), 
    .B1(\pattern_gen_portmap.right_delay[2] ), 
    .A1(\pattern_gen_portmap.right_delay[1] ), 
    .D0(\pattern_gen_portmap.n2503 ), 
    .C0(\pattern_gen_portmap.right_delay[2] ), .CLK(clk), 
    .Q1(\pattern_gen_portmap.right_delay[2] ), .F0(\pattern_gen_portmap.n5 ), 
    .F1(\pattern_gen_portmap.right_delay_2__N_160[2] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_201 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_201 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.collision_right_N_288 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.collision_right_N_287 ), 
    .B1(right_button), .A1(\pattern_gen_portmap.hit_piece ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.piece_right_col[1] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.piece_right_col[0] ), 
    .B0(\pattern_gen_portmap.piece_loc_x[1] ), 
    .A0(\pattern_gen_portmap.piece_loc_x[0] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.collision_right_N_287 ), 
    .F1(\pattern_gen_portmap.n2503 ));
  pattern_gen_portmap_SLICE_202 \pattern_gen_portmap.SLICE_202 ( 
    .DI1(\pattern_gen_portmap.sel_delay_2__N_157[2] ), 
    .D1(\pattern_gen_portmap.sel_delay[0] ), 
    .C1(\pattern_gen_portmap.sel_delay[1] ), .B1(\pattern_gen_portmap.n443 ), 
    .A1(\pattern_gen_portmap.sel_delay[2] ), 
    .D0(\pattern_gen_portmap.sel_delay[2] ), 
    .B0(\pattern_gen_portmap.sel_delay[1] ), .CLK(clk), 
    .Q1(\pattern_gen_portmap.sel_delay[2] ), .F0(\pattern_gen_portmap.n5934 ), 
    .F1(\pattern_gen_portmap.sel_delay_2__N_157[2] ));
  pattern_gen_portmap_SLICE_205 \pattern_gen_portmap.SLICE_205 ( 
    .D1(\pattern_gen_portmap.n572_2 ), .C1(\pattern_gen_portmap.n39 ), 
    .B1(\pattern_gen_portmap.piece_loc_y[0] ), 
    .A1(\pattern_gen_portmap.frame_counter[2] ), 
    .D0(\pattern_gen_portmap.n39 ), .C0(\pattern_gen_portmap.n572_2 ), 
    .B0(\pattern_gen_portmap.frame_counter[2] ), 
    .A0(\pattern_gen_portmap.piece_loc_y[0] ), .F0(\pattern_gen_portmap.n778 ), 
    .F1(\pattern_gen_portmap.n780 ));
  pattern_gen_portmap_SLICE_206 \pattern_gen_portmap.SLICE_206 ( .D1(\col[6] ), 
    .C1(\pattern_gen_portmap.n4_adj_312 ), 
    .A1(\pattern_gen_portmap.piece_loc_x[2] ), .D0(\col[5] ), 
    .C0(\pattern_gen_portmap.piece_loc_x[1] ), 
    .B0(\pattern_gen_portmap.piece_loc_x[0] ), .A0(\col[4] ), 
    .F0(\pattern_gen_portmap.n4_adj_312 ), 
    .F1(\pattern_gen_portmap.n6_adj_318 ));
  pattern_gen_portmap_SLICE_208 \pattern_gen_portmap.SLICE_208 ( 
    .D1(\pattern_gen_portmap.n39 ), .C1(\pattern_gen_portmap.n539 ), 
    .A1(\pattern_gen_portmap.frame_counter[2] ), 
    .D0(\pattern_gen_portmap.right_delay[0] ), 
    .C0(\pattern_gen_portmap.n2503 ), 
    .B0(\pattern_gen_portmap.right_delay[1] ), 
    .A0(\pattern_gen_portmap.right_delay[2] ), .F0(\pattern_gen_portmap.n539 ), 
    .F1(\pattern_gen_portmap.n572[1] ));
  pattern_gen_portmap_SLICE_210 \pattern_gen_portmap.SLICE_210 ( 
    .D1(\pattern_gen_portmap.n39 ), .C1(\pattern_gen_portmap.n585[2] ), 
    .B1(\pattern_gen_portmap.frame_counter[2] ), 
    .D0(\pattern_gen_portmap.piece_loc_y[2] ), 
    .C0(\pattern_gen_portmap.piece_loc_y[1] ), 
    .B0(\pattern_gen_portmap.piece_loc_y[0] ), 
    .A0(\pattern_gen_portmap.n572_2 ), .F0(\pattern_gen_portmap.n585[2] ), 
    .F1(\pattern_gen_portmap.n772 ));
  pattern_gen_portmap_SLICE_212 \pattern_gen_portmap.SLICE_212 ( 
    .D1(\pattern_gen_portmap.piece_loc_y[0] ), 
    .C1(\pattern_gen_portmap.n2410 ), .B1(\row[4] ), 
    .D0(\pattern_gen_portmap.n4_adj_314 ), 
    .C0(\pattern_gen_portmap.piece_loc_x[2] ), .A0(\col[6] ), 
    .F0(\pattern_gen_portmap.n2410 ), .F1(\pattern_gen_portmap.n1[2] ));
  pattern_gen_portmap_SLICE_214 \pattern_gen_portmap.SLICE_214 ( 
    .D1(\pattern_gen_portmap.rgb_c_0_N_259 ), 
    .C1(\pattern_gen_portmap.rgb_c_5_N_239 ), .B1(rgb_c_0_N_258), 
    .A1(\pattern_gen_portmap.rgb_c_2_N_252 ), .D0(\pattern_gen_portmap.n3702 ), 
    .C0(\pattern_gen_portmap.n344 ), .B0(\row[9] ), .A0(\row[8] ), 
    .F0(\pattern_gen_portmap.rgb_c_5_N_239 ), .F1(rgb_c_5));
  pattern_gen_portmap_SLICE_216 \pattern_gen_portmap.SLICE_216 ( 
    .D0(\pattern_gen_portmap.rgb_c_4_N_244 ), 
    .C0(\pattern_gen_portmap.rgb_c_4_N_241[4] ), 
    .B0(\pattern_gen_portmap.rgb_c_0_N_259 ), .A0(rgb_c_0_N_258), .F0(rgb_c_4));
  pattern_gen_portmap_SLICE_217 \pattern_gen_portmap.SLICE_217 ( 
    .D1(\pattern_gen_portmap.rgb_c_0_N_259 ), 
    .C1(\pattern_gen_portmap.rgb_c_4_N_244 ), 
    .D0(\pattern_gen_portmap.n303_adj_313 ), 
    .C0(\pattern_gen_portmap.rgb_c_1_N_253 ), 
    .B0(\pattern_gen_portmap.hit_piece ), 
    .A0(\pattern_gen_portmap.collision_N_285 ), 
    .F0(\pattern_gen_portmap.rgb_c_4_N_244 ), 
    .F1(\pattern_gen_portmap.rgb_c_1_N_255 ));
  pattern_gen_portmap_SLICE_218 \pattern_gen_portmap.SLICE_218 ( 
    .D1(\pattern_gen_portmap.rgb_c_3_N_248 ), 
    .C1(\pattern_gen_portmap.rgb_c_3_N_245[3] ), .B1(rgb_c_0_N_258), 
    .A1(\pattern_gen_portmap.rgb_c_1_N_255 ), .D0(\row[9] ), 
    .C0(\pattern_gen_portmap.n3702 ), .B0(\row[8] ), 
    .A0(\pattern_gen_portmap.n344 ), 
    .F0(\pattern_gen_portmap.rgb_c_3_N_245[3] ), .F1(rgb_c_3));
  pattern_gen_portmap_SLICE_222 \pattern_gen_portmap.SLICE_222 ( 
    .D1(\pattern_gen_portmap.rgb_c_0_N_257 ), 
    .C1(\pattern_gen_portmap.rgb_c_0_N_260 ), 
    .B1(\pattern_gen_portmap.rgb_c_0_N_259 ), .A1(rgb_c_0_N_258), 
    .D0(\pattern_gen_portmap.hit_piece ), 
    .C0(\pattern_gen_portmap.collision_N_285 ), 
    .B0(\pattern_gen_portmap.n303_adj_313 ), 
    .A0(\pattern_gen_portmap.rgb_c_1_N_253 ), 
    .F0(\pattern_gen_portmap.rgb_c_0_N_260 ), .F1(rgb_c_0));
  pattern_gen_portmap_bottom_check_portmap_SLICE_223 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_223 ( 
    .D0(\pattern_gen_portmap.bottom_check_portmap.hit_piece_N_292 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.hit_piece_N_295 ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.hit_piece_N_293 ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.hit_piece_N_294 ), 
    .F0(\pattern_gen_portmap.hit_piece ));
  pattern_gen_portmap_SLICE_224 \pattern_gen_portmap.SLICE_224 ( 
    .D1(\pattern_gen_portmap.n303_adj_313 ), 
    .C1(\pattern_gen_portmap.rgb_c_1_N_253 ), .A1(\pattern_gen_portmap.n344 ), 
    .D0(\pattern_gen_portmap.n3702 ), .C0(\row[8] ), .B0(\row[9] ), 
    .F0(\pattern_gen_portmap.rgb_c_1_N_253 ), 
    .F1(\pattern_gen_portmap.rgb_c_3_N_245[2] ));
  pattern_gen_portmap_SLICE_226 \pattern_gen_portmap.SLICE_226 ( 
    .D1(\pattern_gen_portmap.n2399 ), .C1(\pattern_gen_portmap.n9 ), 
    .B1(\pattern_gen_portmap.n2410 ), .A1(\col[7] ), .D0(\row[5] ), 
    .C0(\pattern_gen_portmap.piece_loc_y[1] ), .F0(\pattern_gen_portmap.n9 ), 
    .F1(\pattern_gen_portmap.n13 ));
  pattern_gen_portmap_SLICE_228 \pattern_gen_portmap.SLICE_228 ( 
    .D1(\pattern_gen_portmap.n13 ), .C1(\pattern_gen_portmap.n14 ), 
    .B1(\pattern_gen_portmap.n6542 ), .A1(\pattern_gen_portmap.n6584 ), 
    .D0(\pattern_gen_portmap.piece_loc_x[3] ), .C0(\pattern_gen_portmap.n11 ), 
    .B0(\row[4] ), .A0(\pattern_gen_portmap.piece_loc_y[0] ), 
    .F0(\pattern_gen_portmap.n14 ), .F1(\pattern_gen_portmap.n6079 ));
  pattern_gen_portmap_SLICE_229 \pattern_gen_portmap.SLICE_229 ( 
    .D1(\pattern_gen_portmap.piece_loc_x[2] ), 
    .C1(\pattern_gen_portmap.n4_adj_314 ), .A1(\col[6] ), 
    .D0(\pattern_gen_portmap.piece_loc_x[0] ), .C0(\col[4] ), 
    .B0(\pattern_gen_portmap.piece_loc_x[1] ), .A0(\col[5] ), 
    .F0(\pattern_gen_portmap.n4_adj_314 ), .F1(\pattern_gen_portmap.n11 ));
  pattern_gen_portmap_SLICE_230 \pattern_gen_portmap.SLICE_230 ( 
    .C1(\pattern_gen_portmap.n4_adj_315 ), 
    .B1(\pattern_gen_portmap.piece_loc_y[2] ), .A1(\row[6] ), 
    .D0(\pattern_gen_portmap.piece_loc_y[0] ), 
    .C0(\pattern_gen_portmap.piece_loc_y[1] ), .B0(\row[5] ), .A0(\row[4] ), 
    .F0(\pattern_gen_portmap.n4_adj_315 ), 
    .F1(\pattern_gen_portmap.n6_adj_316 ));
  pattern_gen_portmap_SLICE_232 \pattern_gen_portmap.SLICE_232 ( 
    .D1(\pattern_gen_portmap.n13_adj_317 ), .C1(\pattern_gen_portmap.n10 ), 
    .B1(\pattern_gen_portmap.n233[3] ), .A1(\col[7] ), 
    .D0(\pattern_gen_portmap.n3702 ), .C0(\pattern_gen_portmap.n6_adj_316 ), 
    .B0(\row[7] ), .A0(\pattern_gen_portmap.piece_loc_y[3] ), 
    .F0(\pattern_gen_portmap.n10 ), .F1(\pattern_gen_portmap.n16 ));
  pattern_gen_portmap_SLICE_235 \pattern_gen_portmap.SLICE_235 ( .D0(\row[8] ), 
    .C0(\pattern_gen_portmap.n3702 ), .B0(\row[9] ), 
    .A0(\pattern_gen_portmap.n303_adj_313 ), 
    .F0(\pattern_gen_portmap.rgb_c_0_N_257 ));
  pattern_gen_portmap_SLICE_236 \pattern_gen_portmap.SLICE_236 ( 
    .DI1(\pattern_gen_portmap.left_delay_2__N_163[2] ), 
    .D1(\pattern_gen_portmap.left_delay[0] ), 
    .C1(\pattern_gen_portmap.left_delay[1] ), 
    .B1(\pattern_gen_portmap.left_delay[2] ), .A1(\pattern_gen_portmap.n443 ), 
    .D0(\pattern_gen_portmap.collision_left_N_286 ), 
    .C0(\pattern_gen_portmap.left_delay[2] ), .B0(left_button), 
    .A0(\pattern_gen_portmap.hit_piece ), .CLK(clk), 
    .Q1(\pattern_gen_portmap.left_delay[2] ), 
    .F0(\pattern_gen_portmap.n5_adj_307 ), 
    .F1(\pattern_gen_portmap.left_delay_2__N_163[2] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_237 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_237 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n5922 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n4_adj_300 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.piece_left_col[0] ), 
    .A1(\pattern_gen_portmap.piece_loc_x[0] ), 
    .D0(\pattern_gen_portmap.piece_loc_x[1] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.piece_right_col_0__N_234 ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.piece_left_col_0__N_230 ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n4_adj_300 ), 
    .F1(\pattern_gen_portmap.collision_left_N_286 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_238 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_238 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n378[0] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n2222 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.n6 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.n566[3] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.n566[2] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_1__N_222 ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n2222 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n4_adj_296 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_239 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_239 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_1__N_219 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_1__N_222 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_1__N_220 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .D0(\pattern_gen_portmap.piece_shape[1] ), 
    .C0(\pattern_gen_portmap.piece_shape[0] ), 
    .B0(\pattern_gen_portmap.piece_shape[3] ), 
    .A0(\pattern_gen_portmap.piece_shape[2] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_1__N_222 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4[1] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_240 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_240 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n433[7] ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.n2510 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.n428[2] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][3] ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.n2045 ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n433[7] ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3_3__N_203 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_241 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_241 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n428[3] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.n1944 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .D0(\pattern_gen_portmap.piece_loc_x[0] ), .C0(left_button), 
    .B0(right_button), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3_0__N_210 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_242 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_242 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.n2510 ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.n451[5] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.n2510 ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3_1__N_206 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n6160 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_243 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_243 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][3] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n1944 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.n2045 ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][1] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc_1__2__N_171 ), 
    .B0(\pattern_gen_portmap.piece_loc_y[2] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n1944 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n2510 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_244 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_244 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n1776 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n2 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][1] ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.n428[3] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.n451[5] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.n2510 ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n2 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_226 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_246 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_246 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.collision_right_N_288 ), 
    .C1(\pattern_gen_portmap.n3764 ), .B1(\pattern_gen_portmap.hit_piece ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.collision_right_N_287 ), 
    .D0(\pattern_gen_portmap.n303_adj_313 ), .C0(\pattern_gen_portmap.n3702 ), 
    .B0(\row[9] ), .A0(\row[8] ), .F0(\pattern_gen_portmap.n3764 ), 
    .F1(\pattern_gen_portmap.n344 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_248 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_248 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n1464 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][2] ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][3] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc_1__2__N_171 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][1] ), 
    .A0(\pattern_gen_portmap.piece_loc_y[2] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n1464 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_2__N_183 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_250 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_250 ( 
    .D1(\pattern_gen_portmap.piece_shape[2] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3[3] ), 
    .B1(\pattern_gen_portmap.piece_shape[7] ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4[2] ), 
    .D0(\pattern_gen_portmap.piece_shape[15] ), 
    .C0(\pattern_gen_portmap.piece_shape[11] ), 
    .B0(\pattern_gen_portmap.piece_shape[3] ), 
    .A0(\pattern_gen_portmap.piece_shape[7] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.piece_left_col_0__N_230 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n22 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_252 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_252 ( 
    .C1(\pattern_gen_portmap.bottom_check_portmap.piece_right_col_0__N_234 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.piece_right_col_0__N_236 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.piece_left_col_0__N_230 ), 
    .D0(\pattern_gen_portmap.piece_shape[1] ), 
    .C0(\pattern_gen_portmap.piece_shape[5] ), 
    .B0(\pattern_gen_portmap.piece_shape[9] ), 
    .A0(\pattern_gen_portmap.piece_shape[13] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.piece_right_col_0__N_236 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.piece_left_col[0] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_253 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_253 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.piece_right_col_0__N_235 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.piece_right_col_0__N_234 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.piece_right_col_0__N_236 ), 
    .D0(\pattern_gen_portmap.piece_shape[14] ), 
    .C0(\pattern_gen_portmap.piece_shape[10] ), 
    .B0(\pattern_gen_portmap.piece_shape[6] ), 
    .A0(\pattern_gen_portmap.piece_shape[2] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.piece_right_col_0__N_234 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.piece_right_col[0] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_254 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_254 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][3] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][2] ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.n6 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.n247 ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc_1__2__N_171 ), 
    .C0(\pattern_gen_portmap.piece_loc_y[2] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][2] ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n6136 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_256 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_256 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n1988 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .D0(move_down_auto), .C0(\pattern_gen_portmap.piece_loc_y[0] ), 
    .B0(down_button), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_0__N_188 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_257 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_257 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n4_adj_304 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.n566[3] ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.n566[2] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc_1__2__N_171 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][1] ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .A0(\pattern_gen_portmap.piece_loc_y[2] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n4_adj_304 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_3__N_211 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_259 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_259 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_1__N_222 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n2037 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.n566[3] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc_1__2__N_171 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][1] ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .A0(\pattern_gen_portmap.piece_loc_y[2] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n2037 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n378[0] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_261 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_261 ( 
    .D0(\pattern_gen_portmap.bottom_check_portmap.n135[5] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc_0__0__N_177 ), 
    .B0(\pattern_gen_portmap.piece_loc_x[0] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.n153[4] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_2__N_182 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_266 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_266 ( 
    .C1(\pattern_gen_portmap.bottom_check_portmap.piece_right_col_0__N_235 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.piece_right_col_0__N_236 ), 
    .D0(\pattern_gen_portmap.piece_shape[0] ), 
    .C0(\pattern_gen_portmap.piece_shape[4] ), 
    .B0(\pattern_gen_portmap.piece_shape[8] ), 
    .A0(\pattern_gen_portmap.piece_shape[12] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.piece_right_col_0__N_235 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.piece_right_col[1] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_269 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_269 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_1__N_222 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_2__N_216 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_2__N_215 ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.n378[0] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.n6142 ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][1] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_2__N_216 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4[2] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_270 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_270 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n1944 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][3] ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.n2045 ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc_1__2__N_171 ), 
    .C0(\pattern_gen_portmap.piece_loc_y[3] ), 
    .A0(\pattern_gen_portmap.piece_loc_y[2] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][3] ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n5 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_271 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_271 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n2512 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][3] ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.n6 ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc_1__2__N_171 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.n247 ), 
    .B0(\pattern_gen_portmap.piece_loc_y[2] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n2512 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n6134 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_275 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_275 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n135[5] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n1988 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc_1__2__N_171 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][1] ), 
    .B0(\pattern_gen_portmap.piece_loc_y[3] ), 
    .A0(\pattern_gen_portmap.piece_loc_y[2] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n1988 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n4_adj_302 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_276 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_276 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_226 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_227 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_228 ), 
    .A1(\pattern_gen_portmap.piece_shape[6] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.n2510 ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][1] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3_2__N_227 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3[2] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_278 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_278 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n428[2] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n1509 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc_1__2__N_171 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .B0(\pattern_gen_portmap.piece_loc_y[2] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][1] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n1509 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n1776 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_283 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_283 ( 
    .D0(\pattern_gen_portmap.bottom_check_portmap.n23 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.n24 ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.n22 ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.n21 ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.hit_piece_N_293 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_284 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_284 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n343[1] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n343[2] ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.n247 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][3] ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][2] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.n6 ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n343[2] ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_1__N_197 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_285 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_285 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n5186 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n7 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_1__N_222 ), 
    .D0(\pattern_gen_portmap.piece_shape[5] ), 
    .C0(\pattern_gen_portmap.piece_shape[7] ), 
    .B0(\pattern_gen_portmap.piece_shape[4] ), 
    .A0(\pattern_gen_portmap.piece_shape[6] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n7 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n247 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_286 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_286 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n378[0] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n5928 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.n2222 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][1] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][1] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n5928 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_1__N_220 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_289 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_289 ( 
    .D0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4[1] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3[0] ), 
    .B0(\pattern_gen_portmap.piece_shape[1] ), 
    .A0(\pattern_gen_portmap.piece_shape[4] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n18 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_291 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_291 ( 
    .D0(\pattern_gen_portmap.bottom_check_portmap.n18 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.overlap_row_3[2] ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4[0] ), 
    .A0(\pattern_gen_portmap.piece_shape[0] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.hit_piece_N_292 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_292 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_292 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n247 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n255[7] ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.n303_2[4] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.n428[2] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.n1509 ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.n428[3] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3_1__N_207 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_2__N_195 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_294 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_294 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n343[1] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n348[0] ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.n2512 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][3] ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][1] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n348[0] ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_0__N_200 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_297 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_297 ( 
    .D0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][1] ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.n566[2] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.n566[3] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n595[5] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_299 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_299 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n2045 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][3] ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.n6 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][3] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.n2512 ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n5_adj_301 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1_0__N_189 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_301 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_301 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n378[0] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.n378[0] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_4_0__N_224 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n6164 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_302 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_302 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n279[5] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n303_2[4] ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.n247 ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .D0(\pattern_gen_portmap.piece_loc_y[0] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.n1988 ), .B0(move_down_auto), 
    .A0(down_button), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n303_2[4] ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2_0__N_201 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_310 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_310 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.n303_2[4] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n6162 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .A1(\pattern_gen_portmap.bottom_check_portmap.n247 ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc_1__2__N_171 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.n6 ), 
    .B0(\pattern_gen_portmap.piece_loc_y[2] ), 
    .A0(\pattern_gen_portmap.piece_loc_y[3] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n6162 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n6133 ));
  pattern_gen_portmap_SLICE_312 \pattern_gen_portmap.SLICE_312 ( 
    .D1(\pattern_gen_portmap.piece_shape[15] ), 
    .C1(\pattern_gen_portmap.piece_shape[14] ), .B1(\col[4] ), 
    .A1(\pattern_gen_portmap.piece_loc_x[0] ), 
    .D0(\pattern_gen_portmap.piece_loc_x[0] ), 
    .C0(\pattern_gen_portmap.piece_loc_x[1] ), .B0(\col[4] ), .A0(\col[5] ), 
    .F0(\pattern_gen_portmap.n3782 ), .F1(\pattern_gen_portmap.n6120 ));
  pattern_gen_portmap_SLICE_314 \pattern_gen_portmap.SLICE_314 ( 
    .D1(\pattern_gen_portmap.piece_code[0] ), 
    .C1(\pattern_gen_portmap.piece_code[1] ), 
    .A1(\pattern_gen_portmap.n503[0] ), 
    .D0(\pattern_gen_portmap.piece_code[2] ), 
    .C0(\pattern_gen_portmap.n503[0] ), 
    .B0(\pattern_gen_portmap.piece_code[1] ), 
    .A0(\pattern_gen_portmap.piece_code[0] ), 
    .F0(\pattern_gen_portmap.piece_shape_15__N_69[2] ), 
    .F1(\pattern_gen_portmap.piece_shape_15__N_69[1] ));
  pattern_gen_portmap_SLICE_316 \pattern_gen_portmap.SLICE_316 ( 
    .D0(\pattern_gen_portmap.n39 ), .C0(\pattern_gen_portmap.n585[3] ), 
    .B0(\pattern_gen_portmap.frame_counter[2] ), 
    .F0(\pattern_gen_portmap.n771 ));
  pattern_gen_portmap_SLICE_317 \pattern_gen_portmap.SLICE_317 ( 
    .D1(\pattern_gen_portmap.n585[3] ), 
    .C1(\pattern_gen_portmap.frame_counter[2] ), 
    .B1(\pattern_gen_portmap.n39 ), .D0(\pattern_gen_portmap.n6996 ), 
    .C0(\pattern_gen_portmap.n585[3] ), 
    .B0(\pattern_gen_portmap.frame_counter[2] ), 
    .A0(\pattern_gen_portmap.n39 ), .F0(\pattern_gen_portmap.n6996 ), 
    .F1(\pattern_gen_portmap.n769 ));
  pattern_gen_portmap_SLICE_318 \pattern_gen_portmap.SLICE_318 ( 
    .D1(\pattern_gen_portmap.n585[1] ), .C1(\pattern_gen_portmap.n39 ), 
    .B1(\pattern_gen_portmap.frame_counter[2] ), 
    .D0(\pattern_gen_portmap.n7002 ), .C0(\pattern_gen_portmap.n585[1] ), 
    .B0(\pattern_gen_portmap.n39 ), 
    .A0(\pattern_gen_portmap.frame_counter[2] ), 
    .F0(\pattern_gen_portmap.n7002 ), .F1(\pattern_gen_portmap.n777 ));
  pattern_gen_portmap_SLICE_320 \pattern_gen_portmap.SLICE_320 ( 
    .D1(\pattern_gen_portmap.n585[2] ), 
    .C1(\pattern_gen_portmap.frame_counter[2] ), 
    .B1(\pattern_gen_portmap.n39 ), .D0(\pattern_gen_portmap.n6999 ), 
    .C0(\pattern_gen_portmap.n585[2] ), 
    .B0(\pattern_gen_portmap.frame_counter[2] ), 
    .A0(\pattern_gen_portmap.n39 ), .F0(\pattern_gen_portmap.n6999 ), 
    .F1(\pattern_gen_portmap.n774 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_326 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_326 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n1988 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .D0(\pattern_gen_portmap.bottom_check_portmap.n247 ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.n1988 ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[0][0] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n6137 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n6132 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_332 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_332 ( 
    .D0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2[0] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1[1] ), 
    .B0(\pattern_gen_portmap.piece_shape[13] ), 
    .A0(\pattern_gen_portmap.piece_shape[8] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.hit_piece_N_294 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_334 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_334 ( 
    .D0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2[2] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1[0] ), 
    .B0(\pattern_gen_portmap.piece_shape[10] ), 
    .A0(\pattern_gen_portmap.piece_shape[12] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n21 ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_335 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_335 ( 
    .D1(\pattern_gen_portmap.piece_shape[9] ), 
    .C1(\pattern_gen_portmap.piece_shape[8] ), 
    .B1(\pattern_gen_portmap.piece_shape[11] ), 
    .A1(\pattern_gen_portmap.piece_shape[10] ), 
    .D0(\pattern_gen_portmap.piece_shape[14] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_1[2] ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_2[3] ), 
    .A0(\pattern_gen_portmap.piece_shape[11] ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n23 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.n5186 ));
  pattern_gen_portmap_SLICE_338 \pattern_gen_portmap.SLICE_338 ( 
    .D1(\pattern_gen_portmap.n303 ), 
    .C1(\pattern_gen_portmap.piece_rotation[1] ), 
    .B1(\pattern_gen_portmap.piece_rotation[0] ), 
    .C0(\pattern_gen_portmap.n303 ), 
    .A0(\pattern_gen_portmap.piece_rotation[0] ), 
    .F0(\pattern_gen_portmap.piece_shape_15__N_67[0] ), 
    .F1(\pattern_gen_portmap.piece_shape_15__N_67[1] ));
  pattern_gen_portmap_bottom_check_portmap_SLICE_343 
    \pattern_gen_portmap.bottom_check_portmap.SLICE_343 ( 
    .D1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc_0__0__N_177 ), 
    .C1(\pattern_gen_portmap.bottom_check_portmap.n2510 ), 
    .B1(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][0] ), 
    .A1(\pattern_gen_portmap.piece_loc_x[0] ), 
    .D0(\pattern_gen_portmap.piece_loc_x[0] ), 
    .C0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc_0__0__N_177 ), 
    .B0(\pattern_gen_portmap.bottom_check_portmap.future_piece_loc[1][3] ), 
    .A0(\pattern_gen_portmap.bottom_check_portmap.n2045 ), 
    .F0(\pattern_gen_portmap.bottom_check_portmap.n5_adj_299 ), 
    .F1(\pattern_gen_portmap.bottom_check_portmap.board_shadow_row_3_0__N_209 ));
  SLICE_344 SLICE_344( .F0(VCC_net));
  pattern_gen_portmap_SLICE_347 \pattern_gen_portmap.SLICE_347 ( 
    .DI1(\pattern_gen_portmap.down_delay_2__N_166[2] ), 
    .D1(\pattern_gen_portmap.down_delay[1] ), 
    .C1(\pattern_gen_portmap.down_delay[0] ), 
    .B1(\pattern_gen_portmap.down_delay[2] ), .A1(\pattern_gen_portmap.n443 ), 
    .D0(down_button), .C0(\pattern_gen_portmap.down_delay[2] ), .CLK(clk), 
    .Q1(\pattern_gen_portmap.down_delay[2] ), 
    .F0(\pattern_gen_portmap.n5_adj_306 ), 
    .F1(\pattern_gen_portmap.down_delay_2__N_166[2] ));
  pattern_gen_portmap_SLICE_348 \pattern_gen_portmap.SLICE_348 ( 
    .DI1(\pattern_gen_portmap.piece_shape_15__N_69[2]$n2 ), 
    .D1(\pattern_gen_portmap.piece_code[0] ), 
    .C1(\pattern_gen_portmap.piece_code[2] ), 
    .B1(\pattern_gen_portmap.n503[0] ), 
    .A1(\pattern_gen_portmap.piece_code[1] ), 
    .D0(\pattern_gen_portmap.n503[0] ), 
    .C0(\pattern_gen_portmap.piece_code[0] ), .CLK(clk), 
    .Q1(\pattern_gen_portmap.piece_code[2] ), 
    .F0(\pattern_gen_portmap.piece_shape_15__N_69[0] ), 
    .F1(\pattern_gen_portmap.piece_shape_15__N_69[2]$n2 ));
  pattern_gen_portmap_SLICE_351 \pattern_gen_portmap.SLICE_351 ( 
    .D1(\pattern_gen_portmap.piece_shape[7] ), 
    .C1(\pattern_gen_portmap.piece_shape[6] ), .B1(\col[4] ), 
    .A1(\pattern_gen_portmap.piece_loc_x[0] ), 
    .D0(\pattern_gen_portmap.piece_loc_x[0] ), .C0(\col[4] ), 
    .B0(\pattern_gen_portmap.piece_shape[2] ), 
    .A0(\pattern_gen_portmap.piece_shape[3] ), 
    .F0(\pattern_gen_portmap.n6072 ), .F1(\pattern_gen_portmap.n6075 ));
  pattern_gen_portmap_SLICE_353 \pattern_gen_portmap.SLICE_353 ( 
    .D1(\pattern_gen_portmap.piece_shape[11] ), 
    .C1(\pattern_gen_portmap.piece_loc_x[0] ), 
    .B1(\pattern_gen_portmap.piece_shape[10] ), .A1(\col[4] ), .D0(\col[4] ), 
    .C0(\pattern_gen_portmap.piece_shape[12] ), 
    .B0(\pattern_gen_portmap.piece_loc_x[0] ), 
    .A0(\pattern_gen_portmap.piece_shape[13] ), 
    .F0(\pattern_gen_portmap.n6119 ), .F1(\pattern_gen_portmap.n6081 ));
  pattern_gen_portmap_SLICE_355 \pattern_gen_portmap.SLICE_355 ( 
    .D1(\pattern_gen_portmap.piece_shape[5] ), .C1(\col[4] ), 
    .B1(\pattern_gen_portmap.piece_shape[4] ), 
    .A1(\pattern_gen_portmap.piece_loc_x[0] ), .D0(\col[4] ), 
    .C0(\pattern_gen_portmap.piece_shape[8] ), 
    .B0(\pattern_gen_portmap.piece_loc_x[0] ), 
    .A0(\pattern_gen_portmap.piece_shape[9] ), 
    .F0(\pattern_gen_portmap.n6080 ), .F1(\pattern_gen_portmap.n6074 ));
  pattern_gen_portmap_SLICE_358 \pattern_gen_portmap.SLICE_358 ( 
    .DI1(\pattern_gen_portmap.n672[2]$n6 ), .D1(\pattern_gen_portmap.n39 ), 
    .C1(\pattern_gen_portmap.n575[2] ), 
    .B1(\pattern_gen_portmap.piece_loc_y[2] ), 
    .A1(\pattern_gen_portmap.hit_piece ), 
    .D0(\pattern_gen_portmap.piece_loc_y[2] ), 
    .C0(\pattern_gen_portmap.piece_loc_y[1] ), 
    .A0(\pattern_gen_portmap.piece_loc_y[0] ), 
    .LSR(\pattern_gen_portmap.n772 ), .CLK(\counter[24] ), 
    .Q1(\pattern_gen_portmap.n2669 ), .F0(\pattern_gen_portmap.n575[2] ), 
    .F1(\pattern_gen_portmap.n672[2]$n6 ));
  clock_manager_portmap_pll_portmap_lscc_pll_inst_u_PLL_B 
    \clock_manager_portmap.pll_portmap.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(osc_c), 
    .FEEDBACK(\clock_manager_portmap.pll_portmap.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), 
    .INTFBOUT(\clock_manager_portmap.pll_portmap.lscc_pll_inst.feedback_w ), 
    .OUTGLOBAL(clk));
  pattern_gen_portmap_piece_device_piece_shape_15__I_0 
    \pattern_gen_portmap.piece_device.piece_shape_15__I_0 ( 
    .RADDR4(\pattern_gen_portmap.piece_shape_15__N_69[2] ), 
    .RADDR3(\pattern_gen_portmap.piece_shape_15__N_69[1] ), 
    .RADDR2(\pattern_gen_portmap.piece_shape_15__N_69[0] ), 
    .RADDR1(\pattern_gen_portmap.piece_shape_15__N_67[1] ), 
    .RADDR0(\pattern_gen_portmap.piece_shape_15__N_67[0] ), .RCLKE(VCC_net), 
    .RCLK(clk), .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA15(\pattern_gen_portmap.piece_shape[15] ), 
    .RDATA14(\pattern_gen_portmap.piece_shape[14] ), 
    .RDATA13(\pattern_gen_portmap.piece_shape[13] ), 
    .RDATA12(\pattern_gen_portmap.piece_shape[12] ), 
    .RDATA11(\pattern_gen_portmap.piece_shape[11] ), 
    .RDATA10(\pattern_gen_portmap.piece_shape[10] ), 
    .RDATA9(\pattern_gen_portmap.piece_shape[9] ), 
    .RDATA8(\pattern_gen_portmap.piece_shape[8] ), 
    .RDATA7(\pattern_gen_portmap.piece_shape[7] ), 
    .RDATA6(\pattern_gen_portmap.piece_shape[6] ), 
    .RDATA5(\pattern_gen_portmap.piece_shape[5] ), 
    .RDATA4(\pattern_gen_portmap.piece_shape[4] ), 
    .RDATA3(\pattern_gen_portmap.piece_shape[3] ), 
    .RDATA2(\pattern_gen_portmap.piece_shape[2] ), 
    .RDATA1(\pattern_gen_portmap.piece_shape[1] ), 
    .RDATA0(\pattern_gen_portmap.piece_shape[0] ));
  ctrlr_data ctrlr_data_I( .PADDI(ctrlr_data_c), .ctrlr_data(ctrlr_data));
  osc osc_I( .PADDI(osc_c), .osc(osc));
  rotate_out rotate_out_I( .PADDO(rotate_out_c), .rotate_out(rotate_out));
  ctrlr_clk ctrlr_clk_I( .PADDO(ctrlr_clk_c), .ctrlr_clk(ctrlr_clk));
  ctrlr_latch ctrlr_latch_I( .PADDO(ctrlr_latch_c), .ctrlr_latch(ctrlr_latch));
  vsync vsync_I( .PADDO(vsync_c), .vsync(vsync));
  hsync hsync_I( .PADDO(hsync_c), .hsync(hsync));
  rgb_0_ \rgb[0]_I ( .PADDO(rgb_c_0), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_1), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_2), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_3), .rgb3(rgb[3]));
  rgb_4_ \rgb[4]_I ( .PADDO(rgb_c_4), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(rgb_c_5), .rgb5(rgb[5]));
endmodule

module vga_portmap_SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_portmap/row_temp_291_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/row_9__I_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_portmap/row_9__I_1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vga_portmap_SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_portmap/row_temp_291_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/row_9__I_4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_portmap/row_9__I_3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_portmap_SLICE_2 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_portmap/col_temp_290_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/col_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module vga_portmap_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_portmap/col_temp_290_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/col_9__I_11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_portmap/col_9__I_10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_portmap_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_portmap/col_temp_290_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/col_9__I_13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_portmap/col_9__I_12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_portmap_SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_portmap/col_temp_290_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/col_9__I_15 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_portmap/col_9__I_14 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_portmap_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_portmap/row_temp_291_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/row_9__I_6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_portmap/row_9__I_5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_portmap_SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_portmap/col_temp_290_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/col_9__I_17 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_portmap/col_9__I_16 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_portmap_SLICE_8 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_portmap/col_temp_290_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_portmap/col_9__I_18 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_portmap_SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_portmap/row_temp_291_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/row_9__I_8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_portmap/row_9__I_7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_portmap_SLICE_10 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_portmap/row_temp_291_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/row_9__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_portmap_SLICE_11 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_portmap/row_temp_291_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_portmap/row_9__I_9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_283_312_add_4_25 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_43 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_42 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_283_312_add_4_23 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_45 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_44 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_283_312_add_4_13 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_22 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_21 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_283_312_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_41 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_25 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_283_312_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_52 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_51 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_283_312_add_4_19 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_49 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_48 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_283_312_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/counter_283_312__i4 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/counter_283_312__i5 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_283_312_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/counter_283_312__i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/counter_283_312__i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_283_312_add_4_17 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_50 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_21 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_283_312_add_4_21 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_47 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_46 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_22 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_283_312_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_24 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_23 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_23 ( input DI1, D1, C1, B1, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \clock_manager_portmap/counter_283_312_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/counter_283_312__i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_24 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_283_312_add_4_15 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_20 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_19 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pattern_gen_portmap_SLICE_25 ( input D1, C1, D0, C0, CIN0, CIN1, 
    output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_portmap/frame_counter_289_322_add_4_3 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_portmap_SLICE_26 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_portmap/frame_counter_289_322_add_4_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_controller_portmap_SLICE_27 ( input DI1, DI0, D1, D0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \nes_controller_portmap.SLICE_27_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \nes_controller_portmap.SLICE_27_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \nes_controller_portmap/shift_reg_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_controller_portmap/shift_reg_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_29 ( input DI1, DI0, C1, D0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \nes_controller_portmap.SLICE_29_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \nes_controller_portmap.SLICE_29_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \nes_controller_portmap/shift_reg_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_controller_portmap/shift_reg_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_31 ( input DI1, DI0, D1, D0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \nes_controller_portmap/i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \nes_controller_portmap.SLICE_31_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \nes_controller_portmap/shift_reg_0__I_39 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_controller_portmap/shift_reg_0__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_33 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \pattern_gen_portmap/i2_4_lut_adj_73 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40005 \pattern_gen_portmap/i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_portmap/piece_loc_x_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pattern_gen_portmap/piece_loc_x_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xA96A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xA55A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_35 ( input DI1, DI0, D1, C1, B1, C0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 \pattern_gen_portmap.SLICE_35_K1 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \pattern_gen_portmap.SLICE_35_K0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \pattern_gen_portmap/piece_shape_15__I_29 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pattern_gen_portmap/piece_shape_15__I_30 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x3CF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_36 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 \pattern_gen_portmap/i5469_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40009 \pattern_gen_portmap/i4242_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \pattern_gen_portmap/rotate_delay_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_portmap/rotate_delay_2__I_34 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0x9998") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_37 ( input DI0, D0, C0, B0, A0, LSR, CLK, 
    output Q0, F0 );
  wire   VCCI, CLK_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40010 \pattern_gen_portmap/mux_144_i2_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20011 \pattern_gen_portmap/piece_loc_y_2_i1_reset ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20011 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module inverter ( input I, output Z );

  INV INST1( .A(I), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_38 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40012 \pattern_gen_portmap/i5483_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40013 \pattern_gen_portmap/i4263_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \pattern_gen_portmap/sel_delay_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_portmap/sel_delay_2__I_35 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xA5A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_39 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40014 \pattern_gen_portmap/i5463_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40015 \pattern_gen_portmap/i4284_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \pattern_gen_portmap/left_delay_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_portmap/left_delay_2__I_37 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x9998") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_40 ( input DI1, DI0, D1, D0, CE, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \pattern_gen_portmap.SLICE_40_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \pattern_gen_portmap.SLICE_40_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \pattern_gen_portmap/frame_counter_289_322__i2 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \pattern_gen_portmap/frame_counter_289_322__i1 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module pattern_gen_portmap_SLICE_41 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40016 \pattern_gen_portmap/i5470_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40017 \pattern_gen_portmap/i4305_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \pattern_gen_portmap/down_delay_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_portmap/down_delay_2__I_38 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xAA54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_42 ( input DI0, D0, C0, B0, A0, LSR, CLK, 
    output Q0, F0 );
  wire   VCCI, CLK_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40018 \pattern_gen_portmap.SLICE_42_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20019 \pattern_gen_portmap/piece_loc_y_2_i1_set ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20019 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module pattern_gen_portmap_SLICE_43 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40020 \pattern_gen_portmap/i5453_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40021 \pattern_gen_portmap/i4326_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \pattern_gen_portmap/right_delay_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_portmap/right_delay_2__I_36 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xAA54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_52 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40022 \pattern_gen_portmap/i2_4_lut_adj_77 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40023 \pattern_gen_portmap/i2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \pattern_gen_portmap/piece_loc_x_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_portmap/piece_loc_x_0__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0x693C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xCC36") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_55 ( input DI0, D0, C0, B0, A0, CLK, output 
    Q0, F0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40024 \pattern_gen_portmap/i4257_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \pattern_gen_portmap/rotate_delay_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xB4F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_58 ( input DI1, DI0, D1, C1, D0, C0, B0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40025 \pattern_gen_portmap.SLICE_58_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40026 \pattern_gen_portmap.SLICE_58_K0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \pattern_gen_portmap/piece_shape_15__I_33 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pattern_gen_portmap/piece_shape_15__I_32 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_61 ( input DI0, D0, C0, B0, A0, LSR, CLK, 
    output Q0, F0 );
  wire   VCCI, CLK_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40027 \pattern_gen_portmap/mux_144_i3_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20011 \pattern_gen_portmap/piece_loc_y_2_i2_reset ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xABA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_63 ( input DI0, D0, C0, B0, A0, LSR, CLK, 
    output Q0, F0 );
  wire   VCCI, CLK_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40028 \pattern_gen_portmap/mux_144_i4_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20011 \pattern_gen_portmap/piece_loc_y_2_i3_reset ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xFE10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_64 ( input DI0, D0, C0, B0, A0, LSR, CLK, 
    output Q0, F0 );
  wire   VCCI, CLK_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40029 \pattern_gen_portmap.SLICE_64_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20019 \pattern_gen_portmap/piece_loc_y_2_i3_set ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xFE10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_65 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40030 \pattern_gen_portmap/i2197_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 \pattern_gen_portmap/i2193_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \pattern_gen_portmap/piece_loc_y_3__I_26 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pattern_gen_portmap/piece_loc_y_3__I_0_2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_67 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40032 \pattern_gen_portmap/i2189_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \pattern_gen_portmap/i2201_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \pattern_gen_portmap/piece_loc_y_3__I_28 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pattern_gen_portmap/piece_loc_y_3__I_27 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_68 ( input DI0, D0, C0, A0, LSR, CLK, output 
    Q0, F0 );
  wire   GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40034 \pattern_gen_portmap/i1272_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20011 \pattern_gen_portmap/piece_loc_y_2_i0_reset ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_69 ( input DI0, D0, C0, B0, LSR, CLK, output 
    Q0, F0 );
  wire   GNDI, VCCI, CLK_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40035 \pattern_gen_portmap.SLICE_69_K0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20019 \pattern_gen_portmap/piece_loc_y_2_i0_set ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_72 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40036 \pattern_gen_portmap/bottom_check_portmap/i626_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40037 \pattern_gen_portmap/bottom_check_portmap/piece_loc_y_1__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xC936") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0x17E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_73 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40038 \pattern_gen_portmap.bottom_check_portmap.i3145_2_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40039 \pattern_gen_portmap.bottom_check_portmap.i20_2_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x4080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_74 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40040 \pattern_gen_portmap/rgb_c_3_I_40 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40041 \pattern_gen_portmap/i2145_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x2322") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0x0B0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_75 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 \pattern_gen_portmap/i1539_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \pattern_gen_portmap/bottom_check_portmap/i1517_2_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xBBBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_76 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40044 \pattern_gen_portmap/bottom_check_portmap/i2147_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 \pattern_gen_portmap/bottom_check_portmap/i633_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xD888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x1FE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_77 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40046 \pattern_gen_portmap/bottom_check_portmap/i5449_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40047 \pattern_gen_portmap.bottom_check_portmap.i2_rep_29_2_lut_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xC480") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_78 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40048 \pattern_gen_portmap/bottom_check_portmap/i5480_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 \pattern_gen_portmap.bottom_check_portmap.i655_2_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x1020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x956A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_80 ( input D1, C1, A1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40050 \nes_controller_portmap/right_button_I_0 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \pattern_gen_portmap/bottom_check_portmap/i2_4_lut_4_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xFDD9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_81 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40052 
    \pattern_gen_portmap/bottom_check_portmap/future_piece_loc_0__1__I_0_4_lut_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40053 \pattern_gen_portmap/bottom_check_portmap/i3_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xB4D2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0x659A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_83 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40054 \pattern_gen_portmap/bottom_check_portmap/i5484_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40055 \pattern_gen_portmap.bottom_check_portmap.i2_2_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xC840") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_84 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40056 \vga_portmap/i77_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40057 \vga_portmap/i5468_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xA0BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_87 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40058 \pattern_gen_portmap.bottom_check_portmap.i5457_2_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40059 \pattern_gen_portmap.bottom_check_portmap.i3124_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0x6090") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0x4800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_88 ( input C1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40060 \pattern_gen_portmap/bottom_check_portmap/i1_2_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \nes_controller_portmap/left_button_I_0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_89 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40062 
    \pattern_gen_portmap/bottom_check_portmap/future_piece_loc[0][1]_bdd_4_lut_11_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40063 \pattern_gen_portmap.bottom_check_portmap.i5458_2_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x6090") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_90 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40064 \nes_controller_portmap/down_button_I_0 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \nes_controller_portmap/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_91 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40066 \pattern_gen_portmap/bottom_check_portmap/i5474_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40067 \pattern_gen_portmap.bottom_check_portmap.i1_2_lut_adj_62 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xBEEB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_92 ( input D1, C1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40068 \pattern_gen_portmap/i1_2_lut_adj_72 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \nes_controller_portmap/rotate_out_c_I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_93 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40070 \pattern_gen_portmap/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40071 \pattern_gen_portmap/i5263_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_94 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40072 \pattern_gen_portmap/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40073 \nes_controller_portmap/sel_I_0 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_95 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40071 \pattern_gen_portmap/i1_2_lut_adj_71 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_portmap_SLICE_96 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40074 \pattern_gen_portmap/i2_4_lut_adj_85 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40075 \pattern_gen_portmap/i405_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x1EF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_98 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40076 \pattern_gen_portmap/n4_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40077 \pattern_gen_portmap/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xCAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x96A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_99 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40078 \pattern_gen_portmap/n6539_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40079 \pattern_gen_portmap/i5347_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xB8E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_100 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40080 \pattern_gen_portmap/mux_131_i4_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \pattern_gen_portmap/i455_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_102 ( input D1, C1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40082 \pattern_gen_portmap/i398_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40083 \pattern_gen_portmap/i667_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x05FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_103 ( input D0, C0, B0, A0, output F0 );

  lut40084 \pattern_gen_portmap/i674_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xF130") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_104 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40085 \pattern_gen_portmap/n6581_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40086 \pattern_gen_portmap/n4_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_106 ( input D0, C0, B0, A0, output F0 );

  lut40087 \pattern_gen_portmap/rgb_c_1_I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x3301") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_108 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40088 \pattern_gen_portmap/i3119_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40089 \pattern_gen_portmap/bottom_check_portmap/i46_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0x000B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_110 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40090 \pattern_gen_portmap/bottom_check_portmap/i2173_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 \pattern_gen_portmap/bottom_check_portmap/i1_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x0888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_112 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40092 \pattern_gen_portmap/bottom_check_portmap/i2_4_lut_adj_61 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 \pattern_gen_portmap/bottom_check_portmap/i559_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xB7DB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xE888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_114 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40094 
    \pattern_gen_portmap/bottom_check_portmap/board_shadow_row_4_0__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 
    \pattern_gen_portmap/bottom_check_portmap/future_piece_loc[0][1]_bdd_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xF838") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_116 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40096 
    \pattern_gen_portmap/bottom_check_portmap/board_shadow_row_3_0__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 
    \pattern_gen_portmap/bottom_check_portmap/future_piece_loc[0][1]_bdd_4_lut_12_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_119 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40098 \pattern_gen_portmap/bottom_check_portmap/i4_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40099 
    \pattern_gen_portmap/bottom_check_portmap/board_shadow_row_3_1__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xCAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_120 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40100 
    \pattern_gen_portmap/bottom_check_portmap/board_shadow_row_3_3__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40101 
    \pattern_gen_portmap/bottom_check_portmap/future_piece_loc[0][1]_bdd_4_lut_10_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xBCB0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_122 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40102 \pattern_gen_portmap/bottom_check_portmap/i1417_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40103 \pattern_gen_portmap.bottom_check_portmap.i520_rep_47_2_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0x80AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0x2202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_123 ( input D1, C1, B1, 
    A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \pattern_gen_portmap/bottom_check_portmap/i2_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40105 \pattern_gen_portmap/bottom_check_portmap/i1_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0x9956") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xECEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_124 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40094 
    \pattern_gen_portmap/bottom_check_portmap/board_shadow_row_1_1__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40101 
    \pattern_gen_portmap/bottom_check_portmap/future_piece_loc[0][1]_bdd_4_lut_9_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_126 ( input D1, C1, B1, 
    A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40106 \pattern_gen_portmap/bottom_check_portmap/i531_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 \pattern_gen_portmap/bottom_check_portmap/i3229_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0x8E0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_127 ( input D0, C0, B0, 
    A0, output F0 );

  lut40108 \pattern_gen_portmap/bottom_check_portmap/i5236_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0x9060") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_128 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40096 
    \pattern_gen_portmap/bottom_check_portmap/board_shadow_row_1_2__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40109 
    \pattern_gen_portmap/bottom_check_portmap/future_piece_loc[0][1]_bdd_4_lut_8_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_130 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40110 
    \pattern_gen_portmap/bottom_check_portmap/future_piece_loc[0][1]_bdd_4_lut_7_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 \pattern_gen_portmap/bottom_check_portmap/Mux_67_i2_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_131 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40112 \pattern_gen_portmap/bottom_check_portmap/i8_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40113 
    \pattern_gen_portmap/bottom_check_portmap/board_shadow_row_1_3__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_132 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40094 
    \pattern_gen_portmap/bottom_check_portmap/board_shadow_row_2_0__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 
    \pattern_gen_portmap/bottom_check_portmap/future_piece_loc[0][1]_bdd_4_lut_6_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_134 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40110 
    \pattern_gen_portmap/bottom_check_portmap/future_piece_loc[0][1]_bdd_4_lut_2_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40114 \pattern_gen_portmap/bottom_check_portmap/i5462_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xC840") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_135 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40115 
    \pattern_gen_portmap/bottom_check_portmap/board_shadow_row_2_3__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 \pattern_gen_portmap/bottom_check_portmap/i1_4_lut_adj_64 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xD080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_136 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40096 
    \pattern_gen_portmap/bottom_check_portmap/board_shadow_row_2_2__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 
    \pattern_gen_portmap/bottom_check_portmap/future_piece_loc[0][1]_bdd_4_lut_4_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_138 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40096 
    \pattern_gen_portmap/bottom_check_portmap/board_shadow_row_2_1__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40117 
    \pattern_gen_portmap/bottom_check_portmap/future_piece_loc[0][1]_bdd_4_lut_5_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_140 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40118 
    \pattern_gen_portmap/bottom_check_portmap/board_shadow_row_1_0__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40109 
    \pattern_gen_portmap/bottom_check_portmap/future_piece_loc[0][1]_bdd_4_lut_3_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xDAD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_143 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40119 
    \pattern_gen_portmap/bottom_check_portmap/board_shadow_row_4_3__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40120 \pattern_gen_portmap/bottom_check_portmap/Mux_174_i6_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x50D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_144 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40121 \pattern_gen_portmap/bottom_check_portmap/i3091_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \pattern_gen_portmap/bottom_check_portmap/Mux_65_i2_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xC088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xF808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_145 ( input D1, C1, B1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40123 \pattern_gen_portmap/bottom_check_portmap/i3125_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40124 \pattern_gen_portmap/bottom_check_portmap/i650_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x30C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_146 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40125 \pattern_gen_portmap/bottom_check_portmap/i3114_2_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40126 \pattern_gen_portmap/bottom_check_portmap/i648_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x1040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_148 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40127 \pattern_gen_portmap/bottom_check_portmap/Mux_106_i2_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40128 \pattern_gen_portmap/bottom_check_portmap/i1_4_lut_adj_66 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0x60C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_149 ( input D1, C1, B1, 
    D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \pattern_gen_portmap/bottom_check_portmap/Mux_107_i2_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \pattern_gen_portmap/bottom_check_portmap/i3088_2_lut_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_150 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40130 \vga_portmap/i2204_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40131 \vga_portmap/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_151 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40132 \vga_portmap/i3_4_lut_adj_91 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40133 \vga_portmap/i5258_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_152 ( input D0, C0, B0, A0, output F0 );

  lut40134 \vga_portmap/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_153 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40135 \vga_portmap/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40136 \vga_portmap/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_155 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40137 \pattern_gen_portmap/i1_4_lut_adj_86 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40138 \pattern_gen_portmap/i3_4_lut_adj_84 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0x3070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_156 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 \vga_portmap/i3109_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40140 \pattern_gen_portmap/i1_2_lut_adj_76 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_157 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40141 \pattern_gen_portmap/i1_2_lut_3_lut_adj_87 ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40142 \pattern_gen_portmap/i5606_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_158 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40143 \vga_portmap/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40144 \vga_portmap/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_159 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40145 \pattern_gen_portmap/Mux_32_i15_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40146 \pattern_gen_portmap/i5472_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0x00B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_161 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40147 \vga_portmap/i3275_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \vga_portmap/i5_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_162 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40149 \vga_portmap/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40133 \vga_portmap/i3291_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_163 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40150 \pattern_gen_portmap/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40151 \vga_portmap/i3_4_lut_adj_92 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_166 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40152 \pattern_gen_portmap/i2_4_lut_adj_79 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40107 \vga_portmap/i114_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_168 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40153 \vga_portmap/col_8__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40154 \vga_portmap/i30_3_lut_4_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0x5FFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_170 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40133 \vga_portmap/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_portmap_SLICE_172 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40133 \vga_portmap/i365_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_portmap_SLICE_174 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40155 \vga_portmap/row_9__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 \vga_portmap/i3289_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_176 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40147 \clock_manager_portmap/i3265_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40157 \nes_controller_portmap/ctrlr_clk_c_I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_177 ( input D1, C1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40158 \nes_controller_portmap/i1_2_lut_adj_90 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40159 \nes_controller_portmap/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_178 ( input D1, C1, B1, A1, D0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40160 \clock_manager_portmap/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40161 \nes_controller_portmap/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_180 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40162 \nes_controller_portmap/NEScount_5__I_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40163 \nes_controller_portmap/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_184 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40071 \clock_manager_portmap/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module clock_manager_portmap_SLICE_185 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40164 \pattern_gen_portmap/bottom_check_portmap/i500_2_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40165 \clock_manager_portmap/move_down_auto_I_53 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xE800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_186 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40166 \clock_manager_portmap/i5_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_187 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40167 \clock_manager_portmap/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40168 \clock_manager_portmap/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_188 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40169 \pattern_gen_portmap/i1_2_lut_adj_89 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40170 \pattern_gen_portmap/i2239_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xDE12") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_189 ( input DI1, D1, C1, D0, C0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40171 \pattern_gen_portmap.frame_counter_2__N_147.007.FeedThruLUT ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 \pattern_gen_portmap/i5601_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20173 \pattern_gen_portmap/frame_counter_2__I_0 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0x0FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20173 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module pattern_gen_portmap_SLICE_190 ( input D1, C1, B1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40174 \pattern_gen_portmap/i706_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40175 \pattern_gen_portmap/i708_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0x03FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_191 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40176 \pattern_gen_portmap/i4_4_lut_adj_83 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40177 \pattern_gen_portmap/i1234_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0x40D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xFDD4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_193 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40178 \pattern_gen_portmap/LessThan_13_i6_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \pattern_gen_portmap/LessThan_13_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0x5F05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0x8CE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_196 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40180 \pattern_gen_portmap/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40181 \pattern_gen_portmap/bottom_check_portmap/i1_2_lut_3_lut ( .A(A0), 
    .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0x4040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_198 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40182 \pattern_gen_portmap/mux_131_i2_3_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40183 \pattern_gen_portmap/i2_4_lut_adj_74 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_199 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40144 \pattern_gen_portmap/i176_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_portmap_SLICE_200 ( input DI1, D1, C1, B1, A1, D0, C0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40184 \pattern_gen_portmap/i4341_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40107 \pattern_gen_portmap/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_portmap/right_delay_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xCC6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_201 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40185 \pattern_gen_portmap/bottom_check_portmap/i1_2_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40186 \pattern_gen_portmap/bottom_check_portmap/i1_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0x4440") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xB7ED") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_202 ( input DI1, D1, C1, B1, A1, D0, B0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40187 \pattern_gen_portmap/i4278_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40188 \pattern_gen_portmap/i5248_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_portmap/sel_delay_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0x9AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_205 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40189 \pattern_gen_portmap/i181_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40190 \pattern_gen_portmap/i179_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0x8020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0x4800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_206 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40191 \pattern_gen_portmap/LessThan_7_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40192 \pattern_gen_portmap/LessThan_7_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xBF0B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_208 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40193 \pattern_gen_portmap/i3067_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \pattern_gen_portmap/i2_4_lut_adj_75 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_210 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40195 \pattern_gen_portmap/i173_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40196 \pattern_gen_portmap/mux_131_i3_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_212 ( input D1, C1, B1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40197 \pattern_gen_portmap/i1_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \pattern_gen_portmap/i2_3_lut_adj_88 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_214 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40198 \pattern_gen_portmap/rgb_c_5_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40199 \pattern_gen_portmap.i3279_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0x3323") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_216 ( input D0, C0, B0, A0, output F0 );

  lut40200 \pattern_gen_portmap/rgb_c_4_I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0x5444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_217 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40201 \pattern_gen_portmap/i1779_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40202 \pattern_gen_portmap/i3269_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_218 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40203 \pattern_gen_portmap/rgb_c_3_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40204 \pattern_gen_portmap.i3102_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0x2232") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_222 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40205 \pattern_gen_portmap/rgb_c_0_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40206 \pattern_gen_portmap/i1617_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x4544") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0x1011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_223 ( input D0, C0, B0, 
    A0, output F0 );

  lut40207 \pattern_gen_portmap/bottom_check_portmap/hit_piece_I_54 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_224 ( input D1, C1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40208 \pattern_gen_portmap/i3100_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40209 \pattern_gen_portmap/i2_3_lut_adj_78 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_226 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40210 \pattern_gen_portmap/i5_4_lut_adj_82 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40211 \pattern_gen_portmap/i1_2_lut_adj_80 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0x5A96") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_228 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40212 \pattern_gen_portmap/i5355_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40213 \pattern_gen_portmap/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xCAAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0x4BB4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_229 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40214 \pattern_gen_portmap.i3_4_lut_adj_81 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40215 \pattern_gen_portmap/i475_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0x05A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xB2BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_230 ( input C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40216 \pattern_gen_portmap/LessThan_11_i6_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 \pattern_gen_portmap/LessThan_11_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0x8ECF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_232 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40218 \pattern_gen_portmap/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40219 \pattern_gen_portmap/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0x9000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0x00FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_235 ( input D0, C0, B0, A0, output F0 );

  lut40220 \pattern_gen_portmap.i1464_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_236 ( input DI1, D1, C1, B1, A1, D0, C0, B0, 
    A0, CLK, output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40221 \pattern_gen_portmap/i4299_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40222 \pattern_gen_portmap/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \pattern_gen_portmap/left_delay_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0x9CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xF4F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_237 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40223 \pattern_gen_portmap/bottom_check_portmap/i3_4_lut_adj_55 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40224 \pattern_gen_portmap/bottom_check_portmap/i1_2_lut_3_lut_adj_65 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xE7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x03FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_238 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40225 \pattern_gen_portmap/bottom_check_portmap/Mux_177_i4_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40226 \pattern_gen_portmap/bottom_check_portmap/i1795_2_lut_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0x7520") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_239 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40227 
    \pattern_gen_portmap/bottom_check_portmap/board_shadow_row_4_1__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40228 \pattern_gen_portmap/bottom_check_portmap/i5252_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0xE444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_240 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40229 \pattern_gen_portmap/bottom_check_portmap/Mux_133_i2_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40230 \pattern_gen_portmap/bottom_check_portmap/i3111_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0x3C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_241 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40231 \pattern_gen_portmap/bottom_check_portmap/i5490_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40232 
    \pattern_gen_portmap/bottom_check_portmap/future_piece_loc_0__0__I_0_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_242 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40233 \pattern_gen_portmap/bottom_check_portmap/i5479_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40234 \pattern_gen_portmap/bottom_check_portmap/Mux_135_i2_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0x8F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_243 ( input D1, C1, B1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40235 \pattern_gen_portmap/bottom_check_portmap/i2_2_lut_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40236 \pattern_gen_portmap/bottom_check_portmap/i3115_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0x30C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0x003C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_244 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40237 \pattern_gen_portmap/bottom_check_portmap/i5368_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \pattern_gen_portmap/bottom_check_portmap/Mux_134_i2_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_246 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40238 \pattern_gen_portmap/bottom_check_portmap/i54_2_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40239 \pattern_gen_portmap.i3267_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_248 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40240 \pattern_gen_portmap/bottom_check_portmap/i5467_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40241 \pattern_gen_portmap/bottom_check_portmap/i3136_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0x88A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0x4080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_250 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40112 \pattern_gen_portmap/bottom_check_portmap/i6_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40136 \pattern_gen_portmap/bottom_check_portmap/i3_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_252 ( input C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40242 \pattern_gen_portmap/bottom_check_portmap/piece_left_col_0__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40243 \pattern_gen_portmap/bottom_check_portmap/i3_4_lut_adj_56 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0x5151") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_253 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 \pattern_gen_portmap/bottom_check_portmap/piece_right_col_0__I_0 ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40159 \pattern_gen_portmap/bottom_check_portmap/i3_4_lut_adj_58 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xFF30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_254 ( input D1, C1, B1, 
    A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40245 \pattern_gen_portmap/bottom_check_portmap/i5481_2_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40246 \pattern_gen_portmap/bottom_check_portmap/piece_loc_y_2__I_0 ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_256 ( input D1, C1, B1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40247 \pattern_gen_portmap/bottom_check_portmap/i5251_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40248 \pattern_gen_portmap/bottom_check_portmap/move_down_auto_I_0 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_257 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40121 \pattern_gen_portmap/bottom_check_portmap/i5475_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40249 \pattern_gen_portmap.bottom_check_portmap.i1_2_lut_3_lut_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0x0102") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_259 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \pattern_gen_portmap/bottom_check_portmap/i3068_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40251 \pattern_gen_portmap.bottom_check_portmap.i1544_2_lut_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0x8142") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_261 ( input D0, C0, B0, 
    A0, output F0 );

  lut40252 \pattern_gen_portmap/bottom_check_portmap/Mux_66_i2_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xBE82") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_266 ( input C1, B1, D0, 
    C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40253 \pattern_gen_portmap/bottom_check_portmap/piece_right_col_1__I_0 ( 
    .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40243 \pattern_gen_portmap/bottom_check_portmap/i3_4_lut_adj_57 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_269 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40119 
    \pattern_gen_portmap/bottom_check_portmap/board_shadow_row_4_2__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40254 \pattern_gen_portmap/bottom_check_portmap/Mux_175_i6_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0x7250") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_270 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40255 \pattern_gen_portmap/bottom_check_portmap/i2_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40256 \pattern_gen_portmap/bottom_check_portmap/piece_loc_y_3__I_0 ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0x1200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0x5AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_271 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40257 \pattern_gen_portmap/bottom_check_portmap/i5461_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 \pattern_gen_portmap/bottom_check_portmap/i1_2_lut_3_lut_adj_63 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_275 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \pattern_gen_portmap/bottom_check_portmap/Mux_68_i4_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40258 \pattern_gen_portmap.bottom_check_portmap.i1499_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0x4080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_276 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40259 \pattern_gen_portmap/bottom_check_portmap/overlap_row_3_2__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40260 \pattern_gen_portmap/bottom_check_portmap/i5478_4_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xA820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0x50E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_278 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \pattern_gen_portmap/bottom_check_portmap/i1359_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40261 \pattern_gen_portmap/bottom_check_portmap/i3121_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0x1040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_283 ( input D0, C0, B0, 
    A0, output F0 );

  lut40262 \pattern_gen_portmap/bottom_check_portmap/i14_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_284 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \pattern_gen_portmap/bottom_check_portmap/Mux_108_i2_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40263 \pattern_gen_portmap/bottom_check_portmap/i2_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_285 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40264 \pattern_gen_portmap/bottom_check_portmap/i3_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40265 \pattern_gen_portmap/bottom_check_portmap/i3_4_lut_adj_68 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_286 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40266 \pattern_gen_portmap/bottom_check_portmap/Mux_176_i6_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40267 \pattern_gen_portmap/bottom_check_portmap/i5242_2_lut_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0x5D08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0xFF5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_289 ( input D0, C0, B0, 
    A0, output F0 );

  lut40268 \pattern_gen_portmap/bottom_check_portmap/i2_4_lut_adj_59 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_291 ( input D0, C0, B0, 
    A0, output F0 );

  lut40269 \pattern_gen_portmap/bottom_check_portmap/i9_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_292 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40270 \pattern_gen_portmap/bottom_check_portmap/i5459_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40271 \pattern_gen_portmap/bottom_check_portmap/i3164_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xE200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xC480") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_294 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40272 \pattern_gen_portmap/bottom_check_portmap/Mux_109_i2_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40273 \pattern_gen_portmap/bottom_check_portmap/i3181_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0x6000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_297 ( input D0, C0, B0, 
    A0, output F0 );

  lut40274 \pattern_gen_portmap/bottom_check_portmap/i3106_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0x8008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_299 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40275 \pattern_gen_portmap/bottom_check_portmap/i5486_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40276 
    \pattern_gen_portmap/bottom_check_portmap/i1_2_lut_3_lut_4_lut_adj_69 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_301 ( input D1, C1, B1, 
    D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40277 \pattern_gen_portmap/bottom_check_portmap/i5456_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40278 \pattern_gen_portmap/bottom_check_portmap/i5465_2_lut_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_302 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40054 \pattern_gen_portmap/bottom_check_portmap/i5455_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40279 \pattern_gen_portmap.bottom_check_portmap.i3101_2_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0x6090") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_310 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40280 \pattern_gen_portmap/bottom_check_portmap/i5492_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40281 \pattern_gen_portmap.bottom_check_portmap.i5448_3_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0xA280") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0x2080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_312 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40282 \pattern_gen_portmap/i5396_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40283 \pattern_gen_portmap/LessThan_10_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0xF960") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0x8EA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_314 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40284 \pattern_gen_portmap/i419_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40285 \pattern_gen_portmap/i426_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0x5AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_316 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40286 \pattern_gen_portmap/i170_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_317 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40287 \pattern_gen_portmap/i168_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40288 \pattern_gen_portmap/i2224_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0xF780") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_318 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40289 \pattern_gen_portmap/i178_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40290 \pattern_gen_portmap/i2234_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0xF780") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_320 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40291 \pattern_gen_portmap/i175_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40288 \pattern_gen_portmap/i2229_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_326 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40292 \pattern_gen_portmap/bottom_check_portmap/i5485_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40293 \pattern_gen_portmap/bottom_check_portmap/i5493_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_332 ( input D0, C0, B0, 
    A0, output F0 );

  lut40294 \pattern_gen_portmap/bottom_check_portmap/i3_4_lut_adj_60 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_334 ( input D0, C0, B0, 
    A0, output F0 );

  lut40268 \pattern_gen_portmap/bottom_check_portmap/i5_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_335 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40295 \pattern_gen_portmap/bottom_check_portmap/i3_4_lut_adj_67 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40296 \pattern_gen_portmap/bottom_check_portmap/i7_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_338 ( input D1, C1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40006 \pattern_gen_portmap/mux_89_i2_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \pattern_gen_portmap/i1270_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_portmap_bottom_check_portmap_SLICE_343 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40297 \pattern_gen_portmap/bottom_check_portmap/i5245_2_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40298 \pattern_gen_portmap/bottom_check_portmap/i1_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0xD0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0x8008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_344 ( output F0 );
  wire   GNDI;

  lut40299 i4( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_347 ( input DI1, D1, C1, B1, A1, D0, C0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40300 \pattern_gen_portmap/i4320_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40107 \pattern_gen_portmap/i1_2_lut_adj_70 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_portmap/down_delay_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0x9CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_348 ( input DI1, D1, C1, B1, A1, D0, C0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40012 \pattern_gen_portmap.SLICE_348_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40246 \pattern_gen_portmap/i411_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_portmap/piece_shape_15__I_31 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module pattern_gen_portmap_SLICE_351 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40282 \pattern_gen_portmap/i5351_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40301 \pattern_gen_portmap/i5348_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0xACCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_353 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40302 \pattern_gen_portmap/i5357_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40079 \pattern_gen_portmap/i5395_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0xED48") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_355 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40303 \pattern_gen_portmap/i5350_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40079 \pattern_gen_portmap/i5356_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0xED48") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_358 ( input DI1, D1, C1, B1, A1, D0, C0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, CLK_NOTIN, DI1_dly, CLK_dly, LSR_dly;

  lut40304 \pattern_gen_portmap.SLICE_358_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40305 \pattern_gen_portmap/i448_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20019 \pattern_gen_portmap/piece_loc_y_2_i2_set ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_NOTIN), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0x5FA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_pll_portmap_lscc_pll_inst_u_PLL_B ( input 
    REFERENCECLK, FEEDBACK, RESET_N, output INTFBOUT, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \clock_manager_portmap/pll_portmap/lscc_pll_inst/u_PLL_B ( 
    .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), 
    .DYNAMICDELAY6(GNDI), .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), 
    .DYNAMICDELAY3(GNDI), .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), 
    .DYNAMICDELAY0(GNDI), .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), 
    .SDI(GNDI), .LATCH(GNDI), .INTFBOUT(INTFBOUT), .OUTCORE(), 
    .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module pattern_gen_portmap_piece_device_piece_shape_15__I_0 ( input RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA15, 
    RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, RDATA8, RDATA7, 
    RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI;

  EBR_B_B \pattern_gen_portmap/piece_device/piece_shape_15__I_0 ( 
    .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(GNDI), 
    .RADDR5(GNDI), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(RDATA15), 
    .RDATA14(RDATA14), .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), 
    .RDATA10(RDATA10), .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), 
    .RDATA6(RDATA6), .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), 
    .RDATA2(RDATA2), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x4620360046203600C8808E0044C0E20088C02E00C440E8000F0044440F004444";

    defparam INST10.INIT_1 = "0xFFFFFFFFFFFFFFFF660066006600660046404E004C400E402640C6002640C600";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module ctrlr_data ( output PADDI, input ctrlr_data );
  wire   GNDI;

  BB_B_B \ctrlr_data_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(ctrlr_data));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (ctrlr_data => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module osc ( output PADDI, input osc );
  wire   GNDI;

  BB_B_B \osc_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(osc));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (osc => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module rotate_out ( input PADDO, output rotate_out );
  wire   VCCI;

  BB_B_B \rotate_out_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rotate_out));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rotate_out) = (0:0:0,0:0:0);
  endspecify

endmodule

module ctrlr_clk ( input PADDO, output ctrlr_clk );
  wire   VCCI;

  BB_B_B \ctrlr_clk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(ctrlr_clk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ctrlr_clk) = (0:0:0,0:0:0);
  endspecify

endmodule

module ctrlr_latch ( input PADDO, output ctrlr_latch );
  wire   VCCI;

  BB_B_B \ctrlr_latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ctrlr_latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ctrlr_latch) = (0:0:0,0:0:0);
  endspecify

endmodule

module vsync ( input PADDO, output vsync );
  wire   VCCI;

  BB_B_B \vsync_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(vsync));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => vsync) = (0:0:0,0:0:0);
  endspecify

endmodule

module hsync ( input PADDO, output hsync );
  wire   VCCI;

  BB_B_B \hsync_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(hsync));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => hsync) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule
