{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 17 23:00:01 2015 " "Info: Processing started: Tue Nov 17 23:00:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Alarme_de_casa -c TOP_ENTITY " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Alarme_de_casa -c TOP_ENTITY" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk66 " "Info: Assuming node \"clk66\" is an undefined clock" {  } { { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CIRCUITO_FINAL.vhd" 11 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk66" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 1 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CONTADOR_30SEG:TIMER\|clk1s " "Info: Detected ripple clock \"CONTADOR_30SEG:TIMER\|clk1s\" as buffer" {  } { { "CONTADORES_RELATED.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CONTADORES_RELATED.vhd" 18 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CONTADOR_30SEG:TIMER\|clk1s" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CONVERSOR_COMPLETO:CONVERSAO\|DIVISOR_DE_FREQUENCIA:GERADOR_260KHz\|clk " "Info: Detected ripple clock \"CONVERSOR_COMPLETO:CONVERSAO\|DIVISOR_DE_FREQUENCIA:GERADOR_260KHz\|clk\" as buffer" {  } { { "DIVISOR_DE_FREQUENCIA.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/DIVISOR_DE_FREQUENCIA.vhd" 19 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CONVERSOR_COMPLETO:CONVERSAO\|DIVISOR_DE_FREQUENCIA:GERADOR_260KHz\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|DIVISOR_DE_FREQUENCIA:DIV_FREQ\|clk " "Info: Detected ripple clock \"FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|DIVISOR_DE_FREQUENCIA:DIV_FREQ\|clk\" as buffer" {  } { { "DIVISOR_DE_FREQUENCIA.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/DIVISOR_DE_FREQUENCIA.vhd" 19 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|DIVISOR_DE_FREQUENCIA:DIV_FREQ\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk66 register FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[2\] register FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|F 49.75 MHz 20.102 ns Internal " "Info: Clock \"clk66\" has Internal fmax of 49.75 MHz between source register \"FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[2\]\" and destination register \"FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|F\" (period= 20.102 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.393 ns + Longest register register " "Info: + Longest register to register delay is 19.393 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[2\] 1 REG LC_X5_Y9_N8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y9_N8; Fanout = 3; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2] } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.893 ns) + CELL(0.747 ns) 2.640 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~22 2 COMB LC_X1_Y9_N6 2 " "Info: 2: + IC(1.893 ns) + CELL(0.747 ns) = 2.640 ns; Loc. = LC_X1_Y9_N6; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~22'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2] FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~22 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.763 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~27 3 COMB LC_X1_Y9_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 2.763 ns; Loc. = LC_X1_Y9_N7; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~27'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~22 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~27 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.886 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~12 4 COMB LC_X1_Y9_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 2.886 ns; Loc. = LC_X1_Y9_N8; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~12'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~27 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~12 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 3.285 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~17 5 COMB LC_X1_Y9_N9 6 " "Info: 5: + IC(0.000 ns) + CELL(0.399 ns) = 3.285 ns; Loc. = LC_X1_Y9_N9; Fanout = 6; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~17'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~12 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~17 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 3.531 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~97 6 COMB LC_X2_Y9_N4 6 " "Info: 6: + IC(0.000 ns) + CELL(0.246 ns) = 3.531 ns; Loc. = LC_X2_Y9_N4; Fanout = 6; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~97'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~17 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~97 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 3.880 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~122 7 COMB LC_X2_Y9_N9 6 " "Info: 7: + IC(0.000 ns) + CELL(0.349 ns) = 3.880 ns; Loc. = LC_X2_Y9_N9; Fanout = 6; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~122'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~97 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~122 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 5.114 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~35 8 COMB LC_X3_Y9_N2 2 " "Info: 8: + IC(0.000 ns) + CELL(1.234 ns) = 5.114 ns; Loc. = LC_X3_Y9_N2; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|Add0~35'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~122 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~35 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(0.740 ns) 8.417 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|LessThan10~0 9 COMB LC_X2_Y7_N7 1 " "Info: 9: + IC(2.563 ns) + CELL(0.740 ns) = 8.417 ns; Loc. = LC_X2_Y7_N7; Fanout = 1; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|LessThan10~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~35 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan10~0 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.511 ns) 9.738 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|LessThan10~2 10 COMB LC_X2_Y7_N0 8 " "Info: 10: + IC(0.810 ns) + CELL(0.511 ns) = 9.738 ns; Loc. = LC_X2_Y7_N0; Fanout = 8; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|LessThan10~2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan10~0 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan10~2 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.200 ns) 11.843 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|LessThan14~1 11 COMB LC_X4_Y8_N6 5 " "Info: 11: + IC(1.905 ns) + CELL(0.200 ns) = 11.843 ns; Loc. = LC_X4_Y8_N6; Fanout = 5; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|LessThan14~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan10~2 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan14~1 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.511 ns) 13.165 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|E~9 12 COMB LC_X4_Y8_N2 2 " "Info: 12: + IC(0.811 ns) + CELL(0.511 ns) = 13.165 ns; Loc. = LC_X4_Y8_N2; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|E~9'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan14~1 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E~9 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.802 ns) + CELL(0.740 ns) 15.707 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|G~3 13 COMB LC_X4_Y10_N4 1 " "Info: 13: + IC(1.802 ns) + CELL(0.740 ns) = 15.707 ns; Loc. = LC_X4_Y10_N4; Fanout = 1; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|G~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.542 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E~9 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G~3 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.511 ns) 16.976 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|F~8 14 COMB LC_X4_Y10_N7 1 " "Info: 14: + IC(0.758 ns) + CELL(0.511 ns) = 16.976 ns; Loc. = LC_X4_Y10_N7; Fanout = 1; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|F~8'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G~3 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F~8 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 17.481 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|F~9 15 COMB LC_X4_Y10_N8 2 " "Info: 15: + IC(0.305 ns) + CELL(0.200 ns) = 17.481 ns; Loc. = LC_X4_Y10_N8; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|F~9'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F~8 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F~9 } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(1.243 ns) 19.393 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|F 16 REG LC_X4_Y10_N1 1 " "Info: 16: + IC(0.669 ns) + CELL(1.243 ns) = 19.393 ns; Loc. = LC_X4_Y10_N1; Fanout = 1; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|F'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F~9 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.877 ns ( 40.62 % ) " "Info: Total cell delay = 7.877 ns ( 40.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.516 ns ( 59.38 % ) " "Info: Total interconnect delay = 11.516 ns ( 59.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.393 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2] FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~22 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~27 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~12 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~17 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~97 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~122 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~35 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan10~0 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan10~2 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan14~1 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E~9 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G~3 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F~8 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F~9 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "19.393 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2] {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~22 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~27 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~12 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~17 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~97 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~122 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~35 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan10~0 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan10~2 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan14~1 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E~9 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G~3 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F~8 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F~9 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F {} } { 0.000ns 1.893ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.563ns 0.810ns 1.905ns 0.811ns 1.802ns 0.758ns 0.305ns 0.669ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.399ns 0.246ns 0.349ns 1.234ns 0.740ns 0.511ns 0.200ns 0.511ns 0.740ns 0.511ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 destination 8.917 ns + Shortest register " "Info: + Shortest clock path from clock \"clk66\" to destination register is 8.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 385 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 385; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|DIVISOR_DE_FREQUENCIA:DIV_FREQ\|clk 2 REG LC_X12_Y4_N3 44 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y4_N3; Fanout = 44; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|DIVISOR_DE_FREQUENCIA:DIV_FREQ\|clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk } "NODE_NAME" } } { "DIVISOR_DE_FREQUENCIA.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/DIVISOR_DE_FREQUENCIA.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.804 ns) + CELL(0.918 ns) 8.917 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|F 3 REG LC_X4_Y10_N1 1 " "Info: 3: + IC(3.804 ns) + CELL(0.918 ns) = 8.917 ns; Loc. = LC_X4_Y10_N1; Fanout = 1; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|F'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.722 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.85 % ) " "Info: Total cell delay = 3.375 ns ( 37.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.542 ns ( 62.15 % ) " "Info: Total interconnect delay = 5.542 ns ( 62.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.917 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.917 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F {} } { 0.000ns 0.000ns 1.738ns 3.804ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 source 8.917 ns - Longest register " "Info: - Longest clock path from clock \"clk66\" to source register is 8.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 385 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 385; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|DIVISOR_DE_FREQUENCIA:DIV_FREQ\|clk 2 REG LC_X12_Y4_N3 44 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y4_N3; Fanout = 44; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|DIVISOR_DE_FREQUENCIA:DIV_FREQ\|clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk } "NODE_NAME" } } { "DIVISOR_DE_FREQUENCIA.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/DIVISOR_DE_FREQUENCIA.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.804 ns) + CELL(0.918 ns) 8.917 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[2\] 3 REG LC_X5_Y9_N8 3 " "Info: 3: + IC(3.804 ns) + CELL(0.918 ns) = 8.917 ns; Loc. = LC_X5_Y9_N8; Fanout = 3; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|cont\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.722 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2] } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.85 % ) " "Info: Total cell delay = 3.375 ns ( 37.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.542 ns ( 62.15 % ) " "Info: Total interconnect delay = 5.542 ns ( 62.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.917 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.917 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2] {} } { 0.000ns 0.000ns 1.738ns 3.804ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.917 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.917 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F {} } { 0.000ns 0.000ns 1.738ns 3.804ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.917 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.917 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2] {} } { 0.000ns 0.000ns 1.738ns 3.804ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.393 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2] FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~22 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~27 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~12 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~17 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~97 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~122 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~35 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan10~0 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan10~2 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan14~1 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E~9 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G~3 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F~8 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F~9 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "19.393 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2] {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~22 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~27 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~12 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~17 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~97 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~122 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~35 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan10~0 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan10~2 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan14~1 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E~9 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G~3 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F~8 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F~9 {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F {} } { 0.000ns 1.893ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.563ns 0.810ns 1.905ns 0.811ns 1.802ns 0.758ns 0.305ns 0.669ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.399ns 0.246ns 0.349ns 1.234ns 0.740ns 0.511ns 0.200ns 0.511ns 0.740ns 0.511ns 0.200ns 1.243ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.917 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.917 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F {} } { 0.000ns 0.000ns 1.738ns 3.804ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.917 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.917 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2] {} } { 0.000ns 0.000ns 1.738ns 3.804ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk66 4 " "Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock \"clk66\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MONITORADOR:MONITORADOR_DISTANCIA\|cont30seg CONTADOR_30SEG:TIMER\|a2\[2\] clk66 464 ps " "Info: Found hold time violation between source  pin or register \"MONITORADOR:MONITORADOR_DISTANCIA\|cont30seg\" and destination pin or register \"CONTADOR_30SEG:TIMER\|a2\[2\]\" for clock \"clk66\" (Hold time is 464 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.131 ns + Largest " "Info: + Largest clock skew is 5.131 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 destination 8.950 ns + Longest register " "Info: + Longest clock path from clock \"clk66\" to destination register is 8.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 385 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 385; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CONTADOR_30SEG:TIMER\|clk1s 2 REG LC_X12_Y2_N8 8 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y2_N8; Fanout = 8; REG Node = 'CONTADOR_30SEG:TIMER\|clk1s'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk66 CONTADOR_30SEG:TIMER|clk1s } "NODE_NAME" } } { "CONTADORES_RELATED.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CONTADORES_RELATED.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.837 ns) + CELL(0.918 ns) 8.950 ns CONTADOR_30SEG:TIMER\|a2\[2\] 3 REG LC_X7_Y9_N2 11 " "Info: 3: + IC(3.837 ns) + CELL(0.918 ns) = 8.950 ns; Loc. = LC_X7_Y9_N2; Fanout = 11; REG Node = 'CONTADOR_30SEG:TIMER\|a2\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.755 ns" { CONTADOR_30SEG:TIMER|clk1s CONTADOR_30SEG:TIMER|a2[2] } "NODE_NAME" } } { "CONTADORES_RELATED.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CONTADORES_RELATED.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.71 % ) " "Info: Total cell delay = 3.375 ns ( 37.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.575 ns ( 62.29 % ) " "Info: Total interconnect delay = 5.575 ns ( 62.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.950 ns" { clk66 CONTADOR_30SEG:TIMER|clk1s CONTADOR_30SEG:TIMER|a2[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.950 ns" { clk66 {} clk66~combout {} CONTADOR_30SEG:TIMER|clk1s {} CONTADOR_30SEG:TIMER|a2[2] {} } { 0.000ns 0.000ns 1.738ns 3.837ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk66\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 385 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 385; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns MONITORADOR:MONITORADOR_DISTANCIA\|cont30seg 2 REG LC_X1_Y8_N6 8 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y8_N6; Fanout = 8; REG Node = 'MONITORADOR:MONITORADOR_DISTANCIA\|cont30seg'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk66 MONITORADOR:MONITORADOR_DISTANCIA|cont30seg } "NODE_NAME" } } { "MONITORADOR.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/MONITORADOR.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 MONITORADOR:MONITORADOR_DISTANCIA|cont30seg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} MONITORADOR:MONITORADOR_DISTANCIA|cont30seg {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.950 ns" { clk66 CONTADOR_30SEG:TIMER|clk1s CONTADOR_30SEG:TIMER|a2[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.950 ns" { clk66 {} clk66~combout {} CONTADOR_30SEG:TIMER|clk1s {} CONTADOR_30SEG:TIMER|a2[2] {} } { 0.000ns 0.000ns 1.738ns 3.837ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 MONITORADOR:MONITORADOR_DISTANCIA|cont30seg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} MONITORADOR:MONITORADOR_DISTANCIA|cont30seg {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "MONITORADOR.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/MONITORADOR.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.512 ns - Shortest register register " "Info: - Shortest register to register delay is 4.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MONITORADOR:MONITORADOR_DISTANCIA\|cont30seg 1 REG LC_X1_Y8_N6 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y8_N6; Fanout = 8; REG Node = 'MONITORADOR:MONITORADOR_DISTANCIA\|cont30seg'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MONITORADOR:MONITORADOR_DISTANCIA|cont30seg } "NODE_NAME" } } { "MONITORADOR.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/MONITORADOR.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.708 ns) + CELL(0.804 ns) 4.512 ns CONTADOR_30SEG:TIMER\|a2\[2\] 2 REG LC_X7_Y9_N2 11 " "Info: 2: + IC(3.708 ns) + CELL(0.804 ns) = 4.512 ns; Loc. = LC_X7_Y9_N2; Fanout = 11; REG Node = 'CONTADOR_30SEG:TIMER\|a2\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.512 ns" { MONITORADOR:MONITORADOR_DISTANCIA|cont30seg CONTADOR_30SEG:TIMER|a2[2] } "NODE_NAME" } } { "CONTADORES_RELATED.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CONTADORES_RELATED.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.804 ns ( 17.82 % ) " "Info: Total cell delay = 0.804 ns ( 17.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.708 ns ( 82.18 % ) " "Info: Total interconnect delay = 3.708 ns ( 82.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.512 ns" { MONITORADOR:MONITORADOR_DISTANCIA|cont30seg CONTADOR_30SEG:TIMER|a2[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.512 ns" { MONITORADOR:MONITORADOR_DISTANCIA|cont30seg {} CONTADOR_30SEG:TIMER|a2[2] {} } { 0.000ns 3.708ns } { 0.000ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "CONTADORES_RELATED.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CONTADORES_RELATED.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.950 ns" { clk66 CONTADOR_30SEG:TIMER|clk1s CONTADOR_30SEG:TIMER|a2[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.950 ns" { clk66 {} clk66~combout {} CONTADOR_30SEG:TIMER|clk1s {} CONTADOR_30SEG:TIMER|a2[2] {} } { 0.000ns 0.000ns 1.738ns 3.837ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 MONITORADOR:MONITORADOR_DISTANCIA|cont30seg } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} MONITORADOR:MONITORADOR_DISTANCIA|cont30seg {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.512 ns" { MONITORADOR:MONITORADOR_DISTANCIA|cont30seg CONTADOR_30SEG:TIMER|a2[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.512 ns" { MONITORADOR:MONITORADOR_DISTANCIA|cont30seg {} CONTADOR_30SEG:TIMER|a2[2] {} } { 0.000ns 3.708ns } { 0.000ns 0.804ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "FILTRO_BOTAO:FILTRO_B1\|shift_reg\[7\] botao1 clk66 1.988 ns register " "Info: tsu for register \"FILTRO_BOTAO:FILTRO_B1\|shift_reg\[7\]\" (data pin = \"botao1\", clock pin = \"clk66\") is 1.988 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.474 ns + Longest pin register " "Info: + Longest pin to register delay is 5.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns botao1 1 PIN PIN_D1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_D1; Fanout = 1; PIN Node = 'botao1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { botao1 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CIRCUITO_FINAL.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.281 ns) + CELL(1.061 ns) 5.474 ns FILTRO_BOTAO:FILTRO_B1\|shift_reg\[7\] 2 REG LC_X1_Y6_N8 3 " "Info: 2: + IC(3.281 ns) + CELL(1.061 ns) = 5.474 ns; Loc. = LC_X1_Y6_N8; Fanout = 3; REG Node = 'FILTRO_BOTAO:FILTRO_B1\|shift_reg\[7\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.342 ns" { botao1 FILTRO_BOTAO:FILTRO_B1|shift_reg[7] } "NODE_NAME" } } { "FILTRO_DIGITAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FILTRO_DIGITAL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 40.06 % ) " "Info: Total cell delay = 2.193 ns ( 40.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.281 ns ( 59.94 % ) " "Info: Total interconnect delay = 3.281 ns ( 59.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.474 ns" { botao1 FILTRO_BOTAO:FILTRO_B1|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.474 ns" { botao1 {} botao1~combout {} FILTRO_BOTAO:FILTRO_B1|shift_reg[7] {} } { 0.000ns 0.000ns 3.281ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "FILTRO_DIGITAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FILTRO_DIGITAL.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk66\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 385 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 385; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns FILTRO_BOTAO:FILTRO_B1\|shift_reg\[7\] 2 REG LC_X1_Y6_N8 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y6_N8; Fanout = 3; REG Node = 'FILTRO_BOTAO:FILTRO_B1\|shift_reg\[7\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk66 FILTRO_BOTAO:FILTRO_B1|shift_reg[7] } "NODE_NAME" } } { "FILTRO_DIGITAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FILTRO_DIGITAL.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FILTRO_BOTAO:FILTRO_B1|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FILTRO_BOTAO:FILTRO_B1|shift_reg[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.474 ns" { botao1 FILTRO_BOTAO:FILTRO_B1|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.474 ns" { botao1 {} botao1~combout {} FILTRO_BOTAO:FILTRO_B1|shift_reg[7] {} } { 0.000ns 0.000ns 3.281ns } { 0.000ns 1.132ns 1.061ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 FILTRO_BOTAO:FILTRO_B1|shift_reg[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} FILTRO_BOTAO:FILTRO_B1|shift_reg[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk66 F FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|F 14.471 ns register " "Info: tco from clock \"clk66\" to destination pin \"F\" through register \"FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|F\" is 14.471 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 source 8.917 ns + Longest register " "Info: + Longest clock path from clock \"clk66\" to source register is 8.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 385 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 385; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|DIVISOR_DE_FREQUENCIA:DIV_FREQ\|clk 2 REG LC_X12_Y4_N3 44 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y4_N3; Fanout = 44; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|DIVISOR_DE_FREQUENCIA:DIV_FREQ\|clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk } "NODE_NAME" } } { "DIVISOR_DE_FREQUENCIA.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/DIVISOR_DE_FREQUENCIA.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.804 ns) + CELL(0.918 ns) 8.917 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|F 3 REG LC_X4_Y10_N1 1 " "Info: 3: + IC(3.804 ns) + CELL(0.918 ns) = 8.917 ns; Loc. = LC_X4_Y10_N1; Fanout = 1; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|F'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.722 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.85 % ) " "Info: Total cell delay = 3.375 ns ( 37.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.542 ns ( 62.15 % ) " "Info: Total interconnect delay = 5.542 ns ( 62.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.917 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.917 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F {} } { 0.000ns 0.000ns 1.738ns 3.804ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.178 ns + Longest register pin " "Info: + Longest register to pin delay is 5.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|F 1 REG LC_X4_Y10_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y10_N1; Fanout = 1; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER\|F'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F } "NODE_NAME" } } { "FOUR_DISPLAYS_TO_ONE.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/FOUR_DISPLAYS_TO_ONE.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.856 ns) + CELL(2.322 ns) 5.178 ns F 2 PIN PIN_J2 0 " "Info: 2: + IC(2.856 ns) + CELL(2.322 ns) = 5.178 ns; Loc. = PIN_J2; Fanout = 0; PIN Node = 'F'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.178 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F F } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CIRCUITO_FINAL.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 44.84 % ) " "Info: Total cell delay = 2.322 ns ( 44.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.856 ns ( 55.16 % ) " "Info: Total interconnect delay = 2.856 ns ( 55.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.178 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F F } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.178 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F {} F {} } { 0.000ns 2.856ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.917 ns" { clk66 FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.917 ns" { clk66 {} clk66~combout {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk {} FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F {} } { 0.000ns 0.000ns 1.738ns 3.804ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.178 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F F } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.178 ns" { FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F {} F {} } { 0.000ns 2.856ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "CONVERSOR_COMPLETO:CONVERSAO\|ADC_INTERFACE:ADC\|SR_CAPTURE\[0\] ADC_SSTRB clk66 1.318 ns register " "Info: th for register \"CONVERSOR_COMPLETO:CONVERSAO\|ADC_INTERFACE:ADC\|SR_CAPTURE\[0\]\" (data pin = \"ADC_SSTRB\", clock pin = \"clk66\") is 1.318 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 destination 8.150 ns + Longest register " "Info: + Longest clock path from clock \"clk66\" to destination register is 8.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 385 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 385; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CIRCUITO_FINAL.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns CONVERSOR_COMPLETO:CONVERSAO\|DIVISOR_DE_FREQUENCIA:GERADOR_260KHz\|clk 2 REG LC_X12_Y3_N4 74 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 74; REG Node = 'CONVERSOR_COMPLETO:CONVERSAO\|DIVISOR_DE_FREQUENCIA:GERADOR_260KHz\|clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk66 CONVERSOR_COMPLETO:CONVERSAO|DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk } "NODE_NAME" } } { "DIVISOR_DE_FREQUENCIA.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/DIVISOR_DE_FREQUENCIA.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.037 ns) + CELL(0.918 ns) 8.150 ns CONVERSOR_COMPLETO:CONVERSAO\|ADC_INTERFACE:ADC\|SR_CAPTURE\[0\] 3 REG LC_X10_Y5_N3 1 " "Info: 3: + IC(3.037 ns) + CELL(0.918 ns) = 8.150 ns; Loc. = LC_X10_Y5_N3; Fanout = 1; REG Node = 'CONVERSOR_COMPLETO:CONVERSAO\|ADC_INTERFACE:ADC\|SR_CAPTURE\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.955 ns" { CONVERSOR_COMPLETO:CONVERSAO|DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|SR_CAPTURE[0] } "NODE_NAME" } } { "INTERFACE_CONVERSOR_AD.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/INTERFACE_CONVERSOR_AD.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.41 % ) " "Info: Total cell delay = 3.375 ns ( 41.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.775 ns ( 58.59 % ) " "Info: Total interconnect delay = 4.775 ns ( 58.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.150 ns" { clk66 CONVERSOR_COMPLETO:CONVERSAO|DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|SR_CAPTURE[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.150 ns" { clk66 {} clk66~combout {} CONVERSOR_COMPLETO:CONVERSAO|DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk {} CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|SR_CAPTURE[0] {} } { 0.000ns 0.000ns 1.738ns 3.037ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "INTERFACE_CONVERSOR_AD.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/INTERFACE_CONVERSOR_AD.vhd" 74 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.053 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ADC_SSTRB 1 PIN PIN_A12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_A12; Fanout = 2; PIN Node = 'ADC_SSTRB'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_SSTRB } "NODE_NAME" } } { "CIRCUITO_FINAL.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/CIRCUITO_FINAL.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.330 ns) + CELL(0.591 ns) 7.053 ns CONVERSOR_COMPLETO:CONVERSAO\|ADC_INTERFACE:ADC\|SR_CAPTURE\[0\] 2 REG LC_X10_Y5_N3 1 " "Info: 2: + IC(5.330 ns) + CELL(0.591 ns) = 7.053 ns; Loc. = LC_X10_Y5_N3; Fanout = 1; REG Node = 'CONVERSOR_COMPLETO:CONVERSAO\|ADC_INTERFACE:ADC\|SR_CAPTURE\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.921 ns" { ADC_SSTRB CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|SR_CAPTURE[0] } "NODE_NAME" } } { "INTERFACE_CONVERSOR_AD.vhd" "" { Text "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/INTERFACE_CONVERSOR_AD.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 24.43 % ) " "Info: Total cell delay = 1.723 ns ( 24.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.330 ns ( 75.57 % ) " "Info: Total interconnect delay = 5.330 ns ( 75.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.053 ns" { ADC_SSTRB CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|SR_CAPTURE[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.053 ns" { ADC_SSTRB {} ADC_SSTRB~combout {} CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|SR_CAPTURE[0] {} } { 0.000ns 0.000ns 5.330ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.150 ns" { clk66 CONVERSOR_COMPLETO:CONVERSAO|DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|SR_CAPTURE[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.150 ns" { clk66 {} clk66~combout {} CONVERSOR_COMPLETO:CONVERSAO|DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk {} CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|SR_CAPTURE[0] {} } { 0.000ns 0.000ns 1.738ns 3.037ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.053 ns" { ADC_SSTRB CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|SR_CAPTURE[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.053 ns" { ADC_SSTRB {} ADC_SSTRB~combout {} CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|SR_CAPTURE[0] {} } { 0.000ns 0.000ns 5.330ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/TOP_ENTITY.tan.smsg " "Info: Generated suppressed messages file C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/TOP_ENTITY.tan.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 17 23:00:07 2015 " "Info: Processing ended: Tue Nov 17 23:00:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
