$date
	Thu Nov 08 05:59:17 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! qb $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
x$
0#
0"
1!
$end
#1
0%
1$
#2
0!
1"
1#
#3
