/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  reg [8:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [14:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_13z;
  wire [12:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [18:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [5:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [14:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [9:0] _02_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 10'h000;
    else _02_ <= celloutsig_0_30z[16:7];
  assign out_data[41:32] = _02_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 9'h000;
    else _01_ <= { celloutsig_0_5z[2:0], celloutsig_0_5z };
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _00_ <= 5'h00;
    else _00_ <= { in_data[157:154], celloutsig_1_2z };
  assign celloutsig_1_0z = in_data[117:112] >= in_data[170:165];
  assign celloutsig_1_1z = { in_data[188:182], celloutsig_1_0z, celloutsig_1_0z } >= { in_data[170:163], celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[168:154], celloutsig_1_1z } >= { in_data[157:151], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = in_data[119:113] >= { celloutsig_1_6z[9:4], celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_7z[12:8], celloutsig_1_2z, celloutsig_1_8z } >= celloutsig_1_6z[10:2];
  assign celloutsig_1_12z = { _00_[3:0], celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_9z, _00_, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_2z } >= in_data[123:105];
  assign celloutsig_0_7z = _01_[8:3] >= { celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_9z = { in_data[23:22], celloutsig_0_5z } >= { celloutsig_0_3z[5:1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_1z = { in_data[59:58], celloutsig_0_0z } >= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_17z = { in_data[72:71], celloutsig_0_2z, celloutsig_0_5z } >= celloutsig_0_11z[12:4];
  assign celloutsig_0_0z = & in_data[79:72];
  assign celloutsig_0_31z = & celloutsig_0_24z;
  assign celloutsig_0_10z = & { celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_2z = & in_data[42:37];
  assign celloutsig_0_25z = & { celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_4z = { celloutsig_0_3z[5:2], celloutsig_0_1z } >> { celloutsig_0_3z[3:0], celloutsig_0_2z };
  assign celloutsig_0_5z = in_data[33:28] >> in_data[44:39];
  assign celloutsig_1_3z = { in_data[185], celloutsig_1_1z, celloutsig_1_1z } >> in_data[148:146];
  assign celloutsig_1_4z = celloutsig_1_3z >> { celloutsig_1_3z[1], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_5z = { celloutsig_1_4z[1], celloutsig_1_2z, celloutsig_1_1z } >> celloutsig_1_3z;
  assign celloutsig_1_6z = { in_data[125:122], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z } >> { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_6z[10], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_8z } >> { in_data[131:129], celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_11z = { _01_[7], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_3z } >> { _01_[8:1], celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_20z = { celloutsig_0_15z[5:0], celloutsig_0_5z } >> { celloutsig_0_5z[4:0], celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_24z = celloutsig_0_15z[6:3] >> { celloutsig_0_13z[3:1], celloutsig_0_0z };
  assign celloutsig_0_30z = { celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_3z } >> { _01_[7:1], celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_1_7z = { celloutsig_1_6z[7:1], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z } - { in_data[171:161], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } - { celloutsig_1_6z[9:8], celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_6z[4:3], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_9z } - { celloutsig_1_3z[1], celloutsig_1_9z, _00_ };
  assign celloutsig_1_19z = _00_ - celloutsig_1_13z[6:2];
  assign celloutsig_0_13z = { _01_[8:5], celloutsig_0_7z } - celloutsig_0_4z;
  assign celloutsig_0_15z = { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z } - { in_data[51:45], celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } - { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign { out_data[135:128], out_data[100:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z };
endmodule
