[{"commit":{"message":"Move fast lock\/unlock out of riscv.ad"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"0efabfe16343be4a076c83bd1ad75b5e729e5b1e"},{"commit":{"message":"Move fast lock\/unlock out of aarch64.ad"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64.ad"},{"filename":"src\/hotspot\/cpu\/aarch64\/c2_MacroAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/c2_MacroAssembler_aarch64.hpp"}],"sha":"6c6b0cb2c8b0c77a07da71b9f82b1852f276af5d"},{"commit":{"message":"Use consistent naming for MacroAssembler lightweight locking"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64.ad"},{"filename":"src\/hotspot\/cpu\/aarch64\/c1_MacroAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/interp_masm_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/macroAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/macroAssembler_aarch64.hpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/sharedRuntime_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/arm\/c1_MacroAssembler_arm.cpp"},{"filename":"src\/hotspot\/cpu\/arm\/c2_MacroAssembler_arm.cpp"},{"filename":"src\/hotspot\/cpu\/arm\/interp_masm_arm.cpp"},{"filename":"src\/hotspot\/cpu\/arm\/macroAssembler_arm.cpp"},{"filename":"src\/hotspot\/cpu\/arm\/macroAssembler_arm.hpp"},{"filename":"src\/hotspot\/cpu\/arm\/sharedRuntime_arm.cpp"},{"filename":"src\/hotspot\/cpu\/ppc\/c1_MacroAssembler_ppc.cpp"},{"filename":"src\/hotspot\/cpu\/ppc\/interp_masm_ppc_64.cpp"},{"filename":"src\/hotspot\/cpu\/ppc\/macroAssembler_ppc.cpp"},{"filename":"src\/hotspot\/cpu\/ppc\/macroAssembler_ppc.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/x86\/c1_MacroAssembler_x86.cpp"},{"filename":"src\/hotspot\/cpu\/x86\/c2_MacroAssembler_x86.cpp"},{"filename":"src\/hotspot\/cpu\/x86\/interp_masm_x86.cpp"},{"filename":"src\/hotspot\/cpu\/x86\/macroAssembler_x86.cpp"},{"filename":"src\/hotspot\/cpu\/x86\/macroAssembler_x86.hpp"},{"filename":"src\/hotspot\/cpu\/x86\/sharedRuntime_x86_32.cpp"},{"filename":"src\/hotspot\/cpu\/x86\/sharedRuntime_x86_64.cpp"}],"sha":"150e1a871f0d09d5c8fcd4d7ec1067b766179075"}]