# RTLtoGDSTapeout
<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="author" content="Your Name">
    <meta name="description" content="VLSI System Design Week 0: Environment Setup & Tool Installation">
    <title>VLSI System Design (VSD) — Week 0: Environment Setup & Tool Installation</title>
    <style>
        body {
            font-family: Arial, sans-serif;
            line-height: 1.6;
            margin: 0;
            padding: 0;
            background-color: #f4f4f4;
            color: #333;
        }
        header {
            background-color: #333;
            color: #fff;
            padding: 1rem;
            text-align: center;
        }
        main {
            padding: 2rem;
        }
        h1, h2 {
            color: #333;
        }
        table {
            width: 100%;
            margin: 1rem 0;
            border-collapse: collapse;
        }
        table, th, td {
            border: 1px solid #ddd;
        }
        th, td {
            padding: 0.75rem;
            text-align: left;
        }
        code {
            background-color: #f4f4f4;
            padding: 0.25rem;
            border-radius: 4px;
        }
        pre {
            background-color: #f4f4f4;
            padding: 1rem;
            border-radius: 4px;
            overflow-x: auto;
        }
        footer {
            background-color: #333;
            color: #fff;
            text-align: center;
            padding: 1rem;
            position: fixed;
            width: 100%;
            bottom: 0;
        }
    </style>
</head>
<body>

<header>
    <h1>VLSI System Design (VSD) — Week 0: Environment Setup & Tool Installation</h1>
</header>

<main>
    <section>
        <h2>System Configuration</h2>
        <table>
            <tr>
                <th>Specification</th>
                <th>Details</th>
            </tr>
            <tr>
                <td>Operating System</td>
                <td>Ubuntu 20.04+</td>
            </tr>
            <tr>
                <td>RAM</td>
                <td>6 GB</td>
            </tr>
            <tr>
                <td>Storage</td>
                <td>50 GB HDD</td>
            </tr>
            <tr>
                <td>vCPUs</td>
                <td>4</td>
            </tr>
        </table>
    </section>

    <section>
        <h2>Tool Installation & Verification</h2>

        <h3>1. Yosys — RTL Synthesis Tool</h3>
        <p><strong>Purpose:</strong> Converts Verilog RTL into gate-level representations for synthesis and analysis.</p>
        <p><strong>Installation Steps:</strong></p>
        <pre><code>git clone https://github.com/YosysHQ/yosys.git
cd yosys
sudo apt install make build-essential clang bison flex \
     libreadline-dev gawk tcl-dev libffi-dev git \
     graphviz xdot pkg-config python3 libboost-system-dev \
     libboost-python-dev libboost-filesystem-dev zlib1g-dev
make
sudo make install</code></pre>
        <p><strong>Verification:</strong> Ran <code>yosys --version</code> and confirmed successful installation.</p>

        <h3>2. Iverilog — Verilog Simulator</h3>
        <p><strong>Purpose:</strong> Compiles and simulates Verilog designs for functional verification.</p>
        <p><strong>Installation:</strong></p>
        <pre><code>sudo apt update
sudo apt install iverilog</code></pre>
        <p><strong>Verification:</strong> Compiled and simulated a simple Verilog testbench successfully.</p>
        
        <h3>3. GTKWave — Waveform Viewer</h3>
        <p><strong>Purpose:</strong> Analyzes and visualizes simulation waveforms for debugging.</p>
        <p><strong>Installation:</strong></p>
        <pre><code>sudo apt update
sudo apt install gtkwave</code></pre>
        <p><strong>Verification:</strong> Opened simulation waveform files generated by Iverilog and verified correct display.</p>
    </section>

    <section>
        <h2>Summary</h2>
        <table>
            <tr>
                <th>Tool</th>
                <th>Status</th>
                <th>Primary Use</th>
            </tr>
            <tr>
                <td>Yosys</td>
                <td>✅ Installed & Verified</td>
                <td>RTL Synthesis</td>
            </tr>
            <tr>
                <td>Iverilog</td>
                <td>✅ Installed & Verified</td>
                <td>Functional Simulation</td>
            </tr>
            <tr>
                <td>GTKWave</td>
                <td>✅ Installed & Verified</td>
                <td>Waveform Visualization</td>
            </tr>
        </table>
    </section>

    <section>
        <h2>Next Steps</h2>
        <p>With the development environment set up, I am now ready to proceed with RTL design, simulation, and layout tasks in the VLSI System Design program.</p>
        <p>Feel free to explore the repository for further details and updates.</p>
    </section>
</main>

<footer>
    <p>&copy; 2025 Your Name | VLSI System Design (VSD)</p>
</footer>

</body>
</html>
