;redcode
;assert 1
	SUB @121, 106
	DJN -1, <-141
	SUB @127, 106
	DJN -1, @-121
	SUB @172, 106
	DJN -1, @-101
	MOV -7, <-20
	DJN -1, @-121
	SLT @-121, 103
	SUB 17, <15
	SUB 0, 3
	DJN 0, 0
	SLT @-121, 103
	SUB @127, 106
	SLT @-121, 103
	SUB 17, @15
	SLT @-121, 103
	SUB 17, <15
	MOV -7, <-20
	SUB 0, 0
	SUB 17, <15
	MOV -7, <-20
	SUB 0, 0
	SUB 0, 80
	SUB @127, 106
	SLT @-121, 103
	MOV -7, <-20
	SLT -131, 103
	SLT @-121, 103
	SUB 17, <15
	SUB @127, 106
	MOV -7, <-20
	SUB 0, 0
	DJN 0, 0
	SLT @-121, 103
	ADD 120, 60
	SUB @127, 106
	SLT @-121, 103
	SUB @127, 106
	SLT @-121, 103
	SUB @127, 106
	SUB @127, 106
	SLT @-121, 103
	SUB 17, <15
	MOV -7, <-20
	SUB 0, 0
	DJN 0, 0
	JMP @27, #0
	JMP @27, #200
	DJN -1, @-121
	MOV -7, <-20
	DJN -1, @-121
	SUB 0, 3
	SUB 0, 80
	MOV -2, @-20
	SLT @-121, 103
	MOV -7, <-20
	SLT -131, 103
	SUB @172, 106
	SUB 0, 3
	SUB 0, 80
	SUB @127, 106
	JMP @27, #200
	DJN -1, @-121
	JMP @77, #200
	DJN -1, @-121
	MOV -7, <-20
	DJN -1, @-121
	SUB 0, 3
	SUB 0, 80
	SUB @127, 106
	SLT @-121, 103
	MOV -7, <-20
	SLT -131, 103
	SLT @-121, 103
	SUB 17, <15
	SUB @127, 106
	MOV -7, <-20
	SUB 0, 0
	DJN 0, 0
	SLT @-121, 103
	ADD 120, 60
	SUB @127, 106
