// Seed: 2180500961
module module_0 (
    input supply1 id_0,
    input wor id_1,
    output tri id_2,
    output tri0 id_3,
    output tri1 id_4,
    input tri1 id_5,
    input uwire id_6
);
  assign module_1.id_6 = 0;
  assign id_4 = id_5;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    output tri id_2,
    input wor id_3,
    input tri0 id_4,
    output wand id_5,
    input wire id_6,
    output supply0 id_7,
    input supply0 id_8,
    input tri0 id_9
);
  logic id_11;
  wire id_12, id_13, id_14;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_5,
      id_7,
      id_5,
      id_9,
      id_6
  );
endmodule
