// Seed: 2903269013
`define pp_5 0
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    output tri1 id_1,
    input id_2,
    input id_3,
    inout logic id_4
);
  assign id_1[1 : 1] = 1;
  logic id_5 = 1;
  logic id_6;
  assign id_5 = id_0;
  logic id_7;
  logic id_8 = id_3;
  assign id_4 = 1;
endmodule
