// Seed: 1839062330
module module_0;
  initial begin : LABEL_0
    case (1)
      1: id_1 = 1;
      1: id_1 <= (id_1);
    endcase
    id_1 <= id_1;
    $display(id_1);
    if (id_1) begin : LABEL_0
      assign id_1 = 1;
    end
  end
  id_3(
      .id_0(1 != 1), .id_1(id_2), .id_2(1), .id_3(id_2)
  );
  wire id_4, id_5;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input tri id_2,
    input tri id_3,
    input wor id_4,
    output uwire id_5,
    input wor id_6,
    input wand id_7,
    output supply0 id_8,
    input supply0 id_9,
    input logic id_10,
    output logic id_11,
    output supply1 id_12,
    input supply0 id_13,
    input tri0 id_14,
    input tri id_15,
    output supply0 id_16,
    input logic id_17,
    input uwire id_18,
    input uwire id_19,
    output tri id_20,
    output logic id_21,
    output supply1 id_22,
    input tri id_23,
    input tri1 id_24,
    input tri id_25
    , id_29,
    input wire id_26,
    output tri1 id_27
);
  module_0 modCall_1 ();
  wire id_30;
  assign id_16 = id_19;
  assign id_22 = ~id_23;
  initial begin : LABEL_0
    id_21 <= 1;
    id_11 <= id_10;
    fork : SymbolIdentifier
      #1 id_21 = id_17;
    join
  end
endmodule
