#! /usr/local/bin/vvp
:ivl_version "0.10.0 (devel)" "(s20141205-323-g1b3e321)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x13e9610 .scope module, "TestBench" "TestBench" 2 104;
 .timescale -9 -10;
v0x141bb00_0 .net "CA", 0 0, v0x141b410_0;  1 drivers
v0x141bbc0_0 .net "CB", 0 0, v0x141b4b0_0;  1 drivers
v0x141bcd0_0 .net "NA", 0 0, v0x141b580_0;  1 drivers
v0x141bdc0_0 .net "NB", 0 0, v0x141b680_0;  1 drivers
v0x141beb0_0 .net "ZA", 0 0, v0x141b750_0;  1 drivers
v0x141bff0_0 .net "ZB", 0 0, v0x141b840_0;  1 drivers
v0x141c0e0_0 .net "branch_taken", 3 0, v0x141b910_0;  1 drivers
v0x141c1d0_0 .net "taken", 0 0, v0x141af40_0;  1 drivers
S_0x13ff850 .scope module, "Taken" "branch_taken" 2 123, 3 2 0, S_0x13e9610;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "branch_taken"
    .port_info 1 /INPUT 1 "ZA"
    .port_info 2 /INPUT 1 "ZB"
    .port_info 3 /INPUT 1 "NA"
    .port_info 4 /INPUT 1 "NB"
    .port_info 5 /INPUT 1 "CA"
    .port_info 6 /INPUT 1 "CB"
    .port_info 7 /OUTPUT 1 "taken"
v0x13ffaa0_0 .net "CA", 0 0, v0x141b410_0;  alias, 1 drivers
v0x141aa40_0 .net "CB", 0 0, v0x141b4b0_0;  alias, 1 drivers
v0x141ab00_0 .net "NA", 0 0, v0x141b580_0;  alias, 1 drivers
v0x141abd0_0 .net "NB", 0 0, v0x141b680_0;  alias, 1 drivers
v0x141ac90_0 .net "ZA", 0 0, v0x141b750_0;  alias, 1 drivers
v0x141ada0_0 .net "ZB", 0 0, v0x141b840_0;  alias, 1 drivers
v0x141ae60_0 .net "branch_taken", 3 0, v0x141b910_0;  alias, 1 drivers
v0x141af40_0 .var "taken", 0 0;
E_0x13f93e0/0 .event edge, v0x141ae60_0, v0x141ac90_0, v0x13ffaa0_0, v0x141ab00_0;
E_0x13f93e0/1 .event edge, v0x141ada0_0, v0x141aa40_0, v0x141abd0_0;
E_0x13f93e0 .event/or E_0x13f93e0/0, E_0x13f93e0/1;
S_0x141b150 .scope module, "Test1" "branch_taken_tester" 2 114, 2 4 0, S_0x13e9610;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 4 "branch_taken"
    .port_info 1 /OUTPUT 1 "ZA"
    .port_info 2 /OUTPUT 1 "ZB"
    .port_info 3 /OUTPUT 1 "NA"
    .port_info 4 /OUTPUT 1 "NB"
    .port_info 5 /OUTPUT 1 "CA"
    .port_info 6 /OUTPUT 1 "CB"
    .port_info 7 /INPUT 1 "taken"
v0x141b410_0 .var "CA", 0 0;
v0x141b4b0_0 .var "CB", 0 0;
v0x141b580_0 .var "NA", 0 0;
v0x141b680_0 .var "NB", 0 0;
v0x141b750_0 .var "ZA", 0 0;
v0x141b840_0 .var "ZB", 0 0;
v0x141b910_0 .var "branch_taken", 3 0;
v0x141b9e0_0 .net "taken", 0 0, v0x141af40_0;  alias, 1 drivers
    .scope S_0x141b150;
T_0 ;
    %vpi_call 2 18 "$dumpfile", "branch_taken.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars" {0 0 0};
    %vpi_call 2 20 "$display", "Time Diagram" {0 0 0};
    %vpi_call 2 21 "$monitor", "t=", $time, " ", "branch: ", v0x141b910_0, " ", "ZA: %b", v0x141b750_0, " ", " NA: %b", v0x141b580_0, " ", " CA: %b", v0x141b410_0, " ", "ZB: %b", v0x141b840_0, " ", " NB: %b", v0x141b680_0, " ", " CB: %b", v0x141b4b0_0, " ", " taken: ", v0x141b9e0_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x141b150;
T_1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x141b910_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141b750_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141b750_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x141b910_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141b750_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141b750_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x141b910_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141b410_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141b410_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x141b910_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141b410_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141b410_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x141b910_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141b580_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141b580_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x141b910_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141b580_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141b580_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x141b910_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141b840_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141b840_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x141b910_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141b840_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141b840_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x141b910_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141b4b0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141b4b0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x141b910_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141b4b0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141b4b0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x141b910_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141b680_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141b680_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x141b910_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141b680_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141b680_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 98 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x13ff850;
T_2 ;
    %wait E_0x13f93e0;
    %load/vec4 v0x141ae60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141af40_0, 0, 1;
T_2.0 ;
    %load/vec4 v0x141ae60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x141ac90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141af40_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141af40_0, 0, 1;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x141ae60_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x141ac90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141af40_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141af40_0, 0, 1;
T_2.9 ;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x141ae60_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x13ffaa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141af40_0, 0, 1;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141af40_0, 0, 1;
T_2.13 ;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x141ae60_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v0x13ffaa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141af40_0, 0, 1;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141af40_0, 0, 1;
T_2.17 ;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0x141ae60_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_2.18, 4;
    %load/vec4 v0x141ab00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.20, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141af40_0, 0, 1;
    %jmp T_2.21;
T_2.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141af40_0, 0, 1;
T_2.21 ;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v0x141ae60_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_2.22, 4;
    %load/vec4 v0x141ab00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.24, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141af40_0, 0, 1;
    %jmp T_2.25;
T_2.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141af40_0, 0, 1;
T_2.25 ;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v0x141ae60_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.26, 4;
    %load/vec4 v0x141ada0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.28, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141af40_0, 0, 1;
    %jmp T_2.29;
T_2.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141af40_0, 0, 1;
T_2.29 ;
    %jmp T_2.27;
T_2.26 ;
    %load/vec4 v0x141ae60_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_2.30, 4;
    %load/vec4 v0x141ada0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.32, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141af40_0, 0, 1;
    %jmp T_2.33;
T_2.32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141af40_0, 0, 1;
T_2.33 ;
    %jmp T_2.31;
T_2.30 ;
    %load/vec4 v0x141ae60_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_2.34, 4;
    %load/vec4 v0x141aa40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.36, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141af40_0, 0, 1;
    %jmp T_2.37;
T_2.36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141af40_0, 0, 1;
T_2.37 ;
    %jmp T_2.35;
T_2.34 ;
    %load/vec4 v0x141ae60_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_2.38, 4;
    %load/vec4 v0x141aa40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.40, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141af40_0, 0, 1;
    %jmp T_2.41;
T_2.40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141af40_0, 0, 1;
T_2.41 ;
    %jmp T_2.39;
T_2.38 ;
    %load/vec4 v0x141ae60_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_2.42, 4;
    %load/vec4 v0x141abd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.44, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141af40_0, 0, 1;
    %jmp T_2.45;
T_2.44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141af40_0, 0, 1;
T_2.45 ;
    %jmp T_2.43;
T_2.42 ;
    %load/vec4 v0x141ae60_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_2.46, 4;
    %load/vec4 v0x141abd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.48, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141af40_0, 0, 1;
    %jmp T_2.49;
T_2.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141af40_0, 0, 1;
T_2.49 ;
T_2.46 ;
T_2.43 ;
T_2.39 ;
T_2.35 ;
T_2.31 ;
T_2.27 ;
T_2.23 ;
T_2.19 ;
T_2.15 ;
T_2.11 ;
T_2.7 ;
T_2.3 ;
    %jmp T_2;
    .thread T_2, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "branch_taken_testbench.v";
    "././../Verilog_Modules/branch_taken.v";
