
---------- Begin Simulation Statistics ----------
final_tick                               501106412000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 123615                       # Simulator instruction rate (inst/s)
host_mem_usage                                 696896                       # Number of bytes of host memory used
host_op_rate                                   227668                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   808.96                       # Real time elapsed on the host
host_tick_rate                              619444726                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184174839                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.501106                       # Number of seconds simulated
sim_ticks                                501106412000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.955989                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561002                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565652                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1457                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562131                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 27                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             199                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              172                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570366                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2728                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           99                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184174839                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.011064                       # CPI: cycles per instruction
system.cpu.discardedOps                          4316                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44895248                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086493                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169149                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       282363040                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.199558                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        501106412                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640482     53.02%     53.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082680      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84336932     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184174839                       # Class of committed instruction
system.cpu.tickCycles                       218743372                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2599025                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5231200                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           59                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2722096                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2115                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5446636                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2115                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 501106412000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                584                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2598859                       # Transaction distribution
system.membus.trans_dist::CleanEvict              152                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2631605                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2631605                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           584                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7863389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7863389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    669574144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               669574144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2632189                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2632189    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2632189                       # Request fanout histogram
system.membus.respLayer1.occupancy        24418885250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         26022072000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 501106412000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             92847                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5274612                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            3                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           48542                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2631693                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2631693                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           399                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        92448                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8170375                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8171176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        51456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    691186432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              691237888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2601061                       # Total snoops (count)
system.tol2bus.snoopTraffic                 332653952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5325601                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000408                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020200                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5323427     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2174      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5325601                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16149660000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13620712992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1995999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 501106412000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   16                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                92326                       # number of demand (read+write) hits
system.l2.demand_hits::total                    92342                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  16                       # number of overall hits
system.l2.overall_hits::.cpu.data               92326                       # number of overall hits
system.l2.overall_hits::total                   92342                       # number of overall hits
system.l2.demand_misses::.cpu.inst                383                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2631815                       # number of demand (read+write) misses
system.l2.demand_misses::total                2632198                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               383                       # number of overall misses
system.l2.overall_misses::.cpu.data           2631815                       # number of overall misses
system.l2.overall_misses::total               2632198                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41118000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 299502082000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     299543200000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41118000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 299502082000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    299543200000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              399                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2724141                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2724540                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             399                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2724141                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2724540                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.959900                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.966108                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.966107                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.959900                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.966108                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.966107                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 107357.702350                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 113800.583248                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113799.645771                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 107357.702350                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 113800.583248                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113799.645771                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2598859                       # number of writebacks
system.l2.writebacks::total                   2598859                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2631807                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2632189                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2631807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2632189                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33384000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 246865301000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 246898685000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33384000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 246865301000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 246898685000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.957393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.966105                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.966104                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.957393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.966105                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.966104                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87392.670157                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 93800.685613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93799.755641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87392.670157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 93800.685613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93799.755641                       # average overall mshr miss latency
system.l2.replacements                        2601061                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2675753                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2675753                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2675753                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2675753                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            3                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                3                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            3                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            3                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           65                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            65                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                88                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    88                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2631605                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2631605                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 299478286000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  299478286000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2631693                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2631693                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999967                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999967                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 113800.622054                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113800.622054                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2631605                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2631605                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 246846186000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 246846186000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999967                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999967                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 93800.622054                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93800.622054                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41118000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41118000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.959900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.959900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 107357.702350                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107357.702350                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33384000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33384000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.957393                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.957393                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87392.670157                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87392.670157                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         92238                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             92238                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          210                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             210                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     23796000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     23796000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        92448                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         92448                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.002272                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002272                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 113314.285714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113314.285714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          202                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          202                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19115000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19115000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.002185                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002185                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 94628.712871                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94628.712871                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 501106412000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31975.608177                       # Cycle average of tags in use
system.l2.tags.total_refs                     5446503                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2633829                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.067903                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.354876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         8.824365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31957.428936                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.975263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975818                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          482                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4810                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27422                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8080406                       # Number of tag accesses
system.l2.tags.data_accesses                  8080406                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 501106412000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          48896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336871296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336920192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        48896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         48896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    332653952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       332653952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2631807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2632189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2598859                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2598859                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             97576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         672255010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             672352586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        97576                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            97576                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      663838945                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            663838945                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      663838945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            97576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        672255010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1336191531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5197718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005871132500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       289047                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       289048                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10400082                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4919563                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2632189                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2598859                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5264378                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5197718                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           329054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            324822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            324893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            324986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            324962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            324930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            324938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            324950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            324832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            324736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            324736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           324668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           324896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           324894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           324876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           324818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           324762                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 111483658500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26321890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            210190746000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21176.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39926.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4676278                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4618936                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5264378                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5197718                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2632019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2632022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 285563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 285597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 289330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 289328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 289048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 289051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 289061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 289630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 289620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 289050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 289050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 289048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 289049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 289050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 289049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 289049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 289049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 289048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1166861                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    573.823028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   381.504040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   419.571001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        17234      1.48%      1.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       472207     40.47%     41.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        39134      3.35%     45.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        33212      2.85%     48.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        28986      2.48%     50.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        29461      2.52%     53.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        33791      2.90%     56.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        32376      2.77%     58.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       480460     41.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1166861                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       289048                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.212816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.983745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     74.767078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       289044    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        289048                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       289047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.982145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.980409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.243931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3450      1.19%      1.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.00%      1.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           284713     98.50%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.00%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              869      0.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        289047                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336920192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               332652736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336920192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            332653952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       672.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       663.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    672.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    663.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  501106319000                       # Total gap between requests
system.mem_ctrls.avgGap                      95794.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        48896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336871296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    332652736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 97576.081305461339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 672255009.979796528816                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 663836518.619522333145                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          764                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5263614                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5197718                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25611000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 210165135000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11529222356000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33522.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39927.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2218131.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4165261800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2213889150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18790809240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13563574920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     39556386480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     115666459980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      95021527680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       288977909250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        576.679728                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 241994089750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16732820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 242379502250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4166140020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2214348345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18796849680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13568387760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     39556386480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     115634334210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      95048580960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       288985027455                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        576.693933                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 242058204250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16732820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 242315387750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    501106412000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 501106412000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31780002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31780002                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31780002                       # number of overall hits
system.cpu.icache.overall_hits::total        31780002                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          399                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            399                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          399                       # number of overall misses
system.cpu.icache.overall_misses::total           399                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     43489000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     43489000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     43489000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     43489000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31780401                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31780401                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31780401                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31780401                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 108994.987469                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 108994.987469                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 108994.987469                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 108994.987469                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          399                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          399                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     42691000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42691000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     42691000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42691000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 106994.987469                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 106994.987469                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 106994.987469                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 106994.987469                       # average overall mshr miss latency
system.cpu.icache.replacements                      3                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31780002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31780002                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          399                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           399                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     43489000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     43489000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31780401                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31780401                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 108994.987469                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 108994.987469                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          399                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     42691000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42691000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 106994.987469                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 106994.987469                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 501106412000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           334.980091                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31780401                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               399                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          79650.127820                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   334.980091                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.163564                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.163564                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.193359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31780800                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31780800                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 501106412000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 501106412000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 501106412000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     81026300                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81026300                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81026342                       # number of overall hits
system.cpu.dcache.overall_hits::total        81026342                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5354390                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5354390                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5354419                       # number of overall misses
system.cpu.dcache.overall_misses::total       5354419                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 637040218000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 637040218000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 637040218000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 637040218000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380690                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380690                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380761                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380761                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.061986                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061986                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.061986                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061986                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 118975.311473                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 118975.311473                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 118974.667093                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 118974.667093                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2675753                       # number of writebacks
system.cpu.dcache.writebacks::total           2675753                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2630267                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2630267                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2630267                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2630267                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2724123                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2724123                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2724141                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2724141                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 311225632000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 311225632000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 311227562000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 311227562000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.031536                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031536                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031536                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031536                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 114248.010094                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 114248.010094                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 114247.963670                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 114247.963670                       # average overall mshr miss latency
system.cpu.dcache.replacements                2722093                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1951645                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1951645                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        92472                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         92472                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4037153000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4037153000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044117                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044117                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045238                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045238                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43658.112726                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43658.112726                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           42                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        92430                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        92430                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3848975000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3848975000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.045218                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.045218                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41642.053446                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41642.053446                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     79074655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       79074655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5261918                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5261918                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 633003065000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 633003065000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062392                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062392                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 120298.922370                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 120298.922370                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2630225                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2630225                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2631693                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2631693                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 307376657000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 307376657000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031205                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031205                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 116798.067632                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 116798.067632                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           42                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            42                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           29                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           29                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.408451                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.408451                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           18                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1930000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1930000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.253521                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.253521                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 107222.222222                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107222.222222                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 501106412000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2028.234648                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83750551                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2724141                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.743839                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2028.234648                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990349                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990349                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          481                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89104970                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89104970                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 501106412000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 501106412000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
