;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @164, @-4
	DJN -1, @-20
	DJN -1, @-20
	SPL 0
	SUB @0, <1
	CMP @127, 106
	SUB 300, 91
	SPL 0, <-2
	SLT #0, -0
	MOV 0, 20
	MOV 5, <11
	SUB @121, 103
	MOV @127, @-4
	SUB -100, -130
	SUB @0, -9
	SUB #120, <606
	DJN <120, #6
	SLT 130, 9
	SLT 130, 9
	CMP 500, 600
	CMP @120, <6
	SUB #120, <606
	MOV 100, 220
	SLT 250, 60
	SLT 250, 60
	JMZ 117, @-20
	SUB -100, -130
	MOV 0, <-20
	SLT #0, -0
	ADD 130, 9
	ADD 130, 9
	CMP @120, <6
	SUB #120, <606
	SUB -0, 913
	ADD 130, 9
	CMP -7, <-420
	ADD 130, 9
	CMP -7, <-420
	MOV 0, <-20
	MOV 5, <11
	ADD 130, 9
	CMP 500, 600
	CMP 500, 601
	CMP -7, <-420
	SPL 0, <-2
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @164, @-4
	DJN -1, @-20
	ADD 210, 30
	CMP @127, 106
