module TopModule (
  input clk,
  input reset,
  output reg [3:0] q
);

  // Module body - leave empty or add minimal initialization
  // e.g., initial begin q = 0; end

endmodule