module module_0 (
    input logic id_1,
    input id_2,
    input [id_1 : id_2] id_3
);
  logic id_4;
endmodule
