// Seed: 3543655733
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output tri0 id_6;
  output wire id_5;
  module_2 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_4,
      id_2
  );
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_6 = -1;
  initial @(-1'b0);
endmodule
program module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  logic id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2
  );
endprogram
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  assign module_0.id_6 = 0;
  inout uwire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_6 = 1;
  assign id_3 = -1;
  wire id_7;
endmodule
