|top
MAX10_CLK1_50 => MAX10_CLK1_50.IN1
HEX0[0] <= dig_displ_7_segs:dig_val_0.segs_dsp
HEX0[1] <= dig_displ_7_segs:dig_val_0.segs_dsp
HEX0[2] <= dig_displ_7_segs:dig_val_0.segs_dsp
HEX0[3] <= dig_displ_7_segs:dig_val_0.segs_dsp
HEX0[4] <= dig_displ_7_segs:dig_val_0.segs_dsp
HEX0[5] <= dig_displ_7_segs:dig_val_0.segs_dsp
HEX0[6] <= dig_displ_7_segs:dig_val_0.segs_dsp
HEX0[7] <= dig_displ_7_segs:dig_val_0.segs_dsp
HEX1[0] <= dig_displ_7_segs:dig_val_1.segs_dsp
HEX1[1] <= dig_displ_7_segs:dig_val_1.segs_dsp
HEX1[2] <= dig_displ_7_segs:dig_val_1.segs_dsp
HEX1[3] <= dig_displ_7_segs:dig_val_1.segs_dsp
HEX1[4] <= dig_displ_7_segs:dig_val_1.segs_dsp
HEX1[5] <= dig_displ_7_segs:dig_val_1.segs_dsp
HEX1[6] <= dig_displ_7_segs:dig_val_1.segs_dsp
HEX1[7] <= dig_displ_7_segs:dig_val_1.segs_dsp
HEX3[0] <= dig_displ_7_segs:dig_addr_0.segs_dsp
HEX3[1] <= dig_displ_7_segs:dig_addr_0.segs_dsp
HEX3[2] <= dig_displ_7_segs:dig_addr_0.segs_dsp
HEX3[3] <= dig_displ_7_segs:dig_addr_0.segs_dsp
HEX3[4] <= dig_displ_7_segs:dig_addr_0.segs_dsp
HEX3[5] <= dig_displ_7_segs:dig_addr_0.segs_dsp
HEX3[6] <= dig_displ_7_segs:dig_addr_0.segs_dsp
HEX3[7] <= dig_displ_7_segs:dig_addr_0.segs_dsp
HEX4[0] <= dig_displ_7_segs:dig_addr_1.segs_dsp
HEX4[1] <= dig_displ_7_segs:dig_addr_1.segs_dsp
HEX4[2] <= dig_displ_7_segs:dig_addr_1.segs_dsp
HEX4[3] <= dig_displ_7_segs:dig_addr_1.segs_dsp
HEX4[4] <= dig_displ_7_segs:dig_addr_1.segs_dsp
HEX4[5] <= dig_displ_7_segs:dig_addr_1.segs_dsp
HEX4[6] <= dig_displ_7_segs:dig_addr_1.segs_dsp
HEX4[7] <= dig_displ_7_segs:dig_addr_1.segs_dsp
HEX5[0] <= dig_displ_7_segs:dig_addr_2.segs_dsp
HEX5[1] <= dig_displ_7_segs:dig_addr_2.segs_dsp
HEX5[2] <= dig_displ_7_segs:dig_addr_2.segs_dsp
HEX5[3] <= dig_displ_7_segs:dig_addr_2.segs_dsp
HEX5[4] <= dig_displ_7_segs:dig_addr_2.segs_dsp
HEX5[5] <= dig_displ_7_segs:dig_addr_2.segs_dsp
HEX5[6] <= dig_displ_7_segs:dig_addr_2.segs_dsp
HEX5[7] <= dig_displ_7_segs:dig_addr_2.segs_dsp


|top|main_module:dut1
clk => clk.IN2
reset => reset.IN1
mem_write <= mem_write.DB_MAX_OUTPUT_PORT_TYPE
write_data[0] <= write_data[0].DB_MAX_OUTPUT_PORT_TYPE
write_data[1] <= write_data[1].DB_MAX_OUTPUT_PORT_TYPE
write_data[2] <= write_data[2].DB_MAX_OUTPUT_PORT_TYPE
write_data[3] <= write_data[3].DB_MAX_OUTPUT_PORT_TYPE
write_data[4] <= write_data[4].DB_MAX_OUTPUT_PORT_TYPE
write_data[5] <= write_data[5].DB_MAX_OUTPUT_PORT_TYPE
write_data[6] <= write_data[6].DB_MAX_OUTPUT_PORT_TYPE
write_data[7] <= write_data[7].DB_MAX_OUTPUT_PORT_TYPE
write_data[8] <= write_data[8].DB_MAX_OUTPUT_PORT_TYPE
write_data[9] <= write_data[9].DB_MAX_OUTPUT_PORT_TYPE
write_data[10] <= write_data[10].DB_MAX_OUTPUT_PORT_TYPE
write_data[11] <= write_data[11].DB_MAX_OUTPUT_PORT_TYPE
write_data[12] <= write_data[12].DB_MAX_OUTPUT_PORT_TYPE
write_data[13] <= write_data[13].DB_MAX_OUTPUT_PORT_TYPE
write_data[14] <= write_data[14].DB_MAX_OUTPUT_PORT_TYPE
write_data[15] <= write_data[15].DB_MAX_OUTPUT_PORT_TYPE
write_data[16] <= write_data[16].DB_MAX_OUTPUT_PORT_TYPE
write_data[17] <= write_data[17].DB_MAX_OUTPUT_PORT_TYPE
write_data[18] <= write_data[18].DB_MAX_OUTPUT_PORT_TYPE
write_data[19] <= write_data[19].DB_MAX_OUTPUT_PORT_TYPE
write_data[20] <= write_data[20].DB_MAX_OUTPUT_PORT_TYPE
write_data[21] <= write_data[21].DB_MAX_OUTPUT_PORT_TYPE
write_data[22] <= write_data[22].DB_MAX_OUTPUT_PORT_TYPE
write_data[23] <= write_data[23].DB_MAX_OUTPUT_PORT_TYPE
write_data[24] <= write_data[24].DB_MAX_OUTPUT_PORT_TYPE
write_data[25] <= write_data[25].DB_MAX_OUTPUT_PORT_TYPE
write_data[26] <= write_data[26].DB_MAX_OUTPUT_PORT_TYPE
write_data[27] <= write_data[27].DB_MAX_OUTPUT_PORT_TYPE
write_data[28] <= write_data[28].DB_MAX_OUTPUT_PORT_TYPE
write_data[29] <= write_data[29].DB_MAX_OUTPUT_PORT_TYPE
write_data[30] <= write_data[30].DB_MAX_OUTPUT_PORT_TYPE
write_data[31] <= write_data[31].DB_MAX_OUTPUT_PORT_TYPE
data_addr[0] <= data_addr[0].DB_MAX_OUTPUT_PORT_TYPE
data_addr[1] <= data_addr[1].DB_MAX_OUTPUT_PORT_TYPE
data_addr[2] <= data_addr[2].DB_MAX_OUTPUT_PORT_TYPE
data_addr[3] <= data_addr[3].DB_MAX_OUTPUT_PORT_TYPE
data_addr[4] <= data_addr[4].DB_MAX_OUTPUT_PORT_TYPE
data_addr[5] <= data_addr[5].DB_MAX_OUTPUT_PORT_TYPE
data_addr[6] <= data_addr[6].DB_MAX_OUTPUT_PORT_TYPE
data_addr[7] <= data_addr[7].DB_MAX_OUTPUT_PORT_TYPE
data_addr[8] <= data_addr[8].DB_MAX_OUTPUT_PORT_TYPE
data_addr[9] <= data_addr[9].DB_MAX_OUTPUT_PORT_TYPE
data_addr[10] <= riscv_single:rvsingle.alu_result
data_addr[11] <= riscv_single:rvsingle.alu_result
data_addr[12] <= riscv_single:rvsingle.alu_result
data_addr[13] <= riscv_single:rvsingle.alu_result
data_addr[14] <= riscv_single:rvsingle.alu_result
data_addr[15] <= riscv_single:rvsingle.alu_result
data_addr[16] <= riscv_single:rvsingle.alu_result
data_addr[17] <= riscv_single:rvsingle.alu_result
data_addr[18] <= riscv_single:rvsingle.alu_result
data_addr[19] <= riscv_single:rvsingle.alu_result
data_addr[20] <= riscv_single:rvsingle.alu_result
data_addr[21] <= riscv_single:rvsingle.alu_result
data_addr[22] <= riscv_single:rvsingle.alu_result
data_addr[23] <= riscv_single:rvsingle.alu_result
data_addr[24] <= riscv_single:rvsingle.alu_result
data_addr[25] <= riscv_single:rvsingle.alu_result
data_addr[26] <= riscv_single:rvsingle.alu_result
data_addr[27] <= riscv_single:rvsingle.alu_result
data_addr[28] <= riscv_single:rvsingle.alu_result
data_addr[29] <= riscv_single:rvsingle.alu_result
data_addr[30] <= riscv_single:rvsingle.alu_result
data_addr[31] <= riscv_single:rvsingle.alu_result


|top|main_module:dut1|riscv_single:rvsingle
clk => clk.IN1
reset => reset.IN1
instr[0] => instr[0].IN2
instr[1] => instr[1].IN2
instr[2] => instr[2].IN2
instr[3] => instr[3].IN2
instr[4] => instr[4].IN2
instr[5] => instr[5].IN2
instr[6] => instr[6].IN2
instr[7] => instr[7].IN2
instr[8] => instr[8].IN2
instr[9] => instr[9].IN2
instr[10] => instr[10].IN2
instr[11] => instr[11].IN2
instr[12] => instr[12].IN2
instr[13] => instr[13].IN2
instr[14] => instr[14].IN2
instr[15] => instr[15].IN2
instr[16] => instr[16].IN2
instr[17] => instr[17].IN2
instr[18] => instr[18].IN2
instr[19] => instr[19].IN2
instr[20] => instr[20].IN2
instr[21] => instr[21].IN2
instr[22] => instr[22].IN2
instr[23] => instr[23].IN2
instr[24] => instr[24].IN2
instr[25] => instr[25].IN2
instr[26] => instr[26].IN2
instr[27] => instr[27].IN2
instr[28] => instr[28].IN2
instr[29] => instr[29].IN2
instr[30] => instr[30].IN2
instr[31] => instr[31].IN2
read_data[0] => read_data[0].IN1
read_data[1] => read_data[1].IN1
read_data[2] => read_data[2].IN1
read_data[3] => read_data[3].IN1
read_data[4] => read_data[4].IN1
read_data[5] => read_data[5].IN1
read_data[6] => read_data[6].IN1
read_data[7] => read_data[7].IN1
read_data[8] => read_data[8].IN1
read_data[9] => read_data[9].IN1
read_data[10] => read_data[10].IN1
read_data[11] => read_data[11].IN1
read_data[12] => read_data[12].IN1
read_data[13] => read_data[13].IN1
read_data[14] => read_data[14].IN1
read_data[15] => read_data[15].IN1
read_data[16] => read_data[16].IN1
read_data[17] => read_data[17].IN1
read_data[18] => read_data[18].IN1
read_data[19] => read_data[19].IN1
read_data[20] => read_data[20].IN1
read_data[21] => read_data[21].IN1
read_data[22] => read_data[22].IN1
read_data[23] => read_data[23].IN1
read_data[24] => read_data[24].IN1
read_data[25] => read_data[25].IN1
read_data[26] => read_data[26].IN1
read_data[27] => read_data[27].IN1
read_data[28] => read_data[28].IN1
read_data[29] => read_data[29].IN1
read_data[30] => read_data[30].IN1
read_data[31] => read_data[31].IN1
mem_write <= controller:c.mem_write
pc[0] <= datapath:dp.pc
pc[1] <= datapath:dp.pc
pc[2] <= datapath:dp.pc
pc[3] <= datapath:dp.pc
pc[4] <= datapath:dp.pc
pc[5] <= datapath:dp.pc
pc[6] <= datapath:dp.pc
pc[7] <= datapath:dp.pc
pc[8] <= datapath:dp.pc
pc[9] <= datapath:dp.pc
pc[10] <= datapath:dp.pc
pc[11] <= datapath:dp.pc
pc[12] <= datapath:dp.pc
pc[13] <= datapath:dp.pc
pc[14] <= datapath:dp.pc
pc[15] <= datapath:dp.pc
pc[16] <= datapath:dp.pc
pc[17] <= datapath:dp.pc
pc[18] <= datapath:dp.pc
pc[19] <= datapath:dp.pc
pc[20] <= datapath:dp.pc
pc[21] <= datapath:dp.pc
pc[22] <= datapath:dp.pc
pc[23] <= datapath:dp.pc
pc[24] <= datapath:dp.pc
pc[25] <= datapath:dp.pc
pc[26] <= datapath:dp.pc
pc[27] <= datapath:dp.pc
pc[28] <= datapath:dp.pc
pc[29] <= datapath:dp.pc
pc[30] <= datapath:dp.pc
pc[31] <= datapath:dp.pc
alu_result[0] <= datapath:dp.alu_result
alu_result[1] <= datapath:dp.alu_result
alu_result[2] <= datapath:dp.alu_result
alu_result[3] <= datapath:dp.alu_result
alu_result[4] <= datapath:dp.alu_result
alu_result[5] <= datapath:dp.alu_result
alu_result[6] <= datapath:dp.alu_result
alu_result[7] <= datapath:dp.alu_result
alu_result[8] <= datapath:dp.alu_result
alu_result[9] <= datapath:dp.alu_result
alu_result[10] <= datapath:dp.alu_result
alu_result[11] <= datapath:dp.alu_result
alu_result[12] <= datapath:dp.alu_result
alu_result[13] <= datapath:dp.alu_result
alu_result[14] <= datapath:dp.alu_result
alu_result[15] <= datapath:dp.alu_result
alu_result[16] <= datapath:dp.alu_result
alu_result[17] <= datapath:dp.alu_result
alu_result[18] <= datapath:dp.alu_result
alu_result[19] <= datapath:dp.alu_result
alu_result[20] <= datapath:dp.alu_result
alu_result[21] <= datapath:dp.alu_result
alu_result[22] <= datapath:dp.alu_result
alu_result[23] <= datapath:dp.alu_result
alu_result[24] <= datapath:dp.alu_result
alu_result[25] <= datapath:dp.alu_result
alu_result[26] <= datapath:dp.alu_result
alu_result[27] <= datapath:dp.alu_result
alu_result[28] <= datapath:dp.alu_result
alu_result[29] <= datapath:dp.alu_result
alu_result[30] <= datapath:dp.alu_result
alu_result[31] <= datapath:dp.alu_result
write_data[0] <= datapath:dp.write_data
write_data[1] <= datapath:dp.write_data
write_data[2] <= datapath:dp.write_data
write_data[3] <= datapath:dp.write_data
write_data[4] <= datapath:dp.write_data
write_data[5] <= datapath:dp.write_data
write_data[6] <= datapath:dp.write_data
write_data[7] <= datapath:dp.write_data
write_data[8] <= datapath:dp.write_data
write_data[9] <= datapath:dp.write_data
write_data[10] <= datapath:dp.write_data
write_data[11] <= datapath:dp.write_data
write_data[12] <= datapath:dp.write_data
write_data[13] <= datapath:dp.write_data
write_data[14] <= datapath:dp.write_data
write_data[15] <= datapath:dp.write_data
write_data[16] <= datapath:dp.write_data
write_data[17] <= datapath:dp.write_data
write_data[18] <= datapath:dp.write_data
write_data[19] <= datapath:dp.write_data
write_data[20] <= datapath:dp.write_data
write_data[21] <= datapath:dp.write_data
write_data[22] <= datapath:dp.write_data
write_data[23] <= datapath:dp.write_data
write_data[24] <= datapath:dp.write_data
write_data[25] <= datapath:dp.write_data
write_data[26] <= datapath:dp.write_data
write_data[27] <= datapath:dp.write_data
write_data[28] <= datapath:dp.write_data
write_data[29] <= datapath:dp.write_data
write_data[30] <= datapath:dp.write_data
write_data[31] <= datapath:dp.write_data


|top|main_module:dut1|riscv_single:rvsingle|instr_fields:c_instr
instr[0] => Decoder0.IN6
instr[0] => opcode[0].DATAIN
instr[1] => Decoder0.IN5
instr[1] => opcode[1].DATAIN
instr[2] => Decoder0.IN4
instr[2] => opcode[2].DATAIN
instr[3] => Decoder0.IN3
instr[3] => opcode[3].DATAIN
instr[4] => Decoder0.IN2
instr[4] => opcode[4].DATAIN
instr[5] => Decoder0.IN1
instr[5] => opcode[5].DATAIN
instr[6] => Decoder0.IN0
instr[6] => opcode[6].DATAIN
instr[7] => rd[0].DATAIN
instr[8] => rd[1].DATAIN
instr[9] => rd[2].DATAIN
instr[10] => rd[3].DATAIN
instr[11] => rd[4].DATAIN
instr[12] => Equal0.IN0
instr[12] => funct3[0].DATAIN
instr[13] => Equal0.IN2
instr[13] => funct3[1].DATAIN
instr[14] => Equal0.IN1
instr[14] => funct3[2].DATAIN
instr[15] => rs1[0].DATAIN
instr[16] => rs1[1].DATAIN
instr[17] => rs1[2].DATAIN
instr[18] => rs1[3].DATAIN
instr[19] => rs1[4].DATAIN
instr[20] => rs2[0].DATAIN
instr[21] => rs2[1].DATAIN
instr[22] => rs2[2].DATAIN
instr[23] => rs2[3].DATAIN
instr[24] => rs2[4].DATAIN
instr[25] => Selector1.IN3
instr[26] => ~NO_FANOUT~
instr[27] => ~NO_FANOUT~
instr[28] => ~NO_FANOUT~
instr[29] => ~NO_FANOUT~
instr[30] => arr_outputs.DATAA
instr[30] => Selector0.IN3
instr[31] => ~NO_FANOUT~
opcode[0] <= instr[0].DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= instr[1].DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= instr[2].DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= instr[3].DB_MAX_OUTPUT_PORT_TYPE
opcode[4] <= instr[4].DB_MAX_OUTPUT_PORT_TYPE
opcode[5] <= instr[5].DB_MAX_OUTPUT_PORT_TYPE
opcode[6] <= instr[6].DB_MAX_OUTPUT_PORT_TYPE
rd[0] <= instr[7].DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= instr[8].DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= instr[9].DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= instr[10].DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= instr[11].DB_MAX_OUTPUT_PORT_TYPE
funct3[0] <= instr[12].DB_MAX_OUTPUT_PORT_TYPE
funct3[1] <= instr[13].DB_MAX_OUTPUT_PORT_TYPE
funct3[2] <= instr[14].DB_MAX_OUTPUT_PORT_TYPE
rs1[0] <= instr[15].DB_MAX_OUTPUT_PORT_TYPE
rs1[1] <= instr[16].DB_MAX_OUTPUT_PORT_TYPE
rs1[2] <= instr[17].DB_MAX_OUTPUT_PORT_TYPE
rs1[3] <= instr[18].DB_MAX_OUTPUT_PORT_TYPE
rs1[4] <= instr[19].DB_MAX_OUTPUT_PORT_TYPE
rs2[0] <= instr[20].DB_MAX_OUTPUT_PORT_TYPE
rs2[1] <= instr[21].DB_MAX_OUTPUT_PORT_TYPE
rs2[2] <= instr[22].DB_MAX_OUTPUT_PORT_TYPE
rs2[3] <= instr[23].DB_MAX_OUTPUT_PORT_TYPE
rs2[4] <= instr[24].DB_MAX_OUTPUT_PORT_TYPE
funct7b0 <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
funct7b5 <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|top|main_module:dut1|riscv_single:rvsingle|controller:c
opcode[0] => opcode[0].IN2
opcode[1] => opcode[1].IN2
opcode[2] => opcode[2].IN2
opcode[3] => opcode[3].IN2
opcode[4] => opcode[4].IN2
opcode[5] => opcode[5].IN2
opcode[6] => opcode[6].IN2
funct3[0] => funct3[0].IN1
funct3[1] => funct3[1].IN1
funct3[2] => funct3[2].IN1
funct7b0 => funct7b0.IN1
funct7b5 => funct7b5.IN1
of_z => pc_src.IN1
result_src[0] <= main_dec:md.result_src
result_src[1] <= main_dec:md.result_src
mem_write <= main_dec:md.mem_write
pc_src <= pc_src.DB_MAX_OUTPUT_PORT_TYPE
alu_src <= main_dec:md.alu_src
reg_write <= main_dec:md.reg_write
is_jal <= main_dec:md.is_jal
is_jalr <= main_dec:md.is_jalr
imm_src[0] <= main_dec:md.imm_src
imm_src[1] <= main_dec:md.imm_src
imm_src[2] <= main_dec:md.imm_src
alu_ctrl[0] <= alu_dec:ad.alu_ctrl
alu_ctrl[1] <= alu_dec:ad.alu_ctrl
alu_ctrl[2] <= alu_dec:ad.alu_ctrl
alu_ctrl[3] <= alu_dec:ad.alu_ctrl
alu_ctrl[4] <= alu_dec:ad.alu_ctrl


|top|main_module:dut1|riscv_single:rvsingle|controller:c|main_dec:md
opcode[0] => Decoder0.IN6
opcode[1] => Decoder0.IN5
opcode[2] => Decoder0.IN4
opcode[3] => Decoder0.IN3
opcode[4] => Decoder0.IN2
opcode[5] => Decoder0.IN1
opcode[6] => Decoder0.IN0
result_src[0] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
result_src[1] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
mem_write <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
branch <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
alu_src <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
reg_write <= controls.DB_MAX_OUTPUT_PORT_TYPE
is_jal <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
is_jalr <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
imm_src[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
imm_src[1] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
imm_src[2] <= controls.DB_MAX_OUTPUT_PORT_TYPE
alu_op[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE


|top|main_module:dut1|riscv_single:rvsingle|controller:c|alu_dec:ad
opcode[0] => Equal1.IN23
opcode[0] => Equal2.IN23
opcode[0] => Equal3.IN23
opcode[0] => Equal4.IN23
opcode[0] => Equal5.IN23
opcode[0] => Equal6.IN23
opcode[0] => Equal7.IN23
opcode[0] => Equal8.IN23
opcode[0] => Equal9.IN23
opcode[0] => Equal10.IN23
opcode[0] => Equal11.IN23
opcode[0] => Equal12.IN23
opcode[0] => Equal13.IN23
opcode[0] => Equal14.IN23
opcode[0] => Equal15.IN23
opcode[0] => Equal16.IN23
opcode[0] => Equal17.IN23
opcode[0] => Equal18.IN23
opcode[0] => Equal19.IN23
opcode[0] => Equal20.IN23
opcode[1] => Equal1.IN22
opcode[1] => Equal2.IN22
opcode[1] => Equal3.IN22
opcode[1] => Equal4.IN22
opcode[1] => Equal5.IN22
opcode[1] => Equal6.IN22
opcode[1] => Equal7.IN22
opcode[1] => Equal8.IN22
opcode[1] => Equal9.IN22
opcode[1] => Equal10.IN22
opcode[1] => Equal11.IN22
opcode[1] => Equal12.IN22
opcode[1] => Equal13.IN22
opcode[1] => Equal14.IN22
opcode[1] => Equal15.IN22
opcode[1] => Equal16.IN22
opcode[1] => Equal17.IN22
opcode[1] => Equal18.IN22
opcode[1] => Equal19.IN22
opcode[1] => Equal20.IN22
opcode[2] => Equal1.IN21
opcode[2] => Equal2.IN21
opcode[2] => Equal3.IN21
opcode[2] => Equal4.IN21
opcode[2] => Equal5.IN21
opcode[2] => Equal6.IN21
opcode[2] => Equal7.IN21
opcode[2] => Equal8.IN21
opcode[2] => Equal9.IN21
opcode[2] => Equal10.IN21
opcode[2] => Equal11.IN21
opcode[2] => Equal12.IN21
opcode[2] => Equal13.IN21
opcode[2] => Equal14.IN21
opcode[2] => Equal15.IN21
opcode[2] => Equal16.IN21
opcode[2] => Equal17.IN21
opcode[2] => Equal18.IN21
opcode[2] => Equal19.IN21
opcode[2] => Equal20.IN21
opcode[3] => Equal1.IN20
opcode[3] => Equal2.IN20
opcode[3] => Equal3.IN20
opcode[3] => Equal4.IN20
opcode[3] => Equal5.IN20
opcode[3] => Equal6.IN20
opcode[3] => Equal7.IN20
opcode[3] => Equal8.IN20
opcode[3] => Equal9.IN20
opcode[3] => Equal10.IN20
opcode[3] => Equal11.IN20
opcode[3] => Equal12.IN20
opcode[3] => Equal13.IN20
opcode[3] => Equal14.IN20
opcode[3] => Equal15.IN20
opcode[3] => Equal16.IN20
opcode[3] => Equal17.IN20
opcode[3] => Equal18.IN20
opcode[3] => Equal19.IN20
opcode[3] => Equal20.IN20
opcode[4] => Equal1.IN19
opcode[4] => Equal2.IN19
opcode[4] => Equal3.IN19
opcode[4] => Equal4.IN19
opcode[4] => Equal5.IN19
opcode[4] => Equal6.IN19
opcode[4] => Equal7.IN19
opcode[4] => Equal8.IN19
opcode[4] => Equal9.IN19
opcode[4] => Equal10.IN19
opcode[4] => Equal11.IN19
opcode[4] => Equal12.IN19
opcode[4] => Equal13.IN19
opcode[4] => Equal14.IN19
opcode[4] => Equal15.IN19
opcode[4] => Equal16.IN19
opcode[4] => Equal17.IN19
opcode[4] => Equal18.IN19
opcode[4] => Equal19.IN19
opcode[4] => Equal20.IN19
opcode[5] => Equal1.IN18
opcode[5] => Equal2.IN18
opcode[5] => Equal3.IN18
opcode[5] => Equal4.IN18
opcode[5] => Equal5.IN18
opcode[5] => Equal6.IN18
opcode[5] => Equal7.IN18
opcode[5] => Equal8.IN18
opcode[5] => Equal9.IN18
opcode[5] => Equal10.IN18
opcode[5] => Equal11.IN18
opcode[5] => Equal12.IN18
opcode[5] => Equal13.IN18
opcode[5] => Equal14.IN18
opcode[5] => Equal15.IN18
opcode[5] => Equal16.IN18
opcode[5] => Equal17.IN18
opcode[5] => Equal18.IN18
opcode[5] => Equal19.IN18
opcode[5] => Equal20.IN18
opcode[6] => Equal1.IN17
opcode[6] => Equal2.IN17
opcode[6] => Equal3.IN17
opcode[6] => Equal4.IN17
opcode[6] => Equal5.IN17
opcode[6] => Equal6.IN17
opcode[6] => Equal7.IN17
opcode[6] => Equal8.IN17
opcode[6] => Equal9.IN17
opcode[6] => Equal10.IN17
opcode[6] => Equal11.IN17
opcode[6] => Equal12.IN17
opcode[6] => Equal13.IN17
opcode[6] => Equal14.IN17
opcode[6] => Equal15.IN17
opcode[6] => Equal16.IN17
opcode[6] => Equal17.IN17
opcode[6] => Equal18.IN17
opcode[6] => Equal19.IN17
opcode[6] => Equal20.IN17
funct3[0] => Equal1.IN16
funct3[0] => Equal2.IN16
funct3[0] => Equal3.IN16
funct3[0] => Equal4.IN16
funct3[0] => Equal5.IN16
funct3[0] => Equal6.IN16
funct3[0] => Equal7.IN16
funct3[0] => Equal8.IN16
funct3[0] => Equal9.IN16
funct3[0] => Equal10.IN16
funct3[0] => Equal11.IN16
funct3[0] => Equal12.IN16
funct3[0] => Equal13.IN16
funct3[0] => Equal14.IN16
funct3[0] => Equal15.IN16
funct3[0] => Equal16.IN16
funct3[0] => Equal17.IN16
funct3[0] => Equal18.IN16
funct3[0] => Equal19.IN16
funct3[0] => Equal20.IN16
funct3[1] => Equal1.IN15
funct3[1] => Equal2.IN15
funct3[1] => Equal3.IN15
funct3[1] => Equal4.IN15
funct3[1] => Equal5.IN15
funct3[1] => Equal6.IN15
funct3[1] => Equal7.IN15
funct3[1] => Equal8.IN15
funct3[1] => Equal9.IN15
funct3[1] => Equal10.IN15
funct3[1] => Equal11.IN15
funct3[1] => Equal12.IN15
funct3[1] => Equal13.IN15
funct3[1] => Equal14.IN15
funct3[1] => Equal15.IN15
funct3[1] => Equal16.IN15
funct3[1] => Equal17.IN15
funct3[1] => Equal18.IN15
funct3[1] => Equal19.IN15
funct3[1] => Equal20.IN15
funct3[2] => Equal1.IN14
funct3[2] => Equal2.IN14
funct3[2] => Equal3.IN14
funct3[2] => Equal4.IN14
funct3[2] => Equal5.IN14
funct3[2] => Equal6.IN14
funct3[2] => Equal7.IN14
funct3[2] => Equal8.IN14
funct3[2] => Equal9.IN14
funct3[2] => Equal10.IN14
funct3[2] => Equal11.IN14
funct3[2] => Equal12.IN14
funct3[2] => Equal13.IN14
funct3[2] => Equal14.IN14
funct3[2] => Equal15.IN14
funct3[2] => Equal16.IN14
funct3[2] => Equal17.IN14
funct3[2] => Equal18.IN14
funct3[2] => Equal19.IN14
funct3[2] => Equal20.IN14
funct7b0 => Equal1.IN13
funct7b0 => Equal2.IN13
funct7b0 => Equal3.IN13
funct7b0 => Equal4.IN13
funct7b0 => Equal5.IN13
funct7b0 => Equal6.IN13
funct7b0 => Equal7.IN13
funct7b0 => Equal8.IN13
funct7b0 => Equal9.IN13
funct7b0 => Equal10.IN13
funct7b0 => Equal11.IN13
funct7b0 => Equal12.IN13
funct7b0 => Equal13.IN13
funct7b0 => Equal14.IN13
funct7b0 => Equal15.IN13
funct7b0 => Equal16.IN13
funct7b0 => Equal17.IN13
funct7b0 => Equal18.IN13
funct7b0 => Equal19.IN13
funct7b0 => Equal20.IN13
funct7b5 => Equal1.IN12
funct7b5 => Equal2.IN12
funct7b5 => Equal3.IN12
funct7b5 => Equal4.IN12
funct7b5 => Equal5.IN12
funct7b5 => Equal6.IN12
funct7b5 => Equal7.IN12
funct7b5 => Equal8.IN12
funct7b5 => Equal9.IN12
funct7b5 => Equal10.IN12
funct7b5 => Equal11.IN12
funct7b5 => Equal12.IN12
funct7b5 => Equal13.IN12
funct7b5 => Equal14.IN12
funct7b5 => Equal15.IN12
funct7b5 => Equal16.IN12
funct7b5 => Equal17.IN12
funct7b5 => Equal18.IN12
funct7b5 => Equal19.IN12
funct7b5 => Equal20.IN12
alu_op[0] => Equal21.IN3
alu_op[0] => Equal22.IN3
alu_op[1] => Equal21.IN2
alu_op[1] => Equal22.IN2
alu_ctrl[0] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
alu_ctrl[1] <= alu_ctrl.DB_MAX_OUTPUT_PORT_TYPE
alu_ctrl[2] <= alu_ctrl.DB_MAX_OUTPUT_PORT_TYPE
alu_ctrl[3] <= alu_ctrl.DB_MAX_OUTPUT_PORT_TYPE
alu_ctrl[4] <= alu_ctrl.DB_MAX_OUTPUT_PORT_TYPE


|top|main_module:dut1|riscv_single:rvsingle|datapath:dp
clk => clk.IN2
reset => reset.IN1
result_src[0] => result_src[0].IN1
result_src[1] => result_src[1].IN1
pc_src => branch.IN1
alu_src => alu_src.IN1
wr_en => wr_en.IN1
imm_src[0] => imm_src[0].IN1
imm_src[1] => imm_src[1].IN1
imm_src[2] => imm_src[2].IN1
alu_ctrl[0] => alu_ctrl[0].IN2
alu_ctrl[1] => alu_ctrl[1].IN2
alu_ctrl[2] => alu_ctrl[2].IN2
alu_ctrl[3] => alu_ctrl[3].IN2
alu_ctrl[4] => alu_ctrl[4].IN2
instr[0] => ~NO_FANOUT~
instr[1] => ~NO_FANOUT~
instr[2] => ~NO_FANOUT~
instr[3] => ~NO_FANOUT~
instr[4] => ~NO_FANOUT~
instr[5] => ~NO_FANOUT~
instr[6] => ~NO_FANOUT~
instr[7] => instr[7].IN1
instr[8] => instr[8].IN1
instr[9] => instr[9].IN1
instr[10] => instr[10].IN1
instr[11] => instr[11].IN1
instr[12] => instr[12].IN1
instr[13] => instr[13].IN1
instr[14] => instr[14].IN1
instr[15] => instr[15].IN1
instr[16] => instr[16].IN1
instr[17] => instr[17].IN1
instr[18] => instr[18].IN1
instr[19] => instr[19].IN1
instr[20] => instr[20].IN1
instr[21] => instr[21].IN1
instr[22] => instr[22].IN1
instr[23] => instr[23].IN1
instr[24] => instr[24].IN1
instr[25] => instr[25].IN1
instr[26] => instr[26].IN1
instr[27] => instr[27].IN1
instr[28] => instr[28].IN1
instr[29] => instr[29].IN1
instr[30] => instr[30].IN1
instr[31] => instr[31].IN1
rd[0] => rd[0].IN1
rd[1] => rd[1].IN1
rd[2] => rd[2].IN1
rd[3] => rd[3].IN1
rd[4] => rd[4].IN1
rs1[0] => rs1[0].IN1
rs1[1] => rs1[1].IN1
rs1[2] => rs1[2].IN1
rs1[3] => rs1[3].IN1
rs1[4] => rs1[4].IN1
rs2[0] => rs2[0].IN1
rs2[1] => rs2[1].IN1
rs2[2] => rs2[2].IN1
rs2[3] => rs2[3].IN1
rs2[4] => rs2[4].IN1
read_data[0] => read_data[0].IN1
read_data[1] => read_data[1].IN1
read_data[2] => read_data[2].IN1
read_data[3] => read_data[3].IN1
read_data[4] => read_data[4].IN1
read_data[5] => read_data[5].IN1
read_data[6] => read_data[6].IN1
read_data[7] => read_data[7].IN1
read_data[8] => read_data[8].IN1
read_data[9] => read_data[9].IN1
read_data[10] => read_data[10].IN1
read_data[11] => read_data[11].IN1
read_data[12] => read_data[12].IN1
read_data[13] => read_data[13].IN1
read_data[14] => read_data[14].IN1
read_data[15] => read_data[15].IN1
read_data[16] => read_data[16].IN1
read_data[17] => read_data[17].IN1
read_data[18] => read_data[18].IN1
read_data[19] => read_data[19].IN1
read_data[20] => read_data[20].IN1
read_data[21] => read_data[21].IN1
read_data[22] => read_data[22].IN1
read_data[23] => read_data[23].IN1
read_data[24] => read_data[24].IN1
read_data[25] => read_data[25].IN1
read_data[26] => read_data[26].IN1
read_data[27] => read_data[27].IN1
read_data[28] => read_data[28].IN1
read_data[29] => read_data[29].IN1
read_data[30] => read_data[30].IN1
read_data[31] => read_data[31].IN1
of_c <= alu:alu.of_c
of_n <= alu:alu.of_n
of_v <= alu:alu.of_v
of_z <= alu:alu.of_z
pc[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= pc[16].DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= pc[17].DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= pc[18].DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= pc[19].DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= pc[20].DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= pc[21].DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= pc[22].DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= pc[23].DB_MAX_OUTPUT_PORT_TYPE
pc[24] <= pc[24].DB_MAX_OUTPUT_PORT_TYPE
pc[25] <= pc[25].DB_MAX_OUTPUT_PORT_TYPE
pc[26] <= pc[26].DB_MAX_OUTPUT_PORT_TYPE
pc[27] <= pc[27].DB_MAX_OUTPUT_PORT_TYPE
pc[28] <= pc[28].DB_MAX_OUTPUT_PORT_TYPE
pc[29] <= pc[29].DB_MAX_OUTPUT_PORT_TYPE
pc[30] <= pc[30].DB_MAX_OUTPUT_PORT_TYPE
pc[31] <= pc[31].DB_MAX_OUTPUT_PORT_TYPE
alu_result[0] <= alu_result[0].DB_MAX_OUTPUT_PORT_TYPE
alu_result[1] <= alu_result[1].DB_MAX_OUTPUT_PORT_TYPE
alu_result[2] <= alu_result[2].DB_MAX_OUTPUT_PORT_TYPE
alu_result[3] <= alu_result[3].DB_MAX_OUTPUT_PORT_TYPE
alu_result[4] <= alu_result[4].DB_MAX_OUTPUT_PORT_TYPE
alu_result[5] <= alu_result[5].DB_MAX_OUTPUT_PORT_TYPE
alu_result[6] <= alu_result[6].DB_MAX_OUTPUT_PORT_TYPE
alu_result[7] <= alu_result[7].DB_MAX_OUTPUT_PORT_TYPE
alu_result[8] <= alu_result[8].DB_MAX_OUTPUT_PORT_TYPE
alu_result[9] <= alu_result[9].DB_MAX_OUTPUT_PORT_TYPE
alu_result[10] <= alu_result[10].DB_MAX_OUTPUT_PORT_TYPE
alu_result[11] <= alu_result[11].DB_MAX_OUTPUT_PORT_TYPE
alu_result[12] <= alu_result[12].DB_MAX_OUTPUT_PORT_TYPE
alu_result[13] <= alu_result[13].DB_MAX_OUTPUT_PORT_TYPE
alu_result[14] <= alu_result[14].DB_MAX_OUTPUT_PORT_TYPE
alu_result[15] <= alu_result[15].DB_MAX_OUTPUT_PORT_TYPE
alu_result[16] <= alu_result[16].DB_MAX_OUTPUT_PORT_TYPE
alu_result[17] <= alu_result[17].DB_MAX_OUTPUT_PORT_TYPE
alu_result[18] <= alu_result[18].DB_MAX_OUTPUT_PORT_TYPE
alu_result[19] <= alu_result[19].DB_MAX_OUTPUT_PORT_TYPE
alu_result[20] <= alu_result[20].DB_MAX_OUTPUT_PORT_TYPE
alu_result[21] <= alu_result[21].DB_MAX_OUTPUT_PORT_TYPE
alu_result[22] <= alu_result[22].DB_MAX_OUTPUT_PORT_TYPE
alu_result[23] <= alu_result[23].DB_MAX_OUTPUT_PORT_TYPE
alu_result[24] <= alu_result[24].DB_MAX_OUTPUT_PORT_TYPE
alu_result[25] <= alu_result[25].DB_MAX_OUTPUT_PORT_TYPE
alu_result[26] <= alu_result[26].DB_MAX_OUTPUT_PORT_TYPE
alu_result[27] <= alu_result[27].DB_MAX_OUTPUT_PORT_TYPE
alu_result[28] <= alu_result[28].DB_MAX_OUTPUT_PORT_TYPE
alu_result[29] <= alu_result[29].DB_MAX_OUTPUT_PORT_TYPE
alu_result[30] <= alu_result[30].DB_MAX_OUTPUT_PORT_TYPE
alu_result[31] <= alu_result[31].DB_MAX_OUTPUT_PORT_TYPE
write_data[0] <= write_data[0].DB_MAX_OUTPUT_PORT_TYPE
write_data[1] <= write_data[1].DB_MAX_OUTPUT_PORT_TYPE
write_data[2] <= write_data[2].DB_MAX_OUTPUT_PORT_TYPE
write_data[3] <= write_data[3].DB_MAX_OUTPUT_PORT_TYPE
write_data[4] <= write_data[4].DB_MAX_OUTPUT_PORT_TYPE
write_data[5] <= write_data[5].DB_MAX_OUTPUT_PORT_TYPE
write_data[6] <= write_data[6].DB_MAX_OUTPUT_PORT_TYPE
write_data[7] <= write_data[7].DB_MAX_OUTPUT_PORT_TYPE
write_data[8] <= write_data[8].DB_MAX_OUTPUT_PORT_TYPE
write_data[9] <= write_data[9].DB_MAX_OUTPUT_PORT_TYPE
write_data[10] <= write_data[10].DB_MAX_OUTPUT_PORT_TYPE
write_data[11] <= write_data[11].DB_MAX_OUTPUT_PORT_TYPE
write_data[12] <= write_data[12].DB_MAX_OUTPUT_PORT_TYPE
write_data[13] <= write_data[13].DB_MAX_OUTPUT_PORT_TYPE
write_data[14] <= write_data[14].DB_MAX_OUTPUT_PORT_TYPE
write_data[15] <= write_data[15].DB_MAX_OUTPUT_PORT_TYPE
write_data[16] <= write_data[16].DB_MAX_OUTPUT_PORT_TYPE
write_data[17] <= write_data[17].DB_MAX_OUTPUT_PORT_TYPE
write_data[18] <= write_data[18].DB_MAX_OUTPUT_PORT_TYPE
write_data[19] <= write_data[19].DB_MAX_OUTPUT_PORT_TYPE
write_data[20] <= write_data[20].DB_MAX_OUTPUT_PORT_TYPE
write_data[21] <= write_data[21].DB_MAX_OUTPUT_PORT_TYPE
write_data[22] <= write_data[22].DB_MAX_OUTPUT_PORT_TYPE
write_data[23] <= write_data[23].DB_MAX_OUTPUT_PORT_TYPE
write_data[24] <= write_data[24].DB_MAX_OUTPUT_PORT_TYPE
write_data[25] <= write_data[25].DB_MAX_OUTPUT_PORT_TYPE
write_data[26] <= write_data[26].DB_MAX_OUTPUT_PORT_TYPE
write_data[27] <= write_data[27].DB_MAX_OUTPUT_PORT_TYPE
write_data[28] <= write_data[28].DB_MAX_OUTPUT_PORT_TYPE
write_data[29] <= write_data[29].DB_MAX_OUTPUT_PORT_TYPE
write_data[30] <= write_data[30].DB_MAX_OUTPUT_PORT_TYPE
write_data[31] <= write_data[31].DB_MAX_OUTPUT_PORT_TYPE


|top|main_module:dut1|riscv_single:rvsingle|datapath:dp|ff_rst:pcreg
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|main_module:dut1|riscv_single:rvsingle|datapath:dp|adder:pcadd4
op_val1[0] => Add0.IN32
op_val1[1] => Add0.IN31
op_val1[2] => Add0.IN30
op_val1[3] => Add0.IN29
op_val1[4] => Add0.IN28
op_val1[5] => Add0.IN27
op_val1[6] => Add0.IN26
op_val1[7] => Add0.IN25
op_val1[8] => Add0.IN24
op_val1[9] => Add0.IN23
op_val1[10] => Add0.IN22
op_val1[11] => Add0.IN21
op_val1[12] => Add0.IN20
op_val1[13] => Add0.IN19
op_val1[14] => Add0.IN18
op_val1[15] => Add0.IN17
op_val1[16] => Add0.IN16
op_val1[17] => Add0.IN15
op_val1[18] => Add0.IN14
op_val1[19] => Add0.IN13
op_val1[20] => Add0.IN12
op_val1[21] => Add0.IN11
op_val1[22] => Add0.IN10
op_val1[23] => Add0.IN9
op_val1[24] => Add0.IN8
op_val1[25] => Add0.IN7
op_val1[26] => Add0.IN6
op_val1[27] => Add0.IN5
op_val1[28] => Add0.IN4
op_val1[29] => Add0.IN3
op_val1[30] => Add0.IN2
op_val1[31] => Add0.IN1
op_val2[0] => Add0.IN64
op_val2[1] => Add0.IN63
op_val2[2] => Add0.IN62
op_val2[3] => Add0.IN61
op_val2[4] => Add0.IN60
op_val2[5] => Add0.IN59
op_val2[6] => Add0.IN58
op_val2[7] => Add0.IN57
op_val2[8] => Add0.IN56
op_val2[9] => Add0.IN55
op_val2[10] => Add0.IN54
op_val2[11] => Add0.IN53
op_val2[12] => Add0.IN52
op_val2[13] => Add0.IN51
op_val2[14] => Add0.IN50
op_val2[15] => Add0.IN49
op_val2[16] => Add0.IN48
op_val2[17] => Add0.IN47
op_val2[18] => Add0.IN46
op_val2[19] => Add0.IN45
op_val2[20] => Add0.IN44
op_val2[21] => Add0.IN43
op_val2[22] => Add0.IN42
op_val2[23] => Add0.IN41
op_val2[24] => Add0.IN40
op_val2[25] => Add0.IN39
op_val2[26] => Add0.IN38
op_val2[27] => Add0.IN37
op_val2[28] => Add0.IN36
op_val2[29] => Add0.IN35
op_val2[30] => Add0.IN34
op_val2[31] => Add0.IN33
sum_result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top|main_module:dut1|riscv_single:rvsingle|datapath:dp|adder:pcaddbranch
op_val1[0] => Add0.IN32
op_val1[1] => Add0.IN31
op_val1[2] => Add0.IN30
op_val1[3] => Add0.IN29
op_val1[4] => Add0.IN28
op_val1[5] => Add0.IN27
op_val1[6] => Add0.IN26
op_val1[7] => Add0.IN25
op_val1[8] => Add0.IN24
op_val1[9] => Add0.IN23
op_val1[10] => Add0.IN22
op_val1[11] => Add0.IN21
op_val1[12] => Add0.IN20
op_val1[13] => Add0.IN19
op_val1[14] => Add0.IN18
op_val1[15] => Add0.IN17
op_val1[16] => Add0.IN16
op_val1[17] => Add0.IN15
op_val1[18] => Add0.IN14
op_val1[19] => Add0.IN13
op_val1[20] => Add0.IN12
op_val1[21] => Add0.IN11
op_val1[22] => Add0.IN10
op_val1[23] => Add0.IN9
op_val1[24] => Add0.IN8
op_val1[25] => Add0.IN7
op_val1[26] => Add0.IN6
op_val1[27] => Add0.IN5
op_val1[28] => Add0.IN4
op_val1[29] => Add0.IN3
op_val1[30] => Add0.IN2
op_val1[31] => Add0.IN1
op_val2[0] => Add0.IN64
op_val2[1] => Add0.IN63
op_val2[2] => Add0.IN62
op_val2[3] => Add0.IN61
op_val2[4] => Add0.IN60
op_val2[5] => Add0.IN59
op_val2[6] => Add0.IN58
op_val2[7] => Add0.IN57
op_val2[8] => Add0.IN56
op_val2[9] => Add0.IN55
op_val2[10] => Add0.IN54
op_val2[11] => Add0.IN53
op_val2[12] => Add0.IN52
op_val2[13] => Add0.IN51
op_val2[14] => Add0.IN50
op_val2[15] => Add0.IN49
op_val2[16] => Add0.IN48
op_val2[17] => Add0.IN47
op_val2[18] => Add0.IN46
op_val2[19] => Add0.IN45
op_val2[20] => Add0.IN44
op_val2[21] => Add0.IN43
op_val2[22] => Add0.IN42
op_val2[23] => Add0.IN41
op_val2[24] => Add0.IN40
op_val2[25] => Add0.IN39
op_val2[26] => Add0.IN38
op_val2[27] => Add0.IN37
op_val2[28] => Add0.IN36
op_val2[29] => Add0.IN35
op_val2[30] => Add0.IN34
op_val2[31] => Add0.IN33
sum_result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum_result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top|main_module:dut1|riscv_single:rvsingle|datapath:dp|take_branch:tk_br
src1_value[0] => Equal0.IN31
src1_value[0] => LessThan0.IN32
src1_value[0] => LessThan1.IN32
src1_value[1] => Equal0.IN30
src1_value[1] => LessThan0.IN31
src1_value[1] => LessThan1.IN31
src1_value[2] => Equal0.IN29
src1_value[2] => LessThan0.IN30
src1_value[2] => LessThan1.IN30
src1_value[3] => Equal0.IN28
src1_value[3] => LessThan0.IN29
src1_value[3] => LessThan1.IN29
src1_value[4] => Equal0.IN27
src1_value[4] => LessThan0.IN28
src1_value[4] => LessThan1.IN28
src1_value[5] => Equal0.IN26
src1_value[5] => LessThan0.IN27
src1_value[5] => LessThan1.IN27
src1_value[6] => Equal0.IN25
src1_value[6] => LessThan0.IN26
src1_value[6] => LessThan1.IN26
src1_value[7] => Equal0.IN24
src1_value[7] => LessThan0.IN25
src1_value[7] => LessThan1.IN25
src1_value[8] => Equal0.IN23
src1_value[8] => LessThan0.IN24
src1_value[8] => LessThan1.IN24
src1_value[9] => Equal0.IN22
src1_value[9] => LessThan0.IN23
src1_value[9] => LessThan1.IN23
src1_value[10] => Equal0.IN21
src1_value[10] => LessThan0.IN22
src1_value[10] => LessThan1.IN22
src1_value[11] => Equal0.IN20
src1_value[11] => LessThan0.IN21
src1_value[11] => LessThan1.IN21
src1_value[12] => Equal0.IN19
src1_value[12] => LessThan0.IN20
src1_value[12] => LessThan1.IN20
src1_value[13] => Equal0.IN18
src1_value[13] => LessThan0.IN19
src1_value[13] => LessThan1.IN19
src1_value[14] => Equal0.IN17
src1_value[14] => LessThan0.IN18
src1_value[14] => LessThan1.IN18
src1_value[15] => Equal0.IN16
src1_value[15] => LessThan0.IN17
src1_value[15] => LessThan1.IN17
src1_value[16] => Equal0.IN15
src1_value[16] => LessThan0.IN16
src1_value[16] => LessThan1.IN16
src1_value[17] => Equal0.IN14
src1_value[17] => LessThan0.IN15
src1_value[17] => LessThan1.IN15
src1_value[18] => Equal0.IN13
src1_value[18] => LessThan0.IN14
src1_value[18] => LessThan1.IN14
src1_value[19] => Equal0.IN12
src1_value[19] => LessThan0.IN13
src1_value[19] => LessThan1.IN13
src1_value[20] => Equal0.IN11
src1_value[20] => LessThan0.IN12
src1_value[20] => LessThan1.IN12
src1_value[21] => Equal0.IN10
src1_value[21] => LessThan0.IN11
src1_value[21] => LessThan1.IN11
src1_value[22] => Equal0.IN9
src1_value[22] => LessThan0.IN10
src1_value[22] => LessThan1.IN10
src1_value[23] => Equal0.IN8
src1_value[23] => LessThan0.IN9
src1_value[23] => LessThan1.IN9
src1_value[24] => Equal0.IN7
src1_value[24] => LessThan0.IN8
src1_value[24] => LessThan1.IN8
src1_value[25] => Equal0.IN6
src1_value[25] => LessThan0.IN7
src1_value[25] => LessThan1.IN7
src1_value[26] => Equal0.IN5
src1_value[26] => LessThan0.IN6
src1_value[26] => LessThan1.IN6
src1_value[27] => Equal0.IN4
src1_value[27] => LessThan0.IN5
src1_value[27] => LessThan1.IN5
src1_value[28] => Equal0.IN3
src1_value[28] => LessThan0.IN4
src1_value[28] => LessThan1.IN4
src1_value[29] => Equal0.IN2
src1_value[29] => LessThan0.IN3
src1_value[29] => LessThan1.IN3
src1_value[30] => Equal0.IN1
src1_value[30] => LessThan0.IN2
src1_value[30] => LessThan1.IN2
src1_value[31] => Equal0.IN0
src1_value[31] => LessThan0.IN1
src1_value[31] => LessThan1.IN1
src1_value[31] => taken_br.IN0
src2_value[0] => Equal0.IN63
src2_value[0] => LessThan0.IN64
src2_value[0] => LessThan1.IN64
src2_value[1] => Equal0.IN62
src2_value[1] => LessThan0.IN63
src2_value[1] => LessThan1.IN63
src2_value[2] => Equal0.IN61
src2_value[2] => LessThan0.IN62
src2_value[2] => LessThan1.IN62
src2_value[3] => Equal0.IN60
src2_value[3] => LessThan0.IN61
src2_value[3] => LessThan1.IN61
src2_value[4] => Equal0.IN59
src2_value[4] => LessThan0.IN60
src2_value[4] => LessThan1.IN60
src2_value[5] => Equal0.IN58
src2_value[5] => LessThan0.IN59
src2_value[5] => LessThan1.IN59
src2_value[6] => Equal0.IN57
src2_value[6] => LessThan0.IN58
src2_value[6] => LessThan1.IN58
src2_value[7] => Equal0.IN56
src2_value[7] => LessThan0.IN57
src2_value[7] => LessThan1.IN57
src2_value[8] => Equal0.IN55
src2_value[8] => LessThan0.IN56
src2_value[8] => LessThan1.IN56
src2_value[9] => Equal0.IN54
src2_value[9] => LessThan0.IN55
src2_value[9] => LessThan1.IN55
src2_value[10] => Equal0.IN53
src2_value[10] => LessThan0.IN54
src2_value[10] => LessThan1.IN54
src2_value[11] => Equal0.IN52
src2_value[11] => LessThan0.IN53
src2_value[11] => LessThan1.IN53
src2_value[12] => Equal0.IN51
src2_value[12] => LessThan0.IN52
src2_value[12] => LessThan1.IN52
src2_value[13] => Equal0.IN50
src2_value[13] => LessThan0.IN51
src2_value[13] => LessThan1.IN51
src2_value[14] => Equal0.IN49
src2_value[14] => LessThan0.IN50
src2_value[14] => LessThan1.IN50
src2_value[15] => Equal0.IN48
src2_value[15] => LessThan0.IN49
src2_value[15] => LessThan1.IN49
src2_value[16] => Equal0.IN47
src2_value[16] => LessThan0.IN48
src2_value[16] => LessThan1.IN48
src2_value[17] => Equal0.IN46
src2_value[17] => LessThan0.IN47
src2_value[17] => LessThan1.IN47
src2_value[18] => Equal0.IN45
src2_value[18] => LessThan0.IN46
src2_value[18] => LessThan1.IN46
src2_value[19] => Equal0.IN44
src2_value[19] => LessThan0.IN45
src2_value[19] => LessThan1.IN45
src2_value[20] => Equal0.IN43
src2_value[20] => LessThan0.IN44
src2_value[20] => LessThan1.IN44
src2_value[21] => Equal0.IN42
src2_value[21] => LessThan0.IN43
src2_value[21] => LessThan1.IN43
src2_value[22] => Equal0.IN41
src2_value[22] => LessThan0.IN42
src2_value[22] => LessThan1.IN42
src2_value[23] => Equal0.IN40
src2_value[23] => LessThan0.IN41
src2_value[23] => LessThan1.IN41
src2_value[24] => Equal0.IN39
src2_value[24] => LessThan0.IN40
src2_value[24] => LessThan1.IN40
src2_value[25] => Equal0.IN38
src2_value[25] => LessThan0.IN39
src2_value[25] => LessThan1.IN39
src2_value[26] => Equal0.IN37
src2_value[26] => LessThan0.IN38
src2_value[26] => LessThan1.IN38
src2_value[27] => Equal0.IN36
src2_value[27] => LessThan0.IN37
src2_value[27] => LessThan1.IN37
src2_value[28] => Equal0.IN35
src2_value[28] => LessThan0.IN36
src2_value[28] => LessThan1.IN36
src2_value[29] => Equal0.IN34
src2_value[29] => LessThan0.IN35
src2_value[29] => LessThan1.IN35
src2_value[30] => Equal0.IN33
src2_value[30] => LessThan0.IN34
src2_value[30] => LessThan1.IN34
src2_value[31] => Equal0.IN32
src2_value[31] => LessThan0.IN33
src2_value[31] => LessThan1.IN33
src2_value[31] => taken_br.IN1
alu_control[0] => Decoder0.IN4
alu_control[1] => Decoder0.IN3
alu_control[2] => Decoder0.IN2
alu_control[3] => Decoder0.IN1
alu_control[4] => Decoder0.IN0
taken_br <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|top|main_module:dut1|riscv_single:rvsingle|datapath:dp|mux2:pcmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|top|main_module:dut1|riscv_single:rvsingle|datapath:dp|reg_file:rf
clk => RF.we_a.CLK
clk => RF.waddr_a[4].CLK
clk => RF.waddr_a[3].CLK
clk => RF.waddr_a[2].CLK
clk => RF.waddr_a[1].CLK
clk => RF.waddr_a[0].CLK
clk => RF.data_a[31].CLK
clk => RF.data_a[30].CLK
clk => RF.data_a[29].CLK
clk => RF.data_a[28].CLK
clk => RF.data_a[27].CLK
clk => RF.data_a[26].CLK
clk => RF.data_a[25].CLK
clk => RF.data_a[24].CLK
clk => RF.data_a[23].CLK
clk => RF.data_a[22].CLK
clk => RF.data_a[21].CLK
clk => RF.data_a[20].CLK
clk => RF.data_a[19].CLK
clk => RF.data_a[18].CLK
clk => RF.data_a[17].CLK
clk => RF.data_a[16].CLK
clk => RF.data_a[15].CLK
clk => RF.data_a[14].CLK
clk => RF.data_a[13].CLK
clk => RF.data_a[12].CLK
clk => RF.data_a[11].CLK
clk => RF.data_a[10].CLK
clk => RF.data_a[9].CLK
clk => RF.data_a[8].CLK
clk => RF.data_a[7].CLK
clk => RF.data_a[6].CLK
clk => RF.data_a[5].CLK
clk => RF.data_a[4].CLK
clk => RF.data_a[3].CLK
clk => RF.data_a[2].CLK
clk => RF.data_a[1].CLK
clk => RF.data_a[0].CLK
clk => RF.CLK0
wr_en => RF.we_a.DATAIN
wr_en => RF.WE
r_addr1[0] => Equal0.IN4
r_addr1[0] => RF.RADDR
r_addr1[1] => Equal0.IN3
r_addr1[1] => RF.RADDR1
r_addr1[2] => Equal0.IN2
r_addr1[2] => RF.RADDR2
r_addr1[3] => Equal0.IN1
r_addr1[3] => RF.RADDR3
r_addr1[4] => Equal0.IN0
r_addr1[4] => RF.RADDR4
r_addr2[0] => Equal1.IN4
r_addr2[0] => RF.PORTBRADDR
r_addr2[1] => Equal1.IN3
r_addr2[1] => RF.PORTBRADDR1
r_addr2[2] => Equal1.IN2
r_addr2[2] => RF.PORTBRADDR2
r_addr2[3] => Equal1.IN1
r_addr2[3] => RF.PORTBRADDR3
r_addr2[4] => Equal1.IN0
r_addr2[4] => RF.PORTBRADDR4
w_addr[0] => RF.waddr_a[0].DATAIN
w_addr[0] => RF.WADDR
w_addr[1] => RF.waddr_a[1].DATAIN
w_addr[1] => RF.WADDR1
w_addr[2] => RF.waddr_a[2].DATAIN
w_addr[2] => RF.WADDR2
w_addr[3] => RF.waddr_a[3].DATAIN
w_addr[3] => RF.WADDR3
w_addr[4] => RF.waddr_a[4].DATAIN
w_addr[4] => RF.WADDR4
w_data[0] => RF.data_a[0].DATAIN
w_data[0] => RF.DATAIN
w_data[1] => RF.data_a[1].DATAIN
w_data[1] => RF.DATAIN1
w_data[2] => RF.data_a[2].DATAIN
w_data[2] => RF.DATAIN2
w_data[3] => RF.data_a[3].DATAIN
w_data[3] => RF.DATAIN3
w_data[4] => RF.data_a[4].DATAIN
w_data[4] => RF.DATAIN4
w_data[5] => RF.data_a[5].DATAIN
w_data[5] => RF.DATAIN5
w_data[6] => RF.data_a[6].DATAIN
w_data[6] => RF.DATAIN6
w_data[7] => RF.data_a[7].DATAIN
w_data[7] => RF.DATAIN7
w_data[8] => RF.data_a[8].DATAIN
w_data[8] => RF.DATAIN8
w_data[9] => RF.data_a[9].DATAIN
w_data[9] => RF.DATAIN9
w_data[10] => RF.data_a[10].DATAIN
w_data[10] => RF.DATAIN10
w_data[11] => RF.data_a[11].DATAIN
w_data[11] => RF.DATAIN11
w_data[12] => RF.data_a[12].DATAIN
w_data[12] => RF.DATAIN12
w_data[13] => RF.data_a[13].DATAIN
w_data[13] => RF.DATAIN13
w_data[14] => RF.data_a[14].DATAIN
w_data[14] => RF.DATAIN14
w_data[15] => RF.data_a[15].DATAIN
w_data[15] => RF.DATAIN15
w_data[16] => RF.data_a[16].DATAIN
w_data[16] => RF.DATAIN16
w_data[17] => RF.data_a[17].DATAIN
w_data[17] => RF.DATAIN17
w_data[18] => RF.data_a[18].DATAIN
w_data[18] => RF.DATAIN18
w_data[19] => RF.data_a[19].DATAIN
w_data[19] => RF.DATAIN19
w_data[20] => RF.data_a[20].DATAIN
w_data[20] => RF.DATAIN20
w_data[21] => RF.data_a[21].DATAIN
w_data[21] => RF.DATAIN21
w_data[22] => RF.data_a[22].DATAIN
w_data[22] => RF.DATAIN22
w_data[23] => RF.data_a[23].DATAIN
w_data[23] => RF.DATAIN23
w_data[24] => RF.data_a[24].DATAIN
w_data[24] => RF.DATAIN24
w_data[25] => RF.data_a[25].DATAIN
w_data[25] => RF.DATAIN25
w_data[26] => RF.data_a[26].DATAIN
w_data[26] => RF.DATAIN26
w_data[27] => RF.data_a[27].DATAIN
w_data[27] => RF.DATAIN27
w_data[28] => RF.data_a[28].DATAIN
w_data[28] => RF.DATAIN28
w_data[29] => RF.data_a[29].DATAIN
w_data[29] => RF.DATAIN29
w_data[30] => RF.data_a[30].DATAIN
w_data[30] => RF.DATAIN30
w_data[31] => RF.data_a[31].DATAIN
w_data[31] => RF.DATAIN31
r_data1[0] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[1] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[2] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[3] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[4] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[5] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[6] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[7] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[8] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[9] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[10] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[11] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[12] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[13] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[14] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[15] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[16] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[17] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[18] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[19] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[20] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[21] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[22] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[23] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[24] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[25] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[26] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[27] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[28] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[29] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[30] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data1[31] <= r_data1.DB_MAX_OUTPUT_PORT_TYPE
r_data2[0] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[1] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[2] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[3] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[4] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[5] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[6] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[7] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[8] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[9] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[10] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[11] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[12] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[13] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[14] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[15] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[16] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[17] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[18] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[19] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[20] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[21] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[22] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[23] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[24] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[25] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[26] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[27] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[28] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[29] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[30] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE
r_data2[31] <= r_data2.DB_MAX_OUTPUT_PORT_TYPE


|top|main_module:dut1|riscv_single:rvsingle|datapath:dp|extend:ext
instr[7] => Mux8.IN7
instr[7] => Mux13.IN7
instr[8] => Mux12.IN6
instr[8] => Mux12.IN7
instr[9] => Mux11.IN6
instr[9] => Mux11.IN7
instr[10] => Mux10.IN6
instr[10] => Mux10.IN7
instr[11] => Mux9.IN6
instr[11] => Mux9.IN7
instr[12] => Mux7.IN6
instr[12] => Mux7.IN7
instr[13] => Mux6.IN6
instr[13] => Mux6.IN7
instr[14] => Mux5.IN6
instr[14] => Mux5.IN7
instr[15] => Mux4.IN6
instr[15] => Mux4.IN7
instr[16] => Mux3.IN6
instr[16] => Mux3.IN7
instr[17] => Mux2.IN6
instr[17] => Mux2.IN7
instr[18] => Mux1.IN6
instr[18] => Mux1.IN7
instr[19] => Mux0.IN6
instr[19] => Mux0.IN7
instr[20] => imm_ext.DATAB
instr[20] => Mux8.IN6
instr[20] => Mux13.IN6
instr[21] => imm_ext.DATAB
instr[21] => Mux12.IN4
instr[21] => Mux12.IN5
instr[22] => imm_ext.DATAB
instr[22] => Mux11.IN4
instr[22] => Mux11.IN5
instr[23] => imm_ext.DATAB
instr[23] => Mux10.IN4
instr[23] => Mux10.IN5
instr[24] => imm_ext.DATAB
instr[24] => Mux9.IN4
instr[24] => Mux9.IN5
instr[25] => imm_ext.DATAB
instr[25] => imm_ext.DATAA
instr[26] => imm_ext.DATAB
instr[26] => imm_ext.DATAA
instr[27] => imm_ext.DATAB
instr[27] => imm_ext.DATAA
instr[28] => imm_ext.DATAB
instr[28] => imm_ext.DATAA
instr[29] => imm_ext.DATAB
instr[29] => imm_ext.DATAA
instr[30] => imm_ext.DATAB
instr[30] => imm_ext.DATAA
instr[31] => imm_ext.DATAA
instr[31] => imm_ext.DATAA
instr[31] => imm_ext.DATAA
instr[31] => imm_ext.DATAA
instr[31] => imm_ext.DATAA
instr[31] => imm_ext.DATAA
instr[31] => imm_ext.DATAA
instr[31] => imm_ext.DATAA
instr[31] => imm_ext.DATAA
instr[31] => imm_ext.DATAA
instr[31] => imm_ext.DATAA
instr[31] => Mux0.IN3
instr[31] => Mux0.IN4
instr[31] => Mux0.IN5
instr[31] => Mux1.IN3
instr[31] => Mux1.IN4
instr[31] => Mux1.IN5
instr[31] => Mux2.IN3
instr[31] => Mux2.IN4
instr[31] => Mux2.IN5
instr[31] => Mux3.IN3
instr[31] => Mux3.IN4
instr[31] => Mux3.IN5
instr[31] => Mux4.IN3
instr[31] => Mux4.IN4
instr[31] => Mux4.IN5
instr[31] => Mux5.IN3
instr[31] => Mux5.IN4
instr[31] => Mux5.IN5
instr[31] => Mux6.IN3
instr[31] => Mux6.IN4
instr[31] => Mux6.IN5
instr[31] => Mux7.IN3
instr[31] => Mux7.IN4
instr[31] => Mux7.IN5
instr[31] => Mux8.IN4
instr[31] => Mux8.IN5
instr[31] => imm_ext[31].DATAIN
imm_src[0] => Mux0.IN10
imm_src[0] => Mux1.IN10
imm_src[0] => Mux2.IN10
imm_src[0] => Mux3.IN10
imm_src[0] => Mux4.IN10
imm_src[0] => Mux5.IN10
imm_src[0] => Mux6.IN10
imm_src[0] => Mux7.IN10
imm_src[0] => Mux8.IN10
imm_src[0] => Mux9.IN10
imm_src[0] => Mux10.IN10
imm_src[0] => Mux11.IN10
imm_src[0] => Mux12.IN10
imm_src[0] => Mux13.IN10
imm_src[1] => Mux0.IN9
imm_src[1] => Mux1.IN9
imm_src[1] => Mux2.IN9
imm_src[1] => Mux3.IN9
imm_src[1] => Mux4.IN9
imm_src[1] => Mux5.IN9
imm_src[1] => Mux6.IN9
imm_src[1] => Mux7.IN9
imm_src[1] => Mux8.IN9
imm_src[1] => Mux9.IN9
imm_src[1] => Mux10.IN9
imm_src[1] => Mux11.IN9
imm_src[1] => Mux12.IN9
imm_src[1] => Mux13.IN9
imm_src[2] => imm_ext.OUTPUTSELECT
imm_src[2] => imm_ext.OUTPUTSELECT
imm_src[2] => imm_ext.OUTPUTSELECT
imm_src[2] => imm_ext.OUTPUTSELECT
imm_src[2] => imm_ext.OUTPUTSELECT
imm_src[2] => imm_ext.OUTPUTSELECT
imm_src[2] => imm_ext.OUTPUTSELECT
imm_src[2] => imm_ext.OUTPUTSELECT
imm_src[2] => imm_ext.OUTPUTSELECT
imm_src[2] => imm_ext.OUTPUTSELECT
imm_src[2] => imm_ext.OUTPUTSELECT
imm_src[2] => Mux0.IN8
imm_src[2] => Mux1.IN8
imm_src[2] => Mux2.IN8
imm_src[2] => Mux3.IN8
imm_src[2] => Mux4.IN8
imm_src[2] => Mux5.IN8
imm_src[2] => Mux6.IN8
imm_src[2] => Mux7.IN8
imm_src[2] => Mux8.IN8
imm_src[2] => imm_ext.OUTPUTSELECT
imm_src[2] => imm_ext.OUTPUTSELECT
imm_src[2] => imm_ext.OUTPUTSELECT
imm_src[2] => imm_ext.OUTPUTSELECT
imm_src[2] => imm_ext.OUTPUTSELECT
imm_src[2] => imm_ext.OUTPUTSELECT
imm_src[2] => Mux9.IN8
imm_src[2] => Mux10.IN8
imm_src[2] => Mux11.IN8
imm_src[2] => Mux12.IN8
imm_src[2] => Mux13.IN8
imm_ext[0] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[1] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[2] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[3] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[4] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[5] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[6] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[7] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[8] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[9] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[10] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[11] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[12] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[13] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[14] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[15] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[16] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[17] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[18] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[19] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[20] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[21] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[22] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[23] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[24] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[25] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[26] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[27] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[28] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[29] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[30] <= imm_ext.DB_MAX_OUTPUT_PORT_TYPE
imm_ext[31] <= instr[31].DB_MAX_OUTPUT_PORT_TYPE


|top|main_module:dut1|riscv_single:rvsingle|datapath:dp|mux2:srcbmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu
src1_value[0] => src1_value[0].IN7
src1_value[1] => src1_value[1].IN7
src1_value[2] => src1_value[2].IN7
src1_value[3] => src1_value[3].IN7
src1_value[4] => src1_value[4].IN7
src1_value[5] => src1_value[5].IN7
src1_value[6] => src1_value[6].IN7
src1_value[7] => src1_value[7].IN7
src1_value[8] => src1_value[8].IN7
src1_value[9] => src1_value[9].IN7
src1_value[10] => src1_value[10].IN7
src1_value[11] => src1_value[11].IN7
src1_value[12] => src1_value[12].IN7
src1_value[13] => src1_value[13].IN7
src1_value[14] => src1_value[14].IN7
src1_value[15] => src1_value[15].IN7
src1_value[16] => src1_value[16].IN7
src1_value[17] => src1_value[17].IN7
src1_value[18] => src1_value[18].IN7
src1_value[19] => src1_value[19].IN7
src1_value[20] => src1_value[20].IN7
src1_value[21] => src1_value[21].IN7
src1_value[22] => src1_value[22].IN7
src1_value[23] => src1_value[23].IN7
src1_value[24] => src1_value[24].IN7
src1_value[25] => src1_value[25].IN7
src1_value[26] => src1_value[26].IN7
src1_value[27] => src1_value[27].IN7
src1_value[28] => src1_value[28].IN7
src1_value[29] => src1_value[29].IN7
src1_value[30] => src1_value[30].IN7
src1_value[31] => src1_value[31].IN8
src2_value[0] => src2_value[0].IN7
src2_value[1] => src2_value[1].IN7
src2_value[2] => src2_value[2].IN7
src2_value[3] => src2_value[3].IN7
src2_value[4] => src2_value[4].IN7
src2_value[5] => src2_value[5].IN7
src2_value[6] => src2_value[6].IN7
src2_value[7] => src2_value[7].IN7
src2_value[8] => src2_value[8].IN7
src2_value[9] => src2_value[9].IN7
src2_value[10] => src2_value[10].IN7
src2_value[11] => src2_value[11].IN7
src2_value[12] => src2_value[12].IN7
src2_value[13] => src2_value[13].IN7
src2_value[14] => src2_value[14].IN7
src2_value[15] => src2_value[15].IN7
src2_value[16] => src2_value[16].IN7
src2_value[17] => src2_value[17].IN7
src2_value[18] => src2_value[18].IN7
src2_value[19] => src2_value[19].IN7
src2_value[20] => src2_value[20].IN7
src2_value[21] => src2_value[21].IN7
src2_value[22] => src2_value[22].IN7
src2_value[23] => src2_value[23].IN7
src2_value[24] => src2_value[24].IN7
src2_value[25] => src2_value[25].IN7
src2_value[26] => src2_value[26].IN7
src2_value[27] => src2_value[27].IN7
src2_value[28] => src2_value[28].IN7
src2_value[29] => src2_value[29].IN7
src2_value[30] => src2_value[30].IN7
src2_value[31] => src2_value[31].IN8
alu_ctrl[0] => alu_ctrl[0].IN1
alu_ctrl[1] => Mux0.IN17
alu_ctrl[1] => Mux1.IN17
alu_ctrl[1] => Mux2.IN17
alu_ctrl[1] => Mux3.IN17
alu_ctrl[1] => Mux4.IN17
alu_ctrl[1] => Mux5.IN17
alu_ctrl[1] => Mux6.IN17
alu_ctrl[1] => Mux7.IN17
alu_ctrl[1] => Mux8.IN17
alu_ctrl[1] => Mux9.IN17
alu_ctrl[1] => Mux10.IN17
alu_ctrl[1] => Mux11.IN17
alu_ctrl[1] => Mux12.IN17
alu_ctrl[1] => Mux13.IN17
alu_ctrl[1] => Mux14.IN17
alu_ctrl[1] => Mux15.IN17
alu_ctrl[1] => Mux16.IN17
alu_ctrl[1] => Mux17.IN17
alu_ctrl[1] => Mux18.IN17
alu_ctrl[1] => Mux19.IN17
alu_ctrl[1] => Mux20.IN17
alu_ctrl[1] => Mux21.IN17
alu_ctrl[1] => Mux22.IN17
alu_ctrl[1] => Mux23.IN17
alu_ctrl[1] => Mux24.IN17
alu_ctrl[1] => Mux25.IN17
alu_ctrl[1] => Mux26.IN17
alu_ctrl[1] => Mux27.IN17
alu_ctrl[1] => Mux28.IN17
alu_ctrl[1] => Mux29.IN17
alu_ctrl[1] => Mux30.IN17
alu_ctrl[1] => Mux31.IN17
alu_ctrl[1] => Equal0.IN3
alu_ctrl[1] => Equal1.IN4
alu_ctrl[1] => Equal2.IN4
alu_ctrl[2] => Mux0.IN16
alu_ctrl[2] => Mux1.IN16
alu_ctrl[2] => Mux2.IN16
alu_ctrl[2] => Mux3.IN16
alu_ctrl[2] => Mux4.IN16
alu_ctrl[2] => Mux5.IN16
alu_ctrl[2] => Mux6.IN16
alu_ctrl[2] => Mux7.IN16
alu_ctrl[2] => Mux8.IN16
alu_ctrl[2] => Mux9.IN16
alu_ctrl[2] => Mux10.IN16
alu_ctrl[2] => Mux11.IN16
alu_ctrl[2] => Mux12.IN16
alu_ctrl[2] => Mux13.IN16
alu_ctrl[2] => Mux14.IN16
alu_ctrl[2] => Mux15.IN16
alu_ctrl[2] => Mux16.IN16
alu_ctrl[2] => Mux17.IN16
alu_ctrl[2] => Mux18.IN16
alu_ctrl[2] => Mux19.IN16
alu_ctrl[2] => Mux20.IN16
alu_ctrl[2] => Mux21.IN16
alu_ctrl[2] => Mux22.IN16
alu_ctrl[2] => Mux23.IN16
alu_ctrl[2] => Mux24.IN16
alu_ctrl[2] => Mux25.IN16
alu_ctrl[2] => Mux26.IN16
alu_ctrl[2] => Mux27.IN16
alu_ctrl[2] => Mux28.IN16
alu_ctrl[2] => Mux29.IN16
alu_ctrl[2] => Mux30.IN16
alu_ctrl[2] => Mux31.IN16
alu_ctrl[2] => Equal0.IN2
alu_ctrl[2] => Equal1.IN3
alu_ctrl[2] => Equal2.IN3
alu_ctrl[3] => Mux0.IN15
alu_ctrl[3] => Mux1.IN15
alu_ctrl[3] => Mux2.IN15
alu_ctrl[3] => Mux3.IN15
alu_ctrl[3] => Mux4.IN15
alu_ctrl[3] => Mux5.IN15
alu_ctrl[3] => Mux6.IN15
alu_ctrl[3] => Mux7.IN15
alu_ctrl[3] => Mux8.IN15
alu_ctrl[3] => Mux9.IN15
alu_ctrl[3] => Mux10.IN15
alu_ctrl[3] => Mux11.IN15
alu_ctrl[3] => Mux12.IN15
alu_ctrl[3] => Mux13.IN15
alu_ctrl[3] => Mux14.IN15
alu_ctrl[3] => Mux15.IN15
alu_ctrl[3] => Mux16.IN15
alu_ctrl[3] => Mux17.IN15
alu_ctrl[3] => Mux18.IN15
alu_ctrl[3] => Mux19.IN15
alu_ctrl[3] => Mux20.IN15
alu_ctrl[3] => Mux21.IN15
alu_ctrl[3] => Mux22.IN15
alu_ctrl[3] => Mux23.IN15
alu_ctrl[3] => Mux24.IN15
alu_ctrl[3] => Mux25.IN15
alu_ctrl[3] => Mux26.IN15
alu_ctrl[3] => Mux27.IN15
alu_ctrl[3] => Mux28.IN15
alu_ctrl[3] => Mux29.IN15
alu_ctrl[3] => Mux30.IN15
alu_ctrl[3] => Mux31.IN15
alu_ctrl[3] => Equal0.IN1
alu_ctrl[3] => Equal1.IN2
alu_ctrl[3] => Equal2.IN2
alu_ctrl[4] => Mux0.IN14
alu_ctrl[4] => Mux1.IN14
alu_ctrl[4] => Mux2.IN14
alu_ctrl[4] => Mux3.IN14
alu_ctrl[4] => Mux4.IN14
alu_ctrl[4] => Mux5.IN14
alu_ctrl[4] => Mux6.IN14
alu_ctrl[4] => Mux7.IN14
alu_ctrl[4] => Mux8.IN14
alu_ctrl[4] => Mux9.IN14
alu_ctrl[4] => Mux10.IN14
alu_ctrl[4] => Mux11.IN14
alu_ctrl[4] => Mux12.IN14
alu_ctrl[4] => Mux13.IN14
alu_ctrl[4] => Mux14.IN14
alu_ctrl[4] => Mux15.IN14
alu_ctrl[4] => Mux16.IN14
alu_ctrl[4] => Mux17.IN14
alu_ctrl[4] => Mux18.IN14
alu_ctrl[4] => Mux19.IN14
alu_ctrl[4] => Mux20.IN14
alu_ctrl[4] => Mux21.IN14
alu_ctrl[4] => Mux22.IN14
alu_ctrl[4] => Mux23.IN14
alu_ctrl[4] => Mux24.IN14
alu_ctrl[4] => Mux25.IN14
alu_ctrl[4] => Mux26.IN14
alu_ctrl[4] => Mux27.IN14
alu_ctrl[4] => Mux28.IN14
alu_ctrl[4] => Mux29.IN14
alu_ctrl[4] => Mux30.IN14
alu_ctrl[4] => Mux31.IN14
alu_ctrl[4] => Equal0.IN0
alu_ctrl[4] => Equal1.IN1
alu_ctrl[4] => Equal2.IN1
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31].DB_MAX_OUTPUT_PORT_TYPE
of_c <= output_flags_alu:out_flags.of_c
of_n <= output_flags_alu:out_flags.of_n
of_v <= output_flags_alu:out_flags.of_v
of_z <= output_flags_alu:out_flags.of_z


|top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|mux2:mux_src2_val
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
sel => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|adder2:add_sub_op
op_val1[0] => Add0.IN32
op_val1[1] => Add0.IN31
op_val1[2] => Add0.IN30
op_val1[3] => Add0.IN29
op_val1[4] => Add0.IN28
op_val1[5] => Add0.IN27
op_val1[6] => Add0.IN26
op_val1[7] => Add0.IN25
op_val1[8] => Add0.IN24
op_val1[9] => Add0.IN23
op_val1[10] => Add0.IN22
op_val1[11] => Add0.IN21
op_val1[12] => Add0.IN20
op_val1[13] => Add0.IN19
op_val1[14] => Add0.IN18
op_val1[15] => Add0.IN17
op_val1[16] => Add0.IN16
op_val1[17] => Add0.IN15
op_val1[18] => Add0.IN14
op_val1[19] => Add0.IN13
op_val1[20] => Add0.IN12
op_val1[21] => Add0.IN11
op_val1[22] => Add0.IN10
op_val1[23] => Add0.IN9
op_val1[24] => Add0.IN8
op_val1[25] => Add0.IN7
op_val1[26] => Add0.IN6
op_val1[27] => Add0.IN5
op_val1[28] => Add0.IN4
op_val1[29] => Add0.IN3
op_val1[30] => Add0.IN2
op_val1[31] => Add0.IN1
op_val2[0] => Add0.IN64
op_val2[1] => Add0.IN63
op_val2[2] => Add0.IN62
op_val2[3] => Add0.IN61
op_val2[4] => Add0.IN60
op_val2[5] => Add0.IN59
op_val2[6] => Add0.IN58
op_val2[7] => Add0.IN57
op_val2[8] => Add0.IN56
op_val2[9] => Add0.IN55
op_val2[10] => Add0.IN54
op_val2[11] => Add0.IN53
op_val2[12] => Add0.IN52
op_val2[13] => Add0.IN51
op_val2[14] => Add0.IN50
op_val2[15] => Add0.IN49
op_val2[16] => Add0.IN48
op_val2[17] => Add0.IN47
op_val2[18] => Add0.IN46
op_val2[19] => Add0.IN45
op_val2[20] => Add0.IN44
op_val2[21] => Add0.IN43
op_val2[22] => Add0.IN42
op_val2[23] => Add0.IN41
op_val2[24] => Add0.IN40
op_val2[25] => Add0.IN39
op_val2[26] => Add0.IN38
op_val2[27] => Add0.IN37
op_val2[28] => Add0.IN36
op_val2[29] => Add0.IN35
op_val2[30] => Add0.IN34
op_val2[31] => Add0.IN33
cin => Add1.IN66
sum_result[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum_result[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
cout <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|logical_oper_alu:log_op_alu
src1_value[0] => result_and.IN0
src1_value[0] => result_or.IN0
src1_value[0] => result_xor.IN0
src1_value[1] => result_and.IN0
src1_value[1] => result_or.IN0
src1_value[1] => result_xor.IN0
src1_value[2] => result_and.IN0
src1_value[2] => result_or.IN0
src1_value[2] => result_xor.IN0
src1_value[3] => result_and.IN0
src1_value[3] => result_or.IN0
src1_value[3] => result_xor.IN0
src1_value[4] => result_and.IN0
src1_value[4] => result_or.IN0
src1_value[4] => result_xor.IN0
src1_value[5] => result_and.IN0
src1_value[5] => result_or.IN0
src1_value[5] => result_xor.IN0
src1_value[6] => result_and.IN0
src1_value[6] => result_or.IN0
src1_value[6] => result_xor.IN0
src1_value[7] => result_and.IN0
src1_value[7] => result_or.IN0
src1_value[7] => result_xor.IN0
src1_value[8] => result_and.IN0
src1_value[8] => result_or.IN0
src1_value[8] => result_xor.IN0
src1_value[9] => result_and.IN0
src1_value[9] => result_or.IN0
src1_value[9] => result_xor.IN0
src1_value[10] => result_and.IN0
src1_value[10] => result_or.IN0
src1_value[10] => result_xor.IN0
src1_value[11] => result_and.IN0
src1_value[11] => result_or.IN0
src1_value[11] => result_xor.IN0
src1_value[12] => result_and.IN0
src1_value[12] => result_or.IN0
src1_value[12] => result_xor.IN0
src1_value[13] => result_and.IN0
src1_value[13] => result_or.IN0
src1_value[13] => result_xor.IN0
src1_value[14] => result_and.IN0
src1_value[14] => result_or.IN0
src1_value[14] => result_xor.IN0
src1_value[15] => result_and.IN0
src1_value[15] => result_or.IN0
src1_value[15] => result_xor.IN0
src1_value[16] => result_and.IN0
src1_value[16] => result_or.IN0
src1_value[16] => result_xor.IN0
src1_value[17] => result_and.IN0
src1_value[17] => result_or.IN0
src1_value[17] => result_xor.IN0
src1_value[18] => result_and.IN0
src1_value[18] => result_or.IN0
src1_value[18] => result_xor.IN0
src1_value[19] => result_and.IN0
src1_value[19] => result_or.IN0
src1_value[19] => result_xor.IN0
src1_value[20] => result_and.IN0
src1_value[20] => result_or.IN0
src1_value[20] => result_xor.IN0
src1_value[21] => result_and.IN0
src1_value[21] => result_or.IN0
src1_value[21] => result_xor.IN0
src1_value[22] => result_and.IN0
src1_value[22] => result_or.IN0
src1_value[22] => result_xor.IN0
src1_value[23] => result_and.IN0
src1_value[23] => result_or.IN0
src1_value[23] => result_xor.IN0
src1_value[24] => result_and.IN0
src1_value[24] => result_or.IN0
src1_value[24] => result_xor.IN0
src1_value[25] => result_and.IN0
src1_value[25] => result_or.IN0
src1_value[25] => result_xor.IN0
src1_value[26] => result_and.IN0
src1_value[26] => result_or.IN0
src1_value[26] => result_xor.IN0
src1_value[27] => result_and.IN0
src1_value[27] => result_or.IN0
src1_value[27] => result_xor.IN0
src1_value[28] => result_and.IN0
src1_value[28] => result_or.IN0
src1_value[28] => result_xor.IN0
src1_value[29] => result_and.IN0
src1_value[29] => result_or.IN0
src1_value[29] => result_xor.IN0
src1_value[30] => result_and.IN0
src1_value[30] => result_or.IN0
src1_value[30] => result_xor.IN0
src1_value[31] => result_and.IN0
src1_value[31] => result_or.IN0
src1_value[31] => result_xor.IN0
src2_value[0] => result_and.IN1
src2_value[0] => result_or.IN1
src2_value[0] => result_xor.IN1
src2_value[1] => result_and.IN1
src2_value[1] => result_or.IN1
src2_value[1] => result_xor.IN1
src2_value[2] => result_and.IN1
src2_value[2] => result_or.IN1
src2_value[2] => result_xor.IN1
src2_value[3] => result_and.IN1
src2_value[3] => result_or.IN1
src2_value[3] => result_xor.IN1
src2_value[4] => result_and.IN1
src2_value[4] => result_or.IN1
src2_value[4] => result_xor.IN1
src2_value[5] => result_and.IN1
src2_value[5] => result_or.IN1
src2_value[5] => result_xor.IN1
src2_value[6] => result_and.IN1
src2_value[6] => result_or.IN1
src2_value[6] => result_xor.IN1
src2_value[7] => result_and.IN1
src2_value[7] => result_or.IN1
src2_value[7] => result_xor.IN1
src2_value[8] => result_and.IN1
src2_value[8] => result_or.IN1
src2_value[8] => result_xor.IN1
src2_value[9] => result_and.IN1
src2_value[9] => result_or.IN1
src2_value[9] => result_xor.IN1
src2_value[10] => result_and.IN1
src2_value[10] => result_or.IN1
src2_value[10] => result_xor.IN1
src2_value[11] => result_and.IN1
src2_value[11] => result_or.IN1
src2_value[11] => result_xor.IN1
src2_value[12] => result_and.IN1
src2_value[12] => result_or.IN1
src2_value[12] => result_xor.IN1
src2_value[13] => result_and.IN1
src2_value[13] => result_or.IN1
src2_value[13] => result_xor.IN1
src2_value[14] => result_and.IN1
src2_value[14] => result_or.IN1
src2_value[14] => result_xor.IN1
src2_value[15] => result_and.IN1
src2_value[15] => result_or.IN1
src2_value[15] => result_xor.IN1
src2_value[16] => result_and.IN1
src2_value[16] => result_or.IN1
src2_value[16] => result_xor.IN1
src2_value[17] => result_and.IN1
src2_value[17] => result_or.IN1
src2_value[17] => result_xor.IN1
src2_value[18] => result_and.IN1
src2_value[18] => result_or.IN1
src2_value[18] => result_xor.IN1
src2_value[19] => result_and.IN1
src2_value[19] => result_or.IN1
src2_value[19] => result_xor.IN1
src2_value[20] => result_and.IN1
src2_value[20] => result_or.IN1
src2_value[20] => result_xor.IN1
src2_value[21] => result_and.IN1
src2_value[21] => result_or.IN1
src2_value[21] => result_xor.IN1
src2_value[22] => result_and.IN1
src2_value[22] => result_or.IN1
src2_value[22] => result_xor.IN1
src2_value[23] => result_and.IN1
src2_value[23] => result_or.IN1
src2_value[23] => result_xor.IN1
src2_value[24] => result_and.IN1
src2_value[24] => result_or.IN1
src2_value[24] => result_xor.IN1
src2_value[25] => result_and.IN1
src2_value[25] => result_or.IN1
src2_value[25] => result_xor.IN1
src2_value[26] => result_and.IN1
src2_value[26] => result_or.IN1
src2_value[26] => result_xor.IN1
src2_value[27] => result_and.IN1
src2_value[27] => result_or.IN1
src2_value[27] => result_xor.IN1
src2_value[28] => result_and.IN1
src2_value[28] => result_or.IN1
src2_value[28] => result_xor.IN1
src2_value[29] => result_and.IN1
src2_value[29] => result_or.IN1
src2_value[29] => result_xor.IN1
src2_value[30] => result_and.IN1
src2_value[30] => result_or.IN1
src2_value[30] => result_xor.IN1
src2_value[31] => result_and.IN1
src2_value[31] => result_or.IN1
src2_value[31] => result_xor.IN1
result_and[0] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[1] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[2] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[3] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[4] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[5] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[6] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[7] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[8] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[9] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[10] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[11] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[12] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[13] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[14] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[15] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[16] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[17] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[18] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[19] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[20] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[21] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[22] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[23] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[24] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[25] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[26] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[27] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[28] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[29] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[30] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_and[31] <= result_and.DB_MAX_OUTPUT_PORT_TYPE
result_or[0] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[1] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[2] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[3] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[4] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[5] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[6] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[7] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[8] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[9] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[10] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[11] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[12] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[13] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[14] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[15] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[16] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[17] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[18] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[19] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[20] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[21] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[22] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[23] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[24] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[25] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[26] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[27] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[28] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[29] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[30] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_or[31] <= result_or.DB_MAX_OUTPUT_PORT_TYPE
result_xor[0] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[1] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[2] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[3] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[4] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[5] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[6] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[7] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[8] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[9] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[10] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[11] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[12] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[13] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[14] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[15] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[16] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[17] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[18] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[19] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[20] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[21] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[22] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[23] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[24] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[25] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[26] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[27] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[28] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[29] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[30] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE
result_xor[31] <= result_xor.DB_MAX_OUTPUT_PORT_TYPE


|top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|logical_shift_opers:shift_opers
src1_value[0] => ShiftLeft0.IN32
src1_value[0] => ShiftRight0.IN32
src1_value[1] => ShiftLeft0.IN31
src1_value[1] => ShiftRight0.IN31
src1_value[2] => ShiftLeft0.IN30
src1_value[2] => ShiftRight0.IN30
src1_value[3] => ShiftLeft0.IN29
src1_value[3] => ShiftRight0.IN29
src1_value[4] => ShiftLeft0.IN28
src1_value[4] => ShiftRight0.IN28
src1_value[5] => ShiftLeft0.IN27
src1_value[5] => ShiftRight0.IN27
src1_value[6] => ShiftLeft0.IN26
src1_value[6] => ShiftRight0.IN26
src1_value[7] => ShiftLeft0.IN25
src1_value[7] => ShiftRight0.IN25
src1_value[8] => ShiftLeft0.IN24
src1_value[8] => ShiftRight0.IN24
src1_value[9] => ShiftLeft0.IN23
src1_value[9] => ShiftRight0.IN23
src1_value[10] => ShiftLeft0.IN22
src1_value[10] => ShiftRight0.IN22
src1_value[11] => ShiftLeft0.IN21
src1_value[11] => ShiftRight0.IN21
src1_value[12] => ShiftLeft0.IN20
src1_value[12] => ShiftRight0.IN20
src1_value[13] => ShiftLeft0.IN19
src1_value[13] => ShiftRight0.IN19
src1_value[14] => ShiftLeft0.IN18
src1_value[14] => ShiftRight0.IN18
src1_value[15] => ShiftLeft0.IN17
src1_value[15] => ShiftRight0.IN17
src1_value[16] => ShiftLeft0.IN16
src1_value[16] => ShiftRight0.IN16
src1_value[17] => ShiftLeft0.IN15
src1_value[17] => ShiftRight0.IN15
src1_value[18] => ShiftLeft0.IN14
src1_value[18] => ShiftRight0.IN14
src1_value[19] => ShiftLeft0.IN13
src1_value[19] => ShiftRight0.IN13
src1_value[20] => ShiftLeft0.IN12
src1_value[20] => ShiftRight0.IN12
src1_value[21] => ShiftLeft0.IN11
src1_value[21] => ShiftRight0.IN11
src1_value[22] => ShiftLeft0.IN10
src1_value[22] => ShiftRight0.IN10
src1_value[23] => ShiftLeft0.IN9
src1_value[23] => ShiftRight0.IN9
src1_value[24] => ShiftLeft0.IN8
src1_value[24] => ShiftRight0.IN8
src1_value[25] => ShiftLeft0.IN7
src1_value[25] => ShiftRight0.IN7
src1_value[26] => ShiftLeft0.IN6
src1_value[26] => ShiftRight0.IN6
src1_value[27] => ShiftLeft0.IN5
src1_value[27] => ShiftRight0.IN5
src1_value[28] => ShiftLeft0.IN4
src1_value[28] => ShiftRight0.IN4
src1_value[29] => ShiftLeft0.IN3
src1_value[29] => ShiftRight0.IN3
src1_value[30] => ShiftLeft0.IN2
src1_value[30] => ShiftRight0.IN2
src1_value[31] => ShiftLeft0.IN1
src1_value[31] => ShiftRight0.IN1
src2_value[0] => ShiftLeft0.IN37
src2_value[0] => ShiftRight0.IN37
src2_value[1] => ShiftLeft0.IN36
src2_value[1] => ShiftRight0.IN36
src2_value[2] => ShiftLeft0.IN35
src2_value[2] => ShiftRight0.IN35
src2_value[3] => ShiftLeft0.IN34
src2_value[3] => ShiftRight0.IN34
src2_value[4] => ShiftLeft0.IN33
src2_value[4] => ShiftRight0.IN33
src2_value[5] => ~NO_FANOUT~
src2_value[6] => ~NO_FANOUT~
src2_value[7] => ~NO_FANOUT~
src2_value[8] => ~NO_FANOUT~
src2_value[9] => ~NO_FANOUT~
src2_value[10] => ~NO_FANOUT~
src2_value[11] => ~NO_FANOUT~
src2_value[12] => ~NO_FANOUT~
src2_value[13] => ~NO_FANOUT~
src2_value[14] => ~NO_FANOUT~
src2_value[15] => ~NO_FANOUT~
src2_value[16] => ~NO_FANOUT~
src2_value[17] => ~NO_FANOUT~
src2_value[18] => ~NO_FANOUT~
src2_value[19] => ~NO_FANOUT~
src2_value[20] => ~NO_FANOUT~
src2_value[21] => ~NO_FANOUT~
src2_value[22] => ~NO_FANOUT~
src2_value[23] => ~NO_FANOUT~
src2_value[24] => ~NO_FANOUT~
src2_value[25] => ~NO_FANOUT~
src2_value[26] => ~NO_FANOUT~
src2_value[27] => ~NO_FANOUT~
src2_value[28] => ~NO_FANOUT~
src2_value[29] => ~NO_FANOUT~
src2_value[30] => ~NO_FANOUT~
src2_value[31] => ~NO_FANOUT~
left_shift[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[8] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[9] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[10] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[11] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[12] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[13] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[14] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[15] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[16] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[17] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[18] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[19] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[20] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[21] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[22] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[23] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[24] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[25] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[26] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[27] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[28] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[29] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[30] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
left_shift[31] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[8] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[9] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[10] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[11] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[12] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[13] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[14] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[15] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[16] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[17] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[18] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[19] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[20] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[21] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[22] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[23] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[24] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[25] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[26] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[27] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[28] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[29] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[30] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
right_shift[31] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|shift_right_arithmetic:oper_sra
src1_value[0] => ShiftRight0.IN64
src1_value[1] => ShiftRight0.IN63
src1_value[2] => ShiftRight0.IN62
src1_value[3] => ShiftRight0.IN61
src1_value[4] => ShiftRight0.IN60
src1_value[5] => ShiftRight0.IN59
src1_value[6] => ShiftRight0.IN58
src1_value[7] => ShiftRight0.IN57
src1_value[8] => ShiftRight0.IN56
src1_value[9] => ShiftRight0.IN55
src1_value[10] => ShiftRight0.IN54
src1_value[11] => ShiftRight0.IN53
src1_value[12] => ShiftRight0.IN52
src1_value[13] => ShiftRight0.IN51
src1_value[14] => ShiftRight0.IN50
src1_value[15] => ShiftRight0.IN49
src1_value[16] => ShiftRight0.IN48
src1_value[17] => ShiftRight0.IN47
src1_value[18] => ShiftRight0.IN46
src1_value[19] => ShiftRight0.IN45
src1_value[20] => ShiftRight0.IN44
src1_value[21] => ShiftRight0.IN43
src1_value[22] => ShiftRight0.IN42
src1_value[23] => ShiftRight0.IN41
src1_value[24] => ShiftRight0.IN40
src1_value[25] => ShiftRight0.IN39
src1_value[26] => ShiftRight0.IN38
src1_value[27] => ShiftRight0.IN37
src1_value[28] => ShiftRight0.IN36
src1_value[29] => ShiftRight0.IN35
src1_value[30] => ShiftRight0.IN34
src1_value[31] => ShiftRight0.IN1
src1_value[31] => ShiftRight0.IN2
src1_value[31] => ShiftRight0.IN3
src1_value[31] => ShiftRight0.IN4
src1_value[31] => ShiftRight0.IN5
src1_value[31] => ShiftRight0.IN6
src1_value[31] => ShiftRight0.IN7
src1_value[31] => ShiftRight0.IN8
src1_value[31] => ShiftRight0.IN9
src1_value[31] => ShiftRight0.IN10
src1_value[31] => ShiftRight0.IN11
src1_value[31] => ShiftRight0.IN12
src1_value[31] => ShiftRight0.IN13
src1_value[31] => ShiftRight0.IN14
src1_value[31] => ShiftRight0.IN15
src1_value[31] => ShiftRight0.IN16
src1_value[31] => ShiftRight0.IN17
src1_value[31] => ShiftRight0.IN18
src1_value[31] => ShiftRight0.IN19
src1_value[31] => ShiftRight0.IN20
src1_value[31] => ShiftRight0.IN21
src1_value[31] => ShiftRight0.IN22
src1_value[31] => ShiftRight0.IN23
src1_value[31] => ShiftRight0.IN24
src1_value[31] => ShiftRight0.IN25
src1_value[31] => ShiftRight0.IN26
src1_value[31] => ShiftRight0.IN27
src1_value[31] => ShiftRight0.IN28
src1_value[31] => ShiftRight0.IN29
src1_value[31] => ShiftRight0.IN30
src1_value[31] => ShiftRight0.IN31
src1_value[31] => ShiftRight0.IN32
src1_value[31] => ShiftRight0.IN33
src2_value[0] => ShiftRight0.IN69
src2_value[1] => ShiftRight0.IN68
src2_value[2] => ShiftRight0.IN67
src2_value[3] => ShiftRight0.IN66
src2_value[4] => ShiftRight0.IN65
src2_value[5] => ~NO_FANOUT~
src2_value[6] => ~NO_FANOUT~
src2_value[7] => ~NO_FANOUT~
src2_value[8] => ~NO_FANOUT~
src2_value[9] => ~NO_FANOUT~
src2_value[10] => ~NO_FANOUT~
src2_value[11] => ~NO_FANOUT~
src2_value[12] => ~NO_FANOUT~
src2_value[13] => ~NO_FANOUT~
src2_value[14] => ~NO_FANOUT~
src2_value[15] => ~NO_FANOUT~
src2_value[16] => ~NO_FANOUT~
src2_value[17] => ~NO_FANOUT~
src2_value[18] => ~NO_FANOUT~
src2_value[19] => ~NO_FANOUT~
src2_value[20] => ~NO_FANOUT~
src2_value[21] => ~NO_FANOUT~
src2_value[22] => ~NO_FANOUT~
src2_value[23] => ~NO_FANOUT~
src2_value[24] => ~NO_FANOUT~
src2_value[25] => ~NO_FANOUT~
src2_value[26] => ~NO_FANOUT~
src2_value[27] => ~NO_FANOUT~
src2_value[28] => ~NO_FANOUT~
src2_value[29] => ~NO_FANOUT~
src2_value[30] => ~NO_FANOUT~
src2_value[31] => ~NO_FANOUT~
sra_rslt[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[8] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[9] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[10] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[11] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[12] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[13] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[14] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[15] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[16] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[17] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[18] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[19] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[20] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[21] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[22] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[23] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[24] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[25] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[26] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[27] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[28] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[29] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[30] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
sra_rslt[31] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|set_less_than:oper_slt
src1_value[0] => LessThan0.IN32
src1_value[1] => LessThan0.IN31
src1_value[2] => LessThan0.IN30
src1_value[3] => LessThan0.IN29
src1_value[4] => LessThan0.IN28
src1_value[5] => LessThan0.IN27
src1_value[6] => LessThan0.IN26
src1_value[7] => LessThan0.IN25
src1_value[8] => LessThan0.IN24
src1_value[9] => LessThan0.IN23
src1_value[10] => LessThan0.IN22
src1_value[11] => LessThan0.IN21
src1_value[12] => LessThan0.IN20
src1_value[13] => LessThan0.IN19
src1_value[14] => LessThan0.IN18
src1_value[15] => LessThan0.IN17
src1_value[16] => LessThan0.IN16
src1_value[17] => LessThan0.IN15
src1_value[18] => LessThan0.IN14
src1_value[19] => LessThan0.IN13
src1_value[20] => LessThan0.IN12
src1_value[21] => LessThan0.IN11
src1_value[22] => LessThan0.IN10
src1_value[23] => LessThan0.IN9
src1_value[24] => LessThan0.IN8
src1_value[25] => LessThan0.IN7
src1_value[26] => LessThan0.IN6
src1_value[27] => LessThan0.IN5
src1_value[28] => LessThan0.IN4
src1_value[29] => LessThan0.IN3
src1_value[30] => LessThan0.IN2
src1_value[31] => LessThan0.IN1
src1_value[31] => slt_rslt.IN0
src1_value[31] => slt_rslt.DATAA
src2_value[0] => LessThan0.IN64
src2_value[1] => LessThan0.IN63
src2_value[2] => LessThan0.IN62
src2_value[3] => LessThan0.IN61
src2_value[4] => LessThan0.IN60
src2_value[5] => LessThan0.IN59
src2_value[6] => LessThan0.IN58
src2_value[7] => LessThan0.IN57
src2_value[8] => LessThan0.IN56
src2_value[9] => LessThan0.IN55
src2_value[10] => LessThan0.IN54
src2_value[11] => LessThan0.IN53
src2_value[12] => LessThan0.IN52
src2_value[13] => LessThan0.IN51
src2_value[14] => LessThan0.IN50
src2_value[15] => LessThan0.IN49
src2_value[16] => LessThan0.IN48
src2_value[17] => LessThan0.IN47
src2_value[18] => LessThan0.IN46
src2_value[19] => LessThan0.IN45
src2_value[20] => LessThan0.IN44
src2_value[21] => LessThan0.IN43
src2_value[22] => LessThan0.IN42
src2_value[23] => LessThan0.IN41
src2_value[24] => LessThan0.IN40
src2_value[25] => LessThan0.IN39
src2_value[26] => LessThan0.IN38
src2_value[27] => LessThan0.IN37
src2_value[28] => LessThan0.IN36
src2_value[29] => LessThan0.IN35
src2_value[30] => LessThan0.IN34
src2_value[31] => LessThan0.IN33
src2_value[31] => slt_rslt.IN1
sltu_rslt[0] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
sltu_rslt[1] <= <GND>
sltu_rslt[2] <= <GND>
sltu_rslt[3] <= <GND>
sltu_rslt[4] <= <GND>
sltu_rslt[5] <= <GND>
sltu_rslt[6] <= <GND>
sltu_rslt[7] <= <GND>
sltu_rslt[8] <= <GND>
sltu_rslt[9] <= <GND>
sltu_rslt[10] <= <GND>
sltu_rslt[11] <= <GND>
sltu_rslt[12] <= <GND>
sltu_rslt[13] <= <GND>
sltu_rslt[14] <= <GND>
sltu_rslt[15] <= <GND>
sltu_rslt[16] <= <GND>
sltu_rslt[17] <= <GND>
sltu_rslt[18] <= <GND>
sltu_rslt[19] <= <GND>
sltu_rslt[20] <= <GND>
sltu_rslt[21] <= <GND>
sltu_rslt[22] <= <GND>
sltu_rslt[23] <= <GND>
sltu_rslt[24] <= <GND>
sltu_rslt[25] <= <GND>
sltu_rslt[26] <= <GND>
sltu_rslt[27] <= <GND>
sltu_rslt[28] <= <GND>
sltu_rslt[29] <= <GND>
sltu_rslt[30] <= <GND>
sltu_rslt[31] <= <GND>
slt_rslt[0] <= slt_rslt.DB_MAX_OUTPUT_PORT_TYPE
slt_rslt[1] <= <GND>
slt_rslt[2] <= <GND>
slt_rslt[3] <= <GND>
slt_rslt[4] <= <GND>
slt_rslt[5] <= <GND>
slt_rslt[6] <= <GND>
slt_rslt[7] <= <GND>
slt_rslt[8] <= <GND>
slt_rslt[9] <= <GND>
slt_rslt[10] <= <GND>
slt_rslt[11] <= <GND>
slt_rslt[12] <= <GND>
slt_rslt[13] <= <GND>
slt_rslt[14] <= <GND>
slt_rslt[15] <= <GND>
slt_rslt[16] <= <GND>
slt_rslt[17] <= <GND>
slt_rslt[18] <= <GND>
slt_rslt[19] <= <GND>
slt_rslt[20] <= <GND>
slt_rslt[21] <= <GND>
slt_rslt[22] <= <GND>
slt_rslt[23] <= <GND>
slt_rslt[24] <= <GND>
slt_rslt[25] <= <GND>
slt_rslt[26] <= <GND>
slt_rslt[27] <= <GND>
slt_rslt[28] <= <GND>
slt_rslt[29] <= <GND>
slt_rslt[30] <= <GND>
slt_rslt[31] <= <GND>


|top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|multiply:multiplicador
op_val1[0] => Mult0.IN31
op_val1[0] => Mult1.IN63
op_val1[0] => Mult2.IN31
op_val1[1] => Mult0.IN30
op_val1[1] => Mult1.IN62
op_val1[1] => Mult2.IN30
op_val1[2] => Mult0.IN29
op_val1[2] => Mult1.IN61
op_val1[2] => Mult2.IN29
op_val1[3] => Mult0.IN28
op_val1[3] => Mult1.IN60
op_val1[3] => Mult2.IN28
op_val1[4] => Mult0.IN27
op_val1[4] => Mult1.IN59
op_val1[4] => Mult2.IN27
op_val1[5] => Mult0.IN26
op_val1[5] => Mult1.IN58
op_val1[5] => Mult2.IN26
op_val1[6] => Mult0.IN25
op_val1[6] => Mult1.IN57
op_val1[6] => Mult2.IN25
op_val1[7] => Mult0.IN24
op_val1[7] => Mult1.IN56
op_val1[7] => Mult2.IN24
op_val1[8] => Mult0.IN23
op_val1[8] => Mult1.IN55
op_val1[8] => Mult2.IN23
op_val1[9] => Mult0.IN22
op_val1[9] => Mult1.IN54
op_val1[9] => Mult2.IN22
op_val1[10] => Mult0.IN21
op_val1[10] => Mult1.IN53
op_val1[10] => Mult2.IN21
op_val1[11] => Mult0.IN20
op_val1[11] => Mult1.IN52
op_val1[11] => Mult2.IN20
op_val1[12] => Mult0.IN19
op_val1[12] => Mult1.IN51
op_val1[12] => Mult2.IN19
op_val1[13] => Mult0.IN18
op_val1[13] => Mult1.IN50
op_val1[13] => Mult2.IN18
op_val1[14] => Mult0.IN17
op_val1[14] => Mult1.IN49
op_val1[14] => Mult2.IN17
op_val1[15] => Mult0.IN16
op_val1[15] => Mult1.IN48
op_val1[15] => Mult2.IN16
op_val1[16] => Mult0.IN15
op_val1[16] => Mult1.IN47
op_val1[16] => Mult2.IN15
op_val1[17] => Mult0.IN14
op_val1[17] => Mult1.IN46
op_val1[17] => Mult2.IN14
op_val1[18] => Mult0.IN13
op_val1[18] => Mult1.IN45
op_val1[18] => Mult2.IN13
op_val1[19] => Mult0.IN12
op_val1[19] => Mult1.IN44
op_val1[19] => Mult2.IN12
op_val1[20] => Mult0.IN11
op_val1[20] => Mult1.IN43
op_val1[20] => Mult2.IN11
op_val1[21] => Mult0.IN10
op_val1[21] => Mult1.IN42
op_val1[21] => Mult2.IN10
op_val1[22] => Mult0.IN9
op_val1[22] => Mult1.IN41
op_val1[22] => Mult2.IN9
op_val1[23] => Mult0.IN8
op_val1[23] => Mult1.IN40
op_val1[23] => Mult2.IN8
op_val1[24] => Mult0.IN7
op_val1[24] => Mult1.IN39
op_val1[24] => Mult2.IN7
op_val1[25] => Mult0.IN6
op_val1[25] => Mult1.IN38
op_val1[25] => Mult2.IN6
op_val1[26] => Mult0.IN5
op_val1[26] => Mult1.IN37
op_val1[26] => Mult2.IN5
op_val1[27] => Mult0.IN4
op_val1[27] => Mult1.IN36
op_val1[27] => Mult2.IN4
op_val1[28] => Mult0.IN3
op_val1[28] => Mult1.IN35
op_val1[28] => Mult2.IN3
op_val1[29] => Mult0.IN2
op_val1[29] => Mult1.IN34
op_val1[29] => Mult2.IN2
op_val1[30] => Mult0.IN1
op_val1[30] => Mult1.IN33
op_val1[30] => Mult2.IN1
op_val1[31] => Mult0.IN0
op_val1[31] => Mult1.IN0
op_val1[31] => Mult1.IN1
op_val1[31] => Mult1.IN2
op_val1[31] => Mult1.IN3
op_val1[31] => Mult1.IN4
op_val1[31] => Mult1.IN5
op_val1[31] => Mult1.IN6
op_val1[31] => Mult1.IN7
op_val1[31] => Mult1.IN8
op_val1[31] => Mult1.IN9
op_val1[31] => Mult1.IN10
op_val1[31] => Mult1.IN11
op_val1[31] => Mult1.IN12
op_val1[31] => Mult1.IN13
op_val1[31] => Mult1.IN14
op_val1[31] => Mult1.IN15
op_val1[31] => Mult1.IN16
op_val1[31] => Mult1.IN17
op_val1[31] => Mult1.IN18
op_val1[31] => Mult1.IN19
op_val1[31] => Mult1.IN20
op_val1[31] => Mult1.IN21
op_val1[31] => Mult1.IN22
op_val1[31] => Mult1.IN23
op_val1[31] => Mult1.IN24
op_val1[31] => Mult1.IN25
op_val1[31] => Mult1.IN26
op_val1[31] => Mult1.IN27
op_val1[31] => Mult1.IN28
op_val1[31] => Mult1.IN29
op_val1[31] => Mult1.IN30
op_val1[31] => Mult1.IN31
op_val1[31] => Mult1.IN32
op_val1[31] => Mult2.IN0
op_val2[0] => Mult0.IN63
op_val2[0] => Mult1.IN95
op_val2[0] => Mult2.IN63
op_val2[1] => Mult0.IN62
op_val2[1] => Mult1.IN94
op_val2[1] => Mult2.IN62
op_val2[2] => Mult0.IN61
op_val2[2] => Mult1.IN93
op_val2[2] => Mult2.IN61
op_val2[3] => Mult0.IN60
op_val2[3] => Mult1.IN92
op_val2[3] => Mult2.IN60
op_val2[4] => Mult0.IN59
op_val2[4] => Mult1.IN91
op_val2[4] => Mult2.IN59
op_val2[5] => Mult0.IN58
op_val2[5] => Mult1.IN90
op_val2[5] => Mult2.IN58
op_val2[6] => Mult0.IN57
op_val2[6] => Mult1.IN89
op_val2[6] => Mult2.IN57
op_val2[7] => Mult0.IN56
op_val2[7] => Mult1.IN88
op_val2[7] => Mult2.IN56
op_val2[8] => Mult0.IN55
op_val2[8] => Mult1.IN87
op_val2[8] => Mult2.IN55
op_val2[9] => Mult0.IN54
op_val2[9] => Mult1.IN86
op_val2[9] => Mult2.IN54
op_val2[10] => Mult0.IN53
op_val2[10] => Mult1.IN85
op_val2[10] => Mult2.IN53
op_val2[11] => Mult0.IN52
op_val2[11] => Mult1.IN84
op_val2[11] => Mult2.IN52
op_val2[12] => Mult0.IN51
op_val2[12] => Mult1.IN83
op_val2[12] => Mult2.IN51
op_val2[13] => Mult0.IN50
op_val2[13] => Mult1.IN82
op_val2[13] => Mult2.IN50
op_val2[14] => Mult0.IN49
op_val2[14] => Mult1.IN81
op_val2[14] => Mult2.IN49
op_val2[15] => Mult0.IN48
op_val2[15] => Mult1.IN80
op_val2[15] => Mult2.IN48
op_val2[16] => Mult0.IN47
op_val2[16] => Mult1.IN79
op_val2[16] => Mult2.IN47
op_val2[17] => Mult0.IN46
op_val2[17] => Mult1.IN78
op_val2[17] => Mult2.IN46
op_val2[18] => Mult0.IN45
op_val2[18] => Mult1.IN77
op_val2[18] => Mult2.IN45
op_val2[19] => Mult0.IN44
op_val2[19] => Mult1.IN76
op_val2[19] => Mult2.IN44
op_val2[20] => Mult0.IN43
op_val2[20] => Mult1.IN75
op_val2[20] => Mult2.IN43
op_val2[21] => Mult0.IN42
op_val2[21] => Mult1.IN74
op_val2[21] => Mult2.IN42
op_val2[22] => Mult0.IN41
op_val2[22] => Mult1.IN73
op_val2[22] => Mult2.IN41
op_val2[23] => Mult0.IN40
op_val2[23] => Mult1.IN72
op_val2[23] => Mult2.IN40
op_val2[24] => Mult0.IN39
op_val2[24] => Mult1.IN71
op_val2[24] => Mult2.IN39
op_val2[25] => Mult0.IN38
op_val2[25] => Mult1.IN70
op_val2[25] => Mult2.IN38
op_val2[26] => Mult0.IN37
op_val2[26] => Mult1.IN69
op_val2[26] => Mult2.IN37
op_val2[27] => Mult0.IN36
op_val2[27] => Mult1.IN68
op_val2[27] => Mult2.IN36
op_val2[28] => Mult0.IN35
op_val2[28] => Mult1.IN67
op_val2[28] => Mult2.IN35
op_val2[29] => Mult0.IN34
op_val2[29] => Mult1.IN66
op_val2[29] => Mult2.IN34
op_val2[30] => Mult0.IN33
op_val2[30] => Mult1.IN65
op_val2[30] => Mult2.IN33
op_val2[31] => Mult0.IN32
op_val2[31] => Mult1.IN64
op_val2[31] => Mult2.IN32
prod_result[0] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[1] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[2] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[3] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[4] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[5] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[6] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[7] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[8] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[9] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[10] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[11] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[12] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[13] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[14] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[15] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[16] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[17] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[18] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[19] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[20] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[21] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[22] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[23] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[24] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[25] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[26] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[27] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[28] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[29] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[30] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_result[31] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_ss[31] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[0] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[1] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[2] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[3] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[4] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[5] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[6] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[7] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[8] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[9] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[10] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[11] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[12] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[13] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[14] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[15] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[16] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[17] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[18] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[19] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[20] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[21] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[22] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[23] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[24] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[25] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[26] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[27] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[28] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[29] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[30] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_su[31] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[0] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[1] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[2] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[3] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[4] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[5] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[6] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[7] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[8] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[9] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[10] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[11] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[12] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[13] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[14] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[15] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[16] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[17] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[18] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[19] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[20] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[21] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[22] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[23] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[24] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[25] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[26] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[27] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[28] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[29] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[30] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
prod_high_uu[31] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE


|top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|divide_remainder:div_rem_s
operand_1[0] => Div0.IN31
operand_1[0] => Mod0.IN31
operand_1[1] => Div0.IN30
operand_1[1] => Mod0.IN30
operand_1[2] => Div0.IN29
operand_1[2] => Mod0.IN29
operand_1[3] => Div0.IN28
operand_1[3] => Mod0.IN28
operand_1[4] => Div0.IN27
operand_1[4] => Mod0.IN27
operand_1[5] => Div0.IN26
operand_1[5] => Mod0.IN26
operand_1[6] => Div0.IN25
operand_1[6] => Mod0.IN25
operand_1[7] => Div0.IN24
operand_1[7] => Mod0.IN24
operand_1[8] => Div0.IN23
operand_1[8] => Mod0.IN23
operand_1[9] => Div0.IN22
operand_1[9] => Mod0.IN22
operand_1[10] => Div0.IN21
operand_1[10] => Mod0.IN21
operand_1[11] => Div0.IN20
operand_1[11] => Mod0.IN20
operand_1[12] => Div0.IN19
operand_1[12] => Mod0.IN19
operand_1[13] => Div0.IN18
operand_1[13] => Mod0.IN18
operand_1[14] => Div0.IN17
operand_1[14] => Mod0.IN17
operand_1[15] => Div0.IN16
operand_1[15] => Mod0.IN16
operand_1[16] => Div0.IN15
operand_1[16] => Mod0.IN15
operand_1[17] => Div0.IN14
operand_1[17] => Mod0.IN14
operand_1[18] => Div0.IN13
operand_1[18] => Mod0.IN13
operand_1[19] => Div0.IN12
operand_1[19] => Mod0.IN12
operand_1[20] => Div0.IN11
operand_1[20] => Mod0.IN11
operand_1[21] => Div0.IN10
operand_1[21] => Mod0.IN10
operand_1[22] => Div0.IN9
operand_1[22] => Mod0.IN9
operand_1[23] => Div0.IN8
operand_1[23] => Mod0.IN8
operand_1[24] => Div0.IN7
operand_1[24] => Mod0.IN7
operand_1[25] => Div0.IN6
operand_1[25] => Mod0.IN6
operand_1[26] => Div0.IN5
operand_1[26] => Mod0.IN5
operand_1[27] => Div0.IN4
operand_1[27] => Mod0.IN4
operand_1[28] => Div0.IN3
operand_1[28] => Mod0.IN3
operand_1[29] => Div0.IN2
operand_1[29] => Mod0.IN2
operand_1[30] => Div0.IN1
operand_1[30] => Mod0.IN1
operand_1[31] => Div0.IN0
operand_1[31] => Mod0.IN0
operand_2[0] => Div0.IN63
operand_2[0] => Mod0.IN63
operand_2[1] => Div0.IN62
operand_2[1] => Mod0.IN62
operand_2[2] => Div0.IN61
operand_2[2] => Mod0.IN61
operand_2[3] => Div0.IN60
operand_2[3] => Mod0.IN60
operand_2[4] => Div0.IN59
operand_2[4] => Mod0.IN59
operand_2[5] => Div0.IN58
operand_2[5] => Mod0.IN58
operand_2[6] => Div0.IN57
operand_2[6] => Mod0.IN57
operand_2[7] => Div0.IN56
operand_2[7] => Mod0.IN56
operand_2[8] => Div0.IN55
operand_2[8] => Mod0.IN55
operand_2[9] => Div0.IN54
operand_2[9] => Mod0.IN54
operand_2[10] => Div0.IN53
operand_2[10] => Mod0.IN53
operand_2[11] => Div0.IN52
operand_2[11] => Mod0.IN52
operand_2[12] => Div0.IN51
operand_2[12] => Mod0.IN51
operand_2[13] => Div0.IN50
operand_2[13] => Mod0.IN50
operand_2[14] => Div0.IN49
operand_2[14] => Mod0.IN49
operand_2[15] => Div0.IN48
operand_2[15] => Mod0.IN48
operand_2[16] => Div0.IN47
operand_2[16] => Mod0.IN47
operand_2[17] => Div0.IN46
operand_2[17] => Mod0.IN46
operand_2[18] => Div0.IN45
operand_2[18] => Mod0.IN45
operand_2[19] => Div0.IN44
operand_2[19] => Mod0.IN44
operand_2[20] => Div0.IN43
operand_2[20] => Mod0.IN43
operand_2[21] => Div0.IN42
operand_2[21] => Mod0.IN42
operand_2[22] => Div0.IN41
operand_2[22] => Mod0.IN41
operand_2[23] => Div0.IN40
operand_2[23] => Mod0.IN40
operand_2[24] => Div0.IN39
operand_2[24] => Mod0.IN39
operand_2[25] => Div0.IN38
operand_2[25] => Mod0.IN38
operand_2[26] => Div0.IN37
operand_2[26] => Mod0.IN37
operand_2[27] => Div0.IN36
operand_2[27] => Mod0.IN36
operand_2[28] => Div0.IN35
operand_2[28] => Mod0.IN35
operand_2[29] => Div0.IN34
operand_2[29] => Mod0.IN34
operand_2[30] => Div0.IN33
operand_2[30] => Mod0.IN33
operand_2[31] => Div0.IN32
operand_2[31] => Mod0.IN32
quotient[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[16] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[17] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[18] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[19] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[20] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[21] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[22] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[23] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[24] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[25] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[26] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[27] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[28] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[29] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[30] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
remainder[31] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE


|top|main_module:dut1|riscv_single:rvsingle|datapath:dp|alu:alu|output_flags_alu:out_flags
src1_b31 => of_v.IN0
src1_b31 => of_v.IN0
src2_b31 => of_v.IN1
is_add_sub => of_c.IN0
is_add_sub => of_v.IN1
alu_ctrl_b0 => of_v.IN1
cout => of_c.IN1
result[0] => Equal0.IN31
result[1] => Equal0.IN30
result[2] => Equal0.IN29
result[3] => Equal0.IN28
result[4] => Equal0.IN27
result[5] => Equal0.IN26
result[6] => Equal0.IN25
result[7] => Equal0.IN24
result[8] => Equal0.IN23
result[9] => Equal0.IN22
result[10] => Equal0.IN21
result[11] => Equal0.IN20
result[12] => Equal0.IN19
result[13] => Equal0.IN18
result[14] => Equal0.IN17
result[15] => Equal0.IN16
result[16] => Equal0.IN15
result[17] => Equal0.IN14
result[18] => Equal0.IN13
result[19] => Equal0.IN12
result[20] => Equal0.IN11
result[21] => Equal0.IN10
result[22] => Equal0.IN9
result[23] => Equal0.IN8
result[24] => Equal0.IN7
result[25] => Equal0.IN6
result[26] => Equal0.IN5
result[27] => Equal0.IN4
result[28] => Equal0.IN3
result[29] => Equal0.IN2
result[30] => Equal0.IN1
result[31] => of_v.IN1
result[31] => of_n.DATAIN
result[31] => Equal0.IN0
of_c <= of_c.DB_MAX_OUTPUT_PORT_TYPE
of_n <= result[31].DB_MAX_OUTPUT_PORT_TYPE
of_v <= of_v.DB_MAX_OUTPUT_PORT_TYPE
of_z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top|main_module:dut1|riscv_single:rvsingle|datapath:dp|mux4:resultmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
d2[0] => y.DATAA
d2[1] => y.DATAA
d2[2] => y.DATAA
d2[3] => y.DATAA
d2[4] => y.DATAA
d2[5] => y.DATAA
d2[6] => y.DATAA
d2[7] => y.DATAA
d2[8] => y.DATAA
d2[9] => y.DATAA
d2[10] => y.DATAA
d2[11] => y.DATAA
d2[12] => y.DATAA
d2[13] => y.DATAA
d2[14] => y.DATAA
d2[15] => y.DATAA
d2[16] => y.DATAA
d2[17] => y.DATAA
d2[18] => y.DATAA
d2[19] => y.DATAA
d2[20] => y.DATAA
d2[21] => y.DATAA
d2[22] => y.DATAA
d2[23] => y.DATAA
d2[24] => y.DATAA
d2[25] => y.DATAA
d2[26] => y.DATAA
d2[27] => y.DATAA
d2[28] => y.DATAA
d2[29] => y.DATAA
d2[30] => y.DATAA
d2[31] => y.DATAA
d3[0] => y.DATAB
d3[1] => y.DATAB
d3[2] => y.DATAB
d3[3] => y.DATAB
d3[4] => y.DATAB
d3[5] => y.DATAB
d3[6] => y.DATAB
d3[7] => y.DATAB
d3[8] => y.DATAB
d3[9] => y.DATAB
d3[10] => y.DATAB
d3[11] => y.DATAB
d3[12] => y.DATAB
d3[13] => y.DATAB
d3[14] => y.DATAB
d3[15] => y.DATAB
d3[16] => y.DATAB
d3[17] => y.DATAB
d3[18] => y.DATAB
d3[19] => y.DATAB
d3[20] => y.DATAB
d3[21] => y.DATAB
d3[22] => y.DATAB
d3[23] => y.DATAB
d3[24] => y.DATAB
d3[25] => y.DATAB
d3[26] => y.DATAB
d3[27] => y.DATAB
d3[28] => y.DATAB
d3[29] => y.DATAB
d3[30] => y.DATAB
d3[31] => y.DATAB
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[0] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
sel[1] => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|top|main_module:dut1|instr_mem:imem
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => ROM.RADDR
addr[3] => ROM.RADDR1
addr[4] => ROM.RADDR2
addr[5] => ROM.RADDR3
addr[6] => ROM.RADDR4
addr[7] => ROM.RADDR5
addr[8] => ROM.RADDR6
addr[9] => ROM.RADDR7
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
instr[0] <= instr[0].DB_MAX_OUTPUT_PORT_TYPE
instr[1] <= instr[1].DB_MAX_OUTPUT_PORT_TYPE
instr[2] <= instr[2].DB_MAX_OUTPUT_PORT_TYPE
instr[3] <= instr[3].DB_MAX_OUTPUT_PORT_TYPE
instr[4] <= instr[4].DB_MAX_OUTPUT_PORT_TYPE
instr[5] <= instr[5].DB_MAX_OUTPUT_PORT_TYPE
instr[6] <= instr[6].DB_MAX_OUTPUT_PORT_TYPE
instr[7] <= instr[7].DB_MAX_OUTPUT_PORT_TYPE
instr[8] <= instr[8].DB_MAX_OUTPUT_PORT_TYPE
instr[9] <= instr[9].DB_MAX_OUTPUT_PORT_TYPE
instr[10] <= instr[10].DB_MAX_OUTPUT_PORT_TYPE
instr[11] <= instr[11].DB_MAX_OUTPUT_PORT_TYPE
instr[12] <= instr[12].DB_MAX_OUTPUT_PORT_TYPE
instr[13] <= instr[13].DB_MAX_OUTPUT_PORT_TYPE
instr[14] <= instr[14].DB_MAX_OUTPUT_PORT_TYPE
instr[15] <= instr[15].DB_MAX_OUTPUT_PORT_TYPE
instr[16] <= instr[16].DB_MAX_OUTPUT_PORT_TYPE
instr[17] <= instr[17].DB_MAX_OUTPUT_PORT_TYPE
instr[18] <= instr[18].DB_MAX_OUTPUT_PORT_TYPE
instr[19] <= instr[19].DB_MAX_OUTPUT_PORT_TYPE
instr[20] <= instr[20].DB_MAX_OUTPUT_PORT_TYPE
instr[21] <= instr[21].DB_MAX_OUTPUT_PORT_TYPE
instr[22] <= instr[22].DB_MAX_OUTPUT_PORT_TYPE
instr[23] <= instr[23].DB_MAX_OUTPUT_PORT_TYPE
instr[24] <= instr[24].DB_MAX_OUTPUT_PORT_TYPE
instr[25] <= instr[25].DB_MAX_OUTPUT_PORT_TYPE
instr[26] <= instr[26].DB_MAX_OUTPUT_PORT_TYPE
instr[27] <= instr[27].DB_MAX_OUTPUT_PORT_TYPE
instr[28] <= instr[28].DB_MAX_OUTPUT_PORT_TYPE
instr[29] <= instr[29].DB_MAX_OUTPUT_PORT_TYPE
instr[30] <= instr[30].DB_MAX_OUTPUT_PORT_TYPE
instr[31] <= instr[31].DB_MAX_OUTPUT_PORT_TYPE


|top|main_module:dut1|data_mem_single:dmem
clk => clk.IN1
w_en => w_en.IN1
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => address_div4[0].IN1
addr[3] => address_div4[1].IN1
addr[4] => address_div4[2].IN1
addr[5] => address_div4[3].IN1
addr[6] => address_div4[4].IN1
addr[7] => address_div4[5].IN1
addr[8] => address_div4[6].IN1
addr[9] => address_div4[7].IN1
w_data[0] => w_data[0].IN1
w_data[1] => w_data[1].IN1
w_data[2] => w_data[2].IN1
w_data[3] => w_data[3].IN1
w_data[4] => w_data[4].IN1
w_data[5] => w_data[5].IN1
w_data[6] => w_data[6].IN1
w_data[7] => w_data[7].IN1
w_data[8] => w_data[8].IN1
w_data[9] => w_data[9].IN1
w_data[10] => w_data[10].IN1
w_data[11] => w_data[11].IN1
w_data[12] => w_data[12].IN1
w_data[13] => w_data[13].IN1
w_data[14] => w_data[14].IN1
w_data[15] => w_data[15].IN1
w_data[16] => w_data[16].IN1
w_data[17] => w_data[17].IN1
w_data[18] => w_data[18].IN1
w_data[19] => w_data[19].IN1
w_data[20] => w_data[20].IN1
w_data[21] => w_data[21].IN1
w_data[22] => w_data[22].IN1
w_data[23] => w_data[23].IN1
w_data[24] => w_data[24].IN1
w_data[25] => w_data[25].IN1
w_data[26] => w_data[26].IN1
w_data[27] => w_data[27].IN1
w_data[28] => w_data[28].IN1
w_data[29] => w_data[29].IN1
w_data[30] => w_data[30].IN1
w_data[31] => w_data[31].IN1
r_data[0] <= altsyncram:altsyncram_component.q_a
r_data[1] <= altsyncram:altsyncram_component.q_a
r_data[2] <= altsyncram:altsyncram_component.q_a
r_data[3] <= altsyncram:altsyncram_component.q_a
r_data[4] <= altsyncram:altsyncram_component.q_a
r_data[5] <= altsyncram:altsyncram_component.q_a
r_data[6] <= altsyncram:altsyncram_component.q_a
r_data[7] <= altsyncram:altsyncram_component.q_a
r_data[8] <= altsyncram:altsyncram_component.q_a
r_data[9] <= altsyncram:altsyncram_component.q_a
r_data[10] <= altsyncram:altsyncram_component.q_a
r_data[11] <= altsyncram:altsyncram_component.q_a
r_data[12] <= altsyncram:altsyncram_component.q_a
r_data[13] <= altsyncram:altsyncram_component.q_a
r_data[14] <= altsyncram:altsyncram_component.q_a
r_data[15] <= altsyncram:altsyncram_component.q_a
r_data[16] <= altsyncram:altsyncram_component.q_a
r_data[17] <= altsyncram:altsyncram_component.q_a
r_data[18] <= altsyncram:altsyncram_component.q_a
r_data[19] <= altsyncram:altsyncram_component.q_a
r_data[20] <= altsyncram:altsyncram_component.q_a
r_data[21] <= altsyncram:altsyncram_component.q_a
r_data[22] <= altsyncram:altsyncram_component.q_a
r_data[23] <= altsyncram:altsyncram_component.q_a
r_data[24] <= altsyncram:altsyncram_component.q_a
r_data[25] <= altsyncram:altsyncram_component.q_a
r_data[26] <= altsyncram:altsyncram_component.q_a
r_data[27] <= altsyncram:altsyncram_component.q_a
r_data[28] <= altsyncram:altsyncram_component.q_a
r_data[29] <= altsyncram:altsyncram_component.q_a
r_data[30] <= altsyncram:altsyncram_component.q_a
r_data[31] <= altsyncram:altsyncram_component.q_a


|top|main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component
wren_a => altsyncram_d9j1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_d9j1:auto_generated.data_a[0]
data_a[1] => altsyncram_d9j1:auto_generated.data_a[1]
data_a[2] => altsyncram_d9j1:auto_generated.data_a[2]
data_a[3] => altsyncram_d9j1:auto_generated.data_a[3]
data_a[4] => altsyncram_d9j1:auto_generated.data_a[4]
data_a[5] => altsyncram_d9j1:auto_generated.data_a[5]
data_a[6] => altsyncram_d9j1:auto_generated.data_a[6]
data_a[7] => altsyncram_d9j1:auto_generated.data_a[7]
data_a[8] => altsyncram_d9j1:auto_generated.data_a[8]
data_a[9] => altsyncram_d9j1:auto_generated.data_a[9]
data_a[10] => altsyncram_d9j1:auto_generated.data_a[10]
data_a[11] => altsyncram_d9j1:auto_generated.data_a[11]
data_a[12] => altsyncram_d9j1:auto_generated.data_a[12]
data_a[13] => altsyncram_d9j1:auto_generated.data_a[13]
data_a[14] => altsyncram_d9j1:auto_generated.data_a[14]
data_a[15] => altsyncram_d9j1:auto_generated.data_a[15]
data_a[16] => altsyncram_d9j1:auto_generated.data_a[16]
data_a[17] => altsyncram_d9j1:auto_generated.data_a[17]
data_a[18] => altsyncram_d9j1:auto_generated.data_a[18]
data_a[19] => altsyncram_d9j1:auto_generated.data_a[19]
data_a[20] => altsyncram_d9j1:auto_generated.data_a[20]
data_a[21] => altsyncram_d9j1:auto_generated.data_a[21]
data_a[22] => altsyncram_d9j1:auto_generated.data_a[22]
data_a[23] => altsyncram_d9j1:auto_generated.data_a[23]
data_a[24] => altsyncram_d9j1:auto_generated.data_a[24]
data_a[25] => altsyncram_d9j1:auto_generated.data_a[25]
data_a[26] => altsyncram_d9j1:auto_generated.data_a[26]
data_a[27] => altsyncram_d9j1:auto_generated.data_a[27]
data_a[28] => altsyncram_d9j1:auto_generated.data_a[28]
data_a[29] => altsyncram_d9j1:auto_generated.data_a[29]
data_a[30] => altsyncram_d9j1:auto_generated.data_a[30]
data_a[31] => altsyncram_d9j1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d9j1:auto_generated.address_a[0]
address_a[1] => altsyncram_d9j1:auto_generated.address_a[1]
address_a[2] => altsyncram_d9j1:auto_generated.address_a[2]
address_a[3] => altsyncram_d9j1:auto_generated.address_a[3]
address_a[4] => altsyncram_d9j1:auto_generated.address_a[4]
address_a[5] => altsyncram_d9j1:auto_generated.address_a[5]
address_a[6] => altsyncram_d9j1:auto_generated.address_a[6]
address_a[7] => altsyncram_d9j1:auto_generated.address_a[7]
address_a[8] => altsyncram_d9j1:auto_generated.address_a[8]
address_a[9] => altsyncram_d9j1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d9j1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d9j1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d9j1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d9j1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d9j1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d9j1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d9j1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d9j1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d9j1:auto_generated.q_a[7]
q_a[8] <= altsyncram_d9j1:auto_generated.q_a[8]
q_a[9] <= altsyncram_d9j1:auto_generated.q_a[9]
q_a[10] <= altsyncram_d9j1:auto_generated.q_a[10]
q_a[11] <= altsyncram_d9j1:auto_generated.q_a[11]
q_a[12] <= altsyncram_d9j1:auto_generated.q_a[12]
q_a[13] <= altsyncram_d9j1:auto_generated.q_a[13]
q_a[14] <= altsyncram_d9j1:auto_generated.q_a[14]
q_a[15] <= altsyncram_d9j1:auto_generated.q_a[15]
q_a[16] <= altsyncram_d9j1:auto_generated.q_a[16]
q_a[17] <= altsyncram_d9j1:auto_generated.q_a[17]
q_a[18] <= altsyncram_d9j1:auto_generated.q_a[18]
q_a[19] <= altsyncram_d9j1:auto_generated.q_a[19]
q_a[20] <= altsyncram_d9j1:auto_generated.q_a[20]
q_a[21] <= altsyncram_d9j1:auto_generated.q_a[21]
q_a[22] <= altsyncram_d9j1:auto_generated.q_a[22]
q_a[23] <= altsyncram_d9j1:auto_generated.q_a[23]
q_a[24] <= altsyncram_d9j1:auto_generated.q_a[24]
q_a[25] <= altsyncram_d9j1:auto_generated.q_a[25]
q_a[26] <= altsyncram_d9j1:auto_generated.q_a[26]
q_a[27] <= altsyncram_d9j1:auto_generated.q_a[27]
q_a[28] <= altsyncram_d9j1:auto_generated.q_a[28]
q_a[29] <= altsyncram_d9j1:auto_generated.q_a[29]
q_a[30] <= altsyncram_d9j1:auto_generated.q_a[30]
q_a[31] <= altsyncram_d9j1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component|altsyncram_d9j1:auto_generated
address_a[0] => altsyncram_0q92:altsyncram1.address_a[0]
address_a[1] => altsyncram_0q92:altsyncram1.address_a[1]
address_a[2] => altsyncram_0q92:altsyncram1.address_a[2]
address_a[3] => altsyncram_0q92:altsyncram1.address_a[3]
address_a[4] => altsyncram_0q92:altsyncram1.address_a[4]
address_a[5] => altsyncram_0q92:altsyncram1.address_a[5]
address_a[6] => altsyncram_0q92:altsyncram1.address_a[6]
address_a[7] => altsyncram_0q92:altsyncram1.address_a[7]
address_a[8] => altsyncram_0q92:altsyncram1.address_a[8]
address_a[9] => altsyncram_0q92:altsyncram1.address_a[9]
clock0 => altsyncram_0q92:altsyncram1.clock0
data_a[0] => altsyncram_0q92:altsyncram1.data_a[0]
data_a[1] => altsyncram_0q92:altsyncram1.data_a[1]
data_a[2] => altsyncram_0q92:altsyncram1.data_a[2]
data_a[3] => altsyncram_0q92:altsyncram1.data_a[3]
data_a[4] => altsyncram_0q92:altsyncram1.data_a[4]
data_a[5] => altsyncram_0q92:altsyncram1.data_a[5]
data_a[6] => altsyncram_0q92:altsyncram1.data_a[6]
data_a[7] => altsyncram_0q92:altsyncram1.data_a[7]
data_a[8] => altsyncram_0q92:altsyncram1.data_a[8]
data_a[9] => altsyncram_0q92:altsyncram1.data_a[9]
data_a[10] => altsyncram_0q92:altsyncram1.data_a[10]
data_a[11] => altsyncram_0q92:altsyncram1.data_a[11]
data_a[12] => altsyncram_0q92:altsyncram1.data_a[12]
data_a[13] => altsyncram_0q92:altsyncram1.data_a[13]
data_a[14] => altsyncram_0q92:altsyncram1.data_a[14]
data_a[15] => altsyncram_0q92:altsyncram1.data_a[15]
data_a[16] => altsyncram_0q92:altsyncram1.data_a[16]
data_a[17] => altsyncram_0q92:altsyncram1.data_a[17]
data_a[18] => altsyncram_0q92:altsyncram1.data_a[18]
data_a[19] => altsyncram_0q92:altsyncram1.data_a[19]
data_a[20] => altsyncram_0q92:altsyncram1.data_a[20]
data_a[21] => altsyncram_0q92:altsyncram1.data_a[21]
data_a[22] => altsyncram_0q92:altsyncram1.data_a[22]
data_a[23] => altsyncram_0q92:altsyncram1.data_a[23]
data_a[24] => altsyncram_0q92:altsyncram1.data_a[24]
data_a[25] => altsyncram_0q92:altsyncram1.data_a[25]
data_a[26] => altsyncram_0q92:altsyncram1.data_a[26]
data_a[27] => altsyncram_0q92:altsyncram1.data_a[27]
data_a[28] => altsyncram_0q92:altsyncram1.data_a[28]
data_a[29] => altsyncram_0q92:altsyncram1.data_a[29]
data_a[30] => altsyncram_0q92:altsyncram1.data_a[30]
data_a[31] => altsyncram_0q92:altsyncram1.data_a[31]
q_a[0] <= altsyncram_0q92:altsyncram1.q_a[0]
q_a[1] <= altsyncram_0q92:altsyncram1.q_a[1]
q_a[2] <= altsyncram_0q92:altsyncram1.q_a[2]
q_a[3] <= altsyncram_0q92:altsyncram1.q_a[3]
q_a[4] <= altsyncram_0q92:altsyncram1.q_a[4]
q_a[5] <= altsyncram_0q92:altsyncram1.q_a[5]
q_a[6] <= altsyncram_0q92:altsyncram1.q_a[6]
q_a[7] <= altsyncram_0q92:altsyncram1.q_a[7]
q_a[8] <= altsyncram_0q92:altsyncram1.q_a[8]
q_a[9] <= altsyncram_0q92:altsyncram1.q_a[9]
q_a[10] <= altsyncram_0q92:altsyncram1.q_a[10]
q_a[11] <= altsyncram_0q92:altsyncram1.q_a[11]
q_a[12] <= altsyncram_0q92:altsyncram1.q_a[12]
q_a[13] <= altsyncram_0q92:altsyncram1.q_a[13]
q_a[14] <= altsyncram_0q92:altsyncram1.q_a[14]
q_a[15] <= altsyncram_0q92:altsyncram1.q_a[15]
q_a[16] <= altsyncram_0q92:altsyncram1.q_a[16]
q_a[17] <= altsyncram_0q92:altsyncram1.q_a[17]
q_a[18] <= altsyncram_0q92:altsyncram1.q_a[18]
q_a[19] <= altsyncram_0q92:altsyncram1.q_a[19]
q_a[20] <= altsyncram_0q92:altsyncram1.q_a[20]
q_a[21] <= altsyncram_0q92:altsyncram1.q_a[21]
q_a[22] <= altsyncram_0q92:altsyncram1.q_a[22]
q_a[23] <= altsyncram_0q92:altsyncram1.q_a[23]
q_a[24] <= altsyncram_0q92:altsyncram1.q_a[24]
q_a[25] <= altsyncram_0q92:altsyncram1.q_a[25]
q_a[26] <= altsyncram_0q92:altsyncram1.q_a[26]
q_a[27] <= altsyncram_0q92:altsyncram1.q_a[27]
q_a[28] <= altsyncram_0q92:altsyncram1.q_a[28]
q_a[29] <= altsyncram_0q92:altsyncram1.q_a[29]
q_a[30] <= altsyncram_0q92:altsyncram1.q_a[30]
q_a[31] <= altsyncram_0q92:altsyncram1.q_a[31]
wren_a => altsyncram_0q92:altsyncram1.wren_a


|top|main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component|altsyncram_d9j1:auto_generated|altsyncram_0q92:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|top|main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component|altsyncram_d9j1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|top|main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component|altsyncram_d9j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|top|main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component|altsyncram_d9j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|top|main_module:dut1|data_mem_single:dmem|altsyncram:altsyncram_component|altsyncram_d9j1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|top|dig_displ_7_segs:dig_addr_2
digit[0] => Decoder0.IN3
digit[1] => Decoder0.IN2
digit[2] => Decoder0.IN1
digit[3] => Decoder0.IN0
segs_dsp[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[7] <= <VCC>


|top|dig_displ_7_segs:dig_addr_1
digit[0] => Decoder0.IN3
digit[1] => Decoder0.IN2
digit[2] => Decoder0.IN1
digit[3] => Decoder0.IN0
segs_dsp[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[7] <= <VCC>


|top|dig_displ_7_segs:dig_addr_0
digit[0] => Decoder0.IN3
digit[1] => Decoder0.IN2
digit[2] => Decoder0.IN1
digit[3] => Decoder0.IN0
segs_dsp[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[7] <= <VCC>


|top|dig_displ_7_segs:dig_val_1
digit[0] => Decoder0.IN3
digit[1] => Decoder0.IN2
digit[2] => Decoder0.IN1
digit[3] => Decoder0.IN0
segs_dsp[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[7] <= <VCC>


|top|dig_displ_7_segs:dig_val_0
digit[0] => Decoder0.IN3
digit[1] => Decoder0.IN2
digit[2] => Decoder0.IN1
digit[3] => Decoder0.IN0
segs_dsp[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
segs_dsp[7] <= <VCC>


