#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Oct 25 13:51:56 2024
# Process ID: 8548
# Current directory: C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab8/lab8.runs/synth_1
# Command line: vivado.exe -log counting_state_machine.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source counting_state_machine.tcl
# Log file: C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab8/lab8.runs/synth_1/counting_state_machine.vds
# Journal file: C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab8/lab8.runs/synth_1\vivado.jou
# Running On: DESKTOP-4G64301, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 33663 MB
#-----------------------------------------------------------
source counting_state_machine.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 471.449 ; gain = 185.902
Command: read_checkpoint -auto_incremental -incremental C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab8/lab8.srcs/utils_1/imports/synth_1/counting_state_machine.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab8/lab8.srcs/utils_1/imports/synth_1/counting_state_machine.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top counting_state_machine -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12748
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1324.457 ; gain = 440.215
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'S0' becomes localparam in 'counting_state_machine' with formal parameter declaration list [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab8/lab8.srcs/sources_1/imports/sources_1/new/top.sv:79]
WARNING: [Synth 8-11065] parameter 'S1' becomes localparam in 'counting_state_machine' with formal parameter declaration list [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab8/lab8.srcs/sources_1/imports/sources_1/new/top.sv:80]
WARNING: [Synth 8-11065] parameter 'S2' becomes localparam in 'counting_state_machine' with formal parameter declaration list [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab8/lab8.srcs/sources_1/imports/sources_1/new/top.sv:81]
WARNING: [Synth 8-11065] parameter 'S3' becomes localparam in 'counting_state_machine' with formal parameter declaration list [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab8/lab8.srcs/sources_1/imports/sources_1/new/top.sv:82]
WARNING: [Synth 8-11065] parameter 'S4' becomes localparam in 'counting_state_machine' with formal parameter declaration list [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab8/lab8.srcs/sources_1/imports/sources_1/new/top.sv:83]
WARNING: [Synth 8-11065] parameter 'S5' becomes localparam in 'counting_state_machine' with formal parameter declaration list [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab8/lab8.srcs/sources_1/imports/sources_1/new/top.sv:84]
WARNING: [Synth 8-11065] parameter 'S6' becomes localparam in 'counting_state_machine' with formal parameter declaration list [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab8/lab8.srcs/sources_1/imports/sources_1/new/top.sv:85]
WARNING: [Synth 8-11065] parameter 'S7' becomes localparam in 'counting_state_machine' with formal parameter declaration list [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab8/lab8.srcs/sources_1/imports/sources_1/new/top.sv:86]
WARNING: [Synth 8-11065] parameter 'S8' becomes localparam in 'counting_state_machine' with formal parameter declaration list [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab8/lab8.srcs/sources_1/imports/sources_1/new/top.sv:87]
INFO: [Synth 8-6157] synthesizing module 'counting_state_machine' [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab8/lab8.srcs/sources_1/imports/sources_1/new/top.sv:2]
INFO: [Synth 8-6157] synthesizing module 'seven_segment' [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab8/lab8.srcs/sources_1/imports/sources_1/imports/hdl/seven_segment.sv:6]
	Parameter NUM_SEGMENTS bound to: 8 - type: integer 
	Parameter CLK_PER bound to: 10 - type: integer 
	Parameter REFR_RATE bound to: 1000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cathode_top' [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab8/lab8.srcs/sources_1/imports/sources_1/imports/hdl/cathode_top.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'cathode_top' (0#1) [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab8/lab8.srcs/sources_1/imports/sources_1/imports/hdl/cathode_top.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment' (0#1) [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab8/lab8.srcs/sources_1/imports/sources_1/imports/hdl/seven_segment.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'counting_state_machine' (0#1) [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab8/lab8.srcs/sources_1/imports/sources_1/new/top.sv:2]
WARNING: [Synth 8-3848] Net reset in module/entity counting_state_machine does not have driver. [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab8/lab8.srcs/sources_1/imports/sources_1/new/top.sv:21]
WARNING: [Synth 8-7129] Port SW[2] in module counting_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module counting_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[0] in module counting_state_machine is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1432.816 ; gain = 548.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1432.816 ; gain = 548.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1432.816 ; gain = 548.574
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1432.816 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab8/lab8.srcs/constrs_1/imports/xdc/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab8/lab8.srcs/constrs_1/imports/xdc/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab8/lab8.srcs/constrs_1/imports/xdc/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/counting_state_machine_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/counting_state_machine_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1527.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1527.219 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1527.219 ; gain = 642.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1527.219 ; gain = 642.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1527.219 ; gain = 642.977
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'counting_state_machine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                        000000001 |                             0000
                      S1 |                        000000010 |                             0001
                      S2 |                        000000100 |                             0010
                      S3 |                        000001000 |                             0011
                      S4 |                        000010000 |                             0100
                      S5 |                        000100000 |                             0101
                      S6 |                        001000000 |                             0110
                      S7 |                        010000000 |                             0111
                      S8 |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'counting_state_machine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1527.219 ; gain = 642.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 10    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port SW[2] in module counting_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module counting_state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[0] in module counting_state_machine is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1527.219 ; gain = 642.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1527.219 ; gain = 642.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1527.219 ; gain = 642.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1527.219 ; gain = 642.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin button_sync_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin button_sync_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin button_sync_inferred:in0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1527.219 ; gain = 642.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1527.219 ; gain = 642.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1527.219 ; gain = 642.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1527.219 ; gain = 642.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1527.219 ; gain = 642.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1527.219 ; gain = 642.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     5|
|4     |LUT2   |     1|
|5     |LUT3   |     8|
|6     |LUT4   |    21|
|7     |LUT5   |    10|
|8     |LUT6   |     4|
|9     |FDCE   |     8|
|10    |FDPE   |     1|
|11    |FDRE   |    58|
|12    |IBUF   |     3|
|13    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1527.219 ; gain = 642.977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1527.219 ; gain = 548.574
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1527.219 ; gain = 642.977
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1527.219 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1527.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b3221eb9
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1527.219 ; gain = 1050.824
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1527.219 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab8/lab8.runs/synth_1/counting_state_machine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file counting_state_machine_utilization_synth.rpt -pb counting_state_machine_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 25 13:52:35 2024...
