Analysis & Synthesis report for DSReceiver
Fri Nov 23 00:13:42 2018
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Dependent File Changes for Partition sld_hub:auto_hub
  9. Partition for Top-Level Resource Utilization by Entity
 10. Registers Removed During Synthesis
 11. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component
 12. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated
 13. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p
 14. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p
 15. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram
 16. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp
 17. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12
 18. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp
 19. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp
 20. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp
 21. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16
 22. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component
 23. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated
 24. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p
 25. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p
 26. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram
 27. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp
 28. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12
 29. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp
 30. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp
 31. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp
 32. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16
 33. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component
 34. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated
 35. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p
 36. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p
 37. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram
 38. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp
 39. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12
 40. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp
 41. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp
 42. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp
 43. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16
 44. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component
 45. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated
 46. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p
 47. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p
 48. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram
 49. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp
 50. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12
 51. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp
 52. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp
 53. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp
 54. Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16
 55. Parameter Settings for User Entity Instance: MyPLL:MyPLL_inst|altpll:altpll_component
 56. Parameter Settings for User Entity Instance: ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component
 57. Parameter Settings for User Entity Instance: ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component
 58. Parameter Settings for User Entity Instance: ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component
 59. Parameter Settings for User Entity Instance: ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component
 60. Partition Dependent Files
 61. Post-Synthesis Netlist Statistics for Top Partition
 62. Partition "AD5624:AD5624_inst" Resource Utilization by Entity
 63. Multiplexer Restructuring Statistics (Restructuring Performed)
 64. Partition Dependent Files
 65. Post-Synthesis Netlist Statistics for Partition AD5624:AD5624_inst
 66. Partition "AD9253Driver:AD9253Driver_inst" Resource Utilization by Entity
 67. Registers Removed During Synthesis
 68. Registers Packed Into Inferred Megafunctions
 69. Source assignments for AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4
 70. Parameter Settings for Inferred Entity Instance: AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0
 71. Partition Dependent Files
 72. Post-Synthesis Netlist Statistics for Partition AD9253Driver:AD9253Driver_inst
 73. Source assignments for sld_signaltap:auto_signaltap_0
 74. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 75. SignalTap II Logic Analyzer Settings
 76. Elapsed Time Per Partition
 77. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 23 00:13:42 2018       ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Full Version ;
; Revision Name                      ; DSReceiver                                  ;
; Top-level Entity Name              ; DSReceiver                                  ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX30BF14C8     ;                    ;
; Top-level entity name                                                      ; DSReceiver         ; DSReceiver         ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.55        ;
; Maximum used               ; 3           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-3         ;  27.6%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                          ;
+--------------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                      ; Library     ;
+--------------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------+-------------+
; DSReceiver.v                                           ; yes             ; User Verilog HDL File              ; E:/Project/DSReceiver/FPGA/DSReceiver.v                                           ;             ;
; MyPLL/MyPLL.v                                          ; yes             ; User Wizard-Generated File         ; E:/Project/DSReceiver/FPGA/MyPLL/MyPLL.v                                          ;             ;
; AD9253Driver.v                                         ; yes             ; User Verilog HDL File              ; E:/Project/DSReceiver/FPGA/AD9253Driver.v                                         ;             ;
; altpll.tdf                                             ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf                         ;             ;
; aglobal141.inc                                         ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc                     ;             ;
; stratix_pll.inc                                        ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/stratix_pll.inc                    ;             ;
; stratixii_pll.inc                                      ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/stratixii_pll.inc                  ;             ;
; cycloneii_pll.inc                                      ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/cycloneii_pll.inc                  ;             ;
; db/mypll_altpll.v                                      ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/mypll_altpll.v                                      ;             ;
; ad5624.v                                               ; yes             ; Auto-Found Verilog HDL File        ; E:/Project/DSReceiver/FPGA/ad5624.v                                               ;             ;
; adcfifo14x8.v                                          ; yes             ; Auto-Found Wizard-Generated File   ; E:/Project/DSReceiver/FPGA/adcfifo14x8.v                                          ;             ;
; dcfifo.tdf                                             ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/dcfifo.tdf                         ;             ;
; lpm_counter.inc                                        ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_counter.inc                    ;             ;
; lpm_add_sub.inc                                        ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.inc                    ;             ;
; altdpram.inc                                           ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc                       ;             ;
; a_graycounter.inc                                      ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/a_graycounter.inc                  ;             ;
; a_fefifo.inc                                           ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/a_fefifo.inc                       ;             ;
; a_gray2bin.inc                                         ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/a_gray2bin.inc                     ;             ;
; dffpipe.inc                                            ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/dffpipe.inc                        ;             ;
; alt_sync_fifo.inc                                      ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                  ;             ;
; lpm_compare.inc                                        ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_compare.inc                    ;             ;
; altsyncram_fifo.inc                                    ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                ;             ;
; db/dcfifo_i5f1.tdf                                     ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/dcfifo_i5f1.tdf                                     ;             ;
; db/a_gray2bin_kkb.tdf                                  ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/a_gray2bin_kkb.tdf                                  ;             ;
; db/a_graycounter_hr6.tdf                               ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/a_graycounter_hr6.tdf                               ;             ;
; db/a_graycounter_d9c.tdf                               ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/a_graycounter_d9c.tdf                               ;             ;
; db/altsyncram_m311.tdf                                 ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/altsyncram_m311.tdf                                 ;             ;
; db/alt_synch_pipe_v5d.tdf                              ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/alt_synch_pipe_v5d.tdf                              ;             ;
; db/dffpipe_uu8.tdf                                     ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/dffpipe_uu8.tdf                                     ;             ;
; db/dffpipe_tu8.tdf                                     ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/dffpipe_tu8.tdf                                     ;             ;
; db/alt_synch_pipe_06d.tdf                              ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/alt_synch_pipe_06d.tdf                              ;             ;
; db/dffpipe_vu8.tdf                                     ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/dffpipe_vu8.tdf                                     ;             ;
; db/cmpr_5a6.tdf                                        ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/cmpr_5a6.tdf                                        ;             ;
; sld_signaltap.vhd                                      ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap.vhd                  ;             ;
; sld_signaltap_impl.vhd                                 ; yes             ; Encrypted Megafunction             ; c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd             ;             ;
; sld_ela_control.vhd                                    ; yes             ; Encrypted Megafunction             ; c:/altera/14.1/quartus/libraries/megafunctions/sld_ela_control.vhd                ;             ;
; lpm_shiftreg.tdf                                       ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                   ;             ;
; lpm_constant.inc                                       ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_constant.inc                   ;             ;
; dffeea.inc                                             ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/dffeea.inc                         ;             ;
; sld_mbpmg.vhd                                          ; yes             ; Encrypted Megafunction             ; c:/altera/14.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                           ; yes             ; Encrypted Megafunction             ; c:/altera/14.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd       ;             ;
; sld_buffer_manager.vhd                                 ; yes             ; Encrypted Megafunction             ; c:/altera/14.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd             ;             ;
; altsyncram.tdf                                         ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf                     ;             ;
; stratix_ram_block.inc                                  ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc              ;             ;
; lpm_mux.inc                                            ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc                        ;             ;
; lpm_decode.inc                                         ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc                     ;             ;
; a_rdenreg.inc                                          ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc                      ;             ;
; altrom.inc                                             ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/altrom.inc                         ;             ;
; altram.inc                                             ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/altram.inc                         ;             ;
; db/altsyncram_e524.tdf                                 ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/altsyncram_e524.tdf                                 ;             ;
; altdpram.tdf                                           ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.tdf                       ;             ;
; memmodes.inc                                           ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/others/maxplus2/memmodes.inc                     ;             ;
; a_hdffe.inc                                            ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/a_hdffe.inc                        ;             ;
; alt_le_rden_reg.inc                                    ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                ;             ;
; altsyncram.inc                                         ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.inc                     ;             ;
; lpm_mux.tdf                                            ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.tdf                        ;             ;
; muxlut.inc                                             ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/muxlut.inc                         ;             ;
; bypassff.inc                                           ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/bypassff.inc                       ;             ;
; altshift.inc                                           ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/altshift.inc                       ;             ;
; db/mux_o0d.tdf                                         ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/mux_o0d.tdf                                         ;             ;
; lpm_decode.tdf                                         ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.tdf                     ;             ;
; declut.inc                                             ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/declut.inc                         ;             ;
; db/decode_73g.tdf                                      ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/decode_73g.tdf                                      ;             ;
; lpm_counter.tdf                                        ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_counter.tdf                    ;             ;
; cmpconst.inc                                           ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/cmpconst.inc                       ;             ;
; alt_counter_stratix.inc                                ; yes             ; Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/alt_counter_stratix.inc            ;             ;
; db/cntr_vli.tdf                                        ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/cntr_vli.tdf                                        ;             ;
; db/cmpr_okc.tdf                                        ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/cmpr_okc.tdf                                        ;             ;
; db/cntr_faj.tdf                                        ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/cntr_faj.tdf                                        ;             ;
; db/cntr_fki.tdf                                        ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/cntr_fki.tdf                                        ;             ;
; db/cmpr_lkc.tdf                                        ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/cmpr_lkc.tdf                                        ;             ;
; db/cntr_s6j.tdf                                        ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/cntr_s6j.tdf                                        ;             ;
; db/cmpr_hkc.tdf                                        ; yes             ; Auto-Generated Megafunction        ; E:/Project/DSReceiver/FPGA/db/cmpr_hkc.tdf                                        ;             ;
; sld_rom_sr.vhd                                         ; yes             ; Encrypted Megafunction             ; c:/altera/14.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                     ;             ;
; sld_hub.vhd                                            ; yes             ; Encrypted Megafunction             ; c:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd                        ; work        ;
; db/ip/sld6bdeecbe/alt_sld_fab.v                        ; yes             ; Encrypted Altera IP File           ; E:/Project/DSReceiver/FPGA/db/ip/sld6bdeecbe/alt_sld_fab.v                        ; alt_sld_fab ;
; db/ip/sld6bdeecbe/submodules/alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File  ; E:/Project/DSReceiver/FPGA/db/ip/sld6bdeecbe/submodules/alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld6bdeecbe/submodules/alt_sld_fab_presplit.sv   ; yes             ; Encrypted Altera IP File           ; E:/Project/DSReceiver/FPGA/db/ip/sld6bdeecbe/submodules/alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld6bdeecbe/submodules/alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Altera IP File           ; E:/Project/DSReceiver/FPGA/db/ip/sld6bdeecbe/submodules/alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld6bdeecbe/submodules/alt_sld_fab_splitter.sv   ; yes             ; Encrypted Altera IP File           ; E:/Project/DSReceiver/FPGA/db/ip/sld6bdeecbe/submodules/alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                       ; yes             ; Encrypted Megafunction             ; c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                   ;             ;
+--------------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 14.1    ; N/A          ; N/A          ; |DSReceiver|MyPLL:MyPLL_inst                                                                                                                             ; MyPLL/MyPLL.v   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DSReceiver|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DSReceiver|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DSReceiver|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DSReceiver|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------+
; Partition Status Summary                                                  ;
+--------------------------------+-------------+----------------------------+
; Partition Name                 ; Synthesized ; Reason                     ;
+--------------------------------+-------------+----------------------------+
; Top                            ; yes         ; netlist type = Source File ;
; AD5624:AD5624_inst             ; no          ; No relevant changes        ;
; AD9253Driver:AD9253Driver_inst ; yes         ; netlist type = Source File ;
; sld_signaltap:auto_signaltap_0 ; no          ; No relevant changes        ;
; sld_hub:auto_hub               ; yes         ; Dependent files changed    ;
+--------------------------------+-------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition sld_hub:auto_hub                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------+---------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                                                                                    ; File Name                       ; Relative Location ; Change   ; Old                              ; New                              ;
+--------------------------------------------------------------------------------------------------------------+---------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric ; db/ip/sld6bdeecbe/alt_sld_fab.v ; Project Directory ; Checksum ; 59051cd9bb6fc633b9f62e8a29b56d6a ; dec5e655160a22b55b4bbc7abfd61f7d ;
+--------------------------------------------------------------------------------------------------------------+---------------------------------+-------------------+----------+----------------------------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                              ; Library Name ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DSReceiver                                   ; 241 (75)          ; 292 (56)     ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver                                                                                                                                      ; work         ;
;    |ADCFIFO14X8:ADCFIFO14X8_inst_ch0|         ; 41 (0)            ; 59 (0)       ; 224         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch0                                                                                                     ; work         ;
;       |dcfifo:dcfifo_component|               ; 41 (0)            ; 59 (0)       ; 224         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component                                                                             ; work         ;
;          |dcfifo_i5f1:auto_generated|         ; 41 (9)            ; 59 (15)      ; 224         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated                                                  ; work         ;
;             |a_gray2bin_kkb:wrptr_g_gray2bin| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_gray2bin_kkb:wrptr_g_gray2bin                  ; work         ;
;             |a_gray2bin_kkb:ws_dgrp_gray2bin| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_gray2bin_kkb:ws_dgrp_gray2bin                  ; work         ;
;             |a_graycounter_d9c:wrptr_g1p|     ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p                      ; work         ;
;             |a_graycounter_hr6:rdptr_g1p|     ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p                      ; work         ;
;             |alt_synch_pipe_06d:ws_dgrp|      ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp                       ; work         ;
;                |dffpipe_vu8:dffpipe16|        ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16 ; work         ;
;             |alt_synch_pipe_v5d:rs_dgwp|      ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp                       ; work         ;
;                |dffpipe_uu8:dffpipe12|        ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12 ; work         ;
;             |altsyncram_m311:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 224         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram                         ; work         ;
;             |cmpr_5a6:rdempty_eq_comp|        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|cmpr_5a6:rdempty_eq_comp                         ; work         ;
;             |cmpr_5a6:wrfull_eq_comp|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|cmpr_5a6:wrfull_eq_comp                          ; work         ;
;             |dffpipe_tu8:ws_brp|              ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp                               ; work         ;
;             |dffpipe_tu8:ws_bwp|              ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp                               ; work         ;
;    |ADCFIFO14X8:ADCFIFO14X8_inst_ch1|         ; 41 (0)            ; 59 (0)       ; 224         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch1                                                                                                     ; work         ;
;       |dcfifo:dcfifo_component|               ; 41 (0)            ; 59 (0)       ; 224         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component                                                                             ; work         ;
;          |dcfifo_i5f1:auto_generated|         ; 41 (9)            ; 59 (15)      ; 224         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated                                                  ; work         ;
;             |a_gray2bin_kkb:wrptr_g_gray2bin| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_gray2bin_kkb:wrptr_g_gray2bin                  ; work         ;
;             |a_gray2bin_kkb:ws_dgrp_gray2bin| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_gray2bin_kkb:ws_dgrp_gray2bin                  ; work         ;
;             |a_graycounter_d9c:wrptr_g1p|     ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p                      ; work         ;
;             |a_graycounter_hr6:rdptr_g1p|     ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p                      ; work         ;
;             |alt_synch_pipe_06d:ws_dgrp|      ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp                       ; work         ;
;                |dffpipe_vu8:dffpipe16|        ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16 ; work         ;
;             |alt_synch_pipe_v5d:rs_dgwp|      ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp                       ; work         ;
;                |dffpipe_uu8:dffpipe12|        ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12 ; work         ;
;             |altsyncram_m311:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 224         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram                         ; work         ;
;             |cmpr_5a6:rdempty_eq_comp|        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|cmpr_5a6:rdempty_eq_comp                         ; work         ;
;             |cmpr_5a6:wrfull_eq_comp|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|cmpr_5a6:wrfull_eq_comp                          ; work         ;
;             |dffpipe_tu8:ws_brp|              ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp                               ; work         ;
;             |dffpipe_tu8:ws_bwp|              ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp                               ; work         ;
;    |ADCFIFO14X8:ADCFIFO14X8_inst_ch2|         ; 42 (0)            ; 59 (0)       ; 224         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch2                                                                                                     ; work         ;
;       |dcfifo:dcfifo_component|               ; 42 (0)            ; 59 (0)       ; 224         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component                                                                             ; work         ;
;          |dcfifo_i5f1:auto_generated|         ; 42 (9)            ; 59 (15)      ; 224         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated                                                  ; work         ;
;             |a_gray2bin_kkb:wrptr_g_gray2bin| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_gray2bin_kkb:wrptr_g_gray2bin                  ; work         ;
;             |a_gray2bin_kkb:ws_dgrp_gray2bin| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_gray2bin_kkb:ws_dgrp_gray2bin                  ; work         ;
;             |a_graycounter_d9c:wrptr_g1p|     ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p                      ; work         ;
;             |a_graycounter_hr6:rdptr_g1p|     ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p                      ; work         ;
;             |alt_synch_pipe_06d:ws_dgrp|      ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp                       ; work         ;
;                |dffpipe_vu8:dffpipe16|        ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16 ; work         ;
;             |alt_synch_pipe_v5d:rs_dgwp|      ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp                       ; work         ;
;                |dffpipe_uu8:dffpipe12|        ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12 ; work         ;
;             |altsyncram_m311:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 224         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram                         ; work         ;
;             |cmpr_5a6:rdempty_eq_comp|        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|cmpr_5a6:rdempty_eq_comp                         ; work         ;
;             |cmpr_5a6:wrfull_eq_comp|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|cmpr_5a6:wrfull_eq_comp                          ; work         ;
;             |dffpipe_tu8:ws_brp|              ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp                               ; work         ;
;             |dffpipe_tu8:ws_bwp|              ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp                               ; work         ;
;    |ADCFIFO14X8:ADCFIFO14X8_inst_ch3|         ; 41 (0)            ; 59 (0)       ; 224         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch3                                                                                                     ; work         ;
;       |dcfifo:dcfifo_component|               ; 41 (0)            ; 59 (0)       ; 224         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component                                                                             ; work         ;
;          |dcfifo_i5f1:auto_generated|         ; 41 (9)            ; 59 (15)      ; 224         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated                                                  ; work         ;
;             |a_gray2bin_kkb:wrptr_g_gray2bin| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_gray2bin_kkb:wrptr_g_gray2bin                  ; work         ;
;             |a_gray2bin_kkb:ws_dgrp_gray2bin| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_gray2bin_kkb:ws_dgrp_gray2bin                  ; work         ;
;             |a_graycounter_d9c:wrptr_g1p|     ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p                      ; work         ;
;             |a_graycounter_hr6:rdptr_g1p|     ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p                      ; work         ;
;             |alt_synch_pipe_06d:ws_dgrp|      ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp                       ; work         ;
;                |dffpipe_vu8:dffpipe16|        ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16 ; work         ;
;             |alt_synch_pipe_v5d:rs_dgwp|      ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp                       ; work         ;
;                |dffpipe_uu8:dffpipe12|        ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12 ; work         ;
;             |altsyncram_m311:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 224         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram                         ; work         ;
;             |cmpr_5a6:rdempty_eq_comp|        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|cmpr_5a6:rdempty_eq_comp                         ; work         ;
;             |cmpr_5a6:wrfull_eq_comp|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|cmpr_5a6:wrfull_eq_comp                          ; work         ;
;             |dffpipe_tu8:ws_brp|              ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp                               ; work         ;
;             |dffpipe_tu8:ws_bwp|              ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp                               ; work         ;
;    |MyPLL:MyPLL_inst|                         ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|MyPLL:MyPLL_inst                                                                                                                     ; work         ;
;       |altpll:altpll_component|               ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|MyPLL:MyPLL_inst|altpll:altpll_component                                                                                             ; work         ;
;          |MyPLL_altpll:auto_generated|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|MyPLL:MyPLL_inst|altpll:altpll_component|MyPLL_altpll:auto_generated                                                                 ; work         ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                                     ; Reason for Removal ;
+-------------------------------------------------------------------------------------------------------------------+--------------------+
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[4] ; Lost fanout        ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[4] ; Lost fanout        ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[4] ; Lost fanout        ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[4] ; Lost fanout        ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[4] ; Lost fanout        ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[4] ; Lost fanout        ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp|dffe15a[4] ; Lost fanout        ;
; ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp|dffe15a[4] ; Lost fanout        ;
; Total Number of Removed Registers = 8                                                                             ;                    ;
+-------------------------------------------------------------------------------------------------------------------+--------------------+


+---------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------+
; Assignment                      ; Value ; From ; To                             ;
+---------------------------------+-------+------+--------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                              ;
+---------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                  ;
+---------------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                             ;
+---------------------------------------+-------+------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                     ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                     ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                       ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                       ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------+
; Assignment                      ; Value ; From ; To                             ;
+---------------------------------+-------+------+--------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                              ;
+---------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                  ;
+---------------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                             ;
+---------------------------------------+-------+------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                     ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                     ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                       ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                       ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------+
; Assignment                      ; Value ; From ; To                             ;
+---------------------------------+-------+------+--------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                              ;
+---------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                  ;
+---------------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                             ;
+---------------------------------------+-------+------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                     ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                     ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                       ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                       ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------+
; Assignment                      ; Value ; From ; To                             ;
+---------------------------------+-------+------+--------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                              ;
+---------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                  ;
+---------------------------------------+-------+------+-----------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                             ;
+---------------------------------------+-------+------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                     ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                     ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                       ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                       ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MyPLL:MyPLL_inst|altpll:altpll_component ;
+-------------------------------+-------------------------+-----------------------------+
; Parameter Name                ; Value                   ; Type                        ;
+-------------------------------+-------------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                     ;
; PLL_TYPE                      ; AUTO                    ; Untyped                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=MyPLL ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                     ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 10000                   ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                     ;
; LOCK_HIGH                     ; 1                       ; Untyped                     ;
; LOCK_LOW                      ; 1                       ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                     ;
; SKIP_VCO                      ; OFF                     ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                     ;
; BANDWIDTH                     ; 0                       ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                     ;
; DOWN_SPREAD                   ; 0                       ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped                     ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped                     ;
; CLK1_MULTIPLY_BY              ; 8                       ; Signed Integer              ;
; CLK0_MULTIPLY_BY              ; 32                      ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped                     ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped                     ;
; CLK1_DIVIDE_BY                ; 5                       ; Signed Integer              ;
; CLK0_DIVIDE_BY                ; 5                       ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK1_DUTY_CYCLE               ; 50                      ; Signed Integer              ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                     ;
; DPA_DIVIDER                   ; 0                       ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                     ;
; VCO_MIN                       ; 0                       ; Untyped                     ;
; VCO_MAX                       ; 0                       ; Untyped                     ;
; VCO_CENTER                    ; 0                       ; Untyped                     ;
; PFD_MIN                       ; 0                       ; Untyped                     ;
; PFD_MAX                       ; 0                       ; Untyped                     ;
; M_INITIAL                     ; 0                       ; Untyped                     ;
; M                             ; 0                       ; Untyped                     ;
; N                             ; 1                       ; Untyped                     ;
; M2                            ; 1                       ; Untyped                     ;
; N2                            ; 1                       ; Untyped                     ;
; SS                            ; 1                       ; Untyped                     ;
; C0_HIGH                       ; 0                       ; Untyped                     ;
; C1_HIGH                       ; 0                       ; Untyped                     ;
; C2_HIGH                       ; 0                       ; Untyped                     ;
; C3_HIGH                       ; 0                       ; Untyped                     ;
; C4_HIGH                       ; 0                       ; Untyped                     ;
; C5_HIGH                       ; 0                       ; Untyped                     ;
; C6_HIGH                       ; 0                       ; Untyped                     ;
; C7_HIGH                       ; 0                       ; Untyped                     ;
; C8_HIGH                       ; 0                       ; Untyped                     ;
; C9_HIGH                       ; 0                       ; Untyped                     ;
; C0_LOW                        ; 0                       ; Untyped                     ;
; C1_LOW                        ; 0                       ; Untyped                     ;
; C2_LOW                        ; 0                       ; Untyped                     ;
; C3_LOW                        ; 0                       ; Untyped                     ;
; C4_LOW                        ; 0                       ; Untyped                     ;
; C5_LOW                        ; 0                       ; Untyped                     ;
; C6_LOW                        ; 0                       ; Untyped                     ;
; C7_LOW                        ; 0                       ; Untyped                     ;
; C8_LOW                        ; 0                       ; Untyped                     ;
; C9_LOW                        ; 0                       ; Untyped                     ;
; C0_INITIAL                    ; 0                       ; Untyped                     ;
; C1_INITIAL                    ; 0                       ; Untyped                     ;
; C2_INITIAL                    ; 0                       ; Untyped                     ;
; C3_INITIAL                    ; 0                       ; Untyped                     ;
; C4_INITIAL                    ; 0                       ; Untyped                     ;
; C5_INITIAL                    ; 0                       ; Untyped                     ;
; C6_INITIAL                    ; 0                       ; Untyped                     ;
; C7_INITIAL                    ; 0                       ; Untyped                     ;
; C8_INITIAL                    ; 0                       ; Untyped                     ;
; C9_INITIAL                    ; 0                       ; Untyped                     ;
; C0_MODE                       ; BYPASS                  ; Untyped                     ;
; C1_MODE                       ; BYPASS                  ; Untyped                     ;
; C2_MODE                       ; BYPASS                  ; Untyped                     ;
; C3_MODE                       ; BYPASS                  ; Untyped                     ;
; C4_MODE                       ; BYPASS                  ; Untyped                     ;
; C5_MODE                       ; BYPASS                  ; Untyped                     ;
; C6_MODE                       ; BYPASS                  ; Untyped                     ;
; C7_MODE                       ; BYPASS                  ; Untyped                     ;
; C8_MODE                       ; BYPASS                  ; Untyped                     ;
; C9_MODE                       ; BYPASS                  ; Untyped                     ;
; C0_PH                         ; 0                       ; Untyped                     ;
; C1_PH                         ; 0                       ; Untyped                     ;
; C2_PH                         ; 0                       ; Untyped                     ;
; C3_PH                         ; 0                       ; Untyped                     ;
; C4_PH                         ; 0                       ; Untyped                     ;
; C5_PH                         ; 0                       ; Untyped                     ;
; C6_PH                         ; 0                       ; Untyped                     ;
; C7_PH                         ; 0                       ; Untyped                     ;
; C8_PH                         ; 0                       ; Untyped                     ;
; C9_PH                         ; 0                       ; Untyped                     ;
; L0_HIGH                       ; 1                       ; Untyped                     ;
; L1_HIGH                       ; 1                       ; Untyped                     ;
; G0_HIGH                       ; 1                       ; Untyped                     ;
; G1_HIGH                       ; 1                       ; Untyped                     ;
; G2_HIGH                       ; 1                       ; Untyped                     ;
; G3_HIGH                       ; 1                       ; Untyped                     ;
; E0_HIGH                       ; 1                       ; Untyped                     ;
; E1_HIGH                       ; 1                       ; Untyped                     ;
; E2_HIGH                       ; 1                       ; Untyped                     ;
; E3_HIGH                       ; 1                       ; Untyped                     ;
; L0_LOW                        ; 1                       ; Untyped                     ;
; L1_LOW                        ; 1                       ; Untyped                     ;
; G0_LOW                        ; 1                       ; Untyped                     ;
; G1_LOW                        ; 1                       ; Untyped                     ;
; G2_LOW                        ; 1                       ; Untyped                     ;
; G3_LOW                        ; 1                       ; Untyped                     ;
; E0_LOW                        ; 1                       ; Untyped                     ;
; E1_LOW                        ; 1                       ; Untyped                     ;
; E2_LOW                        ; 1                       ; Untyped                     ;
; E3_LOW                        ; 1                       ; Untyped                     ;
; L0_INITIAL                    ; 1                       ; Untyped                     ;
; L1_INITIAL                    ; 1                       ; Untyped                     ;
; G0_INITIAL                    ; 1                       ; Untyped                     ;
; G1_INITIAL                    ; 1                       ; Untyped                     ;
; G2_INITIAL                    ; 1                       ; Untyped                     ;
; G3_INITIAL                    ; 1                       ; Untyped                     ;
; E0_INITIAL                    ; 1                       ; Untyped                     ;
; E1_INITIAL                    ; 1                       ; Untyped                     ;
; E2_INITIAL                    ; 1                       ; Untyped                     ;
; E3_INITIAL                    ; 1                       ; Untyped                     ;
; L0_MODE                       ; BYPASS                  ; Untyped                     ;
; L1_MODE                       ; BYPASS                  ; Untyped                     ;
; G0_MODE                       ; BYPASS                  ; Untyped                     ;
; G1_MODE                       ; BYPASS                  ; Untyped                     ;
; G2_MODE                       ; BYPASS                  ; Untyped                     ;
; G3_MODE                       ; BYPASS                  ; Untyped                     ;
; E0_MODE                       ; BYPASS                  ; Untyped                     ;
; E1_MODE                       ; BYPASS                  ; Untyped                     ;
; E2_MODE                       ; BYPASS                  ; Untyped                     ;
; E3_MODE                       ; BYPASS                  ; Untyped                     ;
; L0_PH                         ; 0                       ; Untyped                     ;
; L1_PH                         ; 0                       ; Untyped                     ;
; G0_PH                         ; 0                       ; Untyped                     ;
; G1_PH                         ; 0                       ; Untyped                     ;
; G2_PH                         ; 0                       ; Untyped                     ;
; G3_PH                         ; 0                       ; Untyped                     ;
; E0_PH                         ; 0                       ; Untyped                     ;
; E1_PH                         ; 0                       ; Untyped                     ;
; E2_PH                         ; 0                       ; Untyped                     ;
; E3_PH                         ; 0                       ; Untyped                     ;
; M_PH                          ; 0                       ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; CLK0_COUNTER                  ; G0                      ; Untyped                     ;
; CLK1_COUNTER                  ; G0                      ; Untyped                     ;
; CLK2_COUNTER                  ; G0                      ; Untyped                     ;
; CLK3_COUNTER                  ; G0                      ; Untyped                     ;
; CLK4_COUNTER                  ; G0                      ; Untyped                     ;
; CLK5_COUNTER                  ; G0                      ; Untyped                     ;
; CLK6_COUNTER                  ; E0                      ; Untyped                     ;
; CLK7_COUNTER                  ; E1                      ; Untyped                     ;
; CLK8_COUNTER                  ; E2                      ; Untyped                     ;
; CLK9_COUNTER                  ; E3                      ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                     ;
; M_TIME_DELAY                  ; 0                       ; Untyped                     ;
; N_TIME_DELAY                  ; 0                       ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                     ;
; VCO_POST_SCALE                ; 0                       ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV GX           ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                     ;
; PORT_CLK1                     ; PORT_USED               ; Untyped                     ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                     ;
; PORT_ARESET                   ; PORT_UNUSED             ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_LOCKED                   ; PORT_USED               ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                     ;
; CBXI_PARAMETER                ; MyPLL_altpll            ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone IV GX           ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE              ;
+-------------------------------+-------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                        ;
+-------------------------+---------------+-------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1             ; Untyped                                                     ;
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                              ;
; LPM_WIDTH               ; 14            ; Signed Integer                                              ;
; LPM_NUMWORDS            ; 16            ; Signed Integer                                              ;
; LPM_WIDTHU              ; 4             ; Signed Integer                                              ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                     ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                     ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                     ;
; USE_EAB                 ; ON            ; Untyped                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                     ;
; DELAY_RDUSEDW           ; 1             ; Untyped                                                     ;
; DELAY_WRUSEDW           ; 1             ; Untyped                                                     ;
; RDSYNC_DELAYPIPE        ; 4             ; Signed Integer                                              ;
; WRSYNC_DELAYPIPE        ; 4             ; Signed Integer                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE         ; Untyped                                                     ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                     ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF           ; Untyped                                                     ;
; WRITE_ACLR_SYNCH        ; OFF           ; Untyped                                                     ;
; READ_ACLR_SYNCH         ; OFF           ; Untyped                                                     ;
; CBXI_PARAMETER          ; dcfifo_i5f1   ; Untyped                                                     ;
+-------------------------+---------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCFIFO14X8:ADCFIFO14X8_inst_ch1|dcfifo:dcfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                        ;
+-------------------------+---------------+-------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1             ; Untyped                                                     ;
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                              ;
; LPM_WIDTH               ; 14            ; Signed Integer                                              ;
; LPM_NUMWORDS            ; 16            ; Signed Integer                                              ;
; LPM_WIDTHU              ; 4             ; Signed Integer                                              ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                     ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                     ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                     ;
; USE_EAB                 ; ON            ; Untyped                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                     ;
; DELAY_RDUSEDW           ; 1             ; Untyped                                                     ;
; DELAY_WRUSEDW           ; 1             ; Untyped                                                     ;
; RDSYNC_DELAYPIPE        ; 4             ; Signed Integer                                              ;
; WRSYNC_DELAYPIPE        ; 4             ; Signed Integer                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE         ; Untyped                                                     ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                     ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF           ; Untyped                                                     ;
; WRITE_ACLR_SYNCH        ; OFF           ; Untyped                                                     ;
; READ_ACLR_SYNCH         ; OFF           ; Untyped                                                     ;
; CBXI_PARAMETER          ; dcfifo_i5f1   ; Untyped                                                     ;
+-------------------------+---------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCFIFO14X8:ADCFIFO14X8_inst_ch2|dcfifo:dcfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                        ;
+-------------------------+---------------+-------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1             ; Untyped                                                     ;
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                              ;
; LPM_WIDTH               ; 14            ; Signed Integer                                              ;
; LPM_NUMWORDS            ; 16            ; Signed Integer                                              ;
; LPM_WIDTHU              ; 4             ; Signed Integer                                              ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                     ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                     ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                     ;
; USE_EAB                 ; ON            ; Untyped                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                     ;
; DELAY_RDUSEDW           ; 1             ; Untyped                                                     ;
; DELAY_WRUSEDW           ; 1             ; Untyped                                                     ;
; RDSYNC_DELAYPIPE        ; 4             ; Signed Integer                                              ;
; WRSYNC_DELAYPIPE        ; 4             ; Signed Integer                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE         ; Untyped                                                     ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                     ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF           ; Untyped                                                     ;
; WRITE_ACLR_SYNCH        ; OFF           ; Untyped                                                     ;
; READ_ACLR_SYNCH         ; OFF           ; Untyped                                                     ;
; CBXI_PARAMETER          ; dcfifo_i5f1   ; Untyped                                                     ;
+-------------------------+---------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCFIFO14X8:ADCFIFO14X8_inst_ch3|dcfifo:dcfifo_component ;
+-------------------------+---------------+-------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                        ;
+-------------------------+---------------+-------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1             ; Untyped                                                     ;
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                              ;
; LPM_WIDTH               ; 14            ; Signed Integer                                              ;
; LPM_NUMWORDS            ; 16            ; Signed Integer                                              ;
; LPM_WIDTHU              ; 4             ; Signed Integer                                              ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                     ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                     ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                     ;
; USE_EAB                 ; ON            ; Untyped                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                     ;
; DELAY_RDUSEDW           ; 1             ; Untyped                                                     ;
; DELAY_WRUSEDW           ; 1             ; Untyped                                                     ;
; RDSYNC_DELAYPIPE        ; 4             ; Signed Integer                                              ;
; WRSYNC_DELAYPIPE        ; 4             ; Signed Integer                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE         ; Untyped                                                     ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                     ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF           ; Untyped                                                     ;
; WRITE_ACLR_SYNCH        ; OFF           ; Untyped                                                     ;
; READ_ACLR_SYNCH         ; OFF           ; Untyped                                                     ;
; CBXI_PARAMETER          ; dcfifo_i5f1   ; Untyped                                                     ;
+-------------------------+---------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                     ;
+---------------------------------------------+--------------------+---------+----------------------------------+
; File                                        ; Location           ; Library ; Checksum                         ;
+---------------------------------------------+--------------------+---------+----------------------------------+
; libraries/megafunctions/a_fefifo.inc        ; Quartus II Install ; work    ; 05a44f50e786a1d286adceb227096b9f ;
; libraries/megafunctions/a_gray2bin.inc      ; Quartus II Install ; work    ; 7e4b761bbeb1a382a47a02f89c03e13e ;
; libraries/megafunctions/a_graycounter.inc   ; Quartus II Install ; work    ; c8eabdd6f8e7d384595a15fec5005aa8 ;
; libraries/megafunctions/aglobal141.inc      ; Quartus II Install ; work    ; 533c7ba2a4f6ade9514bdca75c93e92a ;
; libraries/megafunctions/alt_sync_fifo.inc   ; Quartus II Install ; work    ; a019bef5b10e73079dfab915daa2a6c4 ;
; libraries/megafunctions/altdpram.inc        ; Quartus II Install ; work    ; 2f9e6727b678ffd76e72bc5a95a26300 ;
; libraries/megafunctions/altpll.tdf          ; Quartus II Install ; work    ; 3366e5ee237eb9dbc51b9a3e4bf4326f ;
; libraries/megafunctions/altsyncram_fifo.inc ; Quartus II Install ; work    ; 04b2b21790828d0d59a04a16f08af58b ;
; libraries/megafunctions/cycloneii_pll.inc   ; Quartus II Install ; work    ; c2ee779f089b03bc181df753ea85b3ef ;
; libraries/megafunctions/dcfifo.tdf          ; Quartus II Install ; work    ; 78949f20ad9bad63e40ddc42a17330af ;
; libraries/megafunctions/dffpipe.inc         ; Quartus II Install ; work    ; 5471cd80ee441dd293de0ca0963c9aa0 ;
; libraries/megafunctions/lpm_add_sub.inc     ; Quartus II Install ; work    ; 144a73b61081a2a03554ff5acc5e8842 ;
; libraries/megafunctions/lpm_compare.inc     ; Quartus II Install ; work    ; bbd3e8c93afb7320934629e5fb011566 ;
; libraries/megafunctions/lpm_counter.inc     ; Quartus II Install ; work    ; c5cfeeabc5f2ab60b3453f6abbc42b41 ;
; libraries/megafunctions/stratix_pll.inc     ; Quartus II Install ; work    ; a9a94c5b0e18105f7ae8c218a67ec9f7 ;
; libraries/megafunctions/stratixii_pll.inc   ; Quartus II Install ; work    ; 6797ab505ed700f1a221e4a213e106a6 ;
; adcfifo14x8.v                               ; Project Directory  ; work    ; 954379cea3b40140e9824c56602c161c ;
; db/a_gray2bin_kkb.tdf                       ; Project Directory  ; work    ; 86bfdec2ce0898c9d17e875e266048b9 ;
; db/a_graycounter_d9c.tdf                    ; Project Directory  ; work    ; 6d142fc29cefb7d14282cbf58d5b6854 ;
; db/a_graycounter_hr6.tdf                    ; Project Directory  ; work    ; 1e5ed029cc6c465bb64584990800bf7b ;
; db/alt_synch_pipe_06d.tdf                   ; Project Directory  ; work    ; 86291254629099986de75ab2488ce413 ;
; db/alt_synch_pipe_v5d.tdf                   ; Project Directory  ; work    ; 9a40417a12d3313cd5cb568bab51f810 ;
; db/altsyncram_m311.tdf                      ; Project Directory  ; work    ; e6831cf2f876cd527625483df89b0206 ;
; db/cmpr_5a6.tdf                             ; Project Directory  ; work    ; a82e3e992aa9ab35cd61de275dee395a ;
; db/dcfifo_i5f1.tdf                          ; Project Directory  ; work    ; a1da94723c0a3ef1e6c3cbf3589b5091 ;
; db/dffpipe_tu8.tdf                          ; Project Directory  ; work    ; 7e6c85692f5a0c7182b521e3a568bb89 ;
; db/dffpipe_uu8.tdf                          ; Project Directory  ; work    ; 5506ab75efb5a69bd8cc85962abe410f ;
; db/dffpipe_vu8.tdf                          ; Project Directory  ; work    ; 4c2d9e7d77edda9d14b975f28d9f1262 ;
; db/mypll_altpll.v                           ; Project Directory  ; work    ; 3f80823ff7de430122b90a5caf6d2842 ;
; DSReceiver.v                                ; Project Directory  ; work    ; 5d0238f713b56d52c4b24b82d5c4c229 ;
; MyPLL/MyPLL.v                               ; Project Directory  ; work    ; 4f3f70f3679de3aee4d68f7b7ab9f85c ;
+---------------------------------------------+--------------------+---------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+------------------------------------+----------------+
; Type                               ; Count          ;
+------------------------------------+----------------+
; blackbox                           ; 2              ;
;     AD5624:AD5624_inst             ; 1              ;
;     AD9253Driver:AD9253Driver_inst ; 1              ;
; boundary_port                      ; 90             ;
; cycloneiii_ff                      ; 292            ;
;     ENA                            ; 72             ;
;     plain                          ; 220            ;
; cycloneiii_lcell_comb              ; 241            ;
;     arith                          ; 12             ;
;         3 data inputs              ; 12             ;
;     normal                         ; 229            ;
;         1 data inputs              ; 13             ;
;         2 data inputs              ; 109            ;
;         3 data inputs              ; 24             ;
;         4 data inputs              ; 83             ;
; cycloneiii_ram_block               ; 56             ;
; cycloneiv_pll                      ; 1              ;
;                                    ;                ;
; Max LUT depth                      ; 4.30           ;
; Average LUT depth                  ; 1.99           ;
+------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "AD5624:AD5624_inst" Resource Utilization by Entity                                                                                                                                      ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name            ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------+
; |DSReceiver                ; 79 (0)            ; 53 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver                    ; work         ;
;    |AD5624:AD5624_inst|    ; 79 (79)           ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|AD5624:AD5624_inst ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |DSReceiver|AD5624:AD5624_inst|data_buf[23] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DSReceiver|AD5624:AD5624_inst|data_buf[5]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DSReceiver|AD5624:AD5624_inst|REG_COUNT[2] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DSReceiver|AD5624:AD5624_inst|sclkcount[7] ;
; 10:1               ; 5 bits    ; 30 LEs        ; 25 LEs               ; 5 LEs                  ; Yes        ; |DSReceiver|AD5624:AD5624_inst|data_buf[10] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------+
; Partition Dependent Files                                                 ;
+----------+-------------------+---------+----------------------------------+
; File     ; Location          ; Library ; Checksum                         ;
+----------+-------------------+---------+----------------------------------+
; ad5624.v ; Project Directory ; work    ; 90dc95665f1af1c565642102363c3a42 ;
+----------+-------------------+---------+----------------------------------+


+--------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition AD5624:AD5624_inst ;
+-----------------------+--------------------------------------------+
; Type                  ; Count                                      ;
+-----------------------+--------------------------------------------+
; boundary_port         ; 5                                          ;
; cycloneiii_ff         ; 53                                         ;
;     ENA               ; 21                                         ;
;     ENA SCLR          ; 10                                         ;
;     ENA SLD           ; 2                                          ;
;     SCLR              ; 17                                         ;
;     SLD               ; 1                                          ;
;     plain             ; 2                                          ;
; cycloneiii_lcell_comb ; 79                                         ;
;     arith             ; 22                                         ;
;         2 data inputs ; 22                                         ;
;     normal            ; 57                                         ;
;         1 data inputs ; 2                                          ;
;         2 data inputs ; 6                                          ;
;         3 data inputs ; 25                                         ;
;         4 data inputs ; 24                                         ;
;                       ;                                            ;
; Max LUT depth         ; 4.00                                       ;
; Average LUT depth     ; 2.16                                       ;
+-----------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "AD9253Driver:AD9253Driver_inst" Resource Utilization by Entity                                                                                                                                                                                                                                                 ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                    ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DSReceiver                               ; 8 (0)             ; 141 (0)      ; 96          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver                                                                                                                            ; work         ;
;    |AD9253Driver:AD9253Driver_inst|       ; 8 (1)             ; 141 (137)    ; 96          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|AD9253Driver:AD9253Driver_inst                                                                                             ; work         ;
;       |altshift_taps:Data_CH0_COMB_rtl_0| ; 7 (0)             ; 4 (0)        ; 96          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0                                                           ; work         ;
;          |shift_taps_4am:auto_generated|  ; 7 (2)             ; 4 (2)        ; 96          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated                             ; work         ;
;             |altsyncram_po31:altsyncram4| ; 0 (0)             ; 0 (0)        ; 96          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4 ; work         ;
;             |cntr_0tf:cntr1|              ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DSReceiver|AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|cntr_0tf:cntr1              ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                ;
+----------------------------------------------------+--------------------------------------------------------------+
; Register name                                      ; Reason for Removal                                           ;
+----------------------------------------------------+--------------------------------------------------------------+
; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH3[2] ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[0]  ;
; AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[2]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[0]  ;
; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH3[3] ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[0]  ;
; AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[0]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[2]  ;
; AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[4]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[2]  ;
; AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[2]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[4]  ;
; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH3[1] ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[6]  ;
; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[6]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[8]  ;
; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH3[2] ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[8]  ;
; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[8]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[10] ;
; AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[6]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[10] ;
; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH3[3] ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[10] ;
; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[10]   ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[12] ;
; AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[8]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[12] ;
; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH2[2] ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[0]  ;
; AD9253Driver:AD9253Driver_inst|Data_CH2_REG1[0]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[2]  ;
; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH2[3] ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[2]  ;
; AD9253Driver:AD9253Driver_inst|Data_CH2_REG1[2]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[4]  ;
; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[0]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[4]  ;
; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH2[1] ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[6]  ;
; AD9253Driver:AD9253Driver_inst|Data_CH2_REG1[6]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[8]  ;
; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH2[2] ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[8]  ;
; AD9253Driver:AD9253Driver_inst|Data_CH2_REG1[8]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[10] ;
; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[6]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[10] ;
; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH2[3] ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[10] ;
; AD9253Driver:AD9253Driver_inst|Data_CH2_REG1[10]   ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[12] ;
; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[8]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[12] ;
; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH1[2] ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[0]  ;
; AD9253Driver:AD9253Driver_inst|Data_CH1_REG1[0]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[2]  ;
; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH1[3] ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[2]  ;
; AD9253Driver:AD9253Driver_inst|Data_CH1_REG1[2]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[4]  ;
; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[0]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[4]  ;
; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH1[1] ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[6]  ;
; AD9253Driver:AD9253Driver_inst|Data_CH1_REG1[6]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[8]  ;
; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH1[2] ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[8]  ;
; AD9253Driver:AD9253Driver_inst|Data_CH1_REG1[8]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[10] ;
; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[6]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[10] ;
; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH1[3] ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[10] ;
; AD9253Driver:AD9253Driver_inst|Data_CH1_REG1[10]   ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[12] ;
; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[8]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[12] ;
; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH0[2] ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[0]  ;
; AD9253Driver:AD9253Driver_inst|Data_CH0_REG1[0]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[2]  ;
; AD9253Driver:AD9253Driver_inst|REG_DATA_L_D_CH0[3] ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[2]  ;
; AD9253Driver:AD9253Driver_inst|Data_CH0_REG1[2]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[4]  ;
; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[0]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[4]  ;
; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH0[1] ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[6]  ;
; AD9253Driver:AD9253Driver_inst|Data_CH0_REG1[6]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[8]  ;
; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH0[2] ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[8]  ;
; AD9253Driver:AD9253Driver_inst|Data_CH0_REG1[8]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[10] ;
; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[6]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[10] ;
; AD9253Driver:AD9253Driver_inst|REG_DATA_H_D_CH0[3] ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[10] ;
; AD9253Driver:AD9253Driver_inst|Data_CH0_REG1[10]   ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[12] ;
; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[8]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[12] ;
; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[12]   ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[10] ;
; AD9253Driver:AD9253Driver_inst|Data_CH2_REG1[4]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[2]  ;
; AD9253Driver:AD9253Driver_inst|Data_CH2_REG1[12]   ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[10] ;
; AD9253Driver:AD9253Driver_inst|Data_CH1_REG1[4]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[2]  ;
; AD9253Driver:AD9253Driver_inst|Data_CH1_REG1[12]   ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[10] ;
; AD9253Driver:AD9253Driver_inst|Data_CH0_REG1[4]    ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[2]  ;
; AD9253Driver:AD9253Driver_inst|Data_CH0_REG1[12]   ; Merged with AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[10] ;
; Total Number of Removed Registers = 60             ;                                                              ;
+----------------------------------------------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                    ;
+---------------------------------------------------------------+----------------------------------------------------+------------+
; Register Name                                                 ; Megafunction                                       ; Type       ;
+---------------------------------------------------------------+----------------------------------------------------+------------+
; AD9253Driver:AD9253Driver_inst|Data_CH0_REG2[1,3,5,7,9,11,13] ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB_rtl_0 ; SHIFT_TAPS ;
; AD9253Driver:AD9253Driver_inst|Data_CH0_REG1[1,3,5,7,9,11,13] ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB_rtl_0 ; SHIFT_TAPS ;
; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB[1,3,5..11,13]    ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB_rtl_0 ; SHIFT_TAPS ;
; AD9253Driver:AD9253Driver_inst|Data_CH1_REG2[1,3,5,7,9,11,13] ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB_rtl_0 ; SHIFT_TAPS ;
; AD9253Driver:AD9253Driver_inst|Data_CH1_REG1[1,3,5,7,9,11,13] ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB_rtl_0 ; SHIFT_TAPS ;
; AD9253Driver:AD9253Driver_inst|Data_CH1_COMB[1,3,5..11,13]    ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB_rtl_0 ; SHIFT_TAPS ;
; AD9253Driver:AD9253Driver_inst|Data_CH2_REG2[1,3,5,7,9,11,13] ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB_rtl_0 ; SHIFT_TAPS ;
; AD9253Driver:AD9253Driver_inst|Data_CH2_REG1[1,3,5,7,9,11,13] ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB_rtl_0 ; SHIFT_TAPS ;
; AD9253Driver:AD9253Driver_inst|Data_CH2_COMB[1,3,5..11,13]    ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB_rtl_0 ; SHIFT_TAPS ;
; AD9253Driver:AD9253Driver_inst|Data_CH3_REG2[1,3,5,7,9,11,13] ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB_rtl_0 ; SHIFT_TAPS ;
; AD9253Driver:AD9253Driver_inst|Data_CH3_REG1[1,3,5,7,9,11,13] ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB_rtl_0 ; SHIFT_TAPS ;
; AD9253Driver:AD9253Driver_inst|Data_CH3_COMB[1,3,5..11,13]    ; AD9253Driver:AD9253Driver_inst|Data_CH0_COMB_rtl_0 ; SHIFT_TAPS ;
+---------------------------------------------------------------+----------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0|shift_taps_4am:auto_generated|altsyncram_po31:altsyncram4 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                            ;
+----------------+----------------+---------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                         ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                         ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                         ;
; WIDTH          ; 32             ; Untyped                                                                         ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                         ;
; CBXI_PARAMETER ; shift_taps_4am ; Untyped                                                                         ;
+----------------+----------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Partition Dependent Files                                                       ;
+----------------+-------------------+---------+----------------------------------+
; File           ; Location          ; Library ; Checksum                         ;
+----------------+-------------------+---------+----------------------------------+
; AD9253Driver.v ; Project Directory ; work    ; 2970b9e4d1da77fee269276075da654f ;
+----------------+-------------------+---------+----------------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition AD9253Driver:AD9253Driver_inst ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 67                                                     ;
; cycloneiii_ff         ; 141                                                    ;
;     ENA               ; 56                                                     ;
;     plain             ; 85                                                     ;
; cycloneiii_lcell_comb ; 8                                                      ;
;     arith             ; 2                                                      ;
;         2 data inputs ; 2                                                      ;
;     normal            ; 6                                                      ;
;         0 data inputs ; 1                                                      ;
;         1 data inputs ; 2                                                      ;
;         2 data inputs ; 1                                                      ;
;         4 data inputs ; 2                                                      ;
; cycloneiii_ram_block  ; 32                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 2.20                                                   ;
; Average LUT depth     ; 0.13                                                   ;
+-----------------------+--------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 135                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_bits                                ; 135                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_sample_depth                                ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_segment_size                                ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 427                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_storage_qualifier_bits                      ; 135                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 135                 ; 135              ; 256          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:07     ;
; sld_hub:auto_hub               ; 00:00:07     ;
; AD9253Driver:AD9253Driver_inst ; 00:00:07     ;
+--------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Full Version
    Info: Processing started: Fri Nov 23 00:13:12 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DSReceiver -c DSReceiver
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file dsreceiver.v
    Info (12023): Found entity 1: DSReceiver
Info (12021): Found 1 design units, including 1 entities, in source file mypll/mypll.v
    Info (12023): Found entity 1: MyPLL
Info (12021): Found 1 design units, including 1 entities, in source file ad9253driver.v
    Info (12023): Found entity 1: AD9253Driver
Info (12127): Elaborating entity "DSReceiver" for the top level hierarchy
Info (12128): Elaborating entity "MyPLL" for hierarchy "MyPLL:MyPLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "MyPLL:MyPLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "MyPLL:MyPLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "MyPLL:MyPLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "32"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "8"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=MyPLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mypll_altpll.v
    Info (12023): Found entity 1: MyPLL_altpll
Info (12128): Elaborating entity "MyPLL_altpll" for hierarchy "MyPLL:MyPLL_inst|altpll:altpll_component|MyPLL_altpll:auto_generated"
Warning (12125): Using design file ad5624.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: AD5624
Info (12128): Elaborating entity "AD5624" for hierarchy "AD5624:AD5624_inst"
Info (12128): Elaborating entity "AD9253Driver" for hierarchy "AD9253Driver:AD9253Driver_inst"
Warning (12125): Using design file adcfifo14x8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ADCFIFO14X8
Info (12128): Elaborating entity "ADCFIFO14X8" for hierarchy "ADCFIFO14X8:ADCFIFO14X8_inst_ch0"
Info (12128): Elaborating entity "dcfifo" for hierarchy "ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_i5f1.tdf
    Info (12023): Found entity 1: dcfifo_i5f1
Info (12128): Elaborating entity "dcfifo_i5f1" for hierarchy "ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_kkb.tdf
    Info (12023): Found entity 1: a_gray2bin_kkb
Info (12128): Elaborating entity "a_gray2bin_kkb" for hierarchy "ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_gray2bin_kkb:wrptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_hr6.tdf
    Info (12023): Found entity 1: a_graycounter_hr6
Info (12128): Elaborating entity "a_graycounter_hr6" for hierarchy "ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_hr6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_d9c.tdf
    Info (12023): Found entity 1: a_graycounter_d9c
Info (12128): Elaborating entity "a_graycounter_d9c" for hierarchy "ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|a_graycounter_d9c:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m311.tdf
    Info (12023): Found entity 1: altsyncram_m311
Info (12128): Elaborating entity "altsyncram_m311" for hierarchy "ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|altsyncram_m311:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_v5d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_v5d
Info (12128): Elaborating entity "alt_synch_pipe_v5d" for hierarchy "ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf
    Info (12023): Found entity 1: dffpipe_uu8
Info (12128): Elaborating entity "dffpipe_uu8" for hierarchy "ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_v5d:rs_dgwp|dffpipe_uu8:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf
    Info (12023): Found entity 1: dffpipe_tu8
Info (12128): Elaborating entity "dffpipe_tu8" for hierarchy "ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|dffpipe_tu8:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_06d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_06d
Info (12128): Elaborating entity "alt_synch_pipe_06d" for hierarchy "ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf
    Info (12023): Found entity 1: dffpipe_vu8
Info (12128): Elaborating entity "dffpipe_vu8" for hierarchy "ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|alt_synch_pipe_06d:ws_dgrp|dffpipe_vu8:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5a6.tdf
    Info (12023): Found entity 1: cmpr_5a6
Info (12128): Elaborating entity "cmpr_5a6" for hierarchy "ADCFIFO14X8:ADCFIFO14X8_inst_ch0|dcfifo:dcfifo_component|dcfifo_i5f1:auto_generated|cmpr_5a6:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e524.tdf
    Info (12023): Found entity 1: altsyncram_e524
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_o0d.tdf
    Info (12023): Found entity 1: mux_o0d
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_73g.tdf
    Info (12023): Found entity 1: decode_73g
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vli.tdf
    Info (12023): Found entity 1: cntr_vli
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_okc.tdf
    Info (12023): Found entity 1: cmpr_okc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_faj.tdf
    Info (12023): Found entity 1: cntr_faj
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fki.tdf
    Info (12023): Found entity 1: cntr_fki
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_lkc.tdf
    Info (12023): Found entity 1: cmpr_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s6j.tdf
    Info (12023): Found entity 1: cntr_s6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hkc.tdf
    Info (12023): Found entity 1: cmpr_hkc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 5 modules, 5 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6bdeecbe/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6bdeecbe/submodules/alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6bdeecbe/submodules/alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6bdeecbe/submodules/alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6bdeecbe/submodules/alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_splitter
Info (12206): 3 design partitions require synthesis
    Info (12210): Partition "Top" requires synthesis because its netlist type is Source File
    Info (12210): Partition "AD9253Driver:AD9253Driver_inst" requires synthesis because its netlist type is Source File
    Info (12211): Partition "sld_hub:auto_hub" requires synthesis because there were changes to its dependent source files
Info (12208): 2 design partitions do not require synthesis
    Info (12229): Partition "AD5624:AD5624_inst" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "sld_signaltap:auto_signaltap_0" does not require synthesis because there were no relevant design changes
Info (281037): Using 4 processors to synthesize 3 partitions in parallel
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Full Version
    Info: Processing started: Fri Nov 23 00:13:37 2018
Info: Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top DSReceiver -c DSReceiver
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 542 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 78 output pins
    Info (21061): Implemented 393 logic cells
    Info (21064): Implemented 56 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21071): Implemented 2 partitions
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 663 megabytes
    Info: Processing ended: Fri Nov 23 00:13:41 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:11
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Full Version
    Info: Processing started: Fri Nov 23 00:13:37 2018
Info: Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=AD9253Driver:AD9253Driver_inst DSReceiver -c DSReceiver
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "AD9253Driver:AD9253Driver_inst|Data_CH0_COMB_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 32
Info (12130): Elaborated megafunction instantiation "AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0"
Info (12133): Instantiated megafunction "AD9253Driver:AD9253Driver_inst|altshift_taps:Data_CH0_COMB_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_4am.tdf
    Info (12023): Found entity 1: shift_taps_4am
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_po31.tdf
    Info (12023): Found entity 1: altsyncram_po31
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_s7e.tdf
    Info (12023): Found entity 1: add_sub_s7e
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0tf.tdf
    Info (12023): Found entity 1: cntr_0tf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ikc.tdf
    Info (12023): Found entity 1: cmpr_ikc
Info (281019): Starting Logic Optimization and Technology Mapping for Partition AD9253Driver:AD9253Driver_inst
Info (286031): Timing-Driven Synthesis is running on partition "AD9253Driver:AD9253Driver_inst"
Info (21057): Implemented 245 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 57 output pins
    Info (21061): Implemented 146 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 668 megabytes
    Info: Processing ended: Fri Nov 23 00:13:42 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:11
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Full Version
    Info: Processing started: Fri Nov 23 00:13:37 2018
Info: Command: quartus_map --parallel=1 --helper=4 --helper_type=user_partition --partition=sld_hub:auto_hub DSReceiver -c DSReceiver
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (21057): Implemented 274 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 44 input pins
    Info (21059): Implemented 62 output pins
    Info (21061): Implemented 168 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 648 megabytes
    Info: Processing ended: Fri Nov 23 00:13:41 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:11
Info (281038): Finished parallel synthesis of all partitions
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 764 megabytes
    Info: Processing ended: Fri Nov 23 00:13:43 2018
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:01:00


