{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543506389760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543506389772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 09:46:29 2018 " "Processing started: Thu Nov 29 09:46:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543506389772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543506389772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Data -c Data " "Command: quartus_map --read_settings_files=on --write_settings_files=off Data -c Data" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543506389772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543506390260 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543506390260 ""}
{ "Warning" "WSGN_SEARCH_FILE" "data.vhd 2 1 " "Using design file data.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data-beh " "Found design unit 1: Data-beh" {  } { { "data.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/NLCD/data.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543506400844 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data " "Found entity 1: Data" {  } { { "data.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/NLCD/data.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543506400844 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543506400844 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Data " "Elaborating entity \"Data\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543506400860 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nlcd.vhd 2 1 " "Using design file nlcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NLCD-Beh " "Found design unit 1: NLCD-Beh" {  } { { "nlcd.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/NLCD/nlcd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543506400876 ""} { "Info" "ISGN_ENTITY_NAME" "1 NLCD " "Found entity 1: NLCD" {  } { { "nlcd.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/NLCD/nlcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543506400876 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543506400876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NLCD NLCD:U0 " "Elaborating entity \"NLCD\" for hierarchy \"NLCD:U0\"" {  } { { "data.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/NLCD/data.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543506400876 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div5ms.vhd 2 1 " "Using design file div5ms.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div5MS-beh " "Found design unit 1: div5MS-beh" {  } { { "div5ms.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/NLCD/div5ms.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543506400922 ""} { "Info" "ISGN_ENTITY_NAME" "1 div5MS " "Found entity 1: div5MS" {  } { { "div5ms.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/NLCD/div5ms.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543506400922 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543506400922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div5MS NLCD:U0\|div5MS:U0 " "Elaborating entity \"div5MS\" for hierarchy \"NLCD:U0\|div5MS:U0\"" {  } { { "nlcd.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/NLCD/nlcd.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543506400922 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_data.vhd 2 1 " "Using design file lcd_data.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_data-Beh " "Found design unit 1: LCD_data-Beh" {  } { { "lcd_data.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/NLCD/lcd_data.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543506400954 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_data " "Found entity 1: LCD_data" {  } { { "lcd_data.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/NLCD/lcd_data.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543506400954 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543506400954 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_WRITE_TO_OUT_PORT" "rsin lcd_data.vhd(46) " "VHDL error at lcd_data.vhd(46): can't write to interface object \"rsin\" of mode IN" {  } { { "lcd_data.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/NLCD/lcd_data.vhd" 46 0 0 } }  } 0 10568 "VHDL error at %2!s!: can't write to interface object \"%1!s!\" of mode IN" 0 0 "Analysis & Synthesis" 0 -1 1543506400969 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "rS lcd_data.vhd(46) " "VHDL Interface Declaration error in lcd_data.vhd(46): interface object \"rS\" of mode out cannot be read. Change object mode to buffer." {  } { { "lcd_data.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/NLCD/lcd_data.vhd" 46 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1543506400969 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543506401108 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 29 09:46:41 2018 " "Processing ended: Thu Nov 29 09:46:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543506401108 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543506401108 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543506401108 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543506401108 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543506401792 ""}
