<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MachineOperand.h source code [llvm/llvm/include/llvm/CodeGen/MachineOperand.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::DenseMapInfo,llvm::MachineOperand "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/MachineOperand.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>CodeGen</a>/<a href='MachineOperand.h.html'>MachineOperand.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- llvm/CodeGen/MachineOperand.h - MachineOperand class ----*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the declaration of the MachineOperand class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_MACHINEOPERAND_H">LLVM_CODEGEN_MACHINEOPERAND_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_MACHINEOPERAND_H" data-ref="_M/LLVM_CODEGEN_MACHINEOPERAND_H">LLVM_CODEGEN_MACHINEOPERAND_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../IR/Intrinsics.h.html">"llvm/IR/Intrinsics.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../Support/DataTypes.h.html">"llvm/Support/DataTypes.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../Support/LowLevelTypeImpl.h.html">"llvm/Support/LowLevelTypeImpl.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>class</b> <a class="type" href="../IR/Constants.h.html#llvm::BlockAddress" title='llvm::BlockAddress' data-ref="llvm::BlockAddress" id="llvm::BlockAddress">BlockAddress</a>;</td></tr>
<tr><th id="25">25</th><td><b>class</b> <a class="type" href="../IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP" id="llvm::ConstantFP">ConstantFP</a>;</td></tr>
<tr><th id="26">26</th><td><b>class</b> <a class="type" href="../IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" id="llvm::ConstantInt">ConstantInt</a>;</td></tr>
<tr><th id="27">27</th><td><b>class</b> <a class="type" href="../IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" id="llvm::GlobalValue">GlobalValue</a>;</td></tr>
<tr><th id="28">28</th><td><b>class</b> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" id="llvm::MachineBasicBlock">MachineBasicBlock</a>;</td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="30">30</th><td><b>class</b> <dfn class="type" id="llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</dfn>;</td></tr>
<tr><th id="31">31</th><td><b>class</b> <dfn class="type" id="llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</dfn>;</td></tr>
<tr><th id="32">32</th><td><b>class</b> <a class="type" href="../IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode" id="llvm::MDNode">MDNode</a>;</td></tr>
<tr><th id="33">33</th><td><b>class</b> <a class="type" href="../IR/Value.h.html#llvm::ModuleSlotTracker" title='llvm::ModuleSlotTracker' data-ref="llvm::ModuleSlotTracker" id="llvm::ModuleSlotTracker">ModuleSlotTracker</a>;</td></tr>
<tr><th id="34">34</th><td><b>class</b> <dfn class="type" id="llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</dfn>;</td></tr>
<tr><th id="35">35</th><td><b>class</b> <dfn class="type" id="llvm::TargetIntrinsicInfo" title='llvm::TargetIntrinsicInfo' data-ref="llvm::TargetIntrinsicInfo">TargetIntrinsicInfo</dfn>;</td></tr>
<tr><th id="36">36</th><td><b>class</b> <dfn class="type" id="llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</dfn>;</td></tr>
<tr><th id="37">37</th><td><b>class</b> <a class="type" href="../ADT/Hashing.h.html#llvm::hash_code" title='llvm::hash_code' data-ref="llvm::hash_code" id="llvm::hash_code">hash_code</a>;</td></tr>
<tr><th id="38">38</th><td><b>class</b> <a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" id="llvm::raw_ostream">raw_ostream</a>;</td></tr>
<tr><th id="39">39</th><td><b>class</b> <a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol" id="llvm::MCSymbol">MCSymbol</a>;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i class="doc">/// MachineOperand class - Representation of each machine instruction operand.</i></td></tr>
<tr><th id="42">42</th><td><i class="doc">///</i></td></tr>
<tr><th id="43">43</th><td><i class="doc">/// This class isn't a POD type because it has a private constructor, but its</i></td></tr>
<tr><th id="44">44</th><td><i class="doc">/// destructor must be trivial. Functions like MachineInstr::addOperand(),</i></td></tr>
<tr><th id="45">45</th><td><i class="doc">/// MachineRegisterInfo::moveOperands(), and MF::DeleteMachineInstr() depend on</i></td></tr>
<tr><th id="46">46</th><td><i class="doc">/// not having to call the MachineOperand destructor.</i></td></tr>
<tr><th id="47">47</th><td><i class="doc">///</i></td></tr>
<tr><th id="48">48</th><td><b>class</b> <dfn class="type def" id="llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</dfn> {</td></tr>
<tr><th id="49">49</th><td><b>public</b>:</td></tr>
<tr><th id="50">50</th><td>  <b>enum</b> <dfn class="type def" id="llvm::MachineOperand::MachineOperandType" title='llvm::MachineOperand::MachineOperandType' data-ref="llvm::MachineOperand::MachineOperandType">MachineOperandType</dfn> : <em>unsigned</em> <em>char</em> {</td></tr>
<tr><th id="51">51</th><td>    <dfn class="enum" id="llvm::MachineOperand::MachineOperandType::MO_Register" title='llvm::MachineOperand::MachineOperandType::MO_Register' data-ref="llvm::MachineOperand::MachineOperandType::MO_Register">MO_Register</dfn>,          <i class="doc">///&lt; Register operand.</i></td></tr>
<tr><th id="52">52</th><td>    <dfn class="enum" id="llvm::MachineOperand::MachineOperandType::MO_Immediate" title='llvm::MachineOperand::MachineOperandType::MO_Immediate' data-ref="llvm::MachineOperand::MachineOperandType::MO_Immediate">MO_Immediate</dfn>,         <i class="doc">///&lt; Immediate operand</i></td></tr>
<tr><th id="53">53</th><td>    <dfn class="enum" id="llvm::MachineOperand::MachineOperandType::MO_CImmediate" title='llvm::MachineOperand::MachineOperandType::MO_CImmediate' data-ref="llvm::MachineOperand::MachineOperandType::MO_CImmediate">MO_CImmediate</dfn>,        <i class="doc">///&lt; Immediate &gt;64bit operand</i></td></tr>
<tr><th id="54">54</th><td>    <dfn class="enum" id="llvm::MachineOperand::MachineOperandType::MO_FPImmediate" title='llvm::MachineOperand::MachineOperandType::MO_FPImmediate' data-ref="llvm::MachineOperand::MachineOperandType::MO_FPImmediate">MO_FPImmediate</dfn>,       <i class="doc">///&lt; Floating-point immediate operand</i></td></tr>
<tr><th id="55">55</th><td>    <dfn class="enum" id="llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock" title='llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock' data-ref="llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock">MO_MachineBasicBlock</dfn>, <i class="doc">///&lt; MachineBasicBlock reference</i></td></tr>
<tr><th id="56">56</th><td>    <dfn class="enum" id="llvm::MachineOperand::MachineOperandType::MO_FrameIndex" title='llvm::MachineOperand::MachineOperandType::MO_FrameIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_FrameIndex">MO_FrameIndex</dfn>,        <i class="doc">///&lt; Abstract Stack Frame Index</i></td></tr>
<tr><th id="57">57</th><td>    <dfn class="enum" id="llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex" title='llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex">MO_ConstantPoolIndex</dfn>, <i class="doc">///&lt; Address of indexed Constant in Constant Pool</i></td></tr>
<tr><th id="58">58</th><td>    <dfn class="enum" id="llvm::MachineOperand::MachineOperandType::MO_TargetIndex" title='llvm::MachineOperand::MachineOperandType::MO_TargetIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_TargetIndex">MO_TargetIndex</dfn>,       <i class="doc">///&lt; Target-dependent index+offset operand.</i></td></tr>
<tr><th id="59">59</th><td>    <dfn class="enum" id="llvm::MachineOperand::MachineOperandType::MO_JumpTableIndex" title='llvm::MachineOperand::MachineOperandType::MO_JumpTableIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_JumpTableIndex">MO_JumpTableIndex</dfn>,    <i class="doc">///&lt; Address of indexed Jump Table for switch</i></td></tr>
<tr><th id="60">60</th><td>    <dfn class="enum" id="llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol" title='llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol' data-ref="llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol">MO_ExternalSymbol</dfn>,    <i class="doc">///&lt; Name of external global symbol</i></td></tr>
<tr><th id="61">61</th><td>    <dfn class="enum" id="llvm::MachineOperand::MachineOperandType::MO_GlobalAddress" title='llvm::MachineOperand::MachineOperandType::MO_GlobalAddress' data-ref="llvm::MachineOperand::MachineOperandType::MO_GlobalAddress">MO_GlobalAddress</dfn>,     <i class="doc">///&lt; Address of a global value</i></td></tr>
<tr><th id="62">62</th><td>    <dfn class="enum" id="llvm::MachineOperand::MachineOperandType::MO_BlockAddress" title='llvm::MachineOperand::MachineOperandType::MO_BlockAddress' data-ref="llvm::MachineOperand::MachineOperandType::MO_BlockAddress">MO_BlockAddress</dfn>,      <i class="doc">///&lt; Address of a basic block</i></td></tr>
<tr><th id="63">63</th><td>    <dfn class="enum" id="llvm::MachineOperand::MachineOperandType::MO_RegisterMask" title='llvm::MachineOperand::MachineOperandType::MO_RegisterMask' data-ref="llvm::MachineOperand::MachineOperandType::MO_RegisterMask">MO_RegisterMask</dfn>,      <i class="doc">///&lt; Mask of preserved registers.</i></td></tr>
<tr><th id="64">64</th><td>    <dfn class="enum" id="llvm::MachineOperand::MachineOperandType::MO_RegisterLiveOut" title='llvm::MachineOperand::MachineOperandType::MO_RegisterLiveOut' data-ref="llvm::MachineOperand::MachineOperandType::MO_RegisterLiveOut">MO_RegisterLiveOut</dfn>,   <i class="doc">///&lt; Mask of live-out registers.</i></td></tr>
<tr><th id="65">65</th><td>    <dfn class="enum" id="llvm::MachineOperand::MachineOperandType::MO_Metadata" title='llvm::MachineOperand::MachineOperandType::MO_Metadata' data-ref="llvm::MachineOperand::MachineOperandType::MO_Metadata">MO_Metadata</dfn>,          <i class="doc">///&lt; Metadata reference (for debug info)</i></td></tr>
<tr><th id="66">66</th><td>    <dfn class="enum" id="llvm::MachineOperand::MachineOperandType::MO_MCSymbol" title='llvm::MachineOperand::MachineOperandType::MO_MCSymbol' data-ref="llvm::MachineOperand::MachineOperandType::MO_MCSymbol">MO_MCSymbol</dfn>,          <i class="doc">///&lt; MCSymbol reference (for debug/eh info)</i></td></tr>
<tr><th id="67">67</th><td>    <dfn class="enum" id="llvm::MachineOperand::MachineOperandType::MO_CFIIndex" title='llvm::MachineOperand::MachineOperandType::MO_CFIIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_CFIIndex">MO_CFIIndex</dfn>,          <i class="doc">///&lt; MCCFIInstruction index.</i></td></tr>
<tr><th id="68">68</th><td>    <dfn class="enum" id="llvm::MachineOperand::MachineOperandType::MO_IntrinsicID" title='llvm::MachineOperand::MachineOperandType::MO_IntrinsicID' data-ref="llvm::MachineOperand::MachineOperandType::MO_IntrinsicID">MO_IntrinsicID</dfn>,       <i class="doc">///&lt; Intrinsic ID for ISel</i></td></tr>
<tr><th id="69">69</th><td>    <dfn class="enum" id="llvm::MachineOperand::MachineOperandType::MO_Predicate" title='llvm::MachineOperand::MachineOperandType::MO_Predicate' data-ref="llvm::MachineOperand::MachineOperandType::MO_Predicate">MO_Predicate</dfn>,         <i class="doc">///&lt; Generic predicate for ISel</i></td></tr>
<tr><th id="70">70</th><td>    <dfn class="enum" id="llvm::MachineOperand::MachineOperandType::MO_Last" title='llvm::MachineOperand::MachineOperandType::MO_Last' data-ref="llvm::MachineOperand::MachineOperandType::MO_Last">MO_Last</dfn> = <a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_Predicate" title='llvm::MachineOperand::MachineOperandType::MO_Predicate' data-ref="llvm::MachineOperand::MachineOperandType::MO_Predicate">MO_Predicate</a>,</td></tr>
<tr><th id="71">71</th><td>  };</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><b>private</b>:</td></tr>
<tr><th id="74">74</th><td>  <i class="doc">/// OpKind - Specify what kind of operand this is.  This discriminates the</i></td></tr>
<tr><th id="75">75</th><td><i class="doc">  /// union.</i></td></tr>
<tr><th id="76">76</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MachineOperand::OpKind" title='llvm::MachineOperand::OpKind' data-ref="llvm::MachineOperand::OpKind">OpKind</dfn> : <var>8</var>;</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <i class="doc">/// Subregister number for MO_Register.  A value of 0 indicates the</i></td></tr>
<tr><th id="79">79</th><td><i class="doc">  /// MO_Register has no subReg.</i></td></tr>
<tr><th id="80">80</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="81">81</th><td><i class="doc">  /// For all other kinds of operands, this field holds target-specific flags.</i></td></tr>
<tr><th id="82">82</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MachineOperand::SubReg_TargetFlags" title='llvm::MachineOperand::SubReg_TargetFlags' data-ref="llvm::MachineOperand::SubReg_TargetFlags">SubReg_TargetFlags</dfn> : <var>12</var>;</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <i class="doc">/// TiedTo - Non-zero when this register operand is tied to another register</i></td></tr>
<tr><th id="85">85</th><td><i class="doc">  /// operand. The encoding of this field is described in the block comment</i></td></tr>
<tr><th id="86">86</th><td><i class="doc">  /// before MachineInstr::tieOperands().</i></td></tr>
<tr><th id="87">87</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MachineOperand::TiedTo" title='llvm::MachineOperand::TiedTo' data-ref="llvm::MachineOperand::TiedTo">TiedTo</dfn> : <var>4</var>;</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <i class="doc">/// IsDef - True if this is a def, false if this is a use of the register.</i></td></tr>
<tr><th id="90">90</th><td><i class="doc">  /// This is only valid on register operands.</i></td></tr>
<tr><th id="91">91</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="92">92</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MachineOperand::IsDef" title='llvm::MachineOperand::IsDef' data-ref="llvm::MachineOperand::IsDef">IsDef</dfn> : <var>1</var>;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <i class="doc">/// IsImp - True if this is an implicit def or use, false if it is explicit.</i></td></tr>
<tr><th id="95">95</th><td><i class="doc">  /// This is only valid on register opderands.</i></td></tr>
<tr><th id="96">96</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="97">97</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MachineOperand::IsImp" title='llvm::MachineOperand::IsImp' data-ref="llvm::MachineOperand::IsImp">IsImp</dfn> : <var>1</var>;</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <i class="doc">/// IsDeadOrKill</i></td></tr>
<tr><th id="100">100</th><td><i class="doc">  /// For uses: IsKill - True if this instruction is the last use of the</i></td></tr>
<tr><th id="101">101</th><td><i class="doc">  /// register on this path through the function.</i></td></tr>
<tr><th id="102">102</th><td><i class="doc">  /// For defs: IsDead - True if this register is never used by a subsequent</i></td></tr>
<tr><th id="103">103</th><td><i class="doc">  /// instruction.</i></td></tr>
<tr><th id="104">104</th><td><i class="doc">  /// This is only valid on register operands.</i></td></tr>
<tr><th id="105">105</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MachineOperand::IsDeadOrKill" title='llvm::MachineOperand::IsDeadOrKill' data-ref="llvm::MachineOperand::IsDeadOrKill">IsDeadOrKill</dfn> : <var>1</var>;</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <i class="doc">/// See isRenamable().</i></td></tr>
<tr><th id="108">108</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MachineOperand::IsRenamable" title='llvm::MachineOperand::IsRenamable' data-ref="llvm::MachineOperand::IsRenamable">IsRenamable</dfn> : <var>1</var>;</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <i class="doc">/// IsUndef - True if this register operand reads an "undef" value, i.e. the</i></td></tr>
<tr><th id="111">111</th><td><i class="doc">  /// read value doesn't matter.  This flag can be set on both use and def</i></td></tr>
<tr><th id="112">112</th><td><i class="doc">  /// operands.  On a sub-register def operand, it refers to the part of the</i></td></tr>
<tr><th id="113">113</th><td><i class="doc">  /// register that isn't written.  On a full-register def operand, it is a</i></td></tr>
<tr><th id="114">114</th><td><i class="doc">  /// noop.  See readsReg().</i></td></tr>
<tr><th id="115">115</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="116">116</th><td><i class="doc">  /// This is only valid on registers.</i></td></tr>
<tr><th id="117">117</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="118">118</th><td><i class="doc">  /// Note that an instruction may have multiple &lt;undef&gt; operands referring to</i></td></tr>
<tr><th id="119">119</th><td><i class="doc">  /// the same register.  In that case, the instruction may depend on those</i></td></tr>
<tr><th id="120">120</th><td><i class="doc">  /// operands reading the same dont-care value.  For example:</i></td></tr>
<tr><th id="121">121</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="122">122</th><td><i class="doc">  ///   %1 = XOR undef %2, undef %2</i></td></tr>
<tr><th id="123">123</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="124">124</th><td><i class="doc">  /// Any register can be used for %2, and its value doesn't matter, but</i></td></tr>
<tr><th id="125">125</th><td><i class="doc">  /// the two operands must be the same register.</i></td></tr>
<tr><th id="126">126</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="127">127</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MachineOperand::IsUndef" title='llvm::MachineOperand::IsUndef' data-ref="llvm::MachineOperand::IsUndef">IsUndef</dfn> : <var>1</var>;</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <i class="doc">/// IsInternalRead - True if this operand reads a value that was defined</i></td></tr>
<tr><th id="130">130</th><td><i class="doc">  /// inside the same instruction or bundle.  This flag can be set on both use</i></td></tr>
<tr><th id="131">131</th><td><i class="doc">  /// and def operands.  On a sub-register def operand, it refers to the part</i></td></tr>
<tr><th id="132">132</th><td><i class="doc">  /// of the register that isn't written.  On a full-register def operand, it</i></td></tr>
<tr><th id="133">133</th><td><i class="doc">  /// is a noop.</i></td></tr>
<tr><th id="134">134</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="135">135</th><td><i class="doc">  /// When this flag is set, the instruction bundle must contain at least one</i></td></tr>
<tr><th id="136">136</th><td><i class="doc">  /// other def of the register.  If multiple instructions in the bundle define</i></td></tr>
<tr><th id="137">137</th><td><i class="doc">  /// the register, the meaning is target-defined.</i></td></tr>
<tr><th id="138">138</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MachineOperand::IsInternalRead" title='llvm::MachineOperand::IsInternalRead' data-ref="llvm::MachineOperand::IsInternalRead">IsInternalRead</dfn> : <var>1</var>;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <i class="doc">/// IsEarlyClobber - True if this MO_Register 'def' operand is written to</i></td></tr>
<tr><th id="141">141</th><td><i class="doc">  /// by the MachineInstr before all input registers are read.  This is used to</i></td></tr>
<tr><th id="142">142</th><td><i class="doc">  /// model the GCC inline asm '&amp;' constraint modifier.</i></td></tr>
<tr><th id="143">143</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MachineOperand::IsEarlyClobber" title='llvm::MachineOperand::IsEarlyClobber' data-ref="llvm::MachineOperand::IsEarlyClobber">IsEarlyClobber</dfn> : <var>1</var>;</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>  <i class="doc">/// IsDebug - True if this MO_Register 'use' operand is in a debug pseudo,</i></td></tr>
<tr><th id="146">146</th><td><i class="doc">  /// not a real instruction.  Such uses should be ignored during codegen.</i></td></tr>
<tr><th id="147">147</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MachineOperand::IsDebug" title='llvm::MachineOperand::IsDebug' data-ref="llvm::MachineOperand::IsDebug">IsDebug</dfn> : <var>1</var>;</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <i class="doc">/// SmallContents - This really should be part of the Contents union, but</i></td></tr>
<tr><th id="150">150</th><td><i class="doc">  /// lives out here so we can get a better packed struct.</i></td></tr>
<tr><th id="151">151</th><td><i class="doc">  /// MO_Register: Register number.</i></td></tr>
<tr><th id="152">152</th><td><i class="doc">  /// OffsetedInfo: Low bits of offset.</i></td></tr>
<tr><th id="153">153</th><td>  <b>union</b> {</td></tr>
<tr><th id="154">154</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::MachineOperand::(anonymous)::RegNo" title='llvm::MachineOperand::(anonymous union)::RegNo' data-ref="llvm::MachineOperand::(anonymous)::RegNo">RegNo</dfn>;           <i>// For MO_Register.</i></td></tr>
<tr><th id="155">155</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::MachineOperand::(anonymous)::OffsetLo" title='llvm::MachineOperand::(anonymous union)::OffsetLo' data-ref="llvm::MachineOperand::(anonymous)::OffsetLo">OffsetLo</dfn>;        <i>// Matches Contents.OffsetedInfo.OffsetHi.</i></td></tr>
<tr><th id="156">156</th><td>  } <dfn class="decl" id="llvm::MachineOperand::SmallContents" title='llvm::MachineOperand::SmallContents' data-ref="llvm::MachineOperand::SmallContents">SmallContents</dfn>;</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <i class="doc">/// ParentMI - This is the instruction that this operand is embedded into.</i></td></tr>
<tr><th id="159">159</th><td><i class="doc">  /// This is valid for all operand types, when the operand is in an instr.</i></td></tr>
<tr><th id="160">160</th><td>  <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="llvm::MachineOperand::ParentMI" title='llvm::MachineOperand::ParentMI' data-ref="llvm::MachineOperand::ParentMI">ParentMI</dfn>;</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <i class="doc">/// Contents union - This contains the payload for the various operand types.</i></td></tr>
<tr><th id="163">163</th><td>  <b>union</b> {</td></tr>
<tr><th id="164">164</th><td>    <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="llvm::MachineOperand::(anonymous)::MBB" title='llvm::MachineOperand::(anonymous union)::MBB' data-ref="llvm::MachineOperand::(anonymous)::MBB">MBB</dfn>;  <i>// For MO_MachineBasicBlock.</i></td></tr>
<tr><th id="165">165</th><td>    <em>const</em> <a class="type" href="../IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a> *<dfn class="decl" id="llvm::MachineOperand::(anonymous)::CFP" title='llvm::MachineOperand::(anonymous union)::CFP' data-ref="llvm::MachineOperand::(anonymous)::CFP">CFP</dfn>;   <i>// For MO_FPImmediate.</i></td></tr>
<tr><th id="166">166</th><td>    <em>const</em> <a class="type" href="../IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="decl" id="llvm::MachineOperand::(anonymous)::CI" title='llvm::MachineOperand::(anonymous union)::CI' data-ref="llvm::MachineOperand::(anonymous)::CI">CI</dfn>;   <i>// For MO_CImmediate. Integers &gt; 64bit.</i></td></tr>
<tr><th id="167">167</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="decl" id="llvm::MachineOperand::(anonymous)::ImmVal" title='llvm::MachineOperand::(anonymous union)::ImmVal' data-ref="llvm::MachineOperand::(anonymous)::ImmVal">ImmVal</dfn>;          <i>// For MO_Immediate.</i></td></tr>
<tr><th id="168">168</th><td>    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="decl" id="llvm::MachineOperand::(anonymous)::RegMask" title='llvm::MachineOperand::(anonymous union)::RegMask' data-ref="llvm::MachineOperand::(anonymous)::RegMask">RegMask</dfn>; <i>// For MO_RegisterMask and MO_RegisterLiveOut.</i></td></tr>
<tr><th id="169">169</th><td>    <em>const</em> <a class="type" href="../IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="decl" id="llvm::MachineOperand::(anonymous)::MD" title='llvm::MachineOperand::(anonymous union)::MD' data-ref="llvm::MachineOperand::(anonymous)::MD">MD</dfn>;        <i>// For MO_Metadata.</i></td></tr>
<tr><th id="170">170</th><td>    <a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="decl" id="llvm::MachineOperand::(anonymous)::Sym" title='llvm::MachineOperand::(anonymous union)::Sym' data-ref="llvm::MachineOperand::(anonymous)::Sym">Sym</dfn>;           <i>// For MO_MCSymbol.</i></td></tr>
<tr><th id="171">171</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::MachineOperand::(anonymous)::CFIIndex" title='llvm::MachineOperand::(anonymous union)::CFIIndex' data-ref="llvm::MachineOperand::(anonymous)::CFIIndex">CFIIndex</dfn>;       <i>// For MO_CFI.</i></td></tr>
<tr><th id="172">172</th><td>    <span class="namespace">Intrinsic::</span><a class="type" href="../IR/GlobalValue.h.html#llvm::Intrinsic::ID" title='llvm::Intrinsic::ID' data-ref="llvm::Intrinsic::ID">ID</a> <dfn class="decl" id="llvm::MachineOperand::(anonymous)::IntrinsicID" title='llvm::MachineOperand::(anonymous union)::IntrinsicID' data-ref="llvm::MachineOperand::(anonymous)::IntrinsicID">IntrinsicID</dfn>; <i>// For MO_IntrinsicID.</i></td></tr>
<tr><th id="173">173</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::MachineOperand::(anonymous)::Pred" title='llvm::MachineOperand::(anonymous union)::Pred' data-ref="llvm::MachineOperand::(anonymous)::Pred">Pred</dfn>;           <i>// For MO_Predicate</i></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>    <b>struct</b> {                  <i>// For MO_Register.</i></td></tr>
<tr><th id="176">176</th><td>      <i>// Register number is in SmallContents.RegNo.</i></td></tr>
<tr><th id="177">177</th><td>      <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="decl" id="llvm::MachineOperand::(anonymousunion)::(anonymous)::Prev" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Prev' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Prev">Prev</dfn>;   <i>// Access list for register. See MRI.</i></td></tr>
<tr><th id="178">178</th><td>      <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="decl" id="llvm::MachineOperand::(anonymousunion)::(anonymous)::Next" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Next' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Next">Next</dfn>;</td></tr>
<tr><th id="179">179</th><td>    } <dfn class="decl" id="llvm::MachineOperand::(anonymous)::Reg" title='llvm::MachineOperand::(anonymous union)::Reg' data-ref="llvm::MachineOperand::(anonymous)::Reg">Reg</dfn>;</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>    <i class="doc">/// OffsetedInfo - This struct contains the offset and an object identifier.</i></td></tr>
<tr><th id="182">182</th><td><i class="doc">    /// this represent the object as with an optional offset from it.</i></td></tr>
<tr><th id="183">183</th><td>    <b>struct</b> {</td></tr>
<tr><th id="184">184</th><td>      <b>union</b> {</td></tr>
<tr><th id="185">185</th><td>        <em>int</em> <dfn class="decl" id="llvm::MachineOperand::(anonymousunion)::(anonymousstruct)::(anonymous)::Index" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::(anonymous union)::Index' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymousstruct)::(anonymous)::Index">Index</dfn>;                <i>// For MO_*Index - The index itself.</i></td></tr>
<tr><th id="186">186</th><td>        <em>const</em> <em>char</em> *<dfn class="decl" id="llvm::MachineOperand::(anonymousunion)::(anonymousstruct)::(anonymous)::SymbolName" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::(anonymous union)::SymbolName' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymousstruct)::(anonymous)::SymbolName">SymbolName</dfn>;   <i>// For MO_ExternalSymbol.</i></td></tr>
<tr><th id="187">187</th><td>        <em>const</em> <a class="type" href="../IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="decl" id="llvm::MachineOperand::(anonymousunion)::(anonymousstruct)::(anonymous)::GV" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::(anonymous union)::GV' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymousstruct)::(anonymous)::GV">GV</dfn>;    <i>// For MO_GlobalAddress.</i></td></tr>
<tr><th id="188">188</th><td>        <em>const</em> <a class="type" href="../IR/Constants.h.html#llvm::BlockAddress" title='llvm::BlockAddress' data-ref="llvm::BlockAddress">BlockAddress</a> *<dfn class="decl" id="llvm::MachineOperand::(anonymousunion)::(anonymousstruct)::(anonymous)::BA" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::(anonymous union)::BA' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymousstruct)::(anonymous)::BA">BA</dfn>;   <i>// For MO_BlockAddress.</i></td></tr>
<tr><th id="189">189</th><td>      } <dfn class="decl" id="llvm::MachineOperand::(anonymousunion)::(anonymous)::Val" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Val' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Val">Val</dfn>;</td></tr>
<tr><th id="190">190</th><td>      <i>// Low bits of offset are in SmallContents.OffsetLo.</i></td></tr>
<tr><th id="191">191</th><td>      <em>int</em> <dfn class="decl" id="llvm::MachineOperand::(anonymousunion)::(anonymous)::OffsetHi" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::OffsetHi' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::OffsetHi">OffsetHi</dfn>;               <i>// An offset from the object, high 32 bits.</i></td></tr>
<tr><th id="192">192</th><td>    } <dfn class="decl" id="llvm::MachineOperand::(anonymous)::OffsetedInfo" title='llvm::MachineOperand::(anonymous union)::OffsetedInfo' data-ref="llvm::MachineOperand::(anonymous)::OffsetedInfo">OffsetedInfo</dfn>;</td></tr>
<tr><th id="193">193</th><td>  } <dfn class="decl" id="llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</dfn>;</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>  <b>explicit</b> <dfn class="decl def" id="_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE">MachineOperand</dfn>(<a class="type" href="#llvm::MachineOperand::MachineOperandType" title='llvm::MachineOperand::MachineOperandType' data-ref="llvm::MachineOperand::MachineOperandType">MachineOperandType</a> <dfn class="local col5 decl" id="235K" title='K' data-type='llvm::MachineOperand::MachineOperandType' data-ref="235K">K</dfn>)</td></tr>
<tr><th id="196">196</th><td>    : <a class="member" href="#llvm::MachineOperand::OpKind" title='llvm::MachineOperand::OpKind' data-ref="llvm::MachineOperand::OpKind">OpKind</a>(<a class="local col5 ref" href="#235K" title='K' data-ref="235K">K</a>), <a class="member" href="#llvm::MachineOperand::SubReg_TargetFlags" title='llvm::MachineOperand::SubReg_TargetFlags' data-ref="llvm::MachineOperand::SubReg_TargetFlags">SubReg_TargetFlags</a>(<var>0</var>), <a class="member" href="#llvm::MachineOperand::ParentMI" title='llvm::MachineOperand::ParentMI' data-ref="llvm::MachineOperand::ParentMI">ParentMI</a>(<b>nullptr</b>) {</td></tr>
<tr><th id="197">197</th><td>    <i>// Assert that the layout is what we expect. It's easy to grow this object.</i></td></tr>
<tr><th id="198">198</th><td>    <b>static_assert</b>(<b>alignof</b>(<a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>) &lt;= <b>alignof</b>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>),</td></tr>
<tr><th id="199">199</th><td>                  <q>"MachineOperand shouldn't be more than 8 byte aligned"</q>);</td></tr>
<tr><th id="200">200</th><td>    <b>static_assert</b>(<b>sizeof</b>(<a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>) &lt;= <var>2</var> * <b>sizeof</b>(<em>void</em> *),</td></tr>
<tr><th id="201">201</th><td>                  <q>"Contents should be at most two pointers"</q>);</td></tr>
<tr><th id="202">202</th><td>    <b>static_assert</b>(<b>sizeof</b>(<a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>) &lt;=</td></tr>
<tr><th id="203">203</th><td>                      <a class="ref" href="../Support/MathExtras.h.html#_ZN4llvm7alignToEm" title='llvm::alignTo' data-ref="_ZN4llvm7alignToEm">alignTo</a>&lt;<b>alignof</b>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>)&gt;(<var>2</var> * <b>sizeof</b>(<em>unsigned</em>) +</td></tr>
<tr><th id="204">204</th><td>                                                <var>3</var> * <b>sizeof</b>(<em>void</em> *)),</td></tr>
<tr><th id="205">205</th><td>                  <q>"MachineOperand too big. Should be Kind, SmallContents, "</q></td></tr>
<tr><th id="206">206</th><td>                  <q>"ParentMI, and Contents"</q>);</td></tr>
<tr><th id="207">207</th><td>  }</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><b>public</b>:</td></tr>
<tr><th id="210">210</th><td>  <i class="doc">/// getType - Returns the MachineOperandType for this operand.</i></td></tr>
<tr><th id="211">211</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="212">212</th><td>  <a class="type" href="#llvm::MachineOperand::MachineOperandType" title='llvm::MachineOperand::MachineOperandType' data-ref="llvm::MachineOperand::MachineOperandType">MachineOperandType</a> <dfn class="decl def" id="_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</dfn>() <em>const</em> { <b>return</b> (<a class="type" href="#llvm::MachineOperand::MachineOperandType" title='llvm::MachineOperand::MachineOperandType' data-ref="llvm::MachineOperand::MachineOperandType">MachineOperandType</a>)<a class="member" href="#llvm::MachineOperand::OpKind" title='llvm::MachineOperand::OpKind' data-ref="llvm::MachineOperand::OpKind">OpKind</a>; }</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="215">215</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ? <var>0</var> : <a class="member" href="#llvm::MachineOperand::SubReg_TargetFlags" title='llvm::MachineOperand::SubReg_TargetFlags' data-ref="llvm::MachineOperand::SubReg_TargetFlags">SubReg_TargetFlags</a>;</td></tr>
<tr><th id="216">216</th><td>  }</td></tr>
<tr><th id="217">217</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="236F" title='F' data-type='unsigned int' data-ref="236F">F</dfn>) {</td></tr>
<tr><th id="218">218</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!isReg() &amp;&amp; &quot;Register operands can&apos;t have target flags&quot;) ? void (0) : __assert_fail (&quot;!isReg() &amp;&amp; \&quot;Register operands can&apos;t have target flags\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 218, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Register operands can't have target flags"</q>);</td></tr>
<tr><th id="219">219</th><td>    <a class="member" href="#llvm::MachineOperand::SubReg_TargetFlags" title='llvm::MachineOperand::SubReg_TargetFlags' data-ref="llvm::MachineOperand::SubReg_TargetFlags">SubReg_TargetFlags</a> = <a class="local col6 ref" href="#236F" title='F' data-ref="236F">F</a>;</td></tr>
<tr><th id="220">220</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SubReg_TargetFlags == F &amp;&amp; &quot;Target flags out of range&quot;) ? void (0) : __assert_fail (&quot;SubReg_TargetFlags == F &amp;&amp; \&quot;Target flags out of range\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 220, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::MachineOperand::SubReg_TargetFlags" title='llvm::MachineOperand::SubReg_TargetFlags' data-ref="llvm::MachineOperand::SubReg_TargetFlags">SubReg_TargetFlags</a> == <a class="local col6 ref" href="#236F" title='F' data-ref="236F">F</a> &amp;&amp; <q>"Target flags out of range"</q>);</td></tr>
<tr><th id="221">221</th><td>  }</td></tr>
<tr><th id="222">222</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14MachineOperand13addTargetFlagEj" title='llvm::MachineOperand::addTargetFlag' data-ref="_ZN4llvm14MachineOperand13addTargetFlagEj">addTargetFlag</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="237F" title='F' data-type='unsigned int' data-ref="237F">F</dfn>) {</td></tr>
<tr><th id="223">223</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!isReg() &amp;&amp; &quot;Register operands can&apos;t have target flags&quot;) ? void (0) : __assert_fail (&quot;!isReg() &amp;&amp; \&quot;Register operands can&apos;t have target flags\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 223, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Register operands can't have target flags"</q>);</td></tr>
<tr><th id="224">224</th><td>    <a class="member" href="#llvm::MachineOperand::SubReg_TargetFlags" title='llvm::MachineOperand::SubReg_TargetFlags' data-ref="llvm::MachineOperand::SubReg_TargetFlags">SubReg_TargetFlags</a> |= <a class="local col7 ref" href="#237F" title='F' data-ref="237F">F</a>;</td></tr>
<tr><th id="225">225</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((SubReg_TargetFlags &amp; F) &amp;&amp; &quot;Target flags out of range&quot;) ? void (0) : __assert_fail (&quot;(SubReg_TargetFlags &amp; F) &amp;&amp; \&quot;Target flags out of range\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 225, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="member" href="#llvm::MachineOperand::SubReg_TargetFlags" title='llvm::MachineOperand::SubReg_TargetFlags' data-ref="llvm::MachineOperand::SubReg_TargetFlags">SubReg_TargetFlags</a> &amp; <a class="local col7 ref" href="#237F" title='F' data-ref="237F">F</a>) &amp;&amp; <q>"Target flags out of range"</q>);</td></tr>
<tr><th id="226">226</th><td>  }</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>  <i class="doc">/// getParent - Return the instruction that this operand belongs to.</i></td></tr>
<tr><th id="230">230</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="231">231</th><td>  <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl def" id="_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</dfn>() { <b>return</b> <a class="member" href="#llvm::MachineOperand::ParentMI" title='llvm::MachineOperand::ParentMI' data-ref="llvm::MachineOperand::ParentMI">ParentMI</a>; }</td></tr>
<tr><th id="232">232</th><td>  <em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl def" id="_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineOperand::ParentMI" title='llvm::MachineOperand::ParentMI' data-ref="llvm::MachineOperand::ParentMI">ParentMI</a>; }</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>  <i class="doc">/// clearParent - Reset the parent pointer.</i></td></tr>
<tr><th id="235">235</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="236">236</th><td><i class="doc">  /// The MachineOperand copy constructor also copies ParentMI, expecting the</i></td></tr>
<tr><th id="237">237</th><td><i class="doc">  /// original to be deleted. If a MachineOperand is ever stored outside a</i></td></tr>
<tr><th id="238">238</th><td><i class="doc">  /// MachineInstr, the parent pointer must be cleared.</i></td></tr>
<tr><th id="239">239</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="240">240</th><td><i class="doc">  /// Never call clearParent() on an operand in a MachineInstr.</i></td></tr>
<tr><th id="241">241</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="242">242</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14MachineOperand11clearParentEv" title='llvm::MachineOperand::clearParent' data-ref="_ZN4llvm14MachineOperand11clearParentEv">clearParent</dfn>() { <a class="member" href="#llvm::MachineOperand::ParentMI" title='llvm::MachineOperand::ParentMI' data-ref="llvm::MachineOperand::ParentMI">ParentMI</a> = <b>nullptr</b>; }</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <i class="doc">/// Print a subreg index operand.</i></td></tr>
<tr><th id="245">245</th><td><i class="doc">  /// MO_Immediate operands can also be subreg idices. If it's the case, the</i></td></tr>
<tr><th id="246">246</th><td><i class="doc">  /// subreg index name will be printed. MachineInstr::isOperandSubregIdx can be</i></td></tr>
<tr><th id="247">247</th><td><i class="doc">  /// called to check this.</i></td></tr>
<tr><th id="248">248</th><td>  <em>static</em> <em>void</em> <dfn class="decl" id="_ZN4llvm14MachineOperand14printSubRegIdxERNS_11raw_ostreamEmPKNS_18TargetRegisterInfoE" title='llvm::MachineOperand::printSubRegIdx' data-ref="_ZN4llvm14MachineOperand14printSubRegIdxERNS_11raw_ostreamEmPKNS_18TargetRegisterInfoE">printSubRegIdx</dfn>(<a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="238OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="238OS">OS</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="239Index" title='Index' data-type='uint64_t' data-ref="239Index">Index</dfn>,</td></tr>
<tr><th id="249">249</th><td>                             <em>const</em> <a class="type" href="#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="240TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="240TRI">TRI</dfn>);</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <i class="doc">/// Print operand target flags.</i></td></tr>
<tr><th id="252">252</th><td>  <em>static</em> <em>void</em> <dfn class="decl" id="_ZN4llvm14MachineOperand16printTargetFlagsERNS_11raw_ostreamERKS0_" title='llvm::MachineOperand::printTargetFlags' data-ref="_ZN4llvm14MachineOperand16printTargetFlagsERNS_11raw_ostreamERKS0_">printTargetFlags</dfn>(<a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a>&amp; <dfn class="local col1 decl" id="241OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="241OS">OS</dfn>, <em>const</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="242Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="242Op">Op</dfn>);</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>  <i class="doc">/// Print a MCSymbol as an operand.</i></td></tr>
<tr><th id="255">255</th><td>  <em>static</em> <em>void</em> <dfn class="decl" id="_ZN4llvm14MachineOperand11printSymbolERNS_11raw_ostreamERNS_8MCSymbolE" title='llvm::MachineOperand::printSymbol' data-ref="_ZN4llvm14MachineOperand11printSymbolERNS_11raw_ostreamERNS_8MCSymbolE">printSymbol</dfn>(<a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="243OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="243OS">OS</dfn>, <a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> &amp;<dfn class="local col4 decl" id="244Sym" title='Sym' data-type='llvm::MCSymbol &amp;' data-ref="244Sym">Sym</dfn>);</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <i class="doc">/// Print a stack object reference.</i></td></tr>
<tr><th id="258">258</th><td>  <em>static</em> <em>void</em> <dfn class="decl" id="_ZN4llvm14MachineOperand25printStackObjectReferenceERNS_11raw_ostreamEjbNS_9StringRefE" title='llvm::MachineOperand::printStackObjectReference' data-ref="_ZN4llvm14MachineOperand25printStackObjectReferenceERNS_11raw_ostreamEjbNS_9StringRefE">printStackObjectReference</dfn>(<a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="245OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="245OS">OS</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="246FrameIndex" title='FrameIndex' data-type='unsigned int' data-ref="246FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="259">259</th><td>                                        <em>bool</em> <dfn class="local col7 decl" id="247IsFixed" title='IsFixed' data-type='bool' data-ref="247IsFixed">IsFixed</dfn>, <a class="type" href="../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col8 decl" id="248Name" title='Name' data-type='llvm::StringRef' data-ref="248Name">Name</dfn>);</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <i class="doc">/// Print the offset with explicit +/- signs.</i></td></tr>
<tr><th id="262">262</th><td>  <em>static</em> <em>void</em> <dfn class="decl" id="_ZN4llvm14MachineOperand18printOperandOffsetERNS_11raw_ostreamEl" title='llvm::MachineOperand::printOperandOffset' data-ref="_ZN4llvm14MachineOperand18printOperandOffsetERNS_11raw_ostreamEl">printOperandOffset</dfn>(<a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="249OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="249OS">OS</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="250Offset" title='Offset' data-type='int64_t' data-ref="250Offset">Offset</dfn>);</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>  <i class="doc">/// Print an IRSlotNumber.</i></td></tr>
<tr><th id="265">265</th><td>  <em>static</em> <em>void</em> <dfn class="decl" id="_ZN4llvm14MachineOperand17printIRSlotNumberERNS_11raw_ostreamEi" title='llvm::MachineOperand::printIRSlotNumber' data-ref="_ZN4llvm14MachineOperand17printIRSlotNumberERNS_11raw_ostreamEi">printIRSlotNumber</dfn>(<a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col1 decl" id="251OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="251OS">OS</dfn>, <em>int</em> <dfn class="local col2 decl" id="252Slot" title='Slot' data-type='int' data-ref="252Slot">Slot</dfn>);</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <i class="doc">/// Print the MachineOperand to<span class="command"> \p</span> <span class="arg">os.</span></i></td></tr>
<tr><th id="268">268</th><td><i class="doc">  /// Providing a valid<span class="command"> \p</span> <span class="arg">TRI</span> and<span class="command"> \p</span> <span class="arg">IntrinsicInfo</span> results in a more</i></td></tr>
<tr><th id="269">269</th><td><i class="doc">  /// target-specific printing. If<span class="command"> \p</span> <span class="arg">TRI</span> and<span class="command"> \p</span> <span class="arg">IntrinsicInfo</span> are null, the</i></td></tr>
<tr><th id="270">270</th><td><i class="doc">  /// function will try to pick it up from the parent.</i></td></tr>
<tr><th id="271">271</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm14MachineOperand5printERNS_11raw_ostreamEPKNS_18TargetRegisterInfoEPKNS_19TargetIntrinsicInfoE" title='llvm::MachineOperand::print' data-ref="_ZNK4llvm14MachineOperand5printERNS_11raw_ostreamEPKNS_18TargetRegisterInfoEPKNS_19TargetIntrinsicInfoE">print</dfn>(<a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="253os" title='os' data-type='llvm::raw_ostream &amp;' data-ref="253os">os</dfn>, <em>const</em> <a class="type" href="#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="254TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="254TRI">TRI</dfn> = <b>nullptr</b>,</td></tr>
<tr><th id="272">272</th><td>             <em>const</em> <a class="type" href="#llvm::TargetIntrinsicInfo" title='llvm::TargetIntrinsicInfo' data-ref="llvm::TargetIntrinsicInfo">TargetIntrinsicInfo</a> *<dfn class="local col5 decl" id="255IntrinsicInfo" title='IntrinsicInfo' data-type='const llvm::TargetIntrinsicInfo *' data-ref="255IntrinsicInfo">IntrinsicInfo</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>  <i class="doc">/// More complex way of printing a MachineOperand.</i></td></tr>
<tr><th id="275">275</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">TypeToPrint</span> specifies the generic type to be printed on uses and</i></td></tr>
<tr><th id="276">276</th><td><i class="doc">  /// defs. It can be determined using MachineInstr::getTypeToPrint.</i></td></tr>
<tr><th id="277">277</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">PrintDef</span> - whether we want to print `def` on an operand which</i></td></tr>
<tr><th id="278">278</th><td><i class="doc">  /// isDef. Sometimes, if the operand is printed before '=', we don't print</i></td></tr>
<tr><th id="279">279</th><td><i class="doc">  /// `def`.</i></td></tr>
<tr><th id="280">280</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">IsStandalone</span> - whether we want a verbose output of the MO. This</i></td></tr>
<tr><th id="281">281</th><td><i class="doc">  /// prints extra information that can be easily inferred when printing the</i></td></tr>
<tr><th id="282">282</th><td><i class="doc">  /// whole function, but not when printing only a fragment of it.</i></td></tr>
<tr><th id="283">283</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">ShouldPrintRegisterTies</span> - whether we want to print register ties.</i></td></tr>
<tr><th id="284">284</th><td><i class="doc">  /// Sometimes they are easily determined by the instruction's descriptor</i></td></tr>
<tr><th id="285">285</th><td><i class="doc">  /// (MachineInstr::hasComplexRegiterTies can determine if it's needed).</i></td></tr>
<tr><th id="286">286</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">TiedOperandIdx</span> - if we need to print register ties this needs to</i></td></tr>
<tr><th id="287">287</th><td><i class="doc">  /// provide the index of the tied register. If not, it will be ignored.</i></td></tr>
<tr><th id="288">288</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">TRI</span> - provide more target-specific information to the printer.</i></td></tr>
<tr><th id="289">289</th><td><i class="doc">  /// Unlike the previous function, this one will not try and get the</i></td></tr>
<tr><th id="290">290</th><td><i class="doc">  /// information from it's parent.</i></td></tr>
<tr><th id="291">291</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">IntrinsicInfo</span> - same as<span class="command"> \p</span> <span class="arg">TRI.</span></i></td></tr>
<tr><th id="292">292</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm14MachineOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerENS_3LLTEbbbjPKNS_18TargetRegisterInfoEPKNS_19TargetIntrinsicInfoE" title='llvm::MachineOperand::print' data-ref="_ZNK4llvm14MachineOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerENS_3LLTEbbbjPKNS_18TargetRegisterInfoEPKNS_19TargetIntrinsicInfoE">print</dfn>(<a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="256os" title='os' data-type='llvm::raw_ostream &amp;' data-ref="256os">os</dfn>, <a class="type" href="../IR/Value.h.html#llvm::ModuleSlotTracker" title='llvm::ModuleSlotTracker' data-ref="llvm::ModuleSlotTracker">ModuleSlotTracker</a> &amp;<dfn class="local col7 decl" id="257MST" title='MST' data-type='llvm::ModuleSlotTracker &amp;' data-ref="257MST">MST</dfn>, <a class="type" href="../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col8 decl" id="258TypeToPrint" title='TypeToPrint' data-type='llvm::LLT' data-ref="258TypeToPrint">TypeToPrint</dfn>,</td></tr>
<tr><th id="293">293</th><td>             <em>bool</em> <dfn class="local col9 decl" id="259PrintDef" title='PrintDef' data-type='bool' data-ref="259PrintDef">PrintDef</dfn>, <em>bool</em> <dfn class="local col0 decl" id="260IsStandalone" title='IsStandalone' data-type='bool' data-ref="260IsStandalone">IsStandalone</dfn>, <em>bool</em> <dfn class="local col1 decl" id="261ShouldPrintRegisterTies" title='ShouldPrintRegisterTies' data-type='bool' data-ref="261ShouldPrintRegisterTies">ShouldPrintRegisterTies</dfn>,</td></tr>
<tr><th id="294">294</th><td>             <em>unsigned</em> <dfn class="local col2 decl" id="262TiedOperandIdx" title='TiedOperandIdx' data-type='unsigned int' data-ref="262TiedOperandIdx">TiedOperandIdx</dfn>, <em>const</em> <a class="type" href="#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="263TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="263TRI">TRI</dfn>,</td></tr>
<tr><th id="295">295</th><td>             <em>const</em> <a class="type" href="#llvm::TargetIntrinsicInfo" title='llvm::TargetIntrinsicInfo' data-ref="llvm::TargetIntrinsicInfo">TargetIntrinsicInfo</a> *<dfn class="local col4 decl" id="264IntrinsicInfo" title='IntrinsicInfo' data-type='const llvm::TargetIntrinsicInfo *' data-ref="264IntrinsicInfo">IntrinsicInfo</dfn>) <em>const</em>;</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>  <i class="doc">/// Same as print(os, TRI, IntrinsicInfo), but allows to specify the low-level</i></td></tr>
<tr><th id="298">298</th><td><i class="doc">  /// type to be printed the same way the full version of print(...) does it.</i></td></tr>
<tr><th id="299">299</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm14MachineOperand5printERNS_11raw_ostreamENS_3LLTEPKNS_18TargetRegisterInfoEPKNS_19TargetIntrinsicInfoE" title='llvm::MachineOperand::print' data-ref="_ZNK4llvm14MachineOperand5printERNS_11raw_ostreamENS_3LLTEPKNS_18TargetRegisterInfoEPKNS_19TargetIntrinsicInfoE">print</dfn>(<a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="265os" title='os' data-type='llvm::raw_ostream &amp;' data-ref="265os">os</dfn>, <a class="type" href="../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col6 decl" id="266TypeToPrint" title='TypeToPrint' data-type='llvm::LLT' data-ref="266TypeToPrint">TypeToPrint</dfn>,</td></tr>
<tr><th id="300">300</th><td>             <em>const</em> <a class="type" href="#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="267TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="267TRI">TRI</dfn> = <b>nullptr</b>,</td></tr>
<tr><th id="301">301</th><td>             <em>const</em> <a class="type" href="#llvm::TargetIntrinsicInfo" title='llvm::TargetIntrinsicInfo' data-ref="llvm::TargetIntrinsicInfo">TargetIntrinsicInfo</a> *<dfn class="local col8 decl" id="268IntrinsicInfo" title='IntrinsicInfo' data-type='const llvm::TargetIntrinsicInfo *' data-ref="268IntrinsicInfo">IntrinsicInfo</dfn> = <b>nullptr</b>) <em>const</em>;</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm14MachineOperand4dumpEv" title='llvm::MachineOperand::dump' data-ref="_ZNK4llvm14MachineOperand4dumpEv">dump</dfn>() <em>const</em>;</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="306">306</th><td><i>  // Accessors that tell you what kind of MachineOperand you're looking at.</i></td></tr>
<tr><th id="307">307</th><td><i>  //===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="308">308</th><td><i></i></td></tr>
<tr><th id="309">309</th><td><i>  /// isReg - Tests if this is a MO_Register operand.</i></td></tr>
<tr><th id="310">310</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineOperand::OpKind" title='llvm::MachineOperand::OpKind' data-ref="llvm::MachineOperand::OpKind">OpKind</a> == <a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_Register" title='llvm::MachineOperand::MachineOperandType::MO_Register' data-ref="llvm::MachineOperand::MachineOperandType::MO_Register">MO_Register</a>; }</td></tr>
<tr><th id="311">311</th><td>  <i class="doc">/// isImm - Tests if this is a MO_Immediate operand.</i></td></tr>
<tr><th id="312">312</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineOperand::OpKind" title='llvm::MachineOperand::OpKind' data-ref="llvm::MachineOperand::OpKind">OpKind</a> == <a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_Immediate" title='llvm::MachineOperand::MachineOperandType::MO_Immediate' data-ref="llvm::MachineOperand::MachineOperandType::MO_Immediate">MO_Immediate</a>; }</td></tr>
<tr><th id="313">313</th><td>  <i class="doc">/// isCImm - Test if this is a MO_CImmediate operand.</i></td></tr>
<tr><th id="314">314</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand6isCImmEv" title='llvm::MachineOperand::isCImm' data-ref="_ZNK4llvm14MachineOperand6isCImmEv">isCImm</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineOperand::OpKind" title='llvm::MachineOperand::OpKind' data-ref="llvm::MachineOperand::OpKind">OpKind</a> == <a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_CImmediate" title='llvm::MachineOperand::MachineOperandType::MO_CImmediate' data-ref="llvm::MachineOperand::MachineOperandType::MO_CImmediate">MO_CImmediate</a>; }</td></tr>
<tr><th id="315">315</th><td>  <i class="doc">/// isFPImm - Tests if this is a MO_FPImmediate operand.</i></td></tr>
<tr><th id="316">316</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand7isFPImmEv" title='llvm::MachineOperand::isFPImm' data-ref="_ZNK4llvm14MachineOperand7isFPImmEv">isFPImm</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineOperand::OpKind" title='llvm::MachineOperand::OpKind' data-ref="llvm::MachineOperand::OpKind">OpKind</a> == <a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_FPImmediate" title='llvm::MachineOperand::MachineOperandType::MO_FPImmediate' data-ref="llvm::MachineOperand::MachineOperandType::MO_FPImmediate">MO_FPImmediate</a>; }</td></tr>
<tr><th id="317">317</th><td>  <i class="doc">/// isMBB - Tests if this is a MO_MachineBasicBlock operand.</i></td></tr>
<tr><th id="318">318</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineOperand::OpKind" title='llvm::MachineOperand::OpKind' data-ref="llvm::MachineOperand::OpKind">OpKind</a> == <a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock" title='llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock' data-ref="llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock">MO_MachineBasicBlock</a>; }</td></tr>
<tr><th id="319">319</th><td>  <i class="doc">/// isFI - Tests if this is a MO_FrameIndex operand.</i></td></tr>
<tr><th id="320">320</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineOperand::OpKind" title='llvm::MachineOperand::OpKind' data-ref="llvm::MachineOperand::OpKind">OpKind</a> == <a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_FrameIndex" title='llvm::MachineOperand::MachineOperandType::MO_FrameIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_FrameIndex">MO_FrameIndex</a>; }</td></tr>
<tr><th id="321">321</th><td>  <i class="doc">/// isCPI - Tests if this is a MO_ConstantPoolIndex operand.</i></td></tr>
<tr><th id="322">322</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineOperand::OpKind" title='llvm::MachineOperand::OpKind' data-ref="llvm::MachineOperand::OpKind">OpKind</a> == <a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex" title='llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex">MO_ConstantPoolIndex</a>; }</td></tr>
<tr><th id="323">323</th><td>  <i class="doc">/// isTargetIndex - Tests if this is a MO_TargetIndex operand.</i></td></tr>
<tr><th id="324">324</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand13isTargetIndexEv" title='llvm::MachineOperand::isTargetIndex' data-ref="_ZNK4llvm14MachineOperand13isTargetIndexEv">isTargetIndex</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineOperand::OpKind" title='llvm::MachineOperand::OpKind' data-ref="llvm::MachineOperand::OpKind">OpKind</a> == <a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_TargetIndex" title='llvm::MachineOperand::MachineOperandType::MO_TargetIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_TargetIndex">MO_TargetIndex</a>; }</td></tr>
<tr><th id="325">325</th><td>  <i class="doc">/// isJTI - Tests if this is a MO_JumpTableIndex operand.</i></td></tr>
<tr><th id="326">326</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineOperand::OpKind" title='llvm::MachineOperand::OpKind' data-ref="llvm::MachineOperand::OpKind">OpKind</a> == <a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_JumpTableIndex" title='llvm::MachineOperand::MachineOperandType::MO_JumpTableIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_JumpTableIndex">MO_JumpTableIndex</a>; }</td></tr>
<tr><th id="327">327</th><td>  <i class="doc">/// isGlobal - Tests if this is a MO_GlobalAddress operand.</i></td></tr>
<tr><th id="328">328</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineOperand::OpKind" title='llvm::MachineOperand::OpKind' data-ref="llvm::MachineOperand::OpKind">OpKind</a> == <a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_GlobalAddress" title='llvm::MachineOperand::MachineOperandType::MO_GlobalAddress' data-ref="llvm::MachineOperand::MachineOperandType::MO_GlobalAddress">MO_GlobalAddress</a>; }</td></tr>
<tr><th id="329">329</th><td>  <i class="doc">/// isSymbol - Tests if this is a MO_ExternalSymbol operand.</i></td></tr>
<tr><th id="330">330</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand8isSymbolEv" title='llvm::MachineOperand::isSymbol' data-ref="_ZNK4llvm14MachineOperand8isSymbolEv">isSymbol</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineOperand::OpKind" title='llvm::MachineOperand::OpKind' data-ref="llvm::MachineOperand::OpKind">OpKind</a> == <a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol" title='llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol' data-ref="llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol">MO_ExternalSymbol</a>; }</td></tr>
<tr><th id="331">331</th><td>  <i class="doc">/// isBlockAddress - Tests if this is a MO_BlockAddress operand.</i></td></tr>
<tr><th id="332">332</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand14isBlockAddressEv" title='llvm::MachineOperand::isBlockAddress' data-ref="_ZNK4llvm14MachineOperand14isBlockAddressEv">isBlockAddress</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineOperand::OpKind" title='llvm::MachineOperand::OpKind' data-ref="llvm::MachineOperand::OpKind">OpKind</a> == <a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_BlockAddress" title='llvm::MachineOperand::MachineOperandType::MO_BlockAddress' data-ref="llvm::MachineOperand::MachineOperandType::MO_BlockAddress">MO_BlockAddress</a>; }</td></tr>
<tr><th id="333">333</th><td>  <i class="doc">/// isRegMask - Tests if this is a MO_RegisterMask operand.</i></td></tr>
<tr><th id="334">334</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineOperand::OpKind" title='llvm::MachineOperand::OpKind' data-ref="llvm::MachineOperand::OpKind">OpKind</a> == <a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_RegisterMask" title='llvm::MachineOperand::MachineOperandType::MO_RegisterMask' data-ref="llvm::MachineOperand::MachineOperandType::MO_RegisterMask">MO_RegisterMask</a>; }</td></tr>
<tr><th id="335">335</th><td>  <i class="doc">/// isRegLiveOut - Tests if this is a MO_RegisterLiveOut operand.</i></td></tr>
<tr><th id="336">336</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand12isRegLiveOutEv" title='llvm::MachineOperand::isRegLiveOut' data-ref="_ZNK4llvm14MachineOperand12isRegLiveOutEv">isRegLiveOut</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineOperand::OpKind" title='llvm::MachineOperand::OpKind' data-ref="llvm::MachineOperand::OpKind">OpKind</a> == <a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_RegisterLiveOut" title='llvm::MachineOperand::MachineOperandType::MO_RegisterLiveOut' data-ref="llvm::MachineOperand::MachineOperandType::MO_RegisterLiveOut">MO_RegisterLiveOut</a>; }</td></tr>
<tr><th id="337">337</th><td>  <i class="doc">/// isMetadata - Tests if this is a MO_Metadata operand.</i></td></tr>
<tr><th id="338">338</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand10isMetadataEv" title='llvm::MachineOperand::isMetadata' data-ref="_ZNK4llvm14MachineOperand10isMetadataEv">isMetadata</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineOperand::OpKind" title='llvm::MachineOperand::OpKind' data-ref="llvm::MachineOperand::OpKind">OpKind</a> == <a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_Metadata" title='llvm::MachineOperand::MachineOperandType::MO_Metadata' data-ref="llvm::MachineOperand::MachineOperandType::MO_Metadata">MO_Metadata</a>; }</td></tr>
<tr><th id="339">339</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand10isMCSymbolEv" title='llvm::MachineOperand::isMCSymbol' data-ref="_ZNK4llvm14MachineOperand10isMCSymbolEv">isMCSymbol</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineOperand::OpKind" title='llvm::MachineOperand::OpKind' data-ref="llvm::MachineOperand::OpKind">OpKind</a> == <a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_MCSymbol" title='llvm::MachineOperand::MachineOperandType::MO_MCSymbol' data-ref="llvm::MachineOperand::MachineOperandType::MO_MCSymbol">MO_MCSymbol</a>; }</td></tr>
<tr><th id="340">340</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand10isCFIIndexEv" title='llvm::MachineOperand::isCFIIndex' data-ref="_ZNK4llvm14MachineOperand10isCFIIndexEv">isCFIIndex</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineOperand::OpKind" title='llvm::MachineOperand::OpKind' data-ref="llvm::MachineOperand::OpKind">OpKind</a> == <a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_CFIIndex" title='llvm::MachineOperand::MachineOperandType::MO_CFIIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_CFIIndex">MO_CFIIndex</a>; }</td></tr>
<tr><th id="341">341</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand13isIntrinsicIDEv" title='llvm::MachineOperand::isIntrinsicID' data-ref="_ZNK4llvm14MachineOperand13isIntrinsicIDEv">isIntrinsicID</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineOperand::OpKind" title='llvm::MachineOperand::OpKind' data-ref="llvm::MachineOperand::OpKind">OpKind</a> == <a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_IntrinsicID" title='llvm::MachineOperand::MachineOperandType::MO_IntrinsicID' data-ref="llvm::MachineOperand::MachineOperandType::MO_IntrinsicID">MO_IntrinsicID</a>; }</td></tr>
<tr><th id="342">342</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand11isPredicateEv" title='llvm::MachineOperand::isPredicate' data-ref="_ZNK4llvm14MachineOperand11isPredicateEv">isPredicate</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineOperand::OpKind" title='llvm::MachineOperand::OpKind' data-ref="llvm::MachineOperand::OpKind">OpKind</a> == <a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_Predicate" title='llvm::MachineOperand::MachineOperandType::MO_Predicate' data-ref="llvm::MachineOperand::MachineOperandType::MO_Predicate">MO_Predicate</a>; }</td></tr>
<tr><th id="343">343</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="344">344</th><td><i>  // Accessors for Register Operands</i></td></tr>
<tr><th id="345">345</th><td><i>  //===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="346">346</th><td><i></i></td></tr>
<tr><th id="347">347</th><td><i>  /// getReg - Returns the register number.</i></td></tr>
<tr><th id="348">348</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="349">349</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isReg() &amp;&amp; &quot;This is not a register operand!&quot;) ? void (0) : __assert_fail (&quot;isReg() &amp;&amp; \&quot;This is not a register operand!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 349, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"This is not a register operand!"</q>);</td></tr>
<tr><th id="350">350</th><td>    <b>return</b> <a class="member" href="#llvm::MachineOperand::SmallContents" title='llvm::MachineOperand::SmallContents' data-ref="llvm::MachineOperand::SmallContents">SmallContents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::RegNo" title='llvm::MachineOperand::(anonymous union)::RegNo' data-ref="llvm::MachineOperand::(anonymous)::RegNo">RegNo</a>;</td></tr>
<tr><th id="351">351</th><td>  }</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="354">354</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isReg() &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;isReg() &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 354, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="355">355</th><td>    <b>return</b> <a class="member" href="#llvm::MachineOperand::SubReg_TargetFlags" title='llvm::MachineOperand::SubReg_TargetFlags' data-ref="llvm::MachineOperand::SubReg_TargetFlags">SubReg_TargetFlags</a>;</td></tr>
<tr><th id="356">356</th><td>  }</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</dfn>() <em>const</em> {</td></tr>
<tr><th id="359">359</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isReg() &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;isReg() &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 359, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="360">360</th><td>    <b>return</b> !<a class="member" href="#llvm::MachineOperand::IsDef" title='llvm::MachineOperand::IsDef' data-ref="llvm::MachineOperand::IsDef">IsDef</a>;</td></tr>
<tr><th id="361">361</th><td>  }</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</dfn>() <em>const</em> {</td></tr>
<tr><th id="364">364</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isReg() &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;isReg() &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 364, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="365">365</th><td>    <b>return</b> <a class="member" href="#llvm::MachineOperand::IsDef" title='llvm::MachineOperand::IsDef' data-ref="llvm::MachineOperand::IsDef">IsDef</a>;</td></tr>
<tr><th id="366">366</th><td>  }</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</dfn>() <em>const</em> {</td></tr>
<tr><th id="369">369</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isReg() &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;isReg() &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 369, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="370">370</th><td>    <b>return</b> <a class="member" href="#llvm::MachineOperand::IsImp" title='llvm::MachineOperand::IsImp' data-ref="llvm::MachineOperand::IsImp">IsImp</a>;</td></tr>
<tr><th id="371">371</th><td>  }</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</dfn>() <em>const</em> {</td></tr>
<tr><th id="374">374</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isReg() &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;isReg() &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 374, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="375">375</th><td>    <b>return</b> <a class="member" href="#llvm::MachineOperand::IsDeadOrKill" title='llvm::MachineOperand::IsDeadOrKill' data-ref="llvm::MachineOperand::IsDeadOrKill">IsDeadOrKill</a> &amp; <a class="member" href="#llvm::MachineOperand::IsDef" title='llvm::MachineOperand::IsDef' data-ref="llvm::MachineOperand::IsDef">IsDef</a>;</td></tr>
<tr><th id="376">376</th><td>  }</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</dfn>() <em>const</em> {</td></tr>
<tr><th id="379">379</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isReg() &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;isReg() &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 379, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="380">380</th><td>    <b>return</b> <a class="member" href="#llvm::MachineOperand::IsDeadOrKill" title='llvm::MachineOperand::IsDeadOrKill' data-ref="llvm::MachineOperand::IsDeadOrKill">IsDeadOrKill</a> &amp; !<a class="member" href="#llvm::MachineOperand::IsDef" title='llvm::MachineOperand::IsDef' data-ref="llvm::MachineOperand::IsDef">IsDef</a>;</td></tr>
<tr><th id="381">381</th><td>  }</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</dfn>() <em>const</em> {</td></tr>
<tr><th id="384">384</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isReg() &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;isReg() &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 384, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="385">385</th><td>    <b>return</b> <a class="member" href="#llvm::MachineOperand::IsUndef" title='llvm::MachineOperand::IsUndef' data-ref="llvm::MachineOperand::IsUndef">IsUndef</a>;</td></tr>
<tr><th id="386">386</th><td>  }</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>  <i class="doc">/// isRenamable - Returns true if this register may be renamed, i.e. it does</i></td></tr>
<tr><th id="389">389</th><td><i class="doc">  /// not generate a value that is somehow read in a way that is not represented</i></td></tr>
<tr><th id="390">390</th><td><i class="doc">  /// by the Machine IR (e.g. to meet an ABI or ISA requirement).  This is only</i></td></tr>
<tr><th id="391">391</th><td><i class="doc">  /// valid on physical register operands.  Virtual registers are assumed to</i></td></tr>
<tr><th id="392">392</th><td><i class="doc">  /// always be renamable regardless of the value of this field.</i></td></tr>
<tr><th id="393">393</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="394">394</th><td><i class="doc">  /// Operands that are renamable can freely be changed to any other register</i></td></tr>
<tr><th id="395">395</th><td><i class="doc">  /// that is a member of the register class returned by</i></td></tr>
<tr><th id="396">396</th><td><i class="doc">  /// MI-&gt;getRegClassConstraint().</i></td></tr>
<tr><th id="397">397</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="398">398</th><td><i class="doc">  /// isRenamable can return false for several different reasons:</i></td></tr>
<tr><th id="399">399</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="400">400</th><td><i class="doc">  /// - ABI constraints (since liveness is not always precisely modeled).  We</i></td></tr>
<tr><th id="401">401</th><td><i class="doc">  ///   conservatively handle these cases by setting all physical register</i></td></tr>
<tr><th id="402">402</th><td><i class="doc">  ///   operands that didn’t start out as virtual regs to not be renamable.</i></td></tr>
<tr><th id="403">403</th><td><i class="doc">  ///   Also any physical register operands created after register allocation or</i></td></tr>
<tr><th id="404">404</th><td><i class="doc">  ///   whose register is changed after register allocation will not be</i></td></tr>
<tr><th id="405">405</th><td><i class="doc">  ///   renamable.  This state is tracked in the MachineOperand::IsRenamable</i></td></tr>
<tr><th id="406">406</th><td><i class="doc">  ///   bit.</i></td></tr>
<tr><th id="407">407</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="408">408</th><td><i class="doc">  /// - Opcode/target constraints: for opcodes that have complex register class</i></td></tr>
<tr><th id="409">409</th><td><i class="doc">  ///   requirements (e.g. that depend on other operands/instructions), we set</i></td></tr>
<tr><th id="410">410</th><td><i class="doc">  ///   hasExtraSrcRegAllocReq/hasExtraDstRegAllocReq in the machine opcode</i></td></tr>
<tr><th id="411">411</th><td><i class="doc">  ///   description.  Operands belonging to instructions with opcodes that are</i></td></tr>
<tr><th id="412">412</th><td><i class="doc">  ///   marked hasExtraSrcRegAllocReq/hasExtraDstRegAllocReq return false from</i></td></tr>
<tr><th id="413">413</th><td><i class="doc">  ///   isRenamable().  Additionally, the AllowRegisterRenaming target property</i></td></tr>
<tr><th id="414">414</th><td><i class="doc">  ///   prevents any operands from being marked renamable for targets that don't</i></td></tr>
<tr><th id="415">415</th><td><i class="doc">  ///   have detailed opcode hasExtraSrcRegAllocReq/hasExtraDstRegAllocReq</i></td></tr>
<tr><th id="416">416</th><td><i class="doc">  ///   values.</i></td></tr>
<tr><th id="417">417</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14MachineOperand11isRenamableEv" title='llvm::MachineOperand::isRenamable' data-ref="_ZNK4llvm14MachineOperand11isRenamableEv">isRenamable</dfn>() <em>const</em>;</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand14isInternalReadEv" title='llvm::MachineOperand::isInternalRead' data-ref="_ZNK4llvm14MachineOperand14isInternalReadEv">isInternalRead</dfn>() <em>const</em> {</td></tr>
<tr><th id="420">420</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isReg() &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;isReg() &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 420, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="421">421</th><td>    <b>return</b> <a class="member" href="#llvm::MachineOperand::IsInternalRead" title='llvm::MachineOperand::IsInternalRead' data-ref="llvm::MachineOperand::IsInternalRead">IsInternalRead</a>;</td></tr>
<tr><th id="422">422</th><td>  }</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</dfn>() <em>const</em> {</td></tr>
<tr><th id="425">425</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isReg() &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;isReg() &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 425, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="426">426</th><td>    <b>return</b> <a class="member" href="#llvm::MachineOperand::IsEarlyClobber" title='llvm::MachineOperand::IsEarlyClobber' data-ref="llvm::MachineOperand::IsEarlyClobber">IsEarlyClobber</a>;</td></tr>
<tr><th id="427">427</th><td>  }</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv">isTied</dfn>() <em>const</em> {</td></tr>
<tr><th id="430">430</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isReg() &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;isReg() &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 430, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="431">431</th><td>    <b>return</b> <a class="member" href="#llvm::MachineOperand::TiedTo" title='llvm::MachineOperand::TiedTo' data-ref="llvm::MachineOperand::TiedTo">TiedTo</a>;</td></tr>
<tr><th id="432">432</th><td>  }</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</dfn>() <em>const</em> {</td></tr>
<tr><th id="435">435</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isReg() &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;isReg() &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 435, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="436">436</th><td>    <b>return</b> <a class="member" href="#llvm::MachineOperand::IsDebug" title='llvm::MachineOperand::IsDebug' data-ref="llvm::MachineOperand::IsDebug">IsDebug</a>;</td></tr>
<tr><th id="437">437</th><td>  }</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>  <i class="doc">/// readsReg - Returns true if this operand reads the previous value of its</i></td></tr>
<tr><th id="440">440</th><td><i class="doc">  /// register.  A use operand with the &lt;undef&gt; flag set doesn't read its</i></td></tr>
<tr><th id="441">441</th><td><i class="doc">  /// register.  A sub-register def implicitly reads the other parts of the</i></td></tr>
<tr><th id="442">442</th><td><i class="doc">  /// register being redefined unless the &lt;undef&gt; flag is set.</i></td></tr>
<tr><th id="443">443</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="444">444</th><td><i class="doc">  /// This refers to reading the register value from before the current</i></td></tr>
<tr><th id="445">445</th><td><i class="doc">  /// instruction or bundle. Internal bundle reads are not included.</i></td></tr>
<tr><th id="446">446</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="447">447</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isReg() &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;isReg() &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 447, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="448">448</th><td>    <b>return</b> !<a class="member" href="#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() &amp;&amp; !<a class="member" href="#_ZNK4llvm14MachineOperand14isInternalReadEv" title='llvm::MachineOperand::isInternalRead' data-ref="_ZNK4llvm14MachineOperand14isInternalReadEv">isInternalRead</a>() &amp;&amp; (<a class="member" href="#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() || <a class="member" href="#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="449">449</th><td>  }</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="452">452</th><td><i>  // Mutators for Register Operands</i></td></tr>
<tr><th id="453">453</th><td><i>  //===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="454">454</th><td><i></i></td></tr>
<tr><th id="455">455</th><td><i>  /// Change the register this operand corresponds to.</i></td></tr>
<tr><th id="456">456</th><td><i>  ///</i></td></tr>
<tr><th id="457">457</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="269Reg" title='Reg' data-type='unsigned int' data-ref="269Reg">Reg</dfn>);</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="270subReg" title='subReg' data-type='unsigned int' data-ref="270subReg">subReg</dfn>) {</td></tr>
<tr><th id="460">460</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isReg() &amp;&amp; &quot;Wrong MachineOperand mutator&quot;) ? void (0) : __assert_fail (&quot;isReg() &amp;&amp; \&quot;Wrong MachineOperand mutator\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 460, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Wrong MachineOperand mutator"</q>);</td></tr>
<tr><th id="461">461</th><td>    <a class="member" href="#llvm::MachineOperand::SubReg_TargetFlags" title='llvm::MachineOperand::SubReg_TargetFlags' data-ref="llvm::MachineOperand::SubReg_TargetFlags">SubReg_TargetFlags</a> = <a class="local col0 ref" href="#270subReg" title='subReg' data-ref="270subReg">subReg</a>;</td></tr>
<tr><th id="462">462</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SubReg_TargetFlags == subReg &amp;&amp; &quot;SubReg out of range&quot;) ? void (0) : __assert_fail (&quot;SubReg_TargetFlags == subReg &amp;&amp; \&quot;SubReg out of range\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 462, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::MachineOperand::SubReg_TargetFlags" title='llvm::MachineOperand::SubReg_TargetFlags' data-ref="llvm::MachineOperand::SubReg_TargetFlags">SubReg_TargetFlags</a> == <a class="local col0 ref" href="#270subReg" title='subReg' data-ref="270subReg">subReg</a> &amp;&amp; <q>"SubReg out of range"</q>);</td></tr>
<tr><th id="463">463</th><td>  }</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>  <i class="doc">/// substVirtReg - Substitute the current register with the virtual</i></td></tr>
<tr><th id="466">466</th><td><i class="doc">  /// subregister Reg:SubReg. Take any existing SubReg index into account,</i></td></tr>
<tr><th id="467">467</th><td><i class="doc">  /// using TargetRegisterInfo to compose the subreg indices if necessary.</i></td></tr>
<tr><th id="468">468</th><td><i class="doc">  /// Reg must be a virtual register, SubIdx can be 0.</i></td></tr>
<tr><th id="469">469</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="470">470</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm14MachineOperand12substVirtRegEjjRKNS_18TargetRegisterInfoE" title='llvm::MachineOperand::substVirtReg' data-ref="_ZN4llvm14MachineOperand12substVirtRegEjjRKNS_18TargetRegisterInfoE">substVirtReg</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="271Reg" title='Reg' data-type='unsigned int' data-ref="271Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="272SubIdx" title='SubIdx' data-type='unsigned int' data-ref="272SubIdx">SubIdx</dfn>, <em>const</em> <a class="type" href="#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>&amp;);</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td>  <i class="doc">/// substPhysReg - Substitute the current register with the physical register</i></td></tr>
<tr><th id="473">473</th><td><i class="doc">  /// Reg, taking any existing SubReg into account. For instance,</i></td></tr>
<tr><th id="474">474</th><td><i class="doc">  /// substPhysReg(%eax) will change %reg1024:sub_8bit to %al.</i></td></tr>
<tr><th id="475">475</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="476">476</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm14MachineOperand12substPhysRegEjRKNS_18TargetRegisterInfoE" title='llvm::MachineOperand::substPhysReg' data-ref="_ZN4llvm14MachineOperand12substPhysRegEjRKNS_18TargetRegisterInfoE">substPhysReg</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="273Reg" title='Reg' data-type='unsigned int' data-ref="273Reg">Reg</dfn>, <em>const</em> <a class="type" href="#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>&amp;);</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14MachineOperand8setIsUseEb" title='llvm::MachineOperand::setIsUse' data-ref="_ZN4llvm14MachineOperand8setIsUseEb">setIsUse</dfn>(<em>bool</em> <dfn class="local col4 decl" id="274Val" title='Val' data-type='bool' data-ref="274Val">Val</dfn> = <b>true</b>) { <a class="member" href="#_ZN4llvm14MachineOperand8setIsDefEb" title='llvm::MachineOperand::setIsDef' data-ref="_ZN4llvm14MachineOperand8setIsDefEb">setIsDef</a>(!<a class="local col4 ref" href="#274Val" title='Val' data-ref="274Val">Val</a>); }</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td>  <i class="doc">/// Change a def to a use, or a use to a def.</i></td></tr>
<tr><th id="481">481</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm14MachineOperand8setIsDefEb" title='llvm::MachineOperand::setIsDef' data-ref="_ZN4llvm14MachineOperand8setIsDefEb">setIsDef</dfn>(<em>bool</em> <dfn class="local col5 decl" id="275Val" title='Val' data-type='bool' data-ref="275Val">Val</dfn> = <b>true</b>);</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14MachineOperand11setImplicitEb" title='llvm::MachineOperand::setImplicit' data-ref="_ZN4llvm14MachineOperand11setImplicitEb">setImplicit</dfn>(<em>bool</em> <dfn class="local col6 decl" id="276Val" title='Val' data-type='bool' data-ref="276Val">Val</dfn> = <b>true</b>) {</td></tr>
<tr><th id="484">484</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isReg() &amp;&amp; &quot;Wrong MachineOperand mutator&quot;) ? void (0) : __assert_fail (&quot;isReg() &amp;&amp; \&quot;Wrong MachineOperand mutator\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 484, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Wrong MachineOperand mutator"</q>);</td></tr>
<tr><th id="485">485</th><td>    <a class="member" href="#llvm::MachineOperand::IsImp" title='llvm::MachineOperand::IsImp' data-ref="llvm::MachineOperand::IsImp">IsImp</a> = <a class="local col6 ref" href="#276Val" title='Val' data-ref="276Val">Val</a>;</td></tr>
<tr><th id="486">486</th><td>  }</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</dfn>(<em>bool</em> <dfn class="local col7 decl" id="277Val" title='Val' data-type='bool' data-ref="277Val">Val</dfn> = <b>true</b>) {</td></tr>
<tr><th id="489">489</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isReg() &amp;&amp; !IsDef &amp;&amp; &quot;Wrong MachineOperand mutator&quot;) ? void (0) : __assert_fail (&quot;isReg() &amp;&amp; !IsDef &amp;&amp; \&quot;Wrong MachineOperand mutator\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 489, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="member" href="#llvm::MachineOperand::IsDef" title='llvm::MachineOperand::IsDef' data-ref="llvm::MachineOperand::IsDef">IsDef</a> &amp;&amp; <q>"Wrong MachineOperand mutator"</q>);</td></tr>
<tr><th id="490">490</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!Val || !isDebug()) &amp;&amp; &quot;Marking a debug operation as kill&quot;) ? void (0) : __assert_fail (&quot;(!Val || !isDebug()) &amp;&amp; \&quot;Marking a debug operation as kill\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 490, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col7 ref" href="#277Val" title='Val' data-ref="277Val">Val</a> || !<a class="member" href="#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>()) &amp;&amp; <q>"Marking a debug operation as kill"</q>);</td></tr>
<tr><th id="491">491</th><td>    <a class="member" href="#llvm::MachineOperand::IsDeadOrKill" title='llvm::MachineOperand::IsDeadOrKill' data-ref="llvm::MachineOperand::IsDeadOrKill">IsDeadOrKill</a> = <a class="local col7 ref" href="#277Val" title='Val' data-ref="277Val">Val</a>;</td></tr>
<tr><th id="492">492</th><td>  }</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</dfn>(<em>bool</em> <dfn class="local col8 decl" id="278Val" title='Val' data-type='bool' data-ref="278Val">Val</dfn> = <b>true</b>) {</td></tr>
<tr><th id="495">495</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isReg() &amp;&amp; IsDef &amp;&amp; &quot;Wrong MachineOperand mutator&quot;) ? void (0) : __assert_fail (&quot;isReg() &amp;&amp; IsDef &amp;&amp; \&quot;Wrong MachineOperand mutator\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 495, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="member" href="#llvm::MachineOperand::IsDef" title='llvm::MachineOperand::IsDef' data-ref="llvm::MachineOperand::IsDef">IsDef</a> &amp;&amp; <q>"Wrong MachineOperand mutator"</q>);</td></tr>
<tr><th id="496">496</th><td>    <a class="member" href="#llvm::MachineOperand::IsDeadOrKill" title='llvm::MachineOperand::IsDeadOrKill' data-ref="llvm::MachineOperand::IsDeadOrKill">IsDeadOrKill</a> = <a class="local col8 ref" href="#278Val" title='Val' data-ref="278Val">Val</a>;</td></tr>
<tr><th id="497">497</th><td>  }</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</dfn>(<em>bool</em> <dfn class="local col9 decl" id="279Val" title='Val' data-type='bool' data-ref="279Val">Val</dfn> = <b>true</b>) {</td></tr>
<tr><th id="500">500</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isReg() &amp;&amp; &quot;Wrong MachineOperand mutator&quot;) ? void (0) : __assert_fail (&quot;isReg() &amp;&amp; \&quot;Wrong MachineOperand mutator\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 500, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Wrong MachineOperand mutator"</q>);</td></tr>
<tr><th id="501">501</th><td>    <a class="member" href="#llvm::MachineOperand::IsUndef" title='llvm::MachineOperand::IsUndef' data-ref="llvm::MachineOperand::IsUndef">IsUndef</a> = <a class="local col9 ref" href="#279Val" title='Val' data-ref="279Val">Val</a>;</td></tr>
<tr><th id="502">502</th><td>  }</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm14MachineOperand14setIsRenamableEb" title='llvm::MachineOperand::setIsRenamable' data-ref="_ZN4llvm14MachineOperand14setIsRenamableEb">setIsRenamable</dfn>(<em>bool</em> <dfn class="local col0 decl" id="280Val" title='Val' data-type='bool' data-ref="280Val">Val</dfn> = <b>true</b>);</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14MachineOperand17setIsInternalReadEb" title='llvm::MachineOperand::setIsInternalRead' data-ref="_ZN4llvm14MachineOperand17setIsInternalReadEb">setIsInternalRead</dfn>(<em>bool</em> <dfn class="local col1 decl" id="281Val" title='Val' data-type='bool' data-ref="281Val">Val</dfn> = <b>true</b>) {</td></tr>
<tr><th id="507">507</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isReg() &amp;&amp; &quot;Wrong MachineOperand mutator&quot;) ? void (0) : __assert_fail (&quot;isReg() &amp;&amp; \&quot;Wrong MachineOperand mutator\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 507, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Wrong MachineOperand mutator"</q>);</td></tr>
<tr><th id="508">508</th><td>    <a class="member" href="#llvm::MachineOperand::IsInternalRead" title='llvm::MachineOperand::IsInternalRead' data-ref="llvm::MachineOperand::IsInternalRead">IsInternalRead</a> = <a class="local col1 ref" href="#281Val" title='Val' data-ref="281Val">Val</a>;</td></tr>
<tr><th id="509">509</th><td>  }</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14MachineOperand17setIsEarlyClobberEb" title='llvm::MachineOperand::setIsEarlyClobber' data-ref="_ZN4llvm14MachineOperand17setIsEarlyClobberEb">setIsEarlyClobber</dfn>(<em>bool</em> <dfn class="local col2 decl" id="282Val" title='Val' data-type='bool' data-ref="282Val">Val</dfn> = <b>true</b>) {</td></tr>
<tr><th id="512">512</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isReg() &amp;&amp; IsDef &amp;&amp; &quot;Wrong MachineOperand mutator&quot;) ? void (0) : __assert_fail (&quot;isReg() &amp;&amp; IsDef &amp;&amp; \&quot;Wrong MachineOperand mutator\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 512, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="member" href="#llvm::MachineOperand::IsDef" title='llvm::MachineOperand::IsDef' data-ref="llvm::MachineOperand::IsDef">IsDef</a> &amp;&amp; <q>"Wrong MachineOperand mutator"</q>);</td></tr>
<tr><th id="513">513</th><td>    <a class="member" href="#llvm::MachineOperand::IsEarlyClobber" title='llvm::MachineOperand::IsEarlyClobber' data-ref="llvm::MachineOperand::IsEarlyClobber">IsEarlyClobber</a> = <a class="local col2 ref" href="#282Val" title='Val' data-ref="282Val">Val</a>;</td></tr>
<tr><th id="514">514</th><td>  }</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14MachineOperand10setIsDebugEb" title='llvm::MachineOperand::setIsDebug' data-ref="_ZN4llvm14MachineOperand10setIsDebugEb">setIsDebug</dfn>(<em>bool</em> <dfn class="local col3 decl" id="283Val" title='Val' data-type='bool' data-ref="283Val">Val</dfn> = <b>true</b>) {</td></tr>
<tr><th id="517">517</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isReg() &amp;&amp; !IsDef &amp;&amp; &quot;Wrong MachineOperand mutator&quot;) ? void (0) : __assert_fail (&quot;isReg() &amp;&amp; !IsDef &amp;&amp; \&quot;Wrong MachineOperand mutator\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 517, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="member" href="#llvm::MachineOperand::IsDef" title='llvm::MachineOperand::IsDef' data-ref="llvm::MachineOperand::IsDef">IsDef</a> &amp;&amp; <q>"Wrong MachineOperand mutator"</q>);</td></tr>
<tr><th id="518">518</th><td>    <a class="member" href="#llvm::MachineOperand::IsDebug" title='llvm::MachineOperand::IsDebug' data-ref="llvm::MachineOperand::IsDebug">IsDebug</a> = <a class="local col3 ref" href="#283Val" title='Val' data-ref="283Val">Val</a>;</td></tr>
<tr><th id="519">519</th><td>  }</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="522">522</th><td><i>  // Accessors for various operand types.</i></td></tr>
<tr><th id="523">523</th><td><i>  //===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="decl def" id="_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</dfn>() <em>const</em> {</td></tr>
<tr><th id="526">526</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isImm() &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;isImm() &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 526, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="527">527</th><td>    <b>return</b> <a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::ImmVal" title='llvm::MachineOperand::(anonymous union)::ImmVal' data-ref="llvm::MachineOperand::(anonymous)::ImmVal">ImmVal</a>;</td></tr>
<tr><th id="528">528</th><td>  }</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>  <em>const</em> <a class="type" href="../IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="decl def" id="_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</dfn>() <em>const</em> {</td></tr>
<tr><th id="531">531</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isCImm() &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;isCImm() &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 531, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand6isCImmEv" title='llvm::MachineOperand::isCImm' data-ref="_ZNK4llvm14MachineOperand6isCImmEv">isCImm</a>() &amp;&amp; <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="532">532</th><td>    <b>return</b> <a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::CI" title='llvm::MachineOperand::(anonymous union)::CI' data-ref="llvm::MachineOperand::(anonymous)::CI">CI</a>;</td></tr>
<tr><th id="533">533</th><td>  }</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td>  <em>const</em> <a class="type" href="../IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a> *<dfn class="decl def" id="_ZNK4llvm14MachineOperand8getFPImmEv" title='llvm::MachineOperand::getFPImm' data-ref="_ZNK4llvm14MachineOperand8getFPImmEv">getFPImm</dfn>() <em>const</em> {</td></tr>
<tr><th id="536">536</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isFPImm() &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;isFPImm() &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 536, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand7isFPImmEv" title='llvm::MachineOperand::isFPImm' data-ref="_ZNK4llvm14MachineOperand7isFPImmEv">isFPImm</a>() &amp;&amp; <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="537">537</th><td>    <b>return</b> <a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::CFP" title='llvm::MachineOperand::(anonymous union)::CFP' data-ref="llvm::MachineOperand::(anonymous)::CFP">CFP</a>;</td></tr>
<tr><th id="538">538</th><td>  }</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>  <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl def" id="_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</dfn>() <em>const</em> {</td></tr>
<tr><th id="541">541</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isMBB() &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;isMBB() &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 541, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>() &amp;&amp; <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="542">542</th><td>    <b>return</b> <a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::MBB" title='llvm::MachineOperand::(anonymous union)::MBB' data-ref="llvm::MachineOperand::(anonymous)::MBB">MBB</a>;</td></tr>
<tr><th id="543">543</th><td>  }</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>  <em>int</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</dfn>() <em>const</em> {</td></tr>
<tr><th id="546">546</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((isFI() || isCPI() || isTargetIndex() || isJTI()) &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;(isFI() || isCPI() || isTargetIndex() || isJTI()) &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 547, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="member" href="#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() || <a class="member" href="#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>() || <a class="member" href="#_ZNK4llvm14MachineOperand13isTargetIndexEv" title='llvm::MachineOperand::isTargetIndex' data-ref="_ZNK4llvm14MachineOperand13isTargetIndexEv">isTargetIndex</a>() || <a class="member" href="#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>()) &amp;&amp;</td></tr>
<tr><th id="547">547</th><td>           <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="548">548</th><td>    <b>return</b> <a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::OffsetedInfo" title='llvm::MachineOperand::(anonymous union)::OffsetedInfo' data-ref="llvm::MachineOperand::(anonymous)::OffsetedInfo">OffsetedInfo</a>.<a class="ref" href="#llvm::MachineOperand::(anonymousunion)::(anonymous)::Val" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Val' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Val">Val</a>.<a class="ref" href="#llvm::MachineOperand::(anonymousunion)::(anonymousstruct)::(anonymous)::Index" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::(anonymous union)::Index' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymousstruct)::(anonymous)::Index">Index</a>;</td></tr>
<tr><th id="549">549</th><td>  }</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>  <em>const</em> <a class="type" href="../IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="decl def" id="_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</dfn>() <em>const</em> {</td></tr>
<tr><th id="552">552</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isGlobal() &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;isGlobal() &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 552, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>() &amp;&amp; <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="553">553</th><td>    <b>return</b> <a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::OffsetedInfo" title='llvm::MachineOperand::(anonymous union)::OffsetedInfo' data-ref="llvm::MachineOperand::(anonymous)::OffsetedInfo">OffsetedInfo</a>.<a class="ref" href="#llvm::MachineOperand::(anonymousunion)::(anonymous)::Val" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Val' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Val">Val</a>.<a class="ref" href="#llvm::MachineOperand::(anonymousunion)::(anonymousstruct)::(anonymous)::GV" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::(anonymous union)::GV' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymousstruct)::(anonymous)::GV">GV</a>;</td></tr>
<tr><th id="554">554</th><td>  }</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td>  <em>const</em> <a class="type" href="../IR/Constants.h.html#llvm::BlockAddress" title='llvm::BlockAddress' data-ref="llvm::BlockAddress">BlockAddress</a> *<dfn class="decl def" id="_ZNK4llvm14MachineOperand15getBlockAddressEv" title='llvm::MachineOperand::getBlockAddress' data-ref="_ZNK4llvm14MachineOperand15getBlockAddressEv">getBlockAddress</dfn>() <em>const</em> {</td></tr>
<tr><th id="557">557</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isBlockAddress() &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;isBlockAddress() &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 557, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand14isBlockAddressEv" title='llvm::MachineOperand::isBlockAddress' data-ref="_ZNK4llvm14MachineOperand14isBlockAddressEv">isBlockAddress</a>() &amp;&amp; <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="558">558</th><td>    <b>return</b> <a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::OffsetedInfo" title='llvm::MachineOperand::(anonymous union)::OffsetedInfo' data-ref="llvm::MachineOperand::(anonymous)::OffsetedInfo">OffsetedInfo</a>.<a class="ref" href="#llvm::MachineOperand::(anonymousunion)::(anonymous)::Val" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Val' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Val">Val</a>.<a class="ref" href="#llvm::MachineOperand::(anonymousunion)::(anonymousstruct)::(anonymous)::BA" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::(anonymous union)::BA' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymousstruct)::(anonymous)::BA">BA</a>;</td></tr>
<tr><th id="559">559</th><td>  }</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td>  <a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="decl def" id="_ZNK4llvm14MachineOperand11getMCSymbolEv" title='llvm::MachineOperand::getMCSymbol' data-ref="_ZNK4llvm14MachineOperand11getMCSymbolEv">getMCSymbol</dfn>() <em>const</em> {</td></tr>
<tr><th id="562">562</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isMCSymbol() &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;isMCSymbol() &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 562, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand10isMCSymbolEv" title='llvm::MachineOperand::isMCSymbol' data-ref="_ZNK4llvm14MachineOperand10isMCSymbolEv">isMCSymbol</a>() &amp;&amp; <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="563">563</th><td>    <b>return</b> <a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::Sym" title='llvm::MachineOperand::(anonymous union)::Sym' data-ref="llvm::MachineOperand::(anonymous)::Sym">Sym</a>;</td></tr>
<tr><th id="564">564</th><td>  }</td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand11getCFIIndexEv" title='llvm::MachineOperand::getCFIIndex' data-ref="_ZNK4llvm14MachineOperand11getCFIIndexEv">getCFIIndex</dfn>() <em>const</em> {</td></tr>
<tr><th id="567">567</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isCFIIndex() &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;isCFIIndex() &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 567, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand10isCFIIndexEv" title='llvm::MachineOperand::isCFIIndex' data-ref="_ZNK4llvm14MachineOperand10isCFIIndexEv">isCFIIndex</a>() &amp;&amp; <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="568">568</th><td>    <b>return</b> <a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::CFIIndex" title='llvm::MachineOperand::(anonymous union)::CFIIndex' data-ref="llvm::MachineOperand::(anonymous)::CFIIndex">CFIIndex</a>;</td></tr>
<tr><th id="569">569</th><td>  }</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td>  <span class="namespace">Intrinsic::</span><a class="type" href="../IR/GlobalValue.h.html#llvm::Intrinsic::ID" title='llvm::Intrinsic::ID' data-ref="llvm::Intrinsic::ID">ID</a> <dfn class="decl def" id="_ZNK4llvm14MachineOperand14getIntrinsicIDEv" title='llvm::MachineOperand::getIntrinsicID' data-ref="_ZNK4llvm14MachineOperand14getIntrinsicIDEv">getIntrinsicID</dfn>() <em>const</em> {</td></tr>
<tr><th id="572">572</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isIntrinsicID() &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;isIntrinsicID() &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 572, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand13isIntrinsicIDEv" title='llvm::MachineOperand::isIntrinsicID' data-ref="_ZNK4llvm14MachineOperand13isIntrinsicIDEv">isIntrinsicID</a>() &amp;&amp; <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="573">573</th><td>    <b>return</b> <a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::IntrinsicID" title='llvm::MachineOperand::(anonymous union)::IntrinsicID' data-ref="llvm::MachineOperand::(anonymous)::IntrinsicID">IntrinsicID</a>;</td></tr>
<tr><th id="574">574</th><td>  }</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand12getPredicateEv" title='llvm::MachineOperand::getPredicate' data-ref="_ZNK4llvm14MachineOperand12getPredicateEv">getPredicate</dfn>() <em>const</em> {</td></tr>
<tr><th id="577">577</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isPredicate() &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;isPredicate() &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 577, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand11isPredicateEv" title='llvm::MachineOperand::isPredicate' data-ref="_ZNK4llvm14MachineOperand11isPredicateEv">isPredicate</a>() &amp;&amp; <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="578">578</th><td>    <b>return</b> <a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::Pred" title='llvm::MachineOperand::(anonymous union)::Pred' data-ref="llvm::MachineOperand::(anonymous)::Pred">Pred</a>;</td></tr>
<tr><th id="579">579</th><td>  }</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>  <i class="doc">/// Return the offset from the symbol in this operand. This always returns 0</i></td></tr>
<tr><th id="582">582</th><td><i class="doc">  /// for ExternalSymbol operands.</i></td></tr>
<tr><th id="583">583</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="decl def" id="_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</dfn>() <em>const</em> {</td></tr>
<tr><th id="584">584</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((isGlobal() || isSymbol() || isMCSymbol() || isCPI() || isTargetIndex() || isBlockAddress()) &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;(isGlobal() || isSymbol() || isMCSymbol() || isCPI() || isTargetIndex() || isBlockAddress()) &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 586, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="member" href="#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>() || <a class="member" href="#_ZNK4llvm14MachineOperand8isSymbolEv" title='llvm::MachineOperand::isSymbol' data-ref="_ZNK4llvm14MachineOperand8isSymbolEv">isSymbol</a>() || <a class="member" href="#_ZNK4llvm14MachineOperand10isMCSymbolEv" title='llvm::MachineOperand::isMCSymbol' data-ref="_ZNK4llvm14MachineOperand10isMCSymbolEv">isMCSymbol</a>() || <a class="member" href="#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>() ||</td></tr>
<tr><th id="585">585</th><td>            <a class="member" href="#_ZNK4llvm14MachineOperand13isTargetIndexEv" title='llvm::MachineOperand::isTargetIndex' data-ref="_ZNK4llvm14MachineOperand13isTargetIndexEv">isTargetIndex</a>() || <a class="member" href="#_ZNK4llvm14MachineOperand14isBlockAddressEv" title='llvm::MachineOperand::isBlockAddress' data-ref="_ZNK4llvm14MachineOperand14isBlockAddressEv">isBlockAddress</a>()) &amp;&amp;</td></tr>
<tr><th id="586">586</th><td>           <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="587">587</th><td>    <b>return</b> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>(<a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::OffsetedInfo" title='llvm::MachineOperand::(anonymous union)::OffsetedInfo' data-ref="llvm::MachineOperand::(anonymous)::OffsetedInfo">OffsetedInfo</a>.<a class="ref" href="#llvm::MachineOperand::(anonymousunion)::(anonymous)::OffsetHi" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::OffsetHi' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::OffsetHi">OffsetHi</a>) &lt;&lt; <var>32</var>) |</td></tr>
<tr><th id="588">588</th><td>           <a class="member" href="#llvm::MachineOperand::SmallContents" title='llvm::MachineOperand::SmallContents' data-ref="llvm::MachineOperand::SmallContents">SmallContents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::OffsetLo" title='llvm::MachineOperand::(anonymous union)::OffsetLo' data-ref="llvm::MachineOperand::(anonymous)::OffsetLo">OffsetLo</a>;</td></tr>
<tr><th id="589">589</th><td>  }</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td>  <em>const</em> <em>char</em> *<dfn class="decl def" id="_ZNK4llvm14MachineOperand13getSymbolNameEv" title='llvm::MachineOperand::getSymbolName' data-ref="_ZNK4llvm14MachineOperand13getSymbolNameEv">getSymbolName</dfn>() <em>const</em> {</td></tr>
<tr><th id="592">592</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isSymbol() &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;isSymbol() &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 592, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand8isSymbolEv" title='llvm::MachineOperand::isSymbol' data-ref="_ZNK4llvm14MachineOperand8isSymbolEv">isSymbol</a>() &amp;&amp; <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="593">593</th><td>    <b>return</b> <a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::OffsetedInfo" title='llvm::MachineOperand::(anonymous union)::OffsetedInfo' data-ref="llvm::MachineOperand::(anonymous)::OffsetedInfo">OffsetedInfo</a>.<a class="ref" href="#llvm::MachineOperand::(anonymousunion)::(anonymous)::Val" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Val' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Val">Val</a>.<a class="ref" href="#llvm::MachineOperand::(anonymousunion)::(anonymousstruct)::(anonymous)::SymbolName" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::(anonymous union)::SymbolName' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymousstruct)::(anonymous)::SymbolName">SymbolName</a>;</td></tr>
<tr><th id="594">594</th><td>  }</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>  <i class="doc">/// clobbersPhysReg - Returns true if this RegMask clobbers PhysReg.</i></td></tr>
<tr><th id="597">597</th><td><i class="doc">  /// It is sometimes necessary to detach the register mask pointer from its</i></td></tr>
<tr><th id="598">598</th><td><i class="doc">  /// machine operand. This static method can be used for such detached bit</i></td></tr>
<tr><th id="599">599</th><td><i class="doc">  /// mask pointers.</i></td></tr>
<tr><th id="600">600</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm14MachineOperand15clobbersPhysRegEPKjj" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZN4llvm14MachineOperand15clobbersPhysRegEPKjj">clobbersPhysReg</dfn>(<em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col4 decl" id="284RegMask" title='RegMask' data-type='const uint32_t *' data-ref="284RegMask">RegMask</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="285PhysReg" title='PhysReg' data-type='unsigned int' data-ref="285PhysReg">PhysReg</dfn>) {</td></tr>
<tr><th id="601">601</th><td>    <i>// See TargetRegisterInfo.h.</i></td></tr>
<tr><th id="602">602</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PhysReg &lt; (1u &lt;&lt; 30) &amp;&amp; &quot;Not a physical register&quot;) ? void (0) : __assert_fail (&quot;PhysReg &lt; (1u &lt;&lt; 30) &amp;&amp; \&quot;Not a physical register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 602, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#285PhysReg" title='PhysReg' data-ref="285PhysReg">PhysReg</a> &lt; (<var>1u</var> &lt;&lt; <var>30</var>) &amp;&amp; <q>"Not a physical register"</q>);</td></tr>
<tr><th id="603">603</th><td>    <b>return</b> !(<a class="local col4 ref" href="#284RegMask" title='RegMask' data-ref="284RegMask">RegMask</a>[<a class="local col5 ref" href="#285PhysReg" title='PhysReg' data-ref="285PhysReg">PhysReg</a> / <var>32</var>] &amp; (<var>1u</var> &lt;&lt; <a class="local col5 ref" href="#285PhysReg" title='PhysReg' data-ref="285PhysReg">PhysReg</a> % <var>32</var>));</td></tr>
<tr><th id="604">604</th><td>  }</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td>  <i class="doc">/// clobbersPhysReg - Returns true if this RegMask operand clobbers PhysReg.</i></td></tr>
<tr><th id="607">607</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand15clobbersPhysRegEj" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZNK4llvm14MachineOperand15clobbersPhysRegEj">clobbersPhysReg</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="286PhysReg" title='PhysReg' data-type='unsigned int' data-ref="286PhysReg">PhysReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="608">608</th><td>     <b>return</b> <a class="member" href="#_ZN4llvm14MachineOperand15clobbersPhysRegEPKjj" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZN4llvm14MachineOperand15clobbersPhysRegEPKjj">clobbersPhysReg</a>(<a class="member" href="#_ZNK4llvm14MachineOperand10getRegMaskEv" title='llvm::MachineOperand::getRegMask' data-ref="_ZNK4llvm14MachineOperand10getRegMaskEv">getRegMask</a>(), <a class="local col6 ref" href="#286PhysReg" title='PhysReg' data-ref="286PhysReg">PhysReg</a>);</td></tr>
<tr><th id="609">609</th><td>  }</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td>  <i class="doc">/// getRegMask - Returns a bit mask of registers preserved by this RegMask</i></td></tr>
<tr><th id="612">612</th><td><i class="doc">  /// operand.</i></td></tr>
<tr><th id="613">613</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="decl def" id="_ZNK4llvm14MachineOperand10getRegMaskEv" title='llvm::MachineOperand::getRegMask' data-ref="_ZNK4llvm14MachineOperand10getRegMaskEv">getRegMask</dfn>() <em>const</em> {</td></tr>
<tr><th id="614">614</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isRegMask() &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;isRegMask() &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 614, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>() &amp;&amp; <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="615">615</th><td>    <b>return</b> <a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::RegMask" title='llvm::MachineOperand::(anonymous union)::RegMask' data-ref="llvm::MachineOperand::(anonymous)::RegMask">RegMask</a>;</td></tr>
<tr><th id="616">616</th><td>  }</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>  <i class="doc">/// Returns number of elements needed for a regmask array.</i></td></tr>
<tr><th id="619">619</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm14MachineOperand14getRegMaskSizeEj" title='llvm::MachineOperand::getRegMaskSize' data-ref="_ZN4llvm14MachineOperand14getRegMaskSizeEj">getRegMaskSize</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="287NumRegs" title='NumRegs' data-type='unsigned int' data-ref="287NumRegs">NumRegs</dfn>) {</td></tr>
<tr><th id="620">620</th><td>    <b>return</b> (<a class="local col7 ref" href="#287NumRegs" title='NumRegs' data-ref="287NumRegs">NumRegs</a> + <var>31</var>) / <var>32</var>;</td></tr>
<tr><th id="621">621</th><td>  }</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>  <i class="doc">/// getRegLiveOut - Returns a bit mask of live-out registers.</i></td></tr>
<tr><th id="624">624</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="decl def" id="_ZNK4llvm14MachineOperand13getRegLiveOutEv" title='llvm::MachineOperand::getRegLiveOut' data-ref="_ZNK4llvm14MachineOperand13getRegLiveOutEv">getRegLiveOut</dfn>() <em>const</em> {</td></tr>
<tr><th id="625">625</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isRegLiveOut() &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;isRegLiveOut() &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 625, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand12isRegLiveOutEv" title='llvm::MachineOperand::isRegLiveOut' data-ref="_ZNK4llvm14MachineOperand12isRegLiveOutEv">isRegLiveOut</a>() &amp;&amp; <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="626">626</th><td>    <b>return</b> <a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::RegMask" title='llvm::MachineOperand::(anonymous union)::RegMask' data-ref="llvm::MachineOperand::(anonymous)::RegMask">RegMask</a>;</td></tr>
<tr><th id="627">627</th><td>  }</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td>  <em>const</em> <a class="type" href="../IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="decl def" id="_ZNK4llvm14MachineOperand11getMetadataEv" title='llvm::MachineOperand::getMetadata' data-ref="_ZNK4llvm14MachineOperand11getMetadataEv">getMetadata</dfn>() <em>const</em> {</td></tr>
<tr><th id="630">630</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isMetadata() &amp;&amp; &quot;Wrong MachineOperand accessor&quot;) ? void (0) : __assert_fail (&quot;isMetadata() &amp;&amp; \&quot;Wrong MachineOperand accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 630, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand10isMetadataEv" title='llvm::MachineOperand::isMetadata' data-ref="_ZNK4llvm14MachineOperand10isMetadataEv">isMetadata</a>() &amp;&amp; <q>"Wrong MachineOperand accessor"</q>);</td></tr>
<tr><th id="631">631</th><td>    <b>return</b> <a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::MD" title='llvm::MachineOperand::(anonymous union)::MD' data-ref="llvm::MachineOperand::(anonymous)::MD">MD</a>;</td></tr>
<tr><th id="632">632</th><td>  }</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="635">635</th><td><i>  // Mutators for various operand types.</i></td></tr>
<tr><th id="636">636</th><td><i>  //===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="288immVal" title='immVal' data-type='int64_t' data-ref="288immVal">immVal</dfn>) {</td></tr>
<tr><th id="639">639</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isImm() &amp;&amp; &quot;Wrong MachineOperand mutator&quot;) ? void (0) : __assert_fail (&quot;isImm() &amp;&amp; \&quot;Wrong MachineOperand mutator\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 639, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <q>"Wrong MachineOperand mutator"</q>);</td></tr>
<tr><th id="640">640</th><td>    <a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::ImmVal" title='llvm::MachineOperand::(anonymous union)::ImmVal' data-ref="llvm::MachineOperand::(anonymous)::ImmVal">ImmVal</a> = <a class="local col8 ref" href="#288immVal" title='immVal' data-ref="288immVal">immVal</a>;</td></tr>
<tr><th id="641">641</th><td>  }</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14MachineOperand7setCImmEPKNS_11ConstantIntE" title='llvm::MachineOperand::setCImm' data-ref="_ZN4llvm14MachineOperand7setCImmEPKNS_11ConstantIntE">setCImm</dfn>(<em>const</em> <a class="type" href="../IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col9 decl" id="289CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="289CI">CI</dfn>) {</td></tr>
<tr><th id="644">644</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isCImm() &amp;&amp; &quot;Wrong MachineOperand mutator&quot;) ? void (0) : __assert_fail (&quot;isCImm() &amp;&amp; \&quot;Wrong MachineOperand mutator\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 644, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand6isCImmEv" title='llvm::MachineOperand::isCImm' data-ref="_ZNK4llvm14MachineOperand6isCImmEv">isCImm</a>() &amp;&amp; <q>"Wrong MachineOperand mutator"</q>);</td></tr>
<tr><th id="645">645</th><td>    <a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::CI" title='llvm::MachineOperand::(anonymous union)::CI' data-ref="llvm::MachineOperand::(anonymous)::CI">CI</a> = <a class="local col9 ref" href="#289CI" title='CI' data-ref="289CI">CI</a>;</td></tr>
<tr><th id="646">646</th><td>  }</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14MachineOperand8setFPImmEPKNS_10ConstantFPE" title='llvm::MachineOperand::setFPImm' data-ref="_ZN4llvm14MachineOperand8setFPImmEPKNS_10ConstantFPE">setFPImm</dfn>(<em>const</em> <a class="type" href="../IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a> *<dfn class="local col0 decl" id="290CFP" title='CFP' data-type='const llvm::ConstantFP *' data-ref="290CFP">CFP</dfn>) {</td></tr>
<tr><th id="649">649</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isFPImm() &amp;&amp; &quot;Wrong MachineOperand mutator&quot;) ? void (0) : __assert_fail (&quot;isFPImm() &amp;&amp; \&quot;Wrong MachineOperand mutator\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 649, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand7isFPImmEv" title='llvm::MachineOperand::isFPImm' data-ref="_ZNK4llvm14MachineOperand7isFPImmEv">isFPImm</a>() &amp;&amp; <q>"Wrong MachineOperand mutator"</q>);</td></tr>
<tr><th id="650">650</th><td>    <a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::CFP" title='llvm::MachineOperand::(anonymous union)::CFP' data-ref="llvm::MachineOperand::(anonymous)::CFP">CFP</a> = <a class="local col0 ref" href="#290CFP" title='CFP' data-ref="290CFP">CFP</a>;</td></tr>
<tr><th id="651">651</th><td>  }</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14MachineOperand9setOffsetEl" title='llvm::MachineOperand::setOffset' data-ref="_ZN4llvm14MachineOperand9setOffsetEl">setOffset</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="291Offset" title='Offset' data-type='int64_t' data-ref="291Offset">Offset</dfn>) {</td></tr>
<tr><th id="654">654</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((isGlobal() || isSymbol() || isMCSymbol() || isCPI() || isTargetIndex() || isBlockAddress()) &amp;&amp; &quot;Wrong MachineOperand mutator&quot;) ? void (0) : __assert_fail (&quot;(isGlobal() || isSymbol() || isMCSymbol() || isCPI() || isTargetIndex() || isBlockAddress()) &amp;&amp; \&quot;Wrong MachineOperand mutator\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 656, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="member" href="#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>() || <a class="member" href="#_ZNK4llvm14MachineOperand8isSymbolEv" title='llvm::MachineOperand::isSymbol' data-ref="_ZNK4llvm14MachineOperand8isSymbolEv">isSymbol</a>() || <a class="member" href="#_ZNK4llvm14MachineOperand10isMCSymbolEv" title='llvm::MachineOperand::isMCSymbol' data-ref="_ZNK4llvm14MachineOperand10isMCSymbolEv">isMCSymbol</a>() || <a class="member" href="#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>() ||</td></tr>
<tr><th id="655">655</th><td>            <a class="member" href="#_ZNK4llvm14MachineOperand13isTargetIndexEv" title='llvm::MachineOperand::isTargetIndex' data-ref="_ZNK4llvm14MachineOperand13isTargetIndexEv">isTargetIndex</a>() || <a class="member" href="#_ZNK4llvm14MachineOperand14isBlockAddressEv" title='llvm::MachineOperand::isBlockAddress' data-ref="_ZNK4llvm14MachineOperand14isBlockAddressEv">isBlockAddress</a>()) &amp;&amp;</td></tr>
<tr><th id="656">656</th><td>           <q>"Wrong MachineOperand mutator"</q>);</td></tr>
<tr><th id="657">657</th><td>    <a class="member" href="#llvm::MachineOperand::SmallContents" title='llvm::MachineOperand::SmallContents' data-ref="llvm::MachineOperand::SmallContents">SmallContents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::OffsetLo" title='llvm::MachineOperand::(anonymous union)::OffsetLo' data-ref="llvm::MachineOperand::(anonymous)::OffsetLo">OffsetLo</a> = <em>unsigned</em>(<a class="local col1 ref" href="#291Offset" title='Offset' data-ref="291Offset">Offset</a>);</td></tr>
<tr><th id="658">658</th><td>    <a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::OffsetedInfo" title='llvm::MachineOperand::(anonymous union)::OffsetedInfo' data-ref="llvm::MachineOperand::(anonymous)::OffsetedInfo">OffsetedInfo</a>.<a class="ref" href="#llvm::MachineOperand::(anonymousunion)::(anonymous)::OffsetHi" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::OffsetHi' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::OffsetHi">OffsetHi</a> = <em>int</em>(<a class="local col1 ref" href="#291Offset" title='Offset' data-ref="291Offset">Offset</a> &gt;&gt; <var>32</var>);</td></tr>
<tr><th id="659">659</th><td>  }</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14MachineOperand8setIndexEi" title='llvm::MachineOperand::setIndex' data-ref="_ZN4llvm14MachineOperand8setIndexEi">setIndex</dfn>(<em>int</em> <dfn class="local col2 decl" id="292Idx" title='Idx' data-type='int' data-ref="292Idx">Idx</dfn>) {</td></tr>
<tr><th id="662">662</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((isFI() || isCPI() || isTargetIndex() || isJTI()) &amp;&amp; &quot;Wrong MachineOperand mutator&quot;) ? void (0) : __assert_fail (&quot;(isFI() || isCPI() || isTargetIndex() || isJTI()) &amp;&amp; \&quot;Wrong MachineOperand mutator\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 663, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="member" href="#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() || <a class="member" href="#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>() || <a class="member" href="#_ZNK4llvm14MachineOperand13isTargetIndexEv" title='llvm::MachineOperand::isTargetIndex' data-ref="_ZNK4llvm14MachineOperand13isTargetIndexEv">isTargetIndex</a>() || <a class="member" href="#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>()) &amp;&amp;</td></tr>
<tr><th id="663">663</th><td>           <q>"Wrong MachineOperand mutator"</q>);</td></tr>
<tr><th id="664">664</th><td>    <a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::OffsetedInfo" title='llvm::MachineOperand::(anonymous union)::OffsetedInfo' data-ref="llvm::MachineOperand::(anonymous)::OffsetedInfo">OffsetedInfo</a>.<a class="ref" href="#llvm::MachineOperand::(anonymousunion)::(anonymous)::Val" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Val' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Val">Val</a>.<a class="ref" href="#llvm::MachineOperand::(anonymousunion)::(anonymousstruct)::(anonymous)::Index" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::(anonymous union)::Index' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymousstruct)::(anonymous)::Index">Index</a> = <a class="local col2 ref" href="#292Idx" title='Idx' data-ref="292Idx">Idx</a>;</td></tr>
<tr><th id="665">665</th><td>  }</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14MachineOperand11setMetadataEPKNS_6MDNodeE" title='llvm::MachineOperand::setMetadata' data-ref="_ZN4llvm14MachineOperand11setMetadataEPKNS_6MDNodeE">setMetadata</dfn>(<em>const</em> <a class="type" href="../IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col3 decl" id="293MD" title='MD' data-type='const llvm::MDNode *' data-ref="293MD">MD</dfn>) {</td></tr>
<tr><th id="668">668</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isMetadata() &amp;&amp; &quot;Wrong MachineOperand mutator&quot;) ? void (0) : __assert_fail (&quot;isMetadata() &amp;&amp; \&quot;Wrong MachineOperand mutator\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 668, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand10isMetadataEv" title='llvm::MachineOperand::isMetadata' data-ref="_ZNK4llvm14MachineOperand10isMetadataEv">isMetadata</a>() &amp;&amp; <q>"Wrong MachineOperand mutator"</q>);</td></tr>
<tr><th id="669">669</th><td>    <a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::MD" title='llvm::MachineOperand::(anonymous union)::MD' data-ref="llvm::MachineOperand::(anonymous)::MD">MD</a> = <a class="local col3 ref" href="#293MD" title='MD' data-ref="293MD">MD</a>;</td></tr>
<tr><th id="670">670</th><td>  }</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE" title='llvm::MachineOperand::setMBB' data-ref="_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE">setMBB</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="294MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="294MBB">MBB</dfn>) {</td></tr>
<tr><th id="673">673</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isMBB() &amp;&amp; &quot;Wrong MachineOperand mutator&quot;) ? void (0) : __assert_fail (&quot;isMBB() &amp;&amp; \&quot;Wrong MachineOperand mutator\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 673, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>() &amp;&amp; <q>"Wrong MachineOperand mutator"</q>);</td></tr>
<tr><th id="674">674</th><td>    <a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::MBB" title='llvm::MachineOperand::(anonymous union)::MBB' data-ref="llvm::MachineOperand::(anonymous)::MBB">MBB</a> = <a class="local col4 ref" href="#294MBB" title='MBB' data-ref="294MBB">MBB</a>;</td></tr>
<tr><th id="675">675</th><td>  }</td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td>  <i class="doc">/// Sets value of register mask operand referencing Mask.  The</i></td></tr>
<tr><th id="678">678</th><td><i class="doc">  /// operand does not take ownership of the memory referenced by Mask, it must</i></td></tr>
<tr><th id="679">679</th><td><i class="doc">  /// remain valid for the lifetime of the operand. See CreateRegMask().</i></td></tr>
<tr><th id="680">680</th><td><i class="doc">  /// Any physreg with a 0 bit in the mask is clobbered by the instruction.</i></td></tr>
<tr><th id="681">681</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14MachineOperand10setRegMaskEPKj" title='llvm::MachineOperand::setRegMask' data-ref="_ZN4llvm14MachineOperand10setRegMaskEPKj">setRegMask</dfn>(<em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col5 decl" id="295RegMaskPtr" title='RegMaskPtr' data-type='const uint32_t *' data-ref="295RegMaskPtr">RegMaskPtr</dfn>) {</td></tr>
<tr><th id="682">682</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isRegMask() &amp;&amp; &quot;Wrong MachineOperand mutator&quot;) ? void (0) : __assert_fail (&quot;isRegMask() &amp;&amp; \&quot;Wrong MachineOperand mutator\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 682, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>() &amp;&amp; <q>"Wrong MachineOperand mutator"</q>);</td></tr>
<tr><th id="683">683</th><td>    <a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::RegMask" title='llvm::MachineOperand::(anonymous union)::RegMask' data-ref="llvm::MachineOperand::(anonymous)::RegMask">RegMask</a> = <a class="local col5 ref" href="#295RegMaskPtr" title='RegMaskPtr' data-ref="295RegMaskPtr">RegMaskPtr</a>;</td></tr>
<tr><th id="684">684</th><td>  }</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="687">687</th><td><i>  // Other methods.</i></td></tr>
<tr><th id="688">688</th><td><i>  //===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="689">689</th><td><i></i></td></tr>
<tr><th id="690">690</th><td><i>  /// Returns true if this operand is identical to the specified operand except</i></td></tr>
<tr><th id="691">691</th><td><i>  /// for liveness related flags (isKill, isUndef and isDead). Note that this</i></td></tr>
<tr><th id="692">692</th><td><i>  /// should stay in sync with the hash_value overload below.</i></td></tr>
<tr><th id="693">693</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</dfn>(<em>const</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="296Other" title='Other' data-type='const llvm::MachineOperand &amp;' data-ref="296Other">Other</dfn>) <em>const</em>;</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>  <i class="doc">/// MachineOperand hash_value overload.</i></td></tr>
<tr><th id="696">696</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="697">697</th><td><i class="doc">  /// Note that this includes the same information in the hash that</i></td></tr>
<tr><th id="698">698</th><td><i class="doc">  /// isIdenticalTo uses for comparison. It is thus suited for use in hash</i></td></tr>
<tr><th id="699">699</th><td><i class="doc">  /// tables which use that function for equality comparisons only. This must</i></td></tr>
<tr><th id="700">700</th><td><i class="doc">  /// stay exactly in sync with isIdenticalTo above.</i></td></tr>
<tr><th id="701">701</th><td>  <b>friend</b> <a class="type" href="../ADT/Hashing.h.html#llvm::hash_code" title='llvm::hash_code' data-ref="llvm::hash_code">hash_code</a> <dfn class="decl" id="_ZN4llvm10hash_valueERKNS_14MachineOperandE" title='llvm::hash_value' data-ref="_ZN4llvm10hash_valueERKNS_14MachineOperandE">hash_value</dfn>(<em>const</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="297MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="297MO">MO</dfn>);</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>  <i class="doc">/// ChangeToImmediate - Replace this operand with a new immediate operand of</i></td></tr>
<tr><th id="704">704</th><td><i class="doc">  /// the specified value.  If an operand is known to be an immediate already,</i></td></tr>
<tr><th id="705">705</th><td><i class="doc">  /// the setImm method should be used.</i></td></tr>
<tr><th id="706">706</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="298ImmVal" title='ImmVal' data-type='int64_t' data-ref="298ImmVal">ImmVal</dfn>);</td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td>  <i class="doc">/// ChangeToFPImmediate - Replace this operand with a new FP immediate operand</i></td></tr>
<tr><th id="709">709</th><td><i class="doc">  /// of the specified value.  If an operand is known to be an FP immediate</i></td></tr>
<tr><th id="710">710</th><td><i class="doc">  /// already, the setFPImm method should be used.</i></td></tr>
<tr><th id="711">711</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm14MachineOperand19ChangeToFPImmediateEPKNS_10ConstantFPE" title='llvm::MachineOperand::ChangeToFPImmediate' data-ref="_ZN4llvm14MachineOperand19ChangeToFPImmediateEPKNS_10ConstantFPE">ChangeToFPImmediate</dfn>(<em>const</em> <a class="type" href="../IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a> *<dfn class="local col9 decl" id="299FPImm" title='FPImm' data-type='const llvm::ConstantFP *' data-ref="299FPImm">FPImm</dfn>);</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td>  <i class="doc">/// ChangeToES - Replace this operand with a new external symbol operand.</i></td></tr>
<tr><th id="714">714</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm14MachineOperand10ChangeToESEPKch" title='llvm::MachineOperand::ChangeToES' data-ref="_ZN4llvm14MachineOperand10ChangeToESEPKch">ChangeToES</dfn>(<em>const</em> <em>char</em> *<dfn class="local col0 decl" id="300SymName" title='SymName' data-type='const char *' data-ref="300SymName">SymName</dfn>, <em>unsigned</em> <em>char</em> <dfn class="local col1 decl" id="301TargetFlags" title='TargetFlags' data-type='unsigned char' data-ref="301TargetFlags">TargetFlags</dfn> = <var>0</var>);</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>  <i class="doc">/// ChangeToGA - Replace this operand with a new global address operand.</i></td></tr>
<tr><th id="717">717</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm14MachineOperand10ChangeToGAEPKNS_11GlobalValueElh" title='llvm::MachineOperand::ChangeToGA' data-ref="_ZN4llvm14MachineOperand10ChangeToGAEPKNS_11GlobalValueElh">ChangeToGA</dfn>(<em>const</em> <a class="type" href="../IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col2 decl" id="302GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="302GV">GV</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="303Offset" title='Offset' data-type='int64_t' data-ref="303Offset">Offset</dfn>,</td></tr>
<tr><th id="718">718</th><td>                  <em>unsigned</em> <em>char</em> <dfn class="local col4 decl" id="304TargetFlags" title='TargetFlags' data-type='unsigned char' data-ref="304TargetFlags">TargetFlags</dfn> = <var>0</var>);</td></tr>
<tr><th id="719">719</th><td></td></tr>
<tr><th id="720">720</th><td>  <i class="doc">/// ChangeToMCSymbol - Replace this operand with a new MC symbol operand.</i></td></tr>
<tr><th id="721">721</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm14MachineOperand16ChangeToMCSymbolEPNS_8MCSymbolE" title='llvm::MachineOperand::ChangeToMCSymbol' data-ref="_ZN4llvm14MachineOperand16ChangeToMCSymbolEPNS_8MCSymbolE">ChangeToMCSymbol</dfn>(<a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col5 decl" id="305Sym" title='Sym' data-type='llvm::MCSymbol *' data-ref="305Sym">Sym</dfn>);</td></tr>
<tr><th id="722">722</th><td></td></tr>
<tr><th id="723">723</th><td>  <i class="doc">/// Replace this operand with a frame index.</i></td></tr>
<tr><th id="724">724</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm14MachineOperand18ChangeToFrameIndexEi" title='llvm::MachineOperand::ChangeToFrameIndex' data-ref="_ZN4llvm14MachineOperand18ChangeToFrameIndexEi">ChangeToFrameIndex</dfn>(<em>int</em> <dfn class="local col6 decl" id="306Idx" title='Idx' data-type='int' data-ref="306Idx">Idx</dfn>);</td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td>  <i class="doc">/// Replace this operand with a target index.</i></td></tr>
<tr><th id="727">727</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm14MachineOperand19ChangeToTargetIndexEjlh" title='llvm::MachineOperand::ChangeToTargetIndex' data-ref="_ZN4llvm14MachineOperand19ChangeToTargetIndexEjlh">ChangeToTargetIndex</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="307Idx" title='Idx' data-type='unsigned int' data-ref="307Idx">Idx</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="308Offset" title='Offset' data-type='int64_t' data-ref="308Offset">Offset</dfn>,</td></tr>
<tr><th id="728">728</th><td>                           <em>unsigned</em> <em>char</em> <dfn class="local col9 decl" id="309TargetFlags" title='TargetFlags' data-type='unsigned char' data-ref="309TargetFlags">TargetFlags</dfn> = <var>0</var>);</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td>  <i class="doc">/// ChangeToRegister - Replace this operand with a new register operand of</i></td></tr>
<tr><th id="731">731</th><td><i class="doc">  /// the specified value.  If an operand is known to be an register already,</i></td></tr>
<tr><th id="732">732</th><td><i class="doc">  /// the setReg method should be used.</i></td></tr>
<tr><th id="733">733</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="310Reg" title='Reg' data-type='unsigned int' data-ref="310Reg">Reg</dfn>, <em>bool</em> <dfn class="local col1 decl" id="311isDef" title='isDef' data-type='bool' data-ref="311isDef">isDef</dfn>, <em>bool</em> <dfn class="local col2 decl" id="312isImp" title='isImp' data-type='bool' data-ref="312isImp">isImp</dfn> = <b>false</b>,</td></tr>
<tr><th id="734">734</th><td>                        <em>bool</em> <dfn class="local col3 decl" id="313isKill" title='isKill' data-type='bool' data-ref="313isKill">isKill</dfn> = <b>false</b>, <em>bool</em> <dfn class="local col4 decl" id="314isDead" title='isDead' data-type='bool' data-ref="314isDead">isDead</dfn> = <b>false</b>,</td></tr>
<tr><th id="735">735</th><td>                        <em>bool</em> <dfn class="local col5 decl" id="315isUndef" title='isUndef' data-type='bool' data-ref="315isUndef">isUndef</dfn> = <b>false</b>, <em>bool</em> <dfn class="local col6 decl" id="316isDebug" title='isDebug' data-type='bool' data-ref="316isDebug">isDebug</dfn> = <b>false</b>);</td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="738">738</th><td><i>  // Construction methods.</i></td></tr>
<tr><th id="739">739</th><td><i>  //===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td>  <em>static</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="decl def" id="_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="317Val" title='Val' data-type='int64_t' data-ref="317Val">Val</dfn>) {</td></tr>
<tr><th id="742">742</th><td>    <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col8 decl" id="318Op" title='Op' data-type='llvm::MachineOperand' data-ref="318Op">Op</dfn><a class="ref" href="#_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE">(</a><a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_Immediate" title='llvm::MachineOperand::MachineOperandType::MO_Immediate' data-ref="llvm::MachineOperand::MachineOperandType::MO_Immediate">MO_Immediate</a>);</td></tr>
<tr><th id="743">743</th><td>    <a class="local col8 ref" href="#318Op" title='Op' data-ref="318Op">Op</a>.<a class="member" href="#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col7 ref" href="#317Val" title='Val' data-ref="317Val">Val</a>);</td></tr>
<tr><th id="744">744</th><td>    <b>return</b> <a class="local col8 ref" href="#318Op" title='Op' data-ref="318Op">Op</a>;</td></tr>
<tr><th id="745">745</th><td>  }</td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td>  <em>static</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="decl def" id="_ZN4llvm14MachineOperand10CreateCImmEPKNS_11ConstantIntE" title='llvm::MachineOperand::CreateCImm' data-ref="_ZN4llvm14MachineOperand10CreateCImmEPKNS_11ConstantIntE">CreateCImm</dfn>(<em>const</em> <a class="type" href="../IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col9 decl" id="319CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="319CI">CI</dfn>) {</td></tr>
<tr><th id="748">748</th><td>    <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col0 decl" id="320Op" title='Op' data-type='llvm::MachineOperand' data-ref="320Op">Op</dfn><a class="ref" href="#_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE">(</a><a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_CImmediate" title='llvm::MachineOperand::MachineOperandType::MO_CImmediate' data-ref="llvm::MachineOperand::MachineOperandType::MO_CImmediate">MO_CImmediate</a>);</td></tr>
<tr><th id="749">749</th><td>    <a class="local col0 ref" href="#320Op" title='Op' data-ref="320Op">Op</a>.<a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::CI" title='llvm::MachineOperand::(anonymous union)::CI' data-ref="llvm::MachineOperand::(anonymous)::CI">CI</a> = <a class="local col9 ref" href="#319CI" title='CI' data-ref="319CI">CI</a>;</td></tr>
<tr><th id="750">750</th><td>    <b>return</b> <a class="local col0 ref" href="#320Op" title='Op' data-ref="320Op">Op</a>;</td></tr>
<tr><th id="751">751</th><td>  }</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td>  <em>static</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="decl def" id="_ZN4llvm14MachineOperand11CreateFPImmEPKNS_10ConstantFPE" title='llvm::MachineOperand::CreateFPImm' data-ref="_ZN4llvm14MachineOperand11CreateFPImmEPKNS_10ConstantFPE">CreateFPImm</dfn>(<em>const</em> <a class="type" href="../IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a> *<dfn class="local col1 decl" id="321CFP" title='CFP' data-type='const llvm::ConstantFP *' data-ref="321CFP">CFP</dfn>) {</td></tr>
<tr><th id="754">754</th><td>    <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col2 decl" id="322Op" title='Op' data-type='llvm::MachineOperand' data-ref="322Op">Op</dfn><a class="ref" href="#_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE">(</a><a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_FPImmediate" title='llvm::MachineOperand::MachineOperandType::MO_FPImmediate' data-ref="llvm::MachineOperand::MachineOperandType::MO_FPImmediate">MO_FPImmediate</a>);</td></tr>
<tr><th id="755">755</th><td>    <a class="local col2 ref" href="#322Op" title='Op' data-ref="322Op">Op</a>.<a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::CFP" title='llvm::MachineOperand::(anonymous union)::CFP' data-ref="llvm::MachineOperand::(anonymous)::CFP">CFP</a> = <a class="local col1 ref" href="#321CFP" title='CFP' data-ref="321CFP">CFP</a>;</td></tr>
<tr><th id="756">756</th><td>    <b>return</b> <a class="local col2 ref" href="#322Op" title='Op' data-ref="322Op">Op</a>;</td></tr>
<tr><th id="757">757</th><td>  }</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>  <em>static</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="decl def" id="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="323Reg" title='Reg' data-type='unsigned int' data-ref="323Reg">Reg</dfn>, <em>bool</em> <dfn class="local col4 decl" id="324isDef" title='isDef' data-type='bool' data-ref="324isDef">isDef</dfn>, <em>bool</em> <dfn class="local col5 decl" id="325isImp" title='isImp' data-type='bool' data-ref="325isImp">isImp</dfn> = <b>false</b>,</td></tr>
<tr><th id="760">760</th><td>                                  <em>bool</em> <dfn class="local col6 decl" id="326isKill" title='isKill' data-type='bool' data-ref="326isKill">isKill</dfn> = <b>false</b>, <em>bool</em> <dfn class="local col7 decl" id="327isDead" title='isDead' data-type='bool' data-ref="327isDead">isDead</dfn> = <b>false</b>,</td></tr>
<tr><th id="761">761</th><td>                                  <em>bool</em> <dfn class="local col8 decl" id="328isUndef" title='isUndef' data-type='bool' data-ref="328isUndef">isUndef</dfn> = <b>false</b>,</td></tr>
<tr><th id="762">762</th><td>                                  <em>bool</em> <dfn class="local col9 decl" id="329isEarlyClobber" title='isEarlyClobber' data-type='bool' data-ref="329isEarlyClobber">isEarlyClobber</dfn> = <b>false</b>,</td></tr>
<tr><th id="763">763</th><td>                                  <em>unsigned</em> <dfn class="local col0 decl" id="330SubReg" title='SubReg' data-type='unsigned int' data-ref="330SubReg">SubReg</dfn> = <var>0</var>, <em>bool</em> <dfn class="local col1 decl" id="331isDebug" title='isDebug' data-type='bool' data-ref="331isDebug">isDebug</dfn> = <b>false</b>,</td></tr>
<tr><th id="764">764</th><td>                                  <em>bool</em> <dfn class="local col2 decl" id="332isInternalRead" title='isInternalRead' data-type='bool' data-ref="332isInternalRead">isInternalRead</dfn> = <b>false</b>,</td></tr>
<tr><th id="765">765</th><td>                                  <em>bool</em> <dfn class="local col3 decl" id="333isRenamable" title='isRenamable' data-type='bool' data-ref="333isRenamable">isRenamable</dfn> = <b>false</b>) {</td></tr>
<tr><th id="766">766</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!(isDead &amp;&amp; !isDef) &amp;&amp; &quot;Dead flag on non-def&quot;) ? void (0) : __assert_fail (&quot;!(isDead &amp;&amp; !isDef) &amp;&amp; \&quot;Dead flag on non-def\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 766, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!(<a class="local col7 ref" href="#327isDead" title='isDead' data-ref="327isDead">isDead</a> &amp;&amp; !<a class="local col4 ref" href="#324isDef" title='isDef' data-ref="324isDef">isDef</a>) &amp;&amp; <q>"Dead flag on non-def"</q>);</td></tr>
<tr><th id="767">767</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!(isKill &amp;&amp; isDef) &amp;&amp; &quot;Kill flag on def&quot;) ? void (0) : __assert_fail (&quot;!(isKill &amp;&amp; isDef) &amp;&amp; \&quot;Kill flag on def\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 767, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!(<a class="local col6 ref" href="#326isKill" title='isKill' data-ref="326isKill">isKill</a> &amp;&amp; <a class="local col4 ref" href="#324isDef" title='isDef' data-ref="324isDef">isDef</a>) &amp;&amp; <q>"Kill flag on def"</q>);</td></tr>
<tr><th id="768">768</th><td>    <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col4 decl" id="334Op" title='Op' data-type='llvm::MachineOperand' data-ref="334Op">Op</dfn><a class="ref" href="#_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE">(</a><a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_Register" title='llvm::MachineOperand::MachineOperandType::MO_Register' data-ref="llvm::MachineOperand::MachineOperandType::MO_Register">MO_Register</a>);</td></tr>
<tr><th id="769">769</th><td>    <a class="local col4 ref" href="#334Op" title='Op' data-ref="334Op">Op</a>.<a class="member" href="#llvm::MachineOperand::IsDef" title='llvm::MachineOperand::IsDef' data-ref="llvm::MachineOperand::IsDef">IsDef</a> = <a class="local col4 ref" href="#324isDef" title='isDef' data-ref="324isDef">isDef</a>;</td></tr>
<tr><th id="770">770</th><td>    <a class="local col4 ref" href="#334Op" title='Op' data-ref="334Op">Op</a>.<a class="member" href="#llvm::MachineOperand::IsImp" title='llvm::MachineOperand::IsImp' data-ref="llvm::MachineOperand::IsImp">IsImp</a> = <a class="local col5 ref" href="#325isImp" title='isImp' data-ref="325isImp">isImp</a>;</td></tr>
<tr><th id="771">771</th><td>    <a class="local col4 ref" href="#334Op" title='Op' data-ref="334Op">Op</a>.<a class="member" href="#llvm::MachineOperand::IsDeadOrKill" title='llvm::MachineOperand::IsDeadOrKill' data-ref="llvm::MachineOperand::IsDeadOrKill">IsDeadOrKill</a> = <a class="local col6 ref" href="#326isKill" title='isKill' data-ref="326isKill">isKill</a> | <a class="local col7 ref" href="#327isDead" title='isDead' data-ref="327isDead">isDead</a>;</td></tr>
<tr><th id="772">772</th><td>    <a class="local col4 ref" href="#334Op" title='Op' data-ref="334Op">Op</a>.<a class="member" href="#llvm::MachineOperand::IsRenamable" title='llvm::MachineOperand::IsRenamable' data-ref="llvm::MachineOperand::IsRenamable">IsRenamable</a> = <a class="local col3 ref" href="#333isRenamable" title='isRenamable' data-ref="333isRenamable">isRenamable</a>;</td></tr>
<tr><th id="773">773</th><td>    <a class="local col4 ref" href="#334Op" title='Op' data-ref="334Op">Op</a>.<a class="member" href="#llvm::MachineOperand::IsUndef" title='llvm::MachineOperand::IsUndef' data-ref="llvm::MachineOperand::IsUndef">IsUndef</a> = <a class="local col8 ref" href="#328isUndef" title='isUndef' data-ref="328isUndef">isUndef</a>;</td></tr>
<tr><th id="774">774</th><td>    <a class="local col4 ref" href="#334Op" title='Op' data-ref="334Op">Op</a>.<a class="member" href="#llvm::MachineOperand::IsInternalRead" title='llvm::MachineOperand::IsInternalRead' data-ref="llvm::MachineOperand::IsInternalRead">IsInternalRead</a> = <a class="local col2 ref" href="#332isInternalRead" title='isInternalRead' data-ref="332isInternalRead">isInternalRead</a>;</td></tr>
<tr><th id="775">775</th><td>    <a class="local col4 ref" href="#334Op" title='Op' data-ref="334Op">Op</a>.<a class="member" href="#llvm::MachineOperand::IsEarlyClobber" title='llvm::MachineOperand::IsEarlyClobber' data-ref="llvm::MachineOperand::IsEarlyClobber">IsEarlyClobber</a> = <a class="local col9 ref" href="#329isEarlyClobber" title='isEarlyClobber' data-ref="329isEarlyClobber">isEarlyClobber</a>;</td></tr>
<tr><th id="776">776</th><td>    <a class="local col4 ref" href="#334Op" title='Op' data-ref="334Op">Op</a>.<a class="member" href="#llvm::MachineOperand::TiedTo" title='llvm::MachineOperand::TiedTo' data-ref="llvm::MachineOperand::TiedTo">TiedTo</a> = <var>0</var>;</td></tr>
<tr><th id="777">777</th><td>    <a class="local col4 ref" href="#334Op" title='Op' data-ref="334Op">Op</a>.<a class="member" href="#llvm::MachineOperand::IsDebug" title='llvm::MachineOperand::IsDebug' data-ref="llvm::MachineOperand::IsDebug">IsDebug</a> = <a class="local col1 ref" href="#331isDebug" title='isDebug' data-ref="331isDebug">isDebug</a>;</td></tr>
<tr><th id="778">778</th><td>    <a class="local col4 ref" href="#334Op" title='Op' data-ref="334Op">Op</a>.<a class="member" href="#llvm::MachineOperand::SmallContents" title='llvm::MachineOperand::SmallContents' data-ref="llvm::MachineOperand::SmallContents">SmallContents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::RegNo" title='llvm::MachineOperand::(anonymous union)::RegNo' data-ref="llvm::MachineOperand::(anonymous)::RegNo">RegNo</a> = <a class="local col3 ref" href="#323Reg" title='Reg' data-ref="323Reg">Reg</a>;</td></tr>
<tr><th id="779">779</th><td>    <a class="local col4 ref" href="#334Op" title='Op' data-ref="334Op">Op</a>.<a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::Reg" title='llvm::MachineOperand::(anonymous union)::Reg' data-ref="llvm::MachineOperand::(anonymous)::Reg">Reg</a>.<a class="ref" href="#llvm::MachineOperand::(anonymousunion)::(anonymous)::Prev" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Prev' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Prev">Prev</a> = <b>nullptr</b>;</td></tr>
<tr><th id="780">780</th><td>    <a class="local col4 ref" href="#334Op" title='Op' data-ref="334Op">Op</a>.<a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::Reg" title='llvm::MachineOperand::(anonymous union)::Reg' data-ref="llvm::MachineOperand::(anonymous)::Reg">Reg</a>.<a class="ref" href="#llvm::MachineOperand::(anonymousunion)::(anonymous)::Next" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Next' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Next">Next</a> = <b>nullptr</b>;</td></tr>
<tr><th id="781">781</th><td>    <a class="local col4 ref" href="#334Op" title='Op' data-ref="334Op">Op</a>.<a class="member" href="#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col0 ref" href="#330SubReg" title='SubReg' data-ref="330SubReg">SubReg</a>);</td></tr>
<tr><th id="782">782</th><td>    <b>return</b> <a class="local col4 ref" href="#334Op" title='Op' data-ref="334Op">Op</a>;</td></tr>
<tr><th id="783">783</th><td>  }</td></tr>
<tr><th id="784">784</th><td>  <em>static</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="decl def" id="_ZN4llvm14MachineOperand9CreateMBBEPNS_17MachineBasicBlockEh" title='llvm::MachineOperand::CreateMBB' data-ref="_ZN4llvm14MachineOperand9CreateMBBEPNS_17MachineBasicBlockEh">CreateMBB</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="335MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="335MBB">MBB</dfn>,</td></tr>
<tr><th id="785">785</th><td>                                  <em>unsigned</em> <em>char</em> <dfn class="local col6 decl" id="336TargetFlags" title='TargetFlags' data-type='unsigned char' data-ref="336TargetFlags">TargetFlags</dfn> = <var>0</var>) {</td></tr>
<tr><th id="786">786</th><td>    <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col7 decl" id="337Op" title='Op' data-type='llvm::MachineOperand' data-ref="337Op">Op</dfn><a class="ref" href="#_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE">(</a><a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock" title='llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock' data-ref="llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock">MO_MachineBasicBlock</a>);</td></tr>
<tr><th id="787">787</th><td>    <a class="local col7 ref" href="#337Op" title='Op' data-ref="337Op">Op</a>.<a class="member" href="#_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE" title='llvm::MachineOperand::setMBB' data-ref="_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE">setMBB</a>(<a class="local col5 ref" href="#335MBB" title='MBB' data-ref="335MBB">MBB</a>);</td></tr>
<tr><th id="788">788</th><td>    <a class="local col7 ref" href="#337Op" title='Op' data-ref="337Op">Op</a>.<a class="member" href="#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<a class="local col6 ref" href="#336TargetFlags" title='TargetFlags' data-ref="336TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="789">789</th><td>    <b>return</b> <a class="local col7 ref" href="#337Op" title='Op' data-ref="337Op">Op</a>;</td></tr>
<tr><th id="790">790</th><td>  }</td></tr>
<tr><th id="791">791</th><td>  <em>static</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="decl def" id="_ZN4llvm14MachineOperand8CreateFIEi" title='llvm::MachineOperand::CreateFI' data-ref="_ZN4llvm14MachineOperand8CreateFIEi">CreateFI</dfn>(<em>int</em> <dfn class="local col8 decl" id="338Idx" title='Idx' data-type='int' data-ref="338Idx">Idx</dfn>) {</td></tr>
<tr><th id="792">792</th><td>    <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col9 decl" id="339Op" title='Op' data-type='llvm::MachineOperand' data-ref="339Op">Op</dfn><a class="ref" href="#_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE">(</a><a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_FrameIndex" title='llvm::MachineOperand::MachineOperandType::MO_FrameIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_FrameIndex">MO_FrameIndex</a>);</td></tr>
<tr><th id="793">793</th><td>    <a class="local col9 ref" href="#339Op" title='Op' data-ref="339Op">Op</a>.<a class="member" href="#_ZN4llvm14MachineOperand8setIndexEi" title='llvm::MachineOperand::setIndex' data-ref="_ZN4llvm14MachineOperand8setIndexEi">setIndex</a>(<a class="local col8 ref" href="#338Idx" title='Idx' data-ref="338Idx">Idx</a>);</td></tr>
<tr><th id="794">794</th><td>    <b>return</b> <a class="local col9 ref" href="#339Op" title='Op' data-ref="339Op">Op</a>;</td></tr>
<tr><th id="795">795</th><td>  }</td></tr>
<tr><th id="796">796</th><td>  <em>static</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="decl def" id="_ZN4llvm14MachineOperand9CreateCPIEjih" title='llvm::MachineOperand::CreateCPI' data-ref="_ZN4llvm14MachineOperand9CreateCPIEjih">CreateCPI</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="340Idx" title='Idx' data-type='unsigned int' data-ref="340Idx">Idx</dfn>, <em>int</em> <dfn class="local col1 decl" id="341Offset" title='Offset' data-type='int' data-ref="341Offset">Offset</dfn>,</td></tr>
<tr><th id="797">797</th><td>                                  <em>unsigned</em> <em>char</em> <dfn class="local col2 decl" id="342TargetFlags" title='TargetFlags' data-type='unsigned char' data-ref="342TargetFlags">TargetFlags</dfn> = <var>0</var>) {</td></tr>
<tr><th id="798">798</th><td>    <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col3 decl" id="343Op" title='Op' data-type='llvm::MachineOperand' data-ref="343Op">Op</dfn><a class="ref" href="#_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE">(</a><a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex" title='llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex">MO_ConstantPoolIndex</a>);</td></tr>
<tr><th id="799">799</th><td>    <a class="local col3 ref" href="#343Op" title='Op' data-ref="343Op">Op</a>.<a class="member" href="#_ZN4llvm14MachineOperand8setIndexEi" title='llvm::MachineOperand::setIndex' data-ref="_ZN4llvm14MachineOperand8setIndexEi">setIndex</a>(<a class="local col0 ref" href="#340Idx" title='Idx' data-ref="340Idx">Idx</a>);</td></tr>
<tr><th id="800">800</th><td>    <a class="local col3 ref" href="#343Op" title='Op' data-ref="343Op">Op</a>.<a class="member" href="#_ZN4llvm14MachineOperand9setOffsetEl" title='llvm::MachineOperand::setOffset' data-ref="_ZN4llvm14MachineOperand9setOffsetEl">setOffset</a>(<a class="local col1 ref" href="#341Offset" title='Offset' data-ref="341Offset">Offset</a>);</td></tr>
<tr><th id="801">801</th><td>    <a class="local col3 ref" href="#343Op" title='Op' data-ref="343Op">Op</a>.<a class="member" href="#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<a class="local col2 ref" href="#342TargetFlags" title='TargetFlags' data-ref="342TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="802">802</th><td>    <b>return</b> <a class="local col3 ref" href="#343Op" title='Op' data-ref="343Op">Op</a>;</td></tr>
<tr><th id="803">803</th><td>  }</td></tr>
<tr><th id="804">804</th><td>  <em>static</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="decl def" id="_ZN4llvm14MachineOperand17CreateTargetIndexEjlh" title='llvm::MachineOperand::CreateTargetIndex' data-ref="_ZN4llvm14MachineOperand17CreateTargetIndexEjlh">CreateTargetIndex</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="344Idx" title='Idx' data-type='unsigned int' data-ref="344Idx">Idx</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="345Offset" title='Offset' data-type='int64_t' data-ref="345Offset">Offset</dfn>,</td></tr>
<tr><th id="805">805</th><td>                                          <em>unsigned</em> <em>char</em> <dfn class="local col6 decl" id="346TargetFlags" title='TargetFlags' data-type='unsigned char' data-ref="346TargetFlags">TargetFlags</dfn> = <var>0</var>) {</td></tr>
<tr><th id="806">806</th><td>    <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col7 decl" id="347Op" title='Op' data-type='llvm::MachineOperand' data-ref="347Op">Op</dfn><a class="ref" href="#_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE">(</a><a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_TargetIndex" title='llvm::MachineOperand::MachineOperandType::MO_TargetIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_TargetIndex">MO_TargetIndex</a>);</td></tr>
<tr><th id="807">807</th><td>    <a class="local col7 ref" href="#347Op" title='Op' data-ref="347Op">Op</a>.<a class="member" href="#_ZN4llvm14MachineOperand8setIndexEi" title='llvm::MachineOperand::setIndex' data-ref="_ZN4llvm14MachineOperand8setIndexEi">setIndex</a>(<a class="local col4 ref" href="#344Idx" title='Idx' data-ref="344Idx">Idx</a>);</td></tr>
<tr><th id="808">808</th><td>    <a class="local col7 ref" href="#347Op" title='Op' data-ref="347Op">Op</a>.<a class="member" href="#_ZN4llvm14MachineOperand9setOffsetEl" title='llvm::MachineOperand::setOffset' data-ref="_ZN4llvm14MachineOperand9setOffsetEl">setOffset</a>(<a class="local col5 ref" href="#345Offset" title='Offset' data-ref="345Offset">Offset</a>);</td></tr>
<tr><th id="809">809</th><td>    <a class="local col7 ref" href="#347Op" title='Op' data-ref="347Op">Op</a>.<a class="member" href="#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<a class="local col6 ref" href="#346TargetFlags" title='TargetFlags' data-ref="346TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="810">810</th><td>    <b>return</b> <a class="local col7 ref" href="#347Op" title='Op' data-ref="347Op">Op</a>;</td></tr>
<tr><th id="811">811</th><td>  }</td></tr>
<tr><th id="812">812</th><td>  <em>static</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="decl def" id="_ZN4llvm14MachineOperand9CreateJTIEjh" title='llvm::MachineOperand::CreateJTI' data-ref="_ZN4llvm14MachineOperand9CreateJTIEjh">CreateJTI</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="348Idx" title='Idx' data-type='unsigned int' data-ref="348Idx">Idx</dfn>, <em>unsigned</em> <em>char</em> <dfn class="local col9 decl" id="349TargetFlags" title='TargetFlags' data-type='unsigned char' data-ref="349TargetFlags">TargetFlags</dfn> = <var>0</var>) {</td></tr>
<tr><th id="813">813</th><td>    <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col0 decl" id="350Op" title='Op' data-type='llvm::MachineOperand' data-ref="350Op">Op</dfn><a class="ref" href="#_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE">(</a><a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_JumpTableIndex" title='llvm::MachineOperand::MachineOperandType::MO_JumpTableIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_JumpTableIndex">MO_JumpTableIndex</a>);</td></tr>
<tr><th id="814">814</th><td>    <a class="local col0 ref" href="#350Op" title='Op' data-ref="350Op">Op</a>.<a class="member" href="#_ZN4llvm14MachineOperand8setIndexEi" title='llvm::MachineOperand::setIndex' data-ref="_ZN4llvm14MachineOperand8setIndexEi">setIndex</a>(<a class="local col8 ref" href="#348Idx" title='Idx' data-ref="348Idx">Idx</a>);</td></tr>
<tr><th id="815">815</th><td>    <a class="local col0 ref" href="#350Op" title='Op' data-ref="350Op">Op</a>.<a class="member" href="#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<a class="local col9 ref" href="#349TargetFlags" title='TargetFlags' data-ref="349TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="816">816</th><td>    <b>return</b> <a class="local col0 ref" href="#350Op" title='Op' data-ref="350Op">Op</a>;</td></tr>
<tr><th id="817">817</th><td>  }</td></tr>
<tr><th id="818">818</th><td>  <em>static</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="decl def" id="_ZN4llvm14MachineOperand8CreateGAEPKNS_11GlobalValueElh" title='llvm::MachineOperand::CreateGA' data-ref="_ZN4llvm14MachineOperand8CreateGAEPKNS_11GlobalValueElh">CreateGA</dfn>(<em>const</em> <a class="type" href="../IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col1 decl" id="351GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="351GV">GV</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="352Offset" title='Offset' data-type='int64_t' data-ref="352Offset">Offset</dfn>,</td></tr>
<tr><th id="819">819</th><td>                                 <em>unsigned</em> <em>char</em> <dfn class="local col3 decl" id="353TargetFlags" title='TargetFlags' data-type='unsigned char' data-ref="353TargetFlags">TargetFlags</dfn> = <var>0</var>) {</td></tr>
<tr><th id="820">820</th><td>    <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col4 decl" id="354Op" title='Op' data-type='llvm::MachineOperand' data-ref="354Op">Op</dfn><a class="ref" href="#_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE">(</a><a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_GlobalAddress" title='llvm::MachineOperand::MachineOperandType::MO_GlobalAddress' data-ref="llvm::MachineOperand::MachineOperandType::MO_GlobalAddress">MO_GlobalAddress</a>);</td></tr>
<tr><th id="821">821</th><td>    <a class="local col4 ref" href="#354Op" title='Op' data-ref="354Op">Op</a>.<a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::OffsetedInfo" title='llvm::MachineOperand::(anonymous union)::OffsetedInfo' data-ref="llvm::MachineOperand::(anonymous)::OffsetedInfo">OffsetedInfo</a>.<a class="ref" href="#llvm::MachineOperand::(anonymousunion)::(anonymous)::Val" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Val' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Val">Val</a>.<a class="ref" href="#llvm::MachineOperand::(anonymousunion)::(anonymousstruct)::(anonymous)::GV" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::(anonymous union)::GV' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymousstruct)::(anonymous)::GV">GV</a> = <a class="local col1 ref" href="#351GV" title='GV' data-ref="351GV">GV</a>;</td></tr>
<tr><th id="822">822</th><td>    <a class="local col4 ref" href="#354Op" title='Op' data-ref="354Op">Op</a>.<a class="member" href="#_ZN4llvm14MachineOperand9setOffsetEl" title='llvm::MachineOperand::setOffset' data-ref="_ZN4llvm14MachineOperand9setOffsetEl">setOffset</a>(<a class="local col2 ref" href="#352Offset" title='Offset' data-ref="352Offset">Offset</a>);</td></tr>
<tr><th id="823">823</th><td>    <a class="local col4 ref" href="#354Op" title='Op' data-ref="354Op">Op</a>.<a class="member" href="#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<a class="local col3 ref" href="#353TargetFlags" title='TargetFlags' data-ref="353TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="824">824</th><td>    <b>return</b> <a class="local col4 ref" href="#354Op" title='Op' data-ref="354Op">Op</a>;</td></tr>
<tr><th id="825">825</th><td>  }</td></tr>
<tr><th id="826">826</th><td>  <em>static</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="decl def" id="_ZN4llvm14MachineOperand8CreateESEPKch" title='llvm::MachineOperand::CreateES' data-ref="_ZN4llvm14MachineOperand8CreateESEPKch">CreateES</dfn>(<em>const</em> <em>char</em> *<dfn class="local col5 decl" id="355SymName" title='SymName' data-type='const char *' data-ref="355SymName">SymName</dfn>,</td></tr>
<tr><th id="827">827</th><td>                                 <em>unsigned</em> <em>char</em> <dfn class="local col6 decl" id="356TargetFlags" title='TargetFlags' data-type='unsigned char' data-ref="356TargetFlags">TargetFlags</dfn> = <var>0</var>) {</td></tr>
<tr><th id="828">828</th><td>    <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col7 decl" id="357Op" title='Op' data-type='llvm::MachineOperand' data-ref="357Op">Op</dfn><a class="ref" href="#_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE">(</a><a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol" title='llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol' data-ref="llvm::MachineOperand::MachineOperandType::MO_ExternalSymbol">MO_ExternalSymbol</a>);</td></tr>
<tr><th id="829">829</th><td>    <a class="local col7 ref" href="#357Op" title='Op' data-ref="357Op">Op</a>.<a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::OffsetedInfo" title='llvm::MachineOperand::(anonymous union)::OffsetedInfo' data-ref="llvm::MachineOperand::(anonymous)::OffsetedInfo">OffsetedInfo</a>.<a class="ref" href="#llvm::MachineOperand::(anonymousunion)::(anonymous)::Val" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Val' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Val">Val</a>.<a class="ref" href="#llvm::MachineOperand::(anonymousunion)::(anonymousstruct)::(anonymous)::SymbolName" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::(anonymous union)::SymbolName' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymousstruct)::(anonymous)::SymbolName">SymbolName</a> = <a class="local col5 ref" href="#355SymName" title='SymName' data-ref="355SymName">SymName</a>;</td></tr>
<tr><th id="830">830</th><td>    <a class="local col7 ref" href="#357Op" title='Op' data-ref="357Op">Op</a>.<a class="member" href="#_ZN4llvm14MachineOperand9setOffsetEl" title='llvm::MachineOperand::setOffset' data-ref="_ZN4llvm14MachineOperand9setOffsetEl">setOffset</a>(<var>0</var>); <i>// Offset is always 0.</i></td></tr>
<tr><th id="831">831</th><td>    <a class="local col7 ref" href="#357Op" title='Op' data-ref="357Op">Op</a>.<a class="member" href="#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<a class="local col6 ref" href="#356TargetFlags" title='TargetFlags' data-ref="356TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="832">832</th><td>    <b>return</b> <a class="local col7 ref" href="#357Op" title='Op' data-ref="357Op">Op</a>;</td></tr>
<tr><th id="833">833</th><td>  }</td></tr>
<tr><th id="834">834</th><td>  <em>static</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="decl def" id="_ZN4llvm14MachineOperand8CreateBAEPKNS_12BlockAddressElh" title='llvm::MachineOperand::CreateBA' data-ref="_ZN4llvm14MachineOperand8CreateBAEPKNS_12BlockAddressElh">CreateBA</dfn>(<em>const</em> <a class="type" href="../IR/Constants.h.html#llvm::BlockAddress" title='llvm::BlockAddress' data-ref="llvm::BlockAddress">BlockAddress</a> *<dfn class="local col8 decl" id="358BA" title='BA' data-type='const llvm::BlockAddress *' data-ref="358BA">BA</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col9 decl" id="359Offset" title='Offset' data-type='int64_t' data-ref="359Offset">Offset</dfn>,</td></tr>
<tr><th id="835">835</th><td>                                 <em>unsigned</em> <em>char</em> <dfn class="local col0 decl" id="360TargetFlags" title='TargetFlags' data-type='unsigned char' data-ref="360TargetFlags">TargetFlags</dfn> = <var>0</var>) {</td></tr>
<tr><th id="836">836</th><td>    <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col1 decl" id="361Op" title='Op' data-type='llvm::MachineOperand' data-ref="361Op">Op</dfn><a class="ref" href="#_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE">(</a><a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_BlockAddress" title='llvm::MachineOperand::MachineOperandType::MO_BlockAddress' data-ref="llvm::MachineOperand::MachineOperandType::MO_BlockAddress">MO_BlockAddress</a>);</td></tr>
<tr><th id="837">837</th><td>    <a class="local col1 ref" href="#361Op" title='Op' data-ref="361Op">Op</a>.<a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::OffsetedInfo" title='llvm::MachineOperand::(anonymous union)::OffsetedInfo' data-ref="llvm::MachineOperand::(anonymous)::OffsetedInfo">OffsetedInfo</a>.<a class="ref" href="#llvm::MachineOperand::(anonymousunion)::(anonymous)::Val" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Val' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Val">Val</a>.<a class="ref" href="#llvm::MachineOperand::(anonymousunion)::(anonymousstruct)::(anonymous)::BA" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::(anonymous union)::BA' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymousstruct)::(anonymous)::BA">BA</a> = <a class="local col8 ref" href="#358BA" title='BA' data-ref="358BA">BA</a>;</td></tr>
<tr><th id="838">838</th><td>    <a class="local col1 ref" href="#361Op" title='Op' data-ref="361Op">Op</a>.<a class="member" href="#_ZN4llvm14MachineOperand9setOffsetEl" title='llvm::MachineOperand::setOffset' data-ref="_ZN4llvm14MachineOperand9setOffsetEl">setOffset</a>(<a class="local col9 ref" href="#359Offset" title='Offset' data-ref="359Offset">Offset</a>);</td></tr>
<tr><th id="839">839</th><td>    <a class="local col1 ref" href="#361Op" title='Op' data-ref="361Op">Op</a>.<a class="member" href="#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<a class="local col0 ref" href="#360TargetFlags" title='TargetFlags' data-ref="360TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="840">840</th><td>    <b>return</b> <a class="local col1 ref" href="#361Op" title='Op' data-ref="361Op">Op</a>;</td></tr>
<tr><th id="841">841</th><td>  }</td></tr>
<tr><th id="842">842</th><td>  <i class="doc">/// CreateRegMask - Creates a register mask operand referencing Mask.  The</i></td></tr>
<tr><th id="843">843</th><td><i class="doc">  /// operand does not take ownership of the memory referenced by Mask, it</i></td></tr>
<tr><th id="844">844</th><td><i class="doc">  /// must remain valid for the lifetime of the operand.</i></td></tr>
<tr><th id="845">845</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="846">846</th><td><i class="doc">  /// A RegMask operand represents a set of non-clobbered physical registers</i></td></tr>
<tr><th id="847">847</th><td><i class="doc">  /// on an instruction that clobbers many registers, typically a call.  The</i></td></tr>
<tr><th id="848">848</th><td><i class="doc">  /// bit mask has a bit set for each physreg that is preserved by this</i></td></tr>
<tr><th id="849">849</th><td><i class="doc">  /// instruction, as described in the documentation for</i></td></tr>
<tr><th id="850">850</th><td><i class="doc">  /// TargetRegisterInfo::getCallPreservedMask().</i></td></tr>
<tr><th id="851">851</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="852">852</th><td><i class="doc">  /// Any physreg with a 0 bit in the mask is clobbered by the instruction.</i></td></tr>
<tr><th id="853">853</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="854">854</th><td>  <em>static</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="decl def" id="_ZN4llvm14MachineOperand13CreateRegMaskEPKj" title='llvm::MachineOperand::CreateRegMask' data-ref="_ZN4llvm14MachineOperand13CreateRegMaskEPKj">CreateRegMask</dfn>(<em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col2 decl" id="362Mask" title='Mask' data-type='const uint32_t *' data-ref="362Mask">Mask</dfn>) {</td></tr>
<tr><th id="855">855</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Mask &amp;&amp; &quot;Missing register mask&quot;) ? void (0) : __assert_fail (&quot;Mask &amp;&amp; \&quot;Missing register mask\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 855, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#362Mask" title='Mask' data-ref="362Mask">Mask</a> &amp;&amp; <q>"Missing register mask"</q>);</td></tr>
<tr><th id="856">856</th><td>    <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col3 decl" id="363Op" title='Op' data-type='llvm::MachineOperand' data-ref="363Op">Op</dfn><a class="ref" href="#_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE">(</a><a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_RegisterMask" title='llvm::MachineOperand::MachineOperandType::MO_RegisterMask' data-ref="llvm::MachineOperand::MachineOperandType::MO_RegisterMask">MO_RegisterMask</a>);</td></tr>
<tr><th id="857">857</th><td>    <a class="local col3 ref" href="#363Op" title='Op' data-ref="363Op">Op</a>.<a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::RegMask" title='llvm::MachineOperand::(anonymous union)::RegMask' data-ref="llvm::MachineOperand::(anonymous)::RegMask">RegMask</a> = <a class="local col2 ref" href="#362Mask" title='Mask' data-ref="362Mask">Mask</a>;</td></tr>
<tr><th id="858">858</th><td>    <b>return</b> <a class="local col3 ref" href="#363Op" title='Op' data-ref="363Op">Op</a>;</td></tr>
<tr><th id="859">859</th><td>  }</td></tr>
<tr><th id="860">860</th><td>  <em>static</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="decl def" id="_ZN4llvm14MachineOperand16CreateRegLiveOutEPKj" title='llvm::MachineOperand::CreateRegLiveOut' data-ref="_ZN4llvm14MachineOperand16CreateRegLiveOutEPKj">CreateRegLiveOut</dfn>(<em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col4 decl" id="364Mask" title='Mask' data-type='const uint32_t *' data-ref="364Mask">Mask</dfn>) {</td></tr>
<tr><th id="861">861</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Mask &amp;&amp; &quot;Missing live-out register mask&quot;) ? void (0) : __assert_fail (&quot;Mask &amp;&amp; \&quot;Missing live-out register mask\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 861, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#364Mask" title='Mask' data-ref="364Mask">Mask</a> &amp;&amp; <q>"Missing live-out register mask"</q>);</td></tr>
<tr><th id="862">862</th><td>    <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col5 decl" id="365Op" title='Op' data-type='llvm::MachineOperand' data-ref="365Op">Op</dfn><a class="ref" href="#_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE">(</a><a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_RegisterLiveOut" title='llvm::MachineOperand::MachineOperandType::MO_RegisterLiveOut' data-ref="llvm::MachineOperand::MachineOperandType::MO_RegisterLiveOut">MO_RegisterLiveOut</a>);</td></tr>
<tr><th id="863">863</th><td>    <a class="local col5 ref" href="#365Op" title='Op' data-ref="365Op">Op</a>.<a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::RegMask" title='llvm::MachineOperand::(anonymous union)::RegMask' data-ref="llvm::MachineOperand::(anonymous)::RegMask">RegMask</a> = <a class="local col4 ref" href="#364Mask" title='Mask' data-ref="364Mask">Mask</a>;</td></tr>
<tr><th id="864">864</th><td>    <b>return</b> <a class="local col5 ref" href="#365Op" title='Op' data-ref="365Op">Op</a>;</td></tr>
<tr><th id="865">865</th><td>  }</td></tr>
<tr><th id="866">866</th><td>  <em>static</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="decl def" id="_ZN4llvm14MachineOperand14CreateMetadataEPKNS_6MDNodeE" title='llvm::MachineOperand::CreateMetadata' data-ref="_ZN4llvm14MachineOperand14CreateMetadataEPKNS_6MDNodeE">CreateMetadata</dfn>(<em>const</em> <a class="type" href="../IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="local col6 decl" id="366Meta" title='Meta' data-type='const llvm::MDNode *' data-ref="366Meta">Meta</dfn>) {</td></tr>
<tr><th id="867">867</th><td>    <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col7 decl" id="367Op" title='Op' data-type='llvm::MachineOperand' data-ref="367Op">Op</dfn><a class="ref" href="#_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE">(</a><a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_Metadata" title='llvm::MachineOperand::MachineOperandType::MO_Metadata' data-ref="llvm::MachineOperand::MachineOperandType::MO_Metadata">MO_Metadata</a>);</td></tr>
<tr><th id="868">868</th><td>    <a class="local col7 ref" href="#367Op" title='Op' data-ref="367Op">Op</a>.<a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::MD" title='llvm::MachineOperand::(anonymous union)::MD' data-ref="llvm::MachineOperand::(anonymous)::MD">MD</a> = <a class="local col6 ref" href="#366Meta" title='Meta' data-ref="366Meta">Meta</a>;</td></tr>
<tr><th id="869">869</th><td>    <b>return</b> <a class="local col7 ref" href="#367Op" title='Op' data-ref="367Op">Op</a>;</td></tr>
<tr><th id="870">870</th><td>  }</td></tr>
<tr><th id="871">871</th><td></td></tr>
<tr><th id="872">872</th><td>  <em>static</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="decl def" id="_ZN4llvm14MachineOperand14CreateMCSymbolEPNS_8MCSymbolEh" title='llvm::MachineOperand::CreateMCSymbol' data-ref="_ZN4llvm14MachineOperand14CreateMCSymbolEPNS_8MCSymbolEh">CreateMCSymbol</dfn>(<a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col8 decl" id="368Sym" title='Sym' data-type='llvm::MCSymbol *' data-ref="368Sym">Sym</dfn>,</td></tr>
<tr><th id="873">873</th><td>                                       <em>unsigned</em> <em>char</em> <dfn class="local col9 decl" id="369TargetFlags" title='TargetFlags' data-type='unsigned char' data-ref="369TargetFlags">TargetFlags</dfn> = <var>0</var>) {</td></tr>
<tr><th id="874">874</th><td>    <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col0 decl" id="370Op" title='Op' data-type='llvm::MachineOperand' data-ref="370Op">Op</dfn><a class="ref" href="#_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE">(</a><a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_MCSymbol" title='llvm::MachineOperand::MachineOperandType::MO_MCSymbol' data-ref="llvm::MachineOperand::MachineOperandType::MO_MCSymbol">MO_MCSymbol</a>);</td></tr>
<tr><th id="875">875</th><td>    <a class="local col0 ref" href="#370Op" title='Op' data-ref="370Op">Op</a>.<a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::Sym" title='llvm::MachineOperand::(anonymous union)::Sym' data-ref="llvm::MachineOperand::(anonymous)::Sym">Sym</a> = <a class="local col8 ref" href="#368Sym" title='Sym' data-ref="368Sym">Sym</a>;</td></tr>
<tr><th id="876">876</th><td>    <a class="local col0 ref" href="#370Op" title='Op' data-ref="370Op">Op</a>.<a class="member" href="#_ZN4llvm14MachineOperand9setOffsetEl" title='llvm::MachineOperand::setOffset' data-ref="_ZN4llvm14MachineOperand9setOffsetEl">setOffset</a>(<var>0</var>);</td></tr>
<tr><th id="877">877</th><td>    <a class="local col0 ref" href="#370Op" title='Op' data-ref="370Op">Op</a>.<a class="member" href="#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<a class="local col9 ref" href="#369TargetFlags" title='TargetFlags' data-ref="369TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="878">878</th><td>    <b>return</b> <a class="local col0 ref" href="#370Op" title='Op' data-ref="370Op">Op</a>;</td></tr>
<tr><th id="879">879</th><td>  }</td></tr>
<tr><th id="880">880</th><td></td></tr>
<tr><th id="881">881</th><td>  <em>static</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="decl def" id="_ZN4llvm14MachineOperand14CreateCFIIndexEj" title='llvm::MachineOperand::CreateCFIIndex' data-ref="_ZN4llvm14MachineOperand14CreateCFIIndexEj">CreateCFIIndex</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="371CFIIndex" title='CFIIndex' data-type='unsigned int' data-ref="371CFIIndex">CFIIndex</dfn>) {</td></tr>
<tr><th id="882">882</th><td>    <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col2 decl" id="372Op" title='Op' data-type='llvm::MachineOperand' data-ref="372Op">Op</dfn><a class="ref" href="#_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE">(</a><a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_CFIIndex" title='llvm::MachineOperand::MachineOperandType::MO_CFIIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_CFIIndex">MO_CFIIndex</a>);</td></tr>
<tr><th id="883">883</th><td>    <a class="local col2 ref" href="#372Op" title='Op' data-ref="372Op">Op</a>.<a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::CFIIndex" title='llvm::MachineOperand::(anonymous union)::CFIIndex' data-ref="llvm::MachineOperand::(anonymous)::CFIIndex">CFIIndex</a> = <a class="local col1 ref" href="#371CFIIndex" title='CFIIndex' data-ref="371CFIIndex">CFIIndex</a>;</td></tr>
<tr><th id="884">884</th><td>    <b>return</b> <a class="local col2 ref" href="#372Op" title='Op' data-ref="372Op">Op</a>;</td></tr>
<tr><th id="885">885</th><td>  }</td></tr>
<tr><th id="886">886</th><td></td></tr>
<tr><th id="887">887</th><td>  <em>static</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="decl def" id="_ZN4llvm14MachineOperand17CreateIntrinsicIDENS_9Intrinsic2IDE" title='llvm::MachineOperand::CreateIntrinsicID' data-ref="_ZN4llvm14MachineOperand17CreateIntrinsicIDENS_9Intrinsic2IDE">CreateIntrinsicID</dfn>(<span class="namespace">Intrinsic::</span><a class="type" href="../IR/GlobalValue.h.html#llvm::Intrinsic::ID" title='llvm::Intrinsic::ID' data-ref="llvm::Intrinsic::ID">ID</a> <dfn class="local col3 decl" id="373ID" title='ID' data-type='Intrinsic::ID' data-ref="373ID">ID</dfn>) {</td></tr>
<tr><th id="888">888</th><td>    <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col4 decl" id="374Op" title='Op' data-type='llvm::MachineOperand' data-ref="374Op">Op</dfn><a class="ref" href="#_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE">(</a><a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_IntrinsicID" title='llvm::MachineOperand::MachineOperandType::MO_IntrinsicID' data-ref="llvm::MachineOperand::MachineOperandType::MO_IntrinsicID">MO_IntrinsicID</a>);</td></tr>
<tr><th id="889">889</th><td>    <a class="local col4 ref" href="#374Op" title='Op' data-ref="374Op">Op</a>.<a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::IntrinsicID" title='llvm::MachineOperand::(anonymous union)::IntrinsicID' data-ref="llvm::MachineOperand::(anonymous)::IntrinsicID">IntrinsicID</a> = <a class="local col3 ref" href="#373ID" title='ID' data-ref="373ID">ID</a>;</td></tr>
<tr><th id="890">890</th><td>    <b>return</b> <a class="local col4 ref" href="#374Op" title='Op' data-ref="374Op">Op</a>;</td></tr>
<tr><th id="891">891</th><td>  }</td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td>  <em>static</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="decl def" id="_ZN4llvm14MachineOperand15CreatePredicateEj" title='llvm::MachineOperand::CreatePredicate' data-ref="_ZN4llvm14MachineOperand15CreatePredicateEj">CreatePredicate</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="375Pred" title='Pred' data-type='unsigned int' data-ref="375Pred">Pred</dfn>) {</td></tr>
<tr><th id="894">894</th><td>    <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col6 decl" id="376Op" title='Op' data-type='llvm::MachineOperand' data-ref="376Op">Op</dfn><a class="ref" href="#_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE">(</a><a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_Predicate" title='llvm::MachineOperand::MachineOperandType::MO_Predicate' data-ref="llvm::MachineOperand::MachineOperandType::MO_Predicate">MO_Predicate</a>);</td></tr>
<tr><th id="895">895</th><td>    <a class="local col6 ref" href="#376Op" title='Op' data-ref="376Op">Op</a>.<a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::Pred" title='llvm::MachineOperand::(anonymous union)::Pred' data-ref="llvm::MachineOperand::(anonymous)::Pred">Pred</a> = <a class="local col5 ref" href="#375Pred" title='Pred' data-ref="375Pred">Pred</a>;</td></tr>
<tr><th id="896">896</th><td>    <b>return</b> <a class="local col6 ref" href="#376Op" title='Op' data-ref="376Op">Op</a>;</td></tr>
<tr><th id="897">897</th><td>  }</td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td>  <b>friend</b> <b>class</b> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="900">900</th><td>  <b>friend</b> <b>class</b> <a class="type" href="#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>;</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td><b>private</b>:</td></tr>
<tr><th id="903">903</th><td>  <i>// If this operand is currently a register operand, and if this is in a</i></td></tr>
<tr><th id="904">904</th><td><i>  // function, deregister the operand from the register's use/def list.</i></td></tr>
<tr><th id="905">905</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm14MachineOperand17removeRegFromUsesEv" title='llvm::MachineOperand::removeRegFromUses' data-ref="_ZN4llvm14MachineOperand17removeRegFromUsesEv">removeRegFromUses</dfn>();</td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td>  <i class="doc">/// Artificial kinds for DenseMap usage.</i></td></tr>
<tr><th id="908">908</th><td>  <b>enum</b> : <em>unsigned</em> <em>char</em> {</td></tr>
<tr><th id="909">909</th><td>    <dfn class="enum" id="llvm::MachineOperand::MO_Empty" title='llvm::MachineOperand::MO_Empty' data-ref="llvm::MachineOperand::MO_Empty">MO_Empty</dfn> = <a class="enum" href="#llvm::MachineOperand::MachineOperandType::MO_Last" title='llvm::MachineOperand::MachineOperandType::MO_Last' data-ref="llvm::MachineOperand::MachineOperandType::MO_Last">MO_Last</a> + <var>1</var>,</td></tr>
<tr><th id="910">910</th><td>    <dfn class="enum" id="llvm::MachineOperand::MO_Tombstone" title='llvm::MachineOperand::MO_Tombstone' data-ref="llvm::MachineOperand::MO_Tombstone">MO_Tombstone</dfn>,</td></tr>
<tr><th id="911">911</th><td>  };</td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td>  <b>friend</b> <b>struct</b> <a class="type" href="../ADT/PointerIntPair.h.html#llvm::DenseMapInfo" title='llvm::DenseMapInfo' data-ref="llvm::DenseMapInfo">DenseMapInfo</a>&lt;<a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt;;</td></tr>
<tr><th id="914">914</th><td></td></tr>
<tr><th id="915">915</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="916">916</th><td><i>  // Methods for handling register use/def lists.</i></td></tr>
<tr><th id="917">917</th><td><i>  //===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="918">918</th><td><i></i></td></tr>
<tr><th id="919">919</th><td><i>  /// isOnRegUseList - Return true if this operand is on a register use/def</i></td></tr>
<tr><th id="920">920</th><td><i>  /// list or false if not.  This can only be called for register operands</i></td></tr>
<tr><th id="921">921</th><td><i>  /// that are part of a machine instruction.</i></td></tr>
<tr><th id="922">922</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MachineOperand14isOnRegUseListEv" title='llvm::MachineOperand::isOnRegUseList' data-ref="_ZNK4llvm14MachineOperand14isOnRegUseListEv">isOnRegUseList</dfn>() <em>const</em> {</td></tr>
<tr><th id="923">923</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isReg() &amp;&amp; &quot;Can only add reg operand to use lists&quot;) ? void (0) : __assert_fail (&quot;isReg() &amp;&amp; \&quot;Can only add reg operand to use lists\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineOperand.h&quot;, 923, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"Can only add reg operand to use lists"</q>);</td></tr>
<tr><th id="924">924</th><td>    <b>return</b> <a class="member" href="#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="#llvm::MachineOperand::(anonymous)::Reg" title='llvm::MachineOperand::(anonymous union)::Reg' data-ref="llvm::MachineOperand::(anonymous)::Reg">Reg</a>.<a class="ref" href="#llvm::MachineOperand::(anonymousunion)::(anonymous)::Prev" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Prev' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Prev">Prev</a> != <b>nullptr</b>;</td></tr>
<tr><th id="925">925</th><td>  }</td></tr>
<tr><th id="926">926</th><td>};</td></tr>
<tr><th id="927">927</th><td></td></tr>
<tr><th id="928">928</th><td><b>template</b> &lt;&gt; <b>struct</b> <dfn class="type def" id="llvm::DenseMapInfo" title='llvm::DenseMapInfo' data-ref="llvm::DenseMapInfo"><a class="type" href="../ADT/PointerIntPair.h.html#llvm::DenseMapInfo" title='llvm::DenseMapInfo' data-ref="llvm::DenseMapInfo">DenseMapInfo</a></dfn>&lt;<a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; {</td></tr>
<tr><th id="929">929</th><td>  <em>static</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="decl def" id="_ZN4llvm12DenseMapInfoINS_14MachineOperandEE11getEmptyKeyEv" title='llvm::DenseMapInfo&lt;llvm::MachineOperand&gt;::getEmptyKey' data-ref="_ZN4llvm12DenseMapInfoINS_14MachineOperandEE11getEmptyKeyEv">getEmptyKey</dfn>() {</td></tr>
<tr><th id="930">930</th><td>    <b>return</b> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a><a class="ref" href="#_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE">(</a><b>static_cast</b>&lt;<a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="type" href="#llvm::MachineOperand::MachineOperandType" title='llvm::MachineOperand::MachineOperandType' data-ref="llvm::MachineOperand::MachineOperandType">MachineOperandType</a>&gt;(</td></tr>
<tr><th id="931">931</th><td>        <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="#llvm::MachineOperand::MO_Empty" title='llvm::MachineOperand::MO_Empty' data-ref="llvm::MachineOperand::MO_Empty">MO_Empty</a>));</td></tr>
<tr><th id="932">932</th><td>  }</td></tr>
<tr><th id="933">933</th><td>  <em>static</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="decl def" id="_ZN4llvm12DenseMapInfoINS_14MachineOperandEE15getTombstoneKeyEv" title='llvm::DenseMapInfo&lt;llvm::MachineOperand&gt;::getTombstoneKey' data-ref="_ZN4llvm12DenseMapInfoINS_14MachineOperandEE15getTombstoneKeyEv">getTombstoneKey</dfn>() {</td></tr>
<tr><th id="934">934</th><td>    <b>return</b> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a><a class="ref" href="#_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ENS0_18MachineOperandTypeE">(</a><b>static_cast</b>&lt;<a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="type" href="#llvm::MachineOperand::MachineOperandType" title='llvm::MachineOperand::MachineOperandType' data-ref="llvm::MachineOperand::MachineOperandType">MachineOperandType</a>&gt;(</td></tr>
<tr><th id="935">935</th><td>        <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="#llvm::MachineOperand::MO_Tombstone" title='llvm::MachineOperand::MO_Tombstone' data-ref="llvm::MachineOperand::MO_Tombstone">MO_Tombstone</a>));</td></tr>
<tr><th id="936">936</th><td>  }</td></tr>
<tr><th id="937">937</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm12DenseMapInfoINS_14MachineOperandEE12getHashValueERKS1_" title='llvm::DenseMapInfo&lt;llvm::MachineOperand&gt;::getHashValue' data-ref="_ZN4llvm12DenseMapInfoINS_14MachineOperandEE12getHashValueERKS1_">getHashValue</dfn>(<em>const</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="377MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="377MO">MO</dfn>) {</td></tr>
<tr><th id="938">938</th><td>    <b>return</b> <a class="ref fake" href="../ADT/Hashing.h.html#_ZNK4llvm9hash_codecvmEv" title='llvm::hash_code::operator unsigned long' data-ref="_ZNK4llvm9hash_codecvmEv"></a><a class="ref" href="#_ZN4llvm10hash_valueERKNS_14MachineOperandE" title='llvm::hash_value' data-ref="_ZN4llvm10hash_valueERKNS_14MachineOperandE">hash_value</a>(<a class="local col7 ref" href="#377MO" title='MO' data-ref="377MO">MO</a>);</td></tr>
<tr><th id="939">939</th><td>  }</td></tr>
<tr><th id="940">940</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm12DenseMapInfoINS_14MachineOperandEE7isEqualERKS1_S4_" title='llvm::DenseMapInfo&lt;llvm::MachineOperand&gt;::isEqual' data-ref="_ZN4llvm12DenseMapInfoINS_14MachineOperandEE7isEqualERKS1_S4_">isEqual</dfn>(<em>const</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="378LHS" title='LHS' data-type='const llvm::MachineOperand &amp;' data-ref="378LHS">LHS</dfn>, <em>const</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="379RHS" title='RHS' data-type='const llvm::MachineOperand &amp;' data-ref="379RHS">RHS</dfn>) {</td></tr>
<tr><th id="941">941</th><td>    <b>if</b> (<a class="local col8 ref" href="#378LHS" title='LHS' data-ref="378LHS">LHS</a>.<a class="ref" href="#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>() == <b>static_cast</b>&lt;<a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="type" href="#llvm::MachineOperand::MachineOperandType" title='llvm::MachineOperand::MachineOperandType' data-ref="llvm::MachineOperand::MachineOperandType">MachineOperandType</a>&gt;(</td></tr>
<tr><th id="942">942</th><td>                             <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="#llvm::MachineOperand::MO_Empty" title='llvm::MachineOperand::MO_Empty' data-ref="llvm::MachineOperand::MO_Empty">MO_Empty</a>) ||</td></tr>
<tr><th id="943">943</th><td>        <a class="local col8 ref" href="#378LHS" title='LHS' data-ref="378LHS">LHS</a>.<a class="ref" href="#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>() == <b>static_cast</b>&lt;<a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="type" href="#llvm::MachineOperand::MachineOperandType" title='llvm::MachineOperand::MachineOperandType' data-ref="llvm::MachineOperand::MachineOperandType">MachineOperandType</a>&gt;(</td></tr>
<tr><th id="944">944</th><td>                             <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="#llvm::MachineOperand::MO_Tombstone" title='llvm::MachineOperand::MO_Tombstone' data-ref="llvm::MachineOperand::MO_Tombstone">MO_Tombstone</a>))</td></tr>
<tr><th id="945">945</th><td>      <b>return</b> <a class="local col8 ref" href="#378LHS" title='LHS' data-ref="378LHS">LHS</a>.<a class="ref" href="#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>() == <a class="local col9 ref" href="#379RHS" title='RHS' data-ref="379RHS">RHS</a>.<a class="ref" href="#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>();</td></tr>
<tr><th id="946">946</th><td>    <b>return</b> <a class="local col8 ref" href="#378LHS" title='LHS' data-ref="378LHS">LHS</a>.<a class="ref" href="#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(<a class="local col9 ref" href="#379RHS" title='RHS' data-ref="379RHS">RHS</a>);</td></tr>
<tr><th id="947">947</th><td>  }</td></tr>
<tr><th id="948">948</th><td>};</td></tr>
<tr><th id="949">949</th><td></td></tr>
<tr><th id="950">950</th><td><b>inline</b> <a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="decl def" id="_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE"><b>operator</b>&lt;&lt;</dfn>(<a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col0 decl" id="380OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="380OS">OS</dfn>, <em>const</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="381MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="381MO">MO</dfn>) {</td></tr>
<tr><th id="951">951</th><td>  <a class="local col1 ref" href="#381MO" title='MO' data-ref="381MO">MO</a>.<a class="ref" href="#_ZNK4llvm14MachineOperand5printERNS_11raw_ostreamEPKNS_18TargetRegisterInfoEPKNS_19TargetIntrinsicInfoE" title='llvm::MachineOperand::print' data-ref="_ZNK4llvm14MachineOperand5printERNS_11raw_ostreamEPKNS_18TargetRegisterInfoEPKNS_19TargetIntrinsicInfoE">print</a>(<span class='refarg'><a class="local col0 ref" href="#380OS" title='OS' data-ref="380OS">OS</a></span>);</td></tr>
<tr><th id="952">952</th><td>  <b>return</b> <a class="local col0 ref" href="#380OS" title='OS' data-ref="380OS">OS</a>;</td></tr>
<tr><th id="953">953</th><td>}</td></tr>
<tr><th id="954">954</th><td></td></tr>
<tr><th id="955">955</th><td><i>// See friend declaration above. This additional declaration is required in</i></td></tr>
<tr><th id="956">956</th><td><i>// order to compile LLVM with IBM xlC compiler.</i></td></tr>
<tr><th id="957">957</th><td><a class="type" href="../ADT/Hashing.h.html#llvm::hash_code" title='llvm::hash_code' data-ref="llvm::hash_code">hash_code</a> <a class="decl" href="#_ZN4llvm10hash_valueERKNS_14MachineOperandE" title='llvm::hash_value' data-ref="_ZN4llvm10hash_valueERKNS_14MachineOperandE">hash_value</a>(<em>const</em> <a class="type" href="#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="382MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="382MO">MO</dfn>);</td></tr>
<tr><th id="958">958</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="959">959</th><td></td></tr>
<tr><th id="960">960</th><td><u>#<span data-ppcond="13">endif</span></u></td></tr>
<tr><th id="961">961</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../clang/lib/CodeGen/CodeGenAction.cpp.html'>llvm/clang/lib/CodeGen/CodeGenAction.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
