(set-info :smt-lib-version 2.6)
(set-logic BV)
(set-info :source |
Generated by: Mathias Preiner
Generated on: 2018-04-06
Application: Verification of invertibility conditions generated in [1].
Target solver: Boolector, CVC4, Z3
Publication:
[1] Solving Quantified Bit-Vectors using Invertibility Conditions
    Aina Niemetz, Mathias Preiner, Andrew Reynolds, Clark Barrett and Cesare Tinelli
    To appear in CAV 2018
|)
(set-info :license "https://creativecommons.org/licenses/by/4.0/")
(set-info :category "crafted")
(set-info :status unsat)
(declare-fun s () (_ BitVec 8))
(declare-fun t () (_ BitVec 8))

(assert
(let ((a!1 (and (or (not (= s #x00)) (bvsle s t))
                (forall ((x (_ BitVec 8))) (bvslt t (bvmul s x)))))
      (a!2 (and (exists ((x (_ BitVec 8))) (bvsle (bvmul s x) t))
                (= s #x00)
                (bvslt t s))))
  (or a!1 a!2))
)


(check-sat)
(exit)
