

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_26_2'
================================================================
* Date:           Mon Aug 12 18:54:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.907 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1007|     1007|  5.035 us|  5.035 us|  1007|  1007|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_2  |     1005|     1005|         7|          1|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.90>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:25]   --->   Operation 10 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln26 = store i10 0, i10 %i" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26]   --->   Operation 12 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln25 = store i10 0, i10 %t" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:25]   --->   Operation 13 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc15"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26]   --->   Operation 15 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.73ns)   --->   "%icmp_ln26 = icmp_eq  i10 %i_1, i10 1000" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26]   --->   Operation 16 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.73ns)   --->   "%add_ln26 = add i10 %i_1, i10 1" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26]   --->   Operation 17 'add' 'add_ln26' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc15.split, void %for.end17.exitStub" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26]   --->   Operation 18 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i10 %i_1" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26]   --->   Operation 19 'zext' 'zext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%hist_addr = getelementptr i64 %hist, i64 0, i64 %zext_ln26" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 20 'getelementptr' 'hist_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%hist_load = load i10 %hist_addr" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 21 'load' 'hist_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln26 = store i10 %add_ln26, i10 %i" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26]   --->   Operation 22 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 23 [1/2] (3.25ns)   --->   "%hist_load = load i10 %hist_addr" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 23 'load' 'hist_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 3.21>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i64 %hist_load" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 24 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln27, i32 52, i32 62" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 25 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i64 %bitcast_ln27" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 26 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.63ns)   --->   "%icmp_ln27 = icmp_ne  i11 %tmp_2, i11 2047" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 27 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (3.21ns)   --->   "%icmp_ln27_1 = icmp_eq  i52 %trunc_ln27, i52 0" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 28 'icmp' 'icmp_ln27_1' <Predicate = true> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [4/4] (3.12ns)   --->   "%tmp_3 = fcmp_oeq  i64 %hist_load, i64 0.1" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 29 'dcmp' 'tmp_3' <Predicate = true> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.12>
ST_4 : Operation 30 [3/4] (3.12ns)   --->   "%tmp_3 = fcmp_oeq  i64 %hist_load, i64 0.1" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 30 'dcmp' 'tmp_3' <Predicate = true> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.12>
ST_5 : Operation 31 [2/4] (3.12ns)   --->   "%tmp_3 = fcmp_oeq  i64 %hist_load, i64 0.1" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 31 'dcmp' 'tmp_3' <Predicate = true> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.12>
ST_6 : Operation 32 [1/4] (3.12ns)   --->   "%tmp_3 = fcmp_oeq  i64 %hist_load, i64 0.1" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 32 'dcmp' 'tmp_3' <Predicate = true> <Delay = 3.12> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 3> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%t_load_1 = load i10 %t"   --->   Operation 43 'load' 't_load_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %t_out, i10 %t_load_1"   --->   Operation 44 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.31>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%t_load = load i10 %t" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 33 'load' 't_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26]   --->   Operation 34 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26]   --->   Operation 36 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%or_ln27 = or i1 %icmp_ln27_1, i1 %icmp_ln27" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 37 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%and_ln27 = and i1 %or_ln27, i1 %tmp_3" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 38 'and' 'and_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%zext_ln27 = zext i1 %and_ln27" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 39 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (1.73ns) (out node of the LUT)   --->   "%t_1 = add i10 %zext_ln27, i10 %t_load" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:27]   --->   Operation 40 'add' 't_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln25 = store i10 %t_1, i10 %t" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:25]   --->   Operation 41 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc15" [benchmarks/jianyicheng/histogram/src/histogram_tb.cpp:26]   --->   Operation 42 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hist]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ t_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t                      (alloca           ) [ 01111111]
i                      (alloca           ) [ 01000000]
store_ln26             (store            ) [ 00000000]
store_ln25             (store            ) [ 00000000]
br_ln0                 (br               ) [ 00000000]
i_1                    (load             ) [ 00000000]
icmp_ln26              (icmp             ) [ 01111110]
add_ln26               (add              ) [ 00000000]
br_ln26                (br               ) [ 00000000]
zext_ln26              (zext             ) [ 00000000]
hist_addr              (getelementptr    ) [ 01100000]
store_ln26             (store            ) [ 00000000]
hist_load              (load             ) [ 01011110]
bitcast_ln27           (bitcast          ) [ 00000000]
tmp_2                  (partselect       ) [ 00000000]
trunc_ln27             (trunc            ) [ 00000000]
icmp_ln27              (icmp             ) [ 01001111]
icmp_ln27_1            (icmp             ) [ 01001111]
tmp_3                  (dcmp             ) [ 01000001]
t_load                 (load             ) [ 00000000]
specpipeline_ln26      (specpipeline     ) [ 00000000]
speclooptripcount_ln26 (speclooptripcount) [ 00000000]
specloopname_ln26      (specloopname     ) [ 00000000]
or_ln27                (or               ) [ 00000000]
and_ln27               (and              ) [ 00000000]
zext_ln27              (zext             ) [ 00000000]
t_1                    (add              ) [ 00000000]
store_ln25             (store            ) [ 00000000]
br_ln26                (br               ) [ 00000000]
t_load_1               (load             ) [ 00000000]
write_ln0              (write            ) [ 00000000]
ret_ln0                (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hist">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="t_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i10P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="t_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="write_ln0_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="10" slack="0"/>
<pin id="55" dir="0" index="2" bw="10" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="59" class="1004" name="hist_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="64" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="10" slack="0"/>
<pin id="63" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist_addr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="10" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hist_load/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="1"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln26_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="10" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln25_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="10" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_1_load_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="10" slack="0"/>
<pin id="89" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln26_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="0"/>
<pin id="92" dir="0" index="1" bw="6" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add_ln26_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln26_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln26_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="0"/>
<pin id="109" dir="0" index="1" bw="10" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="bitcast_ln27_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="1"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_2_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="11" slack="0"/>
<pin id="117" dir="0" index="1" bw="64" slack="0"/>
<pin id="118" dir="0" index="2" bw="7" slack="0"/>
<pin id="119" dir="0" index="3" bw="7" slack="0"/>
<pin id="120" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="trunc_ln27_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="0"/>
<pin id="127" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln27_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="11" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln27_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="52" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_1/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="t_load_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="6"/>
<pin id="143" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load/7 "/>
</bind>
</comp>

<comp id="144" class="1004" name="or_ln27_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="4"/>
<pin id="146" dir="0" index="1" bw="1" slack="4"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/7 "/>
</bind>
</comp>

<comp id="148" class="1004" name="and_ln27_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="1"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27/7 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln27_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/7 "/>
</bind>
</comp>

<comp id="157" class="1004" name="t_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="10" slack="0"/>
<pin id="160" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_1/7 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln25_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="0" index="1" bw="10" slack="6"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/7 "/>
</bind>
</comp>

<comp id="168" class="1004" name="t_load_1_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="5"/>
<pin id="170" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load_1/6 "/>
</bind>
</comp>

<comp id="172" class="1005" name="t_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="0"/>
<pin id="182" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="187" class="1005" name="icmp_ln26_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="5"/>
<pin id="189" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="191" class="1005" name="hist_addr_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="10" slack="1"/>
<pin id="193" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="hist_addr "/>
</bind>
</comp>

<comp id="196" class="1005" name="hist_load_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="1"/>
<pin id="198" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="hist_load "/>
</bind>
</comp>

<comp id="202" class="1005" name="icmp_ln27_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="4"/>
<pin id="204" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="207" class="1005" name="icmp_ln27_1_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="4"/>
<pin id="209" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln27_1 "/>
</bind>
</comp>

<comp id="212" class="1005" name="tmp_3_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="42" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="87" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="87" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="87" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="111"><net_src comp="96" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="115" pin=3"/></net>

<net id="128"><net_src comp="112" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="115" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="125" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="152"><net_src comp="144" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="148" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="141" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="157" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="168" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="175"><net_src comp="44" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="178"><net_src comp="172" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="179"><net_src comp="172" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="183"><net_src comp="48" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="190"><net_src comp="90" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="59" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="199"><net_src comp="66" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="205"><net_src comp="129" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="210"><net_src comp="135" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="215"><net_src comp="72" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="148" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t_out | {6 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_26_2 : hist | {1 2 }
  - Chain level:
	State 1
		store_ln26 : 1
		store_ln25 : 1
		i_1 : 1
		icmp_ln26 : 2
		add_ln26 : 2
		br_ln26 : 3
		zext_ln26 : 2
		hist_addr : 3
		hist_load : 4
		store_ln26 : 3
	State 2
	State 3
		tmp_2 : 1
		trunc_ln27 : 1
		icmp_ln27 : 2
		icmp_ln27_1 : 2
	State 4
	State 5
	State 6
		write_ln0 : 1
	State 7
		t_1 : 1
		store_ln25 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln26_fu_90    |    0    |    13   |
|   icmp   |    icmp_ln27_fu_129   |    0    |    12   |
|          |   icmp_ln27_1_fu_135  |    0    |    59   |
|----------|-----------------------|---------|---------|
|    add   |     add_ln26_fu_96    |    0    |    13   |
|          |       t_1_fu_157      |    0    |    13   |
|----------|-----------------------|---------|---------|
|    or    |     or_ln27_fu_144    |    0    |    2    |
|----------|-----------------------|---------|---------|
|    and   |    and_ln27_fu_148    |    0    |    2    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_52 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   dcmp   |       grp_fu_72       |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |    zext_ln26_fu_102   |    0    |    0    |
|          |    zext_ln27_fu_153   |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|      tmp_2_fu_115     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln27_fu_125   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   114   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| hist_addr_reg_191 |   10   |
| hist_load_reg_196 |   64   |
|     i_reg_180     |   10   |
| icmp_ln26_reg_187 |    1   |
|icmp_ln27_1_reg_207|    1   |
| icmp_ln27_reg_202 |    1   |
|     t_reg_172     |   10   |
|   tmp_3_reg_212   |    1   |
+-------------------+--------+
|       Total       |   98   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_66 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   114  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   98   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   98   |   123  |
+-----------+--------+--------+--------+
