[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/GenerateBlock2/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/GenerateBlock2/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<158> s<157> l<2:1> el<1:2>
n<module> u<2> t<Module_keyword> p<13> s<3> l<2:1> el<2:7>
n<sub> u<3> t<StringConst> p<13> s<12> l<2:8> el<2:11>
n<> u<4> t<PortDir_Out> p<9> s<8> l<2:13> el<2:19>
n<> u<5> t<IntVec_TypeReg> p<6> l<2:20> el<2:23>
n<> u<6> t<Data_type> p<7> c<5> l<2:20> el<2:23>
n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<2:20> el<2:23>
n<> u<8> t<Net_port_type> p<9> c<7> l<2:20> el<2:23>
n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<2:13> el<2:23>
n<int_status> u<10> t<StringConst> p<11> l<2:24> el<2:34>
n<> u<11> t<Ansi_port_declaration> p<12> c<9> l<2:13> el<2:34>
n<> u<12> t<List_of_port_declarations> p<13> c<11> l<2:12> el<2:35>
n<> u<13> t<Module_ansi_header> p<15> c<2> s<14> l<2:1> el<2:36>
n<> u<14> t<ENDMODULE> p<15> l<3:1> el<3:10>
n<> u<15> t<Module_declaration> p<16> c<13> l<2:1> el<3:10>
n<> u<16> t<Description> p<157> c<15> s<156> l<2:1> el<3:10>
n<module> u<17> t<Module_keyword> p<21> s<18> l<5:1> el<5:7>
n<dut> u<18> t<StringConst> p<21> s<20> l<5:8> el<5:11>
n<> u<19> t<Port> p<20> l<5:13> el<5:13>
n<> u<20> t<List_of_ports> p<21> c<19> l<5:12> el<5:14>
n<> u<21> t<Module_nonansi_header> p<155> c<17> s<38> l<5:1> el<5:15>
n<> u<22> t<Data_type_or_implicit> p<32> s<31> l<6:13> el<6:13>
n<p> u<23> t<StringConst> p<30> s<29> l<6:13> el<6:14>
n<> u<24> t<Number_1Tickb1> p<25> l<6:17> el<6:21>
n<> u<25> t<Primary_literal> p<26> c<24> l<6:17> el<6:21>
n<> u<26> t<Constant_primary> p<27> c<25> l<6:17> el<6:21>
n<> u<27> t<Constant_expression> p<28> c<26> l<6:17> el<6:21>
n<> u<28> t<Constant_mintypmax_expression> p<29> c<27> l<6:17> el<6:21>
n<> u<29> t<Constant_param_expression> p<30> c<28> l<6:17> el<6:21>
n<> u<30> t<Param_assignment> p<31> c<23> l<6:13> el<6:21>
n<> u<31> t<List_of_param_assignments> p<32> c<30> l<6:13> el<6:21>
n<> u<32> t<Parameter_declaration> p<33> c<22> l<6:3> el<6:21>
n<> u<33> t<Package_or_generate_item_declaration> p<34> c<32> l<6:3> el<6:22>
n<> u<34> t<Module_or_generate_item_declaration> p<35> c<33> l<6:3> el<6:22>
n<> u<35> t<Module_common_item> p<36> c<34> l<6:3> el<6:22>
n<> u<36> t<Module_or_generate_item> p<37> c<35> l<6:3> el<6:22>
n<> u<37> t<Non_port_module_item> p<38> c<36> l<6:3> el<6:22>
n<> u<38> t<Module_item> p<155> c<37> s<62> l<6:3> el<6:22>
n<p> u<39> t<StringConst> p<40> l<8:9> el<8:10>
n<> u<40> t<Primary_literal> p<41> c<39> l<8:9> el<8:10>
n<> u<41> t<Constant_primary> p<42> c<40> l<8:9> el<8:10>
n<> u<42> t<Constant_expression> p<48> c<41> s<47> l<8:9> el<8:10>
n<> u<43> t<Number_1Tickb1> p<44> l<8:14> el<8:18>
n<> u<44> t<Primary_literal> p<45> c<43> l<8:14> el<8:18>
n<> u<45> t<Constant_primary> p<46> c<44> l<8:14> el<8:18>
n<> u<46> t<Constant_expression> p<48> c<45> l<8:14> el<8:18>
n<> u<47> t<BinOp_Equiv> p<48> s<46> l<8:11> el<8:13>
n<> u<48> t<Constant_expression> p<54> c<42> s<52> l<8:9> el<8:18>
n<blk> u<49> t<StringConst> p<51> s<50> l<8:28> el<8:31>
n<> u<50> t<END> p<51> l<9:5> el<9:8>
n<> u<51> t<Generate_begin_end_block> p<52> c<49> l<8:20> el<9:8>
n<> u<52> t<Generate_item> p<54> c<51> l<8:20> el<9:8>
n<> u<53> t<IF> p<54> s<48> l<8:5> el<8:7>
n<> u<54> t<If_generate_construct> p<55> c<53> l<8:5> el<9:8>
n<> u<55> t<Conditional_generate_construct> p<56> c<54> l<8:5> el<9:8>
n<> u<56> t<Module_common_item> p<57> c<55> l<8:5> el<9:8>
n<> u<57> t<Module_or_generate_item> p<58> c<56> l<8:5> el<9:8>
n<> u<58> t<Generate_item> p<60> c<57> s<59> l<8:5> el<9:8>
n<> u<59> t<ENDGENERATE> p<60> l<10:3> el<10:14>
n<> u<60> t<Generate_region> p<61> c<58> l<7:3> el<10:14>
n<> u<61> t<Non_port_module_item> p<62> c<60> l<7:3> el<10:14>
n<> u<62> t<Module_item> p<155> c<61> s<153> l<7:3> el<10:14>
n<loop_int> u<63> t<StringConst> p<64> l<12:14> el<12:22>
n<> u<64> t<Identifier_list> p<65> c<63> l<12:14> el<12:22>
n<> u<65> t<Genvar_declaration> p<66> c<64> l<12:5> el<12:23>
n<> u<66> t<Module_or_generate_item_declaration> p<67> c<65> l<12:5> el<12:23>
n<> u<67> t<Module_common_item> p<68> c<66> l<12:5> el<12:23>
n<> u<68> t<Module_or_generate_item> p<69> c<67> l<12:5> el<12:23>
n<> u<69> t<Generate_item> p<151> c<68> s<90> l<12:5> el<12:23>
n<> u<70> t<NetType_Wire> p<85> s<81> l<13:5> el<13:9>
n<2> u<71> t<IntConst> p<72> l<13:12> el<13:13>
n<> u<72> t<Primary_literal> p<73> c<71> l<13:12> el<13:13>
n<> u<73> t<Constant_primary> p<74> c<72> l<13:12> el<13:13>
n<> u<74> t<Constant_expression> p<79> c<73> s<78> l<13:12> el<13:13>
n<0> u<75> t<IntConst> p<76> l<13:14> el<13:15>
n<> u<76> t<Primary_literal> p<77> c<75> l<13:14> el<13:15>
n<> u<77> t<Constant_primary> p<78> c<76> l<13:14> el<13:15>
n<> u<78> t<Constant_expression> p<79> c<77> l<13:14> el<13:15>
n<> u<79> t<Constant_range> p<80> c<74> l<13:12> el<13:15>
n<> u<80> t<Packed_dimension> p<81> c<79> l<13:11> el<13:16>
n<> u<81> t<Data_type_or_implicit> p<85> c<80> s<84> l<13:11> el<13:16>
n<int_status> u<82> t<StringConst> p<83> l<13:18> el<13:28>
n<> u<83> t<Net_decl_assignment> p<84> c<82> l<13:18> el<13:28>
n<> u<84> t<List_of_net_decl_assignments> p<85> c<83> l<13:18> el<13:28>
n<> u<85> t<Net_declaration> p<86> c<70> l<13:5> el<13:29>
n<> u<86> t<Package_or_generate_item_declaration> p<87> c<85> l<13:5> el<13:29>
n<> u<87> t<Module_or_generate_item_declaration> p<88> c<86> l<13:5> el<13:29>
n<> u<88> t<Module_common_item> p<89> c<87> l<13:5> el<13:29>
n<> u<89> t<Module_or_generate_item> p<90> c<88> l<13:5> el<13:29>
n<> u<90> t<Generate_item> p<151> c<89> s<149> l<13:5> el<13:29>
n<loop_int> u<91> t<StringConst> p<96> s<95> l<14:10> el<14:18>
n<0> u<92> t<IntConst> p<93> l<14:21> el<14:22>
n<> u<93> t<Primary_literal> p<94> c<92> l<14:21> el<14:22>
n<> u<94> t<Constant_primary> p<95> c<93> l<14:21> el<14:22>
n<> u<95> t<Constant_expression> p<96> c<94> l<14:21> el<14:22>
n<> u<96> t<Genvar_initialization> p<146> c<91> s<106> l<14:10> el<14:22>
n<loop_int> u<97> t<StringConst> p<98> l<14:24> el<14:32>
n<> u<98> t<Primary_literal> p<99> c<97> l<14:24> el<14:32>
n<> u<99> t<Constant_primary> p<100> c<98> l<14:24> el<14:32>
n<> u<100> t<Constant_expression> p<106> c<99> s<105> l<14:24> el<14:32>
n<2> u<101> t<IntConst> p<102> l<14:35> el<14:36>
n<> u<102> t<Primary_literal> p<103> c<101> l<14:35> el<14:36>
n<> u<103> t<Constant_primary> p<104> c<102> l<14:35> el<14:36>
n<> u<104> t<Constant_expression> p<106> c<103> l<14:35> el<14:36>
n<> u<105> t<BinOp_Less> p<106> s<104> l<14:33> el<14:34>
n<> u<106> t<Constant_expression> p<146> c<100> s<119> l<14:24> el<14:36>
n<loop_int> u<107> t<StringConst> p<119> s<108> l<14:38> el<14:46>
n<> u<108> t<AssignOp_Assign> p<119> s<118> l<14:47> el<14:48>
n<loop_int> u<109> t<StringConst> p<110> l<14:49> el<14:57>
n<> u<110> t<Primary_literal> p<111> c<109> l<14:49> el<14:57>
n<> u<111> t<Constant_primary> p<112> c<110> l<14:49> el<14:57>
n<> u<112> t<Constant_expression> p<118> c<111> s<117> l<14:49> el<14:57>
n<1> u<113> t<IntConst> p<114> l<14:60> el<14:61>
n<> u<114> t<Primary_literal> p<115> c<113> l<14:60> el<14:61>
n<> u<115> t<Constant_primary> p<116> c<114> l<14:60> el<14:61>
n<> u<116> t<Constant_expression> p<118> c<115> l<14:60> el<14:61>
n<> u<117> t<BinOp_Plus> p<118> s<116> l<14:58> el<14:59>
n<> u<118> t<Constant_expression> p<119> c<112> l<14:49> el<14:61>
n<> u<119> t<Genvar_iteration> p<146> c<107> s<145> l<14:38> el<14:61>
n<gen_blk> u<120> t<StringConst> p<144> s<142> l<15:13> el<15:20>
n<sub> u<121> t<StringConst> p<140> s<139> l<16:9> el<16:12>
n<sub_i> u<122> t<StringConst> p<123> l<16:13> el<16:18>
n<> u<123> t<Name_of_instance> p<139> c<122> s<138> l<16:13> el<16:18>
n<int_status> u<124> t<StringConst> p<137> s<135> l<17:12> el<17:22>
n<int_status> u<125> t<StringConst> p<132> s<131> l<17:23> el<17:33>
n<loop_int> u<126> t<StringConst> p<127> l<17:34> el<17:42>
n<> u<127> t<Primary_literal> p<128> c<126> l<17:34> el<17:42>
n<> u<128> t<Primary> p<129> c<127> l<17:34> el<17:42>
n<> u<129> t<Expression> p<130> c<128> l<17:34> el<17:42>
n<> u<130> t<Bit_select> p<131> c<129> l<17:33> el<17:43>
n<> u<131> t<Select> p<132> c<130> l<17:33> el<17:43>
n<> u<132> t<Complex_func_call> p<133> c<125> l<17:23> el<17:43>
n<> u<133> t<Primary> p<134> c<132> l<17:23> el<17:43>
n<> u<134> t<Expression> p<137> c<133> s<136> l<17:23> el<17:43>
n<> u<135> t<OPEN_PARENS> p<137> s<134> l<17:22> el<17:23>
n<> u<136> t<CLOSE_PARENS> p<137> l<17:43> el<17:44>
n<> u<137> t<Named_port_connection> p<138> c<124> l<17:11> el<17:44>
n<> u<138> t<List_of_port_connections> p<139> c<137> l<17:11> el<17:44>
n<> u<139> t<Hierarchical_instance> p<140> c<123> l<16:13> el<18:10>
n<> u<140> t<Module_instantiation> p<141> c<121> l<16:9> el<18:11>
n<> u<141> t<Module_or_generate_item> p<142> c<140> l<16:9> el<18:11>
n<> u<142> t<Generate_item> p<144> c<141> s<143> l<16:9> el<18:11>
n<> u<143> t<END> p<144> l<19:5> el<19:8>
n<> u<144> t<Generate_begin_end_block> p<145> c<120> l<15:5> el<19:8>
n<> u<145> t<Generate_item> p<146> c<144> l<15:5> el<19:8>
n<> u<146> t<Loop_generate_construct> p<147> c<96> l<14:5> el<19:8>
n<> u<147> t<Module_common_item> p<148> c<146> l<14:5> el<19:8>
n<> u<148> t<Module_or_generate_item> p<149> c<147> l<14:5> el<19:8>
n<> u<149> t<Generate_item> p<151> c<148> s<150> l<14:5> el<19:8>
n<> u<150> t<ENDGENERATE> p<151> l<20:3> el<20:14>
n<> u<151> t<Generate_region> p<152> c<69> l<11:3> el<20:14>
n<> u<152> t<Non_port_module_item> p<153> c<151> l<11:3> el<20:14>
n<> u<153> t<Module_item> p<155> c<152> s<154> l<11:3> el<20:14>
n<> u<154> t<ENDMODULE> p<155> l<21:1> el<21:10>
n<> u<155> t<Module_declaration> p<156> c<21> l<5:1> el<21:10>
n<> u<156> t<Description> p<157> c<155> l<5:1> el<21:10>
n<> u<157> t<Source_text> p<158> c<16> l<2:1> el<21:10>
n<> u<158> t<Top_level_rule> c<1> l<2:1> el<22:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenerateBlock2/dut.sv:2:1: No timescale set for "sub".
[WRN:PA0205] ${SURELOG_DIR}/tests/GenerateBlock2/dut.sv:5:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/GenerateBlock2/dut.sv:5:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/GenerateBlock2/dut.sv:2:1: Compile module "work@sub".
[INF:EL0526] Design Elaboration...
[INF:CP0303] ${SURELOG_DIR}/tests/GenerateBlock2/dut.sv:5:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/GenerateBlock2/dut.sv:5:1: Compile module "work@dut".
[INF:CP0335] ${SURELOG_DIR}/tests/GenerateBlock2/dut.sv:8:20: Compile generate block "work@dut.blk".
[INF:CP0335] ${SURELOG_DIR}/tests/GenerateBlock2/dut.sv:15:5: Compile generate block "work@dut.gen_blk[0]".
[INF:CP0335] ${SURELOG_DIR}/tests/GenerateBlock2/dut.sv:15:5: Compile generate block "work@dut.gen_blk[1]".
[NTE:EL0503] ${SURELOG_DIR}/tests/GenerateBlock2/dut.sv:5:1: Top level module "work@dut".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 3.
[NTE:EL0510] Nb instances: 3.
[NTE:EL0511] Nb leaf instances: 2.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  2
bit_select                                             4
constant                                              29
design                                                 1
gen_if                                                 1
gen_region                                             2
gen_scope                                              6
gen_scope_array                                        6
int_typespec                                           4
logic_net                                              5
logic_typespec                                         7
module_inst                                            9
named_begin                                            1
operation                                              5
param_assign                                           2
parameter                                              4
port                                                   5
range                                                  5
ref_module                                             2
ref_obj                                                6
ref_typespec                                          14
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  2
bit_select                                            10
constant                                              29
design                                                 1
gen_if                                                 1
gen_region                                             2
gen_scope                                              9
gen_scope_array                                        9
int_typespec                                           4
logic_net                                              5
logic_typespec                                         7
module_inst                                           11
named_begin                                            1
operation                                              5
param_assign                                           2
parameter                                              4
port                                                  11
range                                                  5
ref_module                                             2
ref_obj                                               12
ref_typespec                                          22
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenerateBlock2/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/GenerateBlock2/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/GenerateBlock2/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:5:1, endln:21:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.p), line:6:13, endln:6:14
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:5:1, endln:21:10
    |BIN:1
    |vpiTypespec:
    \_ref_typespec: (work@dut.p)
      |vpiParent:
      \_parameter: (work@dut.p), line:6:13, endln:6:14
      |vpiFullName:work@dut.p
      |vpiActual:
      \_int_typespec: , line:6:3, endln:6:21
    |vpiName:p
    |vpiFullName:work@dut.p
  |vpiParamAssign:
  \_param_assign: , line:6:13, endln:6:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:5:1, endln:21:10
    |vpiRhs:
    \_constant: , line:6:17, endln:6:21
      |vpiParent:
      \_param_assign: , line:6:13, endln:6:21
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiTypespec:
      \_ref_typespec: (work@dut)
        |vpiParent:
        \_constant: , line:6:17, endln:6:21
        |vpiFullName:work@dut
        |vpiActual:
        \_int_typespec: , line:6:3, endln:6:21
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@dut.p), line:6:13, endln:6:14
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.int_status), line:13:18, endln:13:28
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:5:1, endln:21:10
    |vpiTypespec:
    \_ref_typespec: (work@dut.int_status)
      |vpiParent:
      \_logic_net: (work@dut.int_status), line:13:18, endln:13:28
      |vpiFullName:work@dut.int_status
      |vpiActual:
      \_logic_typespec: , line:13:5, endln:13:16
    |vpiName:int_status
    |vpiFullName:work@dut.int_status
    |vpiNetType:1
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:5:1, endln:21:10
    |vpiStmt:
    \_begin: (work@dut)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@dut
      |vpiStmt:
      \_gen_if: , line:8:5, endln:8:7
        |vpiParent:
        \_begin: (work@dut)
        |vpiCondition:
        \_operation: , line:8:9, endln:8:18
          |vpiParent:
          \_gen_if: , line:8:5, endln:8:7
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@dut.p), line:8:9, endln:8:10
            |vpiParent:
            \_operation: , line:8:9, endln:8:18
            |vpiName:p
            |vpiFullName:work@dut.p
          |vpiOperand:
          \_constant: , line:8:14, endln:8:18
            |vpiParent:
            \_operation: , line:8:9, endln:8:18
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiConstType:3
        |vpiStmt:
        \_named_begin: (work@dut.blk)
          |vpiParent:
          \_gen_if: , line:8:5, endln:8:7
          |vpiName:blk
          |vpiFullName:work@dut.blk
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:5:1, endln:21:10
    |vpiStmt:
    \_begin: (work@dut)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@dut
|uhdmallModules:
\_module_inst: work@sub (work@sub), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:2:1, endln:3:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@sub
  |vpiDefName:work@sub
  |vpiNet:
  \_logic_net: (work@sub.int_status), line:2:24, endln:2:34
    |vpiParent:
    \_module_inst: work@sub (work@sub), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:2:1, endln:3:10
    |vpiName:int_status
    |vpiFullName:work@sub.int_status
    |vpiNetType:48
  |vpiPort:
  \_port: (int_status), line:2:24, endln:2:34
    |vpiParent:
    \_module_inst: work@sub (work@sub), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:2:1, endln:3:10
    |vpiName:int_status
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@sub.int_status.int_status), line:2:24, endln:2:34
      |vpiParent:
      \_port: (int_status), line:2:24, endln:2:34
      |vpiName:int_status
      |vpiFullName:work@sub.int_status.int_status
      |vpiActual:
      \_logic_net: (work@sub.int_status), line:2:24, endln:2:34
    |vpiTypedef:
    \_ref_typespec: (work@sub.int_status)
      |vpiParent:
      \_port: (int_status), line:2:24, endln:2:34
      |vpiFullName:work@sub.int_status
      |vpiActual:
      \_logic_typespec: , line:2:20, endln:2:23
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:5:1, endln:21:10
  |vpiName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.p), line:6:13, endln:6:14
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:5:1, endln:21:10
    |BIN:1
    |vpiTypespec:
    \_ref_typespec: (work@dut.p)
      |vpiParent:
      \_parameter: (work@dut.p), line:6:13, endln:6:14
      |vpiFullName:work@dut.p
      |vpiActual:
      \_int_typespec: , line:6:3, endln:6:21
    |vpiName:p
    |vpiFullName:work@dut.p
  |vpiParamAssign:
  \_param_assign: , line:6:13, endln:6:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:5:1, endln:21:10
    |vpiRhs:
    \_constant: , line:6:17, endln:6:21
      |vpiParent:
      \_param_assign: , line:6:13, endln:6:21
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiTypespec:
      \_ref_typespec: (work@dut)
        |vpiParent:
        \_constant: , line:6:17, endln:6:21
        |vpiFullName:work@dut
        |vpiActual:
        \_int_typespec: , line:6:3, endln:6:21
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@dut.p), line:6:13, endln:6:14
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@dut.int_status), line:13:18, endln:13:28
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:5:1, endln:21:10
    |vpiTypespec:
    \_ref_typespec: (work@dut.int_status)
      |vpiParent:
      \_logic_net: (work@dut.int_status), line:13:18, endln:13:28
      |vpiFullName:work@dut.int_status
      |vpiActual:
      \_logic_typespec: , line:13:5, endln:13:16
    |vpiName:int_status
    |vpiFullName:work@dut.int_status
    |vpiNetType:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@dut.blk), line:8:20, endln:9:8
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:5:1, endln:21:10
    |vpiName:blk
    |vpiFullName:work@dut.blk
    |vpiGenScope:
    \_gen_scope: (work@dut.blk), line:8:20, endln:9:8
      |vpiParent:
      \_gen_scope_array: (work@dut.blk), line:8:20, endln:9:8
      |vpiFullName:work@dut.blk
  |vpiGenScopeArray:
  \_gen_scope_array: (work@dut.gen_blk[0]), line:15:5, endln:19:8
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:5:1, endln:21:10
    |vpiName:gen_blk[0]
    |vpiFullName:work@dut.gen_blk[0]
    |vpiGenScope:
    \_gen_scope: (work@dut.gen_blk[0]), line:15:5, endln:19:8
      |vpiParent:
      \_gen_scope_array: (work@dut.gen_blk[0]), line:15:5, endln:19:8
      |vpiFullName:work@dut.gen_blk[0]
      |vpiParameter:
      \_parameter: (work@dut.gen_blk[0].loop_int), line:14:0
        |vpiParent:
        \_gen_scope: (work@dut.gen_blk[0]), line:15:5, endln:19:8
        |UINT:0
        |vpiTypespec:
        \_ref_typespec: (work@dut.gen_blk[0].loop_int)
          |vpiParent:
          \_parameter: (work@dut.gen_blk[0].loop_int), line:14:0
          |vpiFullName:work@dut.gen_blk[0].loop_int
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:loop_int
        |vpiFullName:work@dut.gen_blk[0].loop_int
      |vpiModule:
      \_module_inst: work@sub (work@dut.gen_blk[0].sub_i), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:16:9, endln:18:11
        |vpiParent:
        \_gen_scope: (work@dut.gen_blk[0]), line:15:5, endln:19:8
        |vpiName:sub_i
        |vpiFullName:work@dut.gen_blk[0].sub_i
        |vpiDefName:work@sub
        |vpiDefFile:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv
        |vpiDefLineNo:2
        |vpiNet:
        \_logic_net: (work@dut.gen_blk[0].sub_i.int_status), line:2:24, endln:2:34
          |vpiParent:
          \_module_inst: work@sub (work@dut.gen_blk[0].sub_i), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:16:9, endln:18:11
          |vpiTypespec:
          \_ref_typespec: (work@dut.gen_blk[0].sub_i.int_status)
            |vpiParent:
            \_logic_net: (work@dut.gen_blk[0].sub_i.int_status), line:2:24, endln:2:34
            |vpiFullName:work@dut.gen_blk[0].sub_i.int_status
            |vpiActual:
            \_logic_typespec: , line:2:20, endln:2:23
          |vpiName:int_status
          |vpiFullName:work@dut.gen_blk[0].sub_i.int_status
          |vpiNetType:48
        |vpiPort:
        \_port: (int_status), line:2:24, endln:2:34
          |vpiParent:
          \_module_inst: work@sub (work@dut.gen_blk[0].sub_i), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:16:9, endln:18:11
          |vpiName:int_status
          |vpiDirection:2
          |vpiHighConn:
          \_bit_select: (work@dut.int_status), line:17:34, endln:17:42
            |vpiParent:
            \_port: (int_status), line:2:24, endln:2:34
            |vpiName:int_status
            |vpiFullName:work@dut.int_status
            |vpiActual:
            \_logic_net: (work@dut.int_status), line:13:18, endln:13:28
            |vpiIndex:
            \_constant: , line:17:34, endln:17:42
              |vpiParent:
              \_bit_select: (work@dut.gen_blk[0].sub_i.int_status), line:17:34, endln:17:42
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
          |vpiLowConn:
          \_ref_obj: (work@dut.gen_blk[0].sub_i.int_status), line:17:12, endln:17:22
            |vpiParent:
            \_port: (int_status), line:2:24, endln:2:34
            |vpiName:int_status
            |vpiFullName:work@dut.gen_blk[0].sub_i.int_status
            |vpiActual:
            \_logic_net: (work@dut.gen_blk[0].sub_i.int_status), line:2:24, endln:2:34
          |vpiTypedef:
          \_ref_typespec: (work@dut.gen_blk[0].sub_i.int_status)
            |vpiParent:
            \_port: (int_status), line:2:24, endln:2:34
            |vpiFullName:work@dut.gen_blk[0].sub_i.int_status
            |vpiActual:
            \_logic_typespec: , line:2:20, endln:2:23
          |vpiInstance:
          \_module_inst: work@sub (work@dut.gen_blk[0].sub_i), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:16:9, endln:18:11
  |vpiGenScopeArray:
  \_gen_scope_array: (work@dut.gen_blk[1]), line:15:5, endln:19:8
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:5:1, endln:21:10
    |vpiName:gen_blk[1]
    |vpiFullName:work@dut.gen_blk[1]
    |vpiGenScope:
    \_gen_scope: (work@dut.gen_blk[1]), line:15:5, endln:19:8
      |vpiParent:
      \_gen_scope_array: (work@dut.gen_blk[1]), line:15:5, endln:19:8
      |vpiFullName:work@dut.gen_blk[1]
      |vpiParameter:
      \_parameter: (work@dut.gen_blk[1].loop_int), line:14:0
        |vpiParent:
        \_gen_scope: (work@dut.gen_blk[1]), line:15:5, endln:19:8
        |UINT:1
        |vpiTypespec:
        \_ref_typespec: (work@dut.gen_blk[1].loop_int)
          |vpiParent:
          \_parameter: (work@dut.gen_blk[1].loop_int), line:14:0
          |vpiFullName:work@dut.gen_blk[1].loop_int
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:loop_int
        |vpiFullName:work@dut.gen_blk[1].loop_int
      |vpiModule:
      \_module_inst: work@sub (work@dut.gen_blk[1].sub_i), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:16:9, endln:18:11
        |vpiParent:
        \_gen_scope: (work@dut.gen_blk[1]), line:15:5, endln:19:8
        |vpiName:sub_i
        |vpiFullName:work@dut.gen_blk[1].sub_i
        |vpiDefName:work@sub
        |vpiDefFile:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv
        |vpiDefLineNo:2
        |vpiNet:
        \_logic_net: (work@dut.gen_blk[1].sub_i.int_status), line:2:24, endln:2:34
          |vpiParent:
          \_module_inst: work@sub (work@dut.gen_blk[1].sub_i), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:16:9, endln:18:11
          |vpiTypespec:
          \_ref_typespec: (work@dut.gen_blk[1].sub_i.int_status)
            |vpiParent:
            \_logic_net: (work@dut.gen_blk[1].sub_i.int_status), line:2:24, endln:2:34
            |vpiFullName:work@dut.gen_blk[1].sub_i.int_status
            |vpiActual:
            \_logic_typespec: , line:2:20, endln:2:23
          |vpiName:int_status
          |vpiFullName:work@dut.gen_blk[1].sub_i.int_status
          |vpiNetType:48
        |vpiPort:
        \_port: (int_status), line:2:24, endln:2:34
          |vpiParent:
          \_module_inst: work@sub (work@dut.gen_blk[1].sub_i), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:16:9, endln:18:11
          |vpiName:int_status
          |vpiDirection:2
          |vpiHighConn:
          \_bit_select: (work@dut.int_status), line:17:34, endln:17:42
            |vpiParent:
            \_port: (int_status), line:2:24, endln:2:34
            |vpiName:int_status
            |vpiFullName:work@dut.int_status
            |vpiActual:
            \_logic_net: (work@dut.int_status), line:13:18, endln:13:28
            |vpiIndex:
            \_constant: , line:17:34, endln:17:42
              |vpiParent:
              \_bit_select: (work@dut.gen_blk[1].sub_i.int_status), line:17:34, endln:17:42
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiLowConn:
          \_ref_obj: (work@dut.gen_blk[1].sub_i.int_status), line:17:12, endln:17:22
            |vpiParent:
            \_port: (int_status), line:2:24, endln:2:34
            |vpiName:int_status
            |vpiFullName:work@dut.gen_blk[1].sub_i.int_status
            |vpiActual:
            \_logic_net: (work@dut.gen_blk[1].sub_i.int_status), line:2:24, endln:2:34
          |vpiTypedef:
          \_ref_typespec: (work@dut.gen_blk[1].sub_i.int_status)
            |vpiParent:
            \_port: (int_status), line:2:24, endln:2:34
            |vpiFullName:work@dut.gen_blk[1].sub_i.int_status
            |vpiActual:
            \_logic_typespec: , line:2:20, endln:2:23
          |vpiInstance:
          \_module_inst: work@sub (work@dut.gen_blk[1].sub_i), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:16:9, endln:18:11
\_weaklyReferenced:
\_int_typespec: , line:6:3, endln:6:21
  |vpiRange:
  \_range: 
    |vpiParent:
    \_int_typespec: , line:6:3, endln:6:21
    |vpiLeftRange:
    \_constant: 
      |INT:0
    |vpiRightRange:
    \_constant: 
      |INT:0
\_logic_typespec: , line:13:5, endln:13:16
  |vpiParent:
  \_logic_net: (work@dut.int_status), line:13:18, endln:13:28
  |vpiRange:
  \_range: , line:13:11, endln:13:16
    |vpiParent:
    \_logic_typespec: , line:13:5, endln:13:16
    |vpiLeftRange:
    \_constant: , line:13:12, endln:13:13
      |vpiParent:
      \_range: , line:13:11, endln:13:16
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:14, endln:13:15
      |vpiParent:
      \_range: , line:13:11, endln:13:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:2:20, endln:2:23
\_logic_typespec: , line:2:20, endln:2:23
  |vpiParent:
  \_logic_net: (work@dut.gen_blk[0].sub_i.int_status), line:2:24, endln:2:34
\_bit_select: (work@dut.gen_blk[0].sub_i.int_status), line:17:34, endln:17:42
  |vpiParent:
  \_port: (int_status), line:2:24, endln:2:34
  |vpiName:int_status
  |vpiFullName:work@dut.gen_blk[0].sub_i.int_status
  |vpiIndex:
  \_constant: , line:17:34, endln:17:42
\_port: (int_status), line:2:24, endln:2:34
  |vpiParent:
  \_module_inst: work@sub (work@dut.gen_blk[0].sub_i), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:16:9, endln:18:11
  |vpiName:int_status
  |vpiDirection:2
  |vpiHighConn:
  \_bit_select: (work@dut.gen_blk[0].sub_i.int_status), line:17:34, endln:17:42
  |vpiLowConn:
  \_ref_obj: (work@dut.gen_blk[0].sub_i.int_status), line:17:12, endln:17:22
    |vpiParent:
    \_port: (int_status), line:2:24, endln:2:34
    |vpiName:int_status
    |vpiFullName:work@dut.gen_blk[0].sub_i.int_status
    |vpiActual:
    \_logic_net: (work@dut.gen_blk[0].sub_i.int_status), line:2:24, endln:2:34
  |vpiTypedef:
  \_ref_typespec: (work@dut.gen_blk[0].sub_i.int_status)
    |vpiParent:
    \_port: (int_status), line:2:24, endln:2:34
    |vpiFullName:work@dut.gen_blk[0].sub_i.int_status
    |vpiActual:
    \_logic_typespec: , line:2:20, endln:2:23
\_logic_typespec: , line:2:20, endln:2:23
\_logic_typespec: , line:2:20, endln:2:23
  |vpiParent:
  \_logic_net: (work@dut.gen_blk[1].sub_i.int_status), line:2:24, endln:2:34
\_bit_select: (work@dut.gen_blk[1].sub_i.int_status), line:17:34, endln:17:42
  |vpiParent:
  \_port: (int_status), line:2:24, endln:2:34
  |vpiName:int_status
  |vpiFullName:work@dut.gen_blk[1].sub_i.int_status
  |vpiIndex:
  \_constant: , line:17:34, endln:17:42
\_port: (int_status), line:2:24, endln:2:34
  |vpiParent:
  \_module_inst: work@sub (work@dut.gen_blk[1].sub_i), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:16:9, endln:18:11
  |vpiName:int_status
  |vpiDirection:2
  |vpiHighConn:
  \_bit_select: (work@dut.gen_blk[1].sub_i.int_status), line:17:34, endln:17:42
  |vpiLowConn:
  \_ref_obj: (work@dut.gen_blk[1].sub_i.int_status), line:17:12, endln:17:22
    |vpiParent:
    \_port: (int_status), line:2:24, endln:2:34
    |vpiName:int_status
    |vpiFullName:work@dut.gen_blk[1].sub_i.int_status
    |vpiActual:
    \_logic_net: (work@dut.gen_blk[1].sub_i.int_status), line:2:24, endln:2:34
  |vpiTypedef:
  \_ref_typespec: (work@dut.gen_blk[1].sub_i.int_status)
    |vpiParent:
    \_port: (int_status), line:2:24, endln:2:34
    |vpiFullName:work@dut.gen_blk[1].sub_i.int_status
    |vpiActual:
    \_logic_typespec: , line:2:20, endln:2:23
\_logic_typespec: , line:13:5, endln:13:16
  |vpiRange:
  \_range: , line:13:11, endln:13:16
    |vpiParent:
    \_logic_typespec: , line:13:5, endln:13:16
    |vpiLeftRange:
    \_constant: , line:13:12, endln:13:13
      |vpiParent:
      \_range: , line:13:11, endln:13:16
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:14, endln:13:15
      |vpiParent:
      \_range: , line:13:11, endln:13:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:2:20, endln:2:23
\_int_typespec: , line:6:3, endln:6:21
  |vpiParent:
  \_ref_typespec: (work@dut.p)
  |vpiRange:
  \_range: 
    |vpiParent:
    \_int_typespec: , line:6:3, endln:6:21
    |vpiLeftRange:
    \_constant: 
      |vpiParent:
      \_range: 
      |INT:0
    |vpiRightRange:
    \_constant: 
      |vpiParent:
      \_range: 
      |INT:0
\_int_typespec: 
\_module_inst: work@sub (work@dut.gen_blk[0].sub_i), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:16:9, endln:18:11
  |vpiParent:
  \_gen_scope: (work@dut.gen_blk[0]), line:15:5, endln:19:8
  |vpiName:sub_i
  |vpiFullName:work@dut.gen_blk[0].sub_i
  |vpiDefName:work@sub
  |vpiDefFile:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv
  |vpiDefLineNo:2
  |vpiNet:
  \_logic_net: (work@dut.gen_blk[0].sub_i.int_status), line:2:24, endln:2:34
  |vpiPort:
  \_port: (int_status), line:2:24, endln:2:34
\_gen_scope: (work@dut.gen_blk[0]), line:15:5, endln:19:8
  |vpiParent:
  \_gen_scope_array: (work@dut.gen_blk[0]), line:15:5, endln:19:8
  |vpiFullName:work@dut.gen_blk[0]
  |vpiParameter:
  \_parameter: (work@dut.gen_blk[0].loop_int), line:14:0
  |vpiModule:
  \_module_inst: work@sub (work@dut.gen_blk[0].sub_i), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:16:9, endln:18:11
\_gen_scope_array: (work@dut.gen_blk[0]), line:15:5, endln:19:8
  |vpiParent:
  \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:5:1, endln:21:10
  |vpiName:gen_blk[0]
  |vpiFullName:work@dut.gen_blk[0]
  |vpiGenScope:
  \_gen_scope: (work@dut.gen_blk[0]), line:15:5, endln:19:8
\_int_typespec: 
\_module_inst: work@sub (work@dut.gen_blk[1].sub_i), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:16:9, endln:18:11
  |vpiParent:
  \_gen_scope: (work@dut.gen_blk[1]), line:15:5, endln:19:8
  |vpiName:sub_i
  |vpiFullName:work@dut.gen_blk[1].sub_i
  |vpiDefName:work@sub
  |vpiDefFile:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv
  |vpiDefLineNo:2
  |vpiNet:
  \_logic_net: (work@dut.gen_blk[1].sub_i.int_status), line:2:24, endln:2:34
  |vpiPort:
  \_port: (int_status), line:2:24, endln:2:34
\_gen_scope: (work@dut.gen_blk[1]), line:15:5, endln:19:8
  |vpiParent:
  \_gen_scope_array: (work@dut.gen_blk[1]), line:15:5, endln:19:8
  |vpiFullName:work@dut.gen_blk[1]
  |vpiParameter:
  \_parameter: (work@dut.gen_blk[1].loop_int), line:14:0
  |vpiModule:
  \_module_inst: work@sub (work@dut.gen_blk[1].sub_i), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:16:9, endln:18:11
\_gen_scope_array: (work@dut.gen_blk[1]), line:15:5, endln:19:8
  |vpiParent:
  \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateBlock2/dut.sv, line:5:1, endln:21:10
  |vpiName:gen_blk[1]
  |vpiFullName:work@dut.gen_blk[1]
  |vpiGenScope:
  \_gen_scope: (work@dut.gen_blk[1]), line:15:5, endln:19:8
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
