#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001be35b6b9a0 .scope module, "d_flipflop_test" "d_flipflop_test" 2 19;
 .timescale -9 -12;
v000001be35b825b0_0 .var "Clear", 0 0;
v000001be35b82650_0 .var "Clock", 0 0;
v000001be35b826f0_0 .var "Data", 0 0;
v000001be35b82790_0 .net "Q", 0 0, v000001be35b6bd60_0;  1 drivers
v000001be35b82830_0 .net "Qbar", 0 0, v000001be35b82510_0;  1 drivers
S_000001be35b6bb30 .scope module, "dflpflp" "d_flipflop" 2 29, 2 3 0, S_000001be35b6b9a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /OUTPUT 1 "Qbar";
    .port_info 2 /INPUT 1 "Data";
    .port_info 3 /INPUT 1 "Clock";
    .port_info 4 /INPUT 1 "Clear";
v000001be35bb8f20_0 .net "Clear", 0 0, v000001be35b825b0_0;  1 drivers
v000001be35b6b710_0 .net "Clock", 0 0, v000001be35b82650_0;  1 drivers
v000001be35b6bcc0_0 .net "Data", 0 0, v000001be35b826f0_0;  1 drivers
v000001be35b6bd60_0 .var "Q", 0 0;
v000001be35b82510_0 .var "Qbar", 0 0;
E_000001be35b6a680/0 .event negedge, v000001be35bb8f20_0;
E_000001be35b6a680/1 .event posedge, v000001be35b6b710_0;
E_000001be35b6a680 .event/or E_000001be35b6a680/0, E_000001be35b6a680/1;
    .scope S_000001be35b6bb30;
T_0 ;
    %wait E_000001be35b6a680;
    %load/vec4 v000001be35bb8f20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be35b6bd60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be35b82510_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001be35b6bcc0_0;
    %assign/vec4 v000001be35b6bd60_0, 0;
    %load/vec4 v000001be35b6bcc0_0;
    %inv;
    %assign/vec4 v000001be35b82510_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001be35b6b9a0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001be35b826f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001be35b82650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001be35b825b0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000001be35b6b9a0;
T_2 ;
    %delay 2000, 0;
    %load/vec4 v000001be35b826f0_0;
    %addi 1, 0, 1;
    %store/vec4 v000001be35b826f0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001be35b6b9a0;
T_3 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001be35b825b0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001be35b6b9a0;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v000001be35b82650_0;
    %inv;
    %store/vec4 v000001be35b82650_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001be35b6b9a0;
T_5 ;
    %vpi_call 2 45 "$dumpfile", "d_flipflop.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001be35b6b9a0 {0 0 0};
    %vpi_call 2 47 "$monitor", "time = %g, Q = %b, Qbar = %b, Data = %b, Clock = %b, Clear = %b", $time, v000001be35b82790_0, v000001be35b82830_0, v000001be35b826f0_0, v000001be35b82650_0, v000001be35b825b0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001be35b6b9a0;
T_6 ;
    %delay 100000, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "d_flipflop.v";
