
Motor-Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b970  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000624  0800ba80  0800ba80  0001ba80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c0a4  0800c0a4  000201fc  2**0
                  CONTENTS
  4 .ARM          00000000  0800c0a4  0800c0a4  000201fc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c0a4  0800c0a4  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c0a4  0800c0a4  0001c0a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c0a8  0800c0a8  0001c0a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  0800c0ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ef8  200001fc  0800c2a8  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200010f4  0800c2a8  000210f4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017bfc  00000000  00000000  00020225  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003dab  00000000  00000000  00037e21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014e0  00000000  00000000  0003bbd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001308  00000000  00000000  0003d0b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b9dd  00000000  00000000  0003e3b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017c69  00000000  00000000  00059d95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b05b  00000000  00000000  000719fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010ca59  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006b8c  00000000  00000000  0010caac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001fc 	.word	0x200001fc
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ba68 	.word	0x0800ba68

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000200 	.word	0x20000200
 800014c:	0800ba68 	.word	0x0800ba68

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_d2lz>:
 8001110:	b538      	push	{r3, r4, r5, lr}
 8001112:	4605      	mov	r5, r0
 8001114:	460c      	mov	r4, r1
 8001116:	2200      	movs	r2, #0
 8001118:	2300      	movs	r3, #0
 800111a:	4628      	mov	r0, r5
 800111c:	4621      	mov	r1, r4
 800111e:	f7ff fc4d 	bl	80009bc <__aeabi_dcmplt>
 8001122:	b928      	cbnz	r0, 8001130 <__aeabi_d2lz+0x20>
 8001124:	4628      	mov	r0, r5
 8001126:	4621      	mov	r1, r4
 8001128:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800112c:	f000 b80a 	b.w	8001144 <__aeabi_d2ulz>
 8001130:	4628      	mov	r0, r5
 8001132:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8001136:	f000 f805 	bl	8001144 <__aeabi_d2ulz>
 800113a:	4240      	negs	r0, r0
 800113c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001140:	bd38      	pop	{r3, r4, r5, pc}
 8001142:	bf00      	nop

08001144 <__aeabi_d2ulz>:
 8001144:	b5d0      	push	{r4, r6, r7, lr}
 8001146:	2200      	movs	r2, #0
 8001148:	4b0b      	ldr	r3, [pc, #44]	; (8001178 <__aeabi_d2ulz+0x34>)
 800114a:	4606      	mov	r6, r0
 800114c:	460f      	mov	r7, r1
 800114e:	f7ff f9c3 	bl	80004d8 <__aeabi_dmul>
 8001152:	f7ff fc99 	bl	8000a88 <__aeabi_d2uiz>
 8001156:	4604      	mov	r4, r0
 8001158:	f7ff f944 	bl	80003e4 <__aeabi_ui2d>
 800115c:	2200      	movs	r2, #0
 800115e:	4b07      	ldr	r3, [pc, #28]	; (800117c <__aeabi_d2ulz+0x38>)
 8001160:	f7ff f9ba 	bl	80004d8 <__aeabi_dmul>
 8001164:	4602      	mov	r2, r0
 8001166:	460b      	mov	r3, r1
 8001168:	4630      	mov	r0, r6
 800116a:	4639      	mov	r1, r7
 800116c:	f7fe fffc 	bl	8000168 <__aeabi_dsub>
 8001170:	f7ff fc8a 	bl	8000a88 <__aeabi_d2uiz>
 8001174:	4621      	mov	r1, r4
 8001176:	bdd0      	pop	{r4, r6, r7, pc}
 8001178:	3df00000 	.word	0x3df00000
 800117c:	41f00000 	.word	0x41f00000

08001180 <SendCANMotorCommand>:

/*
 *   Takes current value and velocity float value and sends in via CAN as an array of bytes.
 */
void SendCANMotorCommand(float current, float velocity)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b088      	sub	sp, #32
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
 8001188:	6039      	str	r1, [r7, #0]
	union FloatBytes c;
	union FloatBytes v;

	c.float_value = current;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	61bb      	str	r3, [r7, #24]
	v.float_value = velocity;
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	617b      	str	r3, [r7, #20]

	uint8_t data_send[CAN_DATA_LENGTH];
	for (int i = 0; i < (uint8_t) CAN_DATA_LENGTH / 2; i++)
 8001192:	2300      	movs	r3, #0
 8001194:	61fb      	str	r3, [r7, #28]
 8001196:	e018      	b.n	80011ca <SendCANMotorCommand+0x4a>
	{
		data_send[i] = v.bytes[i];
 8001198:	f107 0214 	add.w	r2, r7, #20
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	4413      	add	r3, r2
 80011a0:	7819      	ldrb	r1, [r3, #0]
 80011a2:	f107 020c 	add.w	r2, r7, #12
 80011a6:	69fb      	ldr	r3, [r7, #28]
 80011a8:	4413      	add	r3, r2
 80011aa:	460a      	mov	r2, r1
 80011ac:	701a      	strb	r2, [r3, #0]
	    data_send[4 + i] = c.bytes[i];
 80011ae:	69fb      	ldr	r3, [r7, #28]
 80011b0:	3304      	adds	r3, #4
 80011b2:	f107 0118 	add.w	r1, r7, #24
 80011b6:	69fa      	ldr	r2, [r7, #28]
 80011b8:	440a      	add	r2, r1
 80011ba:	7812      	ldrb	r2, [r2, #0]
 80011bc:	3320      	adds	r3, #32
 80011be:	443b      	add	r3, r7
 80011c0:	f803 2c14 	strb.w	r2, [r3, #-20]
	for (int i = 0; i < (uint8_t) CAN_DATA_LENGTH / 2; i++)
 80011c4:	69fb      	ldr	r3, [r7, #28]
 80011c6:	3301      	adds	r3, #1
 80011c8:	61fb      	str	r3, [r7, #28]
 80011ca:	69fb      	ldr	r3, [r7, #28]
 80011cc:	2b03      	cmp	r3, #3
 80011ce:	dde3      	ble.n	8001198 <SendCANMotorCommand+0x18>
	}
	HAL_CAN_AddTxMessage(&hcan, &drive_command_header, data_send, &can_mailbox);
 80011d0:	f107 020c 	add.w	r2, r7, #12
 80011d4:	4b04      	ldr	r3, [pc, #16]	; (80011e8 <SendCANMotorCommand+0x68>)
 80011d6:	4905      	ldr	r1, [pc, #20]	; (80011ec <SendCANMotorCommand+0x6c>)
 80011d8:	4805      	ldr	r0, [pc, #20]	; (80011f0 <SendCANMotorCommand+0x70>)
 80011da:	f001 fcfd 	bl	8002bd8 <HAL_CAN_AddTxMessage>
}
 80011de:	bf00      	nop
 80011e0:	3720      	adds	r7, #32
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	20000290 	.word	0x20000290
 80011ec:	20000000 	.word	0x20000000
 80011f0:	200002b0 	.word	0x200002b0

080011f4 <NormalizeADCValue>:

/*
 *  Function used for normalizing(0-1) and accounting for deadzone of ADC inputs.
 */
float NormalizeADCValue(uint16_t value)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	4603      	mov	r3, r0
 80011fc:	80fb      	strh	r3, [r7, #6]
	return (value - ADC_DEADZONE >= 0 ? ((float)(value - ADC_DEADZONE))/(ADC_MAX - ADC_DEADZONE) : 0.0);
 80011fe:	88fb      	ldrh	r3, [r7, #6]
 8001200:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001204:	d30c      	bcc.n	8001220 <NormalizeADCValue+0x2c>
 8001206:	88fb      	ldrh	r3, [r7, #6]
 8001208:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 800120c:	4618      	mov	r0, r3
 800120e:	f7ff fd65 	bl	8000cdc <__aeabi_i2f>
 8001212:	4603      	mov	r3, r0
 8001214:	4905      	ldr	r1, [pc, #20]	; (800122c <NormalizeADCValue+0x38>)
 8001216:	4618      	mov	r0, r3
 8001218:	f7ff fe68 	bl	8000eec <__aeabi_fdiv>
 800121c:	4603      	mov	r3, r0
 800121e:	e001      	b.n	8001224 <NormalizeADCValue+0x30>
 8001220:	f04f 0300 	mov.w	r3, #0
}
 8001224:	4618      	mov	r0, r3
 8001226:	3708      	adds	r7, #8
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	4560c000 	.word	0x4560c000

08001230 <UpdateInputFlags>:
	uint8_t data_send[CAN_DATA_LENGTH];
	HAL_CAN_AddTxMessage(&hcan, &drive_command_header, data_send, &can_mailbox);
}

void UpdateInputFlags(InputFlags* flags)
{
 8001230:	b590      	push	{r4, r7, lr}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
	flags->mech_brake_pressed = HAL_GPIO_ReadPin(BRK_IN_GPIO_Port, BRK_IN_Pin);
 8001238:	2101      	movs	r1, #1
 800123a:	4826      	ldr	r0, [pc, #152]	; (80012d4 <UpdateInputFlags+0xa4>)
 800123c:	f002 f942 	bl	80034c4 <HAL_GPIO_ReadPin>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	bf14      	ite	ne
 8001246:	2301      	movne	r3, #1
 8001248:	2300      	moveq	r3, #0
 800124a:	b2da      	uxtb	r2, r3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	709a      	strb	r2, [r3, #2]
	flags->park_enabled = HAL_GPIO_ReadPin(PARK_EN_GPIO_Port, PARK_EN_Pin);
 8001250:	2102      	movs	r1, #2
 8001252:	4821      	ldr	r0, [pc, #132]	; (80012d8 <UpdateInputFlags+0xa8>)
 8001254:	f002 f936 	bl	80034c4 <HAL_GPIO_ReadPin>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	bf14      	ite	ne
 800125e:	2301      	movne	r3, #1
 8001260:	2300      	moveq	r3, #0
 8001262:	b2da      	uxtb	r2, r3
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	719a      	strb	r2, [r3, #6]
	flags->reverse_enabled = HAL_GPIO_ReadPin(RVRS_EN_GPIO_Port, RVRS_EN_Pin);
 8001268:	2108      	movs	r1, #8
 800126a:	481b      	ldr	r0, [pc, #108]	; (80012d8 <UpdateInputFlags+0xa8>)
 800126c:	f002 f92a 	bl	80034c4 <HAL_GPIO_ReadPin>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	bf14      	ite	ne
 8001276:	2301      	movne	r3, #1
 8001278:	2300      	moveq	r3, #0
 800127a:	b2da      	uxtb	r2, r3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	70da      	strb	r2, [r3, #3]
	flags->regen_enabled = HAL_GPIO_ReadPin(REGEN_EN_GPIO_Port, REGEN_EN_Pin);
 8001280:	2101      	movs	r1, #1
 8001282:	4815      	ldr	r0, [pc, #84]	; (80012d8 <UpdateInputFlags+0xa8>)
 8001284:	f002 f91e 	bl	80034c4 <HAL_GPIO_ReadPin>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	bf14      	ite	ne
 800128e:	2301      	movne	r3, #1
 8001290:	2300      	moveq	r3, #0
 8001292:	b2da      	uxtb	r2, r3
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	71da      	strb	r2, [r3, #7]

	flags->velocity_under_threshold = (velocity_of_car < MIN_REVERSE_VELOCITY);
 8001298:	4b10      	ldr	r3, [pc, #64]	; (80012dc <UpdateInputFlags+0xac>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	2201      	movs	r2, #1
 800129e:	4614      	mov	r4, r2
 80012a0:	490f      	ldr	r1, [pc, #60]	; (80012e0 <UpdateInputFlags+0xb0>)
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff ff0c 	bl	80010c0 <__aeabi_fcmplt>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d101      	bne.n	80012b2 <UpdateInputFlags+0x82>
 80012ae:	2300      	movs	r3, #0
 80012b0:	461c      	mov	r4, r3
 80012b2:	b2e2      	uxtb	r2, r4
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	721a      	strb	r2, [r3, #8]
	flags->charge_under_threshold = (battery_soc < BATTERY_SOC_THRESHOLD);
 80012b8:	4b0a      	ldr	r3, [pc, #40]	; (80012e4 <UpdateInputFlags+0xb4>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	2b59      	cmp	r3, #89	; 0x59
 80012be:	bf94      	ite	ls
 80012c0:	2301      	movls	r3, #1
 80012c2:	2300      	movhi	r3, #0
 80012c4:	b2da      	uxtb	r2, r3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	725a      	strb	r2, [r3, #9]
}
 80012ca:	bf00      	nop
 80012cc:	370c      	adds	r7, #12
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd90      	pop	{r4, r7, pc}
 80012d2:	bf00      	nop
 80012d4:	40010c00 	.word	0x40010c00
 80012d8:	40011000 	.word	0x40011000
 80012dc:	20000228 	.word	0x20000228
 80012e0:	40400000 	.word	0x40400000
 80012e4:	2000022c 	.word	0x2000022c

080012e8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012ee:	1d3b      	adds	r3, r7, #4
 80012f0:	2200      	movs	r2, #0
 80012f2:	601a      	str	r2, [r3, #0]
 80012f4:	605a      	str	r2, [r3, #4]
 80012f6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80012f8:	4b18      	ldr	r3, [pc, #96]	; (800135c <MX_ADC1_Init+0x74>)
 80012fa:	4a19      	ldr	r2, [pc, #100]	; (8001360 <MX_ADC1_Init+0x78>)
 80012fc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80012fe:	4b17      	ldr	r3, [pc, #92]	; (800135c <MX_ADC1_Init+0x74>)
 8001300:	2200      	movs	r2, #0
 8001302:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001304:	4b15      	ldr	r3, [pc, #84]	; (800135c <MX_ADC1_Init+0x74>)
 8001306:	2200      	movs	r2, #0
 8001308:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800130a:	4b14      	ldr	r3, [pc, #80]	; (800135c <MX_ADC1_Init+0x74>)
 800130c:	2200      	movs	r2, #0
 800130e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001310:	4b12      	ldr	r3, [pc, #72]	; (800135c <MX_ADC1_Init+0x74>)
 8001312:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001316:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001318:	4b10      	ldr	r3, [pc, #64]	; (800135c <MX_ADC1_Init+0x74>)
 800131a:	2200      	movs	r2, #0
 800131c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800131e:	4b0f      	ldr	r3, [pc, #60]	; (800135c <MX_ADC1_Init+0x74>)
 8001320:	2201      	movs	r2, #1
 8001322:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001324:	480d      	ldr	r0, [pc, #52]	; (800135c <MX_ADC1_Init+0x74>)
 8001326:	f000 ff31 	bl	800218c <HAL_ADC_Init>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001330:	f000 fc70 	bl	8001c14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001334:	230f      	movs	r3, #15
 8001336:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001338:	2301      	movs	r3, #1
 800133a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800133c:	2300      	movs	r3, #0
 800133e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001340:	1d3b      	adds	r3, r7, #4
 8001342:	4619      	mov	r1, r3
 8001344:	4805      	ldr	r0, [pc, #20]	; (800135c <MX_ADC1_Init+0x74>)
 8001346:	f001 f9b9 	bl	80026bc <HAL_ADC_ConfigChannel>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001350:	f000 fc60 	bl	8001c14 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001354:	bf00      	nop
 8001356:	3710      	adds	r7, #16
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	20000230 	.word	0x20000230
 8001360:	40012400 	.word	0x40012400

08001364 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800136a:	1d3b      	adds	r3, r7, #4
 800136c:	2200      	movs	r2, #0
 800136e:	601a      	str	r2, [r3, #0]
 8001370:	605a      	str	r2, [r3, #4]
 8001372:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001374:	4b18      	ldr	r3, [pc, #96]	; (80013d8 <MX_ADC2_Init+0x74>)
 8001376:	4a19      	ldr	r2, [pc, #100]	; (80013dc <MX_ADC2_Init+0x78>)
 8001378:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800137a:	4b17      	ldr	r3, [pc, #92]	; (80013d8 <MX_ADC2_Init+0x74>)
 800137c:	2200      	movs	r2, #0
 800137e:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001380:	4b15      	ldr	r3, [pc, #84]	; (80013d8 <MX_ADC2_Init+0x74>)
 8001382:	2200      	movs	r2, #0
 8001384:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001386:	4b14      	ldr	r3, [pc, #80]	; (80013d8 <MX_ADC2_Init+0x74>)
 8001388:	2200      	movs	r2, #0
 800138a:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800138c:	4b12      	ldr	r3, [pc, #72]	; (80013d8 <MX_ADC2_Init+0x74>)
 800138e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001392:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001394:	4b10      	ldr	r3, [pc, #64]	; (80013d8 <MX_ADC2_Init+0x74>)
 8001396:	2200      	movs	r2, #0
 8001398:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 800139a:	4b0f      	ldr	r3, [pc, #60]	; (80013d8 <MX_ADC2_Init+0x74>)
 800139c:	2201      	movs	r2, #1
 800139e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80013a0:	480d      	ldr	r0, [pc, #52]	; (80013d8 <MX_ADC2_Init+0x74>)
 80013a2:	f000 fef3 	bl	800218c <HAL_ADC_Init>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 80013ac:	f000 fc32 	bl	8001c14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80013b0:	2309      	movs	r3, #9
 80013b2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80013b4:	2301      	movs	r3, #1
 80013b6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80013b8:	2300      	movs	r3, #0
 80013ba:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80013bc:	1d3b      	adds	r3, r7, #4
 80013be:	4619      	mov	r1, r3
 80013c0:	4805      	ldr	r0, [pc, #20]	; (80013d8 <MX_ADC2_Init+0x74>)
 80013c2:	f001 f97b 	bl	80026bc <HAL_ADC_ConfigChannel>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 80013cc:	f000 fc22 	bl	8001c14 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80013d0:	bf00      	nop
 80013d2:	3710      	adds	r7, #16
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	20000260 	.word	0x20000260
 80013dc:	40012800 	.word	0x40012800

080013e0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b08a      	sub	sp, #40	; 0x28
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e8:	f107 0318 	add.w	r3, r7, #24
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	605a      	str	r2, [r3, #4]
 80013f2:	609a      	str	r2, [r3, #8]
 80013f4:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4a28      	ldr	r2, [pc, #160]	; (800149c <HAL_ADC_MspInit+0xbc>)
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d122      	bne.n	8001446 <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001400:	4b27      	ldr	r3, [pc, #156]	; (80014a0 <HAL_ADC_MspInit+0xc0>)
 8001402:	699b      	ldr	r3, [r3, #24]
 8001404:	4a26      	ldr	r2, [pc, #152]	; (80014a0 <HAL_ADC_MspInit+0xc0>)
 8001406:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800140a:	6193      	str	r3, [r2, #24]
 800140c:	4b24      	ldr	r3, [pc, #144]	; (80014a0 <HAL_ADC_MspInit+0xc0>)
 800140e:	699b      	ldr	r3, [r3, #24]
 8001410:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001414:	617b      	str	r3, [r7, #20]
 8001416:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001418:	4b21      	ldr	r3, [pc, #132]	; (80014a0 <HAL_ADC_MspInit+0xc0>)
 800141a:	699b      	ldr	r3, [r3, #24]
 800141c:	4a20      	ldr	r2, [pc, #128]	; (80014a0 <HAL_ADC_MspInit+0xc0>)
 800141e:	f043 0310 	orr.w	r3, r3, #16
 8001422:	6193      	str	r3, [r2, #24]
 8001424:	4b1e      	ldr	r3, [pc, #120]	; (80014a0 <HAL_ADC_MspInit+0xc0>)
 8001426:	699b      	ldr	r3, [r3, #24]
 8001428:	f003 0310 	and.w	r3, r3, #16
 800142c:	613b      	str	r3, [r7, #16]
 800142e:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = REGEN_VAL_Pin;
 8001430:	2320      	movs	r3, #32
 8001432:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001434:	2303      	movs	r3, #3
 8001436:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(REGEN_VAL_GPIO_Port, &GPIO_InitStruct);
 8001438:	f107 0318 	add.w	r3, r7, #24
 800143c:	4619      	mov	r1, r3
 800143e:	4819      	ldr	r0, [pc, #100]	; (80014a4 <HAL_ADC_MspInit+0xc4>)
 8001440:	f001 febc 	bl	80031bc <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001444:	e026      	b.n	8001494 <HAL_ADC_MspInit+0xb4>
  else if(adcHandle->Instance==ADC2)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4a17      	ldr	r2, [pc, #92]	; (80014a8 <HAL_ADC_MspInit+0xc8>)
 800144c:	4293      	cmp	r3, r2
 800144e:	d121      	bne.n	8001494 <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001450:	4b13      	ldr	r3, [pc, #76]	; (80014a0 <HAL_ADC_MspInit+0xc0>)
 8001452:	699b      	ldr	r3, [r3, #24]
 8001454:	4a12      	ldr	r2, [pc, #72]	; (80014a0 <HAL_ADC_MspInit+0xc0>)
 8001456:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800145a:	6193      	str	r3, [r2, #24]
 800145c:	4b10      	ldr	r3, [pc, #64]	; (80014a0 <HAL_ADC_MspInit+0xc0>)
 800145e:	699b      	ldr	r3, [r3, #24]
 8001460:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001464:	60fb      	str	r3, [r7, #12]
 8001466:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001468:	4b0d      	ldr	r3, [pc, #52]	; (80014a0 <HAL_ADC_MspInit+0xc0>)
 800146a:	699b      	ldr	r3, [r3, #24]
 800146c:	4a0c      	ldr	r2, [pc, #48]	; (80014a0 <HAL_ADC_MspInit+0xc0>)
 800146e:	f043 0308 	orr.w	r3, r3, #8
 8001472:	6193      	str	r3, [r2, #24]
 8001474:	4b0a      	ldr	r3, [pc, #40]	; (80014a0 <HAL_ADC_MspInit+0xc0>)
 8001476:	699b      	ldr	r3, [r3, #24]
 8001478:	f003 0308 	and.w	r3, r3, #8
 800147c:	60bb      	str	r3, [r7, #8]
 800147e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = THROTTLE_VAL_Pin;
 8001480:	2302      	movs	r3, #2
 8001482:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001484:	2303      	movs	r3, #3
 8001486:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(THROTTLE_VAL_GPIO_Port, &GPIO_InitStruct);
 8001488:	f107 0318 	add.w	r3, r7, #24
 800148c:	4619      	mov	r1, r3
 800148e:	4807      	ldr	r0, [pc, #28]	; (80014ac <HAL_ADC_MspInit+0xcc>)
 8001490:	f001 fe94 	bl	80031bc <HAL_GPIO_Init>
}
 8001494:	bf00      	nop
 8001496:	3728      	adds	r7, #40	; 0x28
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	40012400 	.word	0x40012400
 80014a0:	40021000 	.word	0x40021000
 80014a4:	40011000 	.word	0x40011000
 80014a8:	40012800 	.word	0x40012800
 80014ac:	40010c00 	.word	0x40010c00

080014b0 <ReadADC>:
  }
}

/* USER CODE BEGIN 1 */
uint16_t ReadADC(ADC_HandleTypeDef* hadc)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start(hadc);
 80014b8:	6878      	ldr	r0, [r7, #4]
 80014ba:	f000 ff3f 	bl	800233c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY);
 80014be:	f04f 31ff 	mov.w	r1, #4294967295
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	f000 ffe8 	bl	8002498 <HAL_ADC_PollForConversion>
	return HAL_ADC_GetValue(hadc);
 80014c8:	6878      	ldr	r0, [r7, #4]
 80014ca:	f001 f8eb 	bl	80026a4 <HAL_ADC_GetValue>
 80014ce:	4603      	mov	r3, r0
 80014d0:	b29b      	uxth	r3, r3
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
	...

080014dc <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80014e0:	4b16      	ldr	r3, [pc, #88]	; (800153c <MX_CAN_Init+0x60>)
 80014e2:	4a17      	ldr	r2, [pc, #92]	; (8001540 <MX_CAN_Init+0x64>)
 80014e4:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 80014e6:	4b15      	ldr	r3, [pc, #84]	; (800153c <MX_CAN_Init+0x60>)
 80014e8:	2210      	movs	r2, #16
 80014ea:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80014ec:	4b13      	ldr	r3, [pc, #76]	; (800153c <MX_CAN_Init+0x60>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80014f2:	4b12      	ldr	r3, [pc, #72]	; (800153c <MX_CAN_Init+0x60>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 80014f8:	4b10      	ldr	r3, [pc, #64]	; (800153c <MX_CAN_Init+0x60>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 80014fe:	4b0f      	ldr	r3, [pc, #60]	; (800153c <MX_CAN_Init+0x60>)
 8001500:	2200      	movs	r2, #0
 8001502:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001504:	4b0d      	ldr	r3, [pc, #52]	; (800153c <MX_CAN_Init+0x60>)
 8001506:	2200      	movs	r2, #0
 8001508:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800150a:	4b0c      	ldr	r3, [pc, #48]	; (800153c <MX_CAN_Init+0x60>)
 800150c:	2200      	movs	r2, #0
 800150e:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8001510:	4b0a      	ldr	r3, [pc, #40]	; (800153c <MX_CAN_Init+0x60>)
 8001512:	2200      	movs	r2, #0
 8001514:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8001516:	4b09      	ldr	r3, [pc, #36]	; (800153c <MX_CAN_Init+0x60>)
 8001518:	2200      	movs	r2, #0
 800151a:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800151c:	4b07      	ldr	r3, [pc, #28]	; (800153c <MX_CAN_Init+0x60>)
 800151e:	2200      	movs	r2, #0
 8001520:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8001522:	4b06      	ldr	r3, [pc, #24]	; (800153c <MX_CAN_Init+0x60>)
 8001524:	2200      	movs	r2, #0
 8001526:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001528:	4804      	ldr	r0, [pc, #16]	; (800153c <MX_CAN_Init+0x60>)
 800152a:	f001 fa5a 	bl	80029e2 <HAL_CAN_Init>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_CAN_Init+0x5c>
  {
    Error_Handler();
 8001534:	f000 fb6e 	bl	8001c14 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8001538:	bf00      	nop
 800153a:	bd80      	pop	{r7, pc}
 800153c:	200002b0 	.word	0x200002b0
 8001540:	40006400 	.word	0x40006400

08001544 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b088      	sub	sp, #32
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800154c:	f107 0310 	add.w	r3, r7, #16
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]
 8001554:	605a      	str	r2, [r3, #4]
 8001556:	609a      	str	r2, [r3, #8]
 8001558:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4a1c      	ldr	r2, [pc, #112]	; (80015d0 <HAL_CAN_MspInit+0x8c>)
 8001560:	4293      	cmp	r3, r2
 8001562:	d131      	bne.n	80015c8 <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001564:	4b1b      	ldr	r3, [pc, #108]	; (80015d4 <HAL_CAN_MspInit+0x90>)
 8001566:	69db      	ldr	r3, [r3, #28]
 8001568:	4a1a      	ldr	r2, [pc, #104]	; (80015d4 <HAL_CAN_MspInit+0x90>)
 800156a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800156e:	61d3      	str	r3, [r2, #28]
 8001570:	4b18      	ldr	r3, [pc, #96]	; (80015d4 <HAL_CAN_MspInit+0x90>)
 8001572:	69db      	ldr	r3, [r3, #28]
 8001574:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001578:	60fb      	str	r3, [r7, #12]
 800157a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800157c:	4b15      	ldr	r3, [pc, #84]	; (80015d4 <HAL_CAN_MspInit+0x90>)
 800157e:	699b      	ldr	r3, [r3, #24]
 8001580:	4a14      	ldr	r2, [pc, #80]	; (80015d4 <HAL_CAN_MspInit+0x90>)
 8001582:	f043 0304 	orr.w	r3, r3, #4
 8001586:	6193      	str	r3, [r2, #24]
 8001588:	4b12      	ldr	r3, [pc, #72]	; (80015d4 <HAL_CAN_MspInit+0x90>)
 800158a:	699b      	ldr	r3, [r3, #24]
 800158c:	f003 0304 	and.w	r3, r3, #4
 8001590:	60bb      	str	r3, [r7, #8]
 8001592:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001594:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001598:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800159a:	2300      	movs	r3, #0
 800159c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159e:	2300      	movs	r3, #0
 80015a0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a2:	f107 0310 	add.w	r3, r7, #16
 80015a6:	4619      	mov	r1, r3
 80015a8:	480b      	ldr	r0, [pc, #44]	; (80015d8 <HAL_CAN_MspInit+0x94>)
 80015aa:	f001 fe07 	bl	80031bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80015ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b4:	2302      	movs	r3, #2
 80015b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015b8:	2303      	movs	r3, #3
 80015ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015bc:	f107 0310 	add.w	r3, r7, #16
 80015c0:	4619      	mov	r1, r3
 80015c2:	4805      	ldr	r0, [pc, #20]	; (80015d8 <HAL_CAN_MspInit+0x94>)
 80015c4:	f001 fdfa 	bl	80031bc <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80015c8:	bf00      	nop
 80015ca:	3720      	adds	r7, #32
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	40006400 	.word	0x40006400
 80015d4:	40021000 	.word	0x40021000
 80015d8:	40010800 	.word	0x40010800

080015dc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80015e0:	4a18      	ldr	r2, [pc, #96]	; (8001644 <MX_FREERTOS_Init+0x68>)
 80015e2:	2100      	movs	r1, #0
 80015e4:	4818      	ldr	r0, [pc, #96]	; (8001648 <MX_FREERTOS_Init+0x6c>)
 80015e6:	f003 fb19 	bl	8004c1c <osThreadNew>
 80015ea:	4603      	mov	r3, r0
 80015ec:	4a17      	ldr	r2, [pc, #92]	; (800164c <MX_FREERTOS_Init+0x70>)
 80015ee:	6013      	str	r3, [r2, #0]

  /* creation of UpdateState */
  UpdateStateHandle = osThreadNew(updateState, NULL, &UpdateState_attributes);
 80015f0:	4a17      	ldr	r2, [pc, #92]	; (8001650 <MX_FREERTOS_Init+0x74>)
 80015f2:	2100      	movs	r1, #0
 80015f4:	4817      	ldr	r0, [pc, #92]	; (8001654 <MX_FREERTOS_Init+0x78>)
 80015f6:	f003 fb11 	bl	8004c1c <osThreadNew>
 80015fa:	4603      	mov	r3, r0
 80015fc:	4a16      	ldr	r2, [pc, #88]	; (8001658 <MX_FREERTOS_Init+0x7c>)
 80015fe:	6013      	str	r3, [r2, #0]

  /* creation of SendMotorCommand */
  SendMotorCommandHandle = osThreadNew(sendMotorCommand, NULL, &SendMotorCommand_attributes);
 8001600:	4a16      	ldr	r2, [pc, #88]	; (800165c <MX_FREERTOS_Init+0x80>)
 8001602:	2100      	movs	r1, #0
 8001604:	4816      	ldr	r0, [pc, #88]	; (8001660 <MX_FREERTOS_Init+0x84>)
 8001606:	f003 fb09 	bl	8004c1c <osThreadNew>
 800160a:	4603      	mov	r3, r0
 800160c:	4a15      	ldr	r2, [pc, #84]	; (8001664 <MX_FREERTOS_Init+0x88>)
 800160e:	6013      	str	r3, [r2, #0]

  /* creation of GetADCValues */
  GetADCValuesHandle = osThreadNew(getADCValues, NULL, &GetADCValues_attributes);
 8001610:	4a15      	ldr	r2, [pc, #84]	; (8001668 <MX_FREERTOS_Init+0x8c>)
 8001612:	2100      	movs	r1, #0
 8001614:	4815      	ldr	r0, [pc, #84]	; (800166c <MX_FREERTOS_Init+0x90>)
 8001616:	f003 fb01 	bl	8004c1c <osThreadNew>
 800161a:	4603      	mov	r3, r0
 800161c:	4a14      	ldr	r2, [pc, #80]	; (8001670 <MX_FREERTOS_Init+0x94>)
 800161e:	6013      	str	r3, [r2, #0]

  /* creation of GetBatterySOC */
  GetBatterySOCHandle = osThreadNew(getBatterySOC, NULL, &GetBatterySOC_attributes);
 8001620:	4a14      	ldr	r2, [pc, #80]	; (8001674 <MX_FREERTOS_Init+0x98>)
 8001622:	2100      	movs	r1, #0
 8001624:	4814      	ldr	r0, [pc, #80]	; (8001678 <MX_FREERTOS_Init+0x9c>)
 8001626:	f003 faf9 	bl	8004c1c <osThreadNew>
 800162a:	4603      	mov	r3, r0
 800162c:	4a13      	ldr	r2, [pc, #76]	; (800167c <MX_FREERTOS_Init+0xa0>)
 800162e:	6013      	str	r3, [r2, #0]

  /* creation of GetVelocity */
  GetVelocityHandle = osThreadNew(getVelocity, NULL, &GetVelocity_attributes);
 8001630:	4a13      	ldr	r2, [pc, #76]	; (8001680 <MX_FREERTOS_Init+0xa4>)
 8001632:	2100      	movs	r1, #0
 8001634:	4813      	ldr	r0, [pc, #76]	; (8001684 <MX_FREERTOS_Init+0xa8>)
 8001636:	f003 faf1 	bl	8004c1c <osThreadNew>
 800163a:	4603      	mov	r3, r0
 800163c:	4a12      	ldr	r2, [pc, #72]	; (8001688 <MX_FREERTOS_Init+0xac>)
 800163e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001640:	bf00      	nop
 8001642:	bd80      	pop	{r7, pc}
 8001644:	0800bb10 	.word	0x0800bb10
 8001648:	0800168d 	.word	0x0800168d
 800164c:	200002e4 	.word	0x200002e4
 8001650:	0800bb34 	.word	0x0800bb34
 8001654:	080016ad 	.word	0x080016ad
 8001658:	200002e8 	.word	0x200002e8
 800165c:	0800bb58 	.word	0x0800bb58
 8001660:	08001785 	.word	0x08001785
 8001664:	200002ec 	.word	0x200002ec
 8001668:	0800bb7c 	.word	0x0800bb7c
 800166c:	08001891 	.word	0x08001891
 8001670:	200002f0 	.word	0x200002f0
 8001674:	0800bba0 	.word	0x0800bba0
 8001678:	08001945 	.word	0x08001945
 800167c:	200002f4 	.word	0x200002f4
 8001680:	0800bbc4 	.word	0x0800bbc4
 8001684:	080019a1 	.word	0x080019a1
 8001688:	200002f8 	.word	0x200002f8

0800168c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	 HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001694:	2120      	movs	r1, #32
 8001696:	4804      	ldr	r0, [pc, #16]	; (80016a8 <StartDefaultTask+0x1c>)
 8001698:	f001 ff43 	bl	8003522 <HAL_GPIO_TogglePin>
     osDelay(500);
 800169c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80016a0:	f003 fb66 	bl	8004d70 <osDelay>
	 HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80016a4:	e7f6      	b.n	8001694 <StartDefaultTask+0x8>
 80016a6:	bf00      	nop
 80016a8:	40010800 	.word	0x40010800

080016ac <updateState>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_updateState */
void updateState(void *argument)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN updateState */
	/* Infinite loop */
	for(;;)
	{
		UpdateInputFlags(&input_flags); // Updates certain
 80016b4:	4831      	ldr	r0, [pc, #196]	; (800177c <updateState+0xd0>)
 80016b6:	f7ff fdbb 	bl	8001230 <UpdateInputFlags>
		/*
		 *  Conditional statement is intentially organized in a hierarchical structure.
		 *  If there are two valid states based on the given event_flags, the higher one will take priority.
		 *  Ex: If throttle and regen are both pressed, the state will be in regen because it has the higher priority.
		 */
		if (input_flags.park_enabled && (state == IDLE || state == PARK))
 80016ba:	4b30      	ldr	r3, [pc, #192]	; (800177c <updateState+0xd0>)
 80016bc:	799b      	ldrb	r3, [r3, #6]
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d00b      	beq.n	80016dc <updateState+0x30>
 80016c4:	4b2e      	ldr	r3, [pc, #184]	; (8001780 <updateState+0xd4>)
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d003      	beq.n	80016d4 <updateState+0x28>
 80016cc:	4b2c      	ldr	r3, [pc, #176]	; (8001780 <updateState+0xd4>)
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	2b06      	cmp	r3, #6
 80016d2:	d103      	bne.n	80016dc <updateState+0x30>
			state = PARK;
 80016d4:	4b2a      	ldr	r3, [pc, #168]	; (8001780 <updateState+0xd4>)
 80016d6:	2206      	movs	r2, #6
 80016d8:	701a      	strb	r2, [r3, #0]
 80016da:	e04b      	b.n	8001774 <updateState+0xc8>
		else if (input_flags.mech_brake_pressed)
 80016dc:	4b27      	ldr	r3, [pc, #156]	; (800177c <updateState+0xd0>)
 80016de:	789b      	ldrb	r3, [r3, #2]
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d003      	beq.n	80016ee <updateState+0x42>
			state = IDLE;
 80016e6:	4b26      	ldr	r3, [pc, #152]	; (8001780 <updateState+0xd4>)
 80016e8:	2201      	movs	r2, #1
 80016ea:	701a      	strb	r2, [r3, #0]
 80016ec:	e042      	b.n	8001774 <updateState+0xc8>
		else if (input_flags.regen_pressed && input_flags.charge_under_threshold)
 80016ee:	4b23      	ldr	r3, [pc, #140]	; (800177c <updateState+0xd0>)
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	b2db      	uxtb	r3, r3
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d008      	beq.n	800170a <updateState+0x5e>
 80016f8:	4b20      	ldr	r3, [pc, #128]	; (800177c <updateState+0xd0>)
 80016fa:	7a5b      	ldrb	r3, [r3, #9]
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d003      	beq.n	800170a <updateState+0x5e>
		  	state = REGEN;
 8001702:	4b1f      	ldr	r3, [pc, #124]	; (8001780 <updateState+0xd4>)
 8001704:	2203      	movs	r2, #3
 8001706:	701a      	strb	r2, [r3, #0]
 8001708:	e034      	b.n	8001774 <updateState+0xc8>
		else if (input_flags.cruise_enabled && input_flags.cruise_accelerate_enabled)
 800170a:	4b1c      	ldr	r3, [pc, #112]	; (800177c <updateState+0xd0>)
 800170c:	791b      	ldrb	r3, [r3, #4]
 800170e:	b2db      	uxtb	r3, r3
 8001710:	2b00      	cmp	r3, #0
 8001712:	d008      	beq.n	8001726 <updateState+0x7a>
 8001714:	4b19      	ldr	r3, [pc, #100]	; (800177c <updateState+0xd0>)
 8001716:	795b      	ldrb	r3, [r3, #5]
 8001718:	b2db      	uxtb	r3, r3
 800171a:	2b00      	cmp	r3, #0
 800171c:	d003      	beq.n	8001726 <updateState+0x7a>
		  	state = CRUISE_ACCELERATE;
 800171e:	4b18      	ldr	r3, [pc, #96]	; (8001780 <updateState+0xd4>)
 8001720:	2205      	movs	r2, #5
 8001722:	701a      	strb	r2, [r3, #0]
 8001724:	e026      	b.n	8001774 <updateState+0xc8>
		else if (input_flags.cruise_enabled)
 8001726:	4b15      	ldr	r3, [pc, #84]	; (800177c <updateState+0xd0>)
 8001728:	791b      	ldrb	r3, [r3, #4]
 800172a:	b2db      	uxtb	r3, r3
 800172c:	2b00      	cmp	r3, #0
 800172e:	d003      	beq.n	8001738 <updateState+0x8c>
		    state = CRUISE;
 8001730:	4b13      	ldr	r3, [pc, #76]	; (8001780 <updateState+0xd4>)
 8001732:	2204      	movs	r2, #4
 8001734:	701a      	strb	r2, [r3, #0]
 8001736:	e01d      	b.n	8001774 <updateState+0xc8>
		else if (input_flags.reverse_enabled && input_flags.velocity_under_threshold && state != PARK)
 8001738:	4b10      	ldr	r3, [pc, #64]	; (800177c <updateState+0xd0>)
 800173a:	78db      	ldrb	r3, [r3, #3]
 800173c:	b2db      	uxtb	r3, r3
 800173e:	2b00      	cmp	r3, #0
 8001740:	d00c      	beq.n	800175c <updateState+0xb0>
 8001742:	4b0e      	ldr	r3, [pc, #56]	; (800177c <updateState+0xd0>)
 8001744:	7a1b      	ldrb	r3, [r3, #8]
 8001746:	b2db      	uxtb	r3, r3
 8001748:	2b00      	cmp	r3, #0
 800174a:	d007      	beq.n	800175c <updateState+0xb0>
 800174c:	4b0c      	ldr	r3, [pc, #48]	; (8001780 <updateState+0xd4>)
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	2b06      	cmp	r3, #6
 8001752:	d003      	beq.n	800175c <updateState+0xb0>
			state = REVERSE;
 8001754:	4b0a      	ldr	r3, [pc, #40]	; (8001780 <updateState+0xd4>)
 8001756:	2207      	movs	r2, #7
 8001758:	701a      	strb	r2, [r3, #0]
 800175a:	e00b      	b.n	8001774 <updateState+0xc8>
		else if (input_flags.throttle_pressed)
 800175c:	4b07      	ldr	r3, [pc, #28]	; (800177c <updateState+0xd0>)
 800175e:	785b      	ldrb	r3, [r3, #1]
 8001760:	b2db      	uxtb	r3, r3
 8001762:	2b00      	cmp	r3, #0
 8001764:	d003      	beq.n	800176e <updateState+0xc2>
		    state = DRIVE;
 8001766:	4b06      	ldr	r3, [pc, #24]	; (8001780 <updateState+0xd4>)
 8001768:	2202      	movs	r2, #2
 800176a:	701a      	strb	r2, [r3, #0]
 800176c:	e002      	b.n	8001774 <updateState+0xc8>
		else
		  	state = IDLE;
 800176e:	4b04      	ldr	r3, [pc, #16]	; (8001780 <updateState+0xd4>)
 8001770:	2201      	movs	r2, #1
 8001772:	701a      	strb	r2, [r3, #0]
		osDelay(UPDATE_STATE_DELAY);
 8001774:	2005      	movs	r0, #5
 8001776:	f003 fafb 	bl	8004d70 <osDelay>
		UpdateInputFlags(&input_flags); // Updates certain
 800177a:	e79b      	b.n	80016b4 <updateState+0x8>
 800177c:	20000218 	.word	0x20000218
 8001780:	20000222 	.word	0x20000222

08001784 <sendMotorCommand>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_sendMotorCommand */
void sendMotorCommand(void *argument)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN sendMotorCommand */
	/* Infinite loop */
	for(;;)
	{
		if(state == PARK)
 800178c:	4b37      	ldr	r3, [pc, #220]	; (800186c <sendMotorCommand+0xe8>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	2b06      	cmp	r3, #6
 8001792:	d108      	bne.n	80017a6 <sendMotorCommand+0x22>
		{
			velocity = 0.0;
 8001794:	4b36      	ldr	r3, [pc, #216]	; (8001870 <sendMotorCommand+0xec>)
 8001796:	f04f 0200 	mov.w	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
			current = 1.0;
 800179c:	4b35      	ldr	r3, [pc, #212]	; (8001874 <sendMotorCommand+0xf0>)
 800179e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80017a2:	601a      	str	r2, [r3, #0]
 80017a4:	e055      	b.n	8001852 <sendMotorCommand+0xce>
		}
		else if(state == REGEN)
 80017a6:	4b31      	ldr	r3, [pc, #196]	; (800186c <sendMotorCommand+0xe8>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	2b03      	cmp	r3, #3
 80017ac:	d10c      	bne.n	80017c8 <sendMotorCommand+0x44>
	    {
	    	velocity = 0.0;
 80017ae:	4b30      	ldr	r3, [pc, #192]	; (8001870 <sendMotorCommand+0xec>)
 80017b0:	f04f 0200 	mov.w	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
	    	current = NormalizeADCValue(ADC_regen_val);
 80017b6:	4b30      	ldr	r3, [pc, #192]	; (8001878 <sendMotorCommand+0xf4>)
 80017b8:	881b      	ldrh	r3, [r3, #0]
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff fd1a 	bl	80011f4 <NormalizeADCValue>
 80017c0:	4603      	mov	r3, r0
 80017c2:	4a2c      	ldr	r2, [pc, #176]	; (8001874 <sendMotorCommand+0xf0>)
 80017c4:	6013      	str	r3, [r2, #0]
 80017c6:	e044      	b.n	8001852 <sendMotorCommand+0xce>
	    }
	    else if(state == DRIVE)
 80017c8:	4b28      	ldr	r3, [pc, #160]	; (800186c <sendMotorCommand+0xe8>)
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	2b02      	cmp	r3, #2
 80017ce:	d10b      	bne.n	80017e8 <sendMotorCommand+0x64>
	    {
	    	velocity = 100.0;
 80017d0:	4b27      	ldr	r3, [pc, #156]	; (8001870 <sendMotorCommand+0xec>)
 80017d2:	4a2a      	ldr	r2, [pc, #168]	; (800187c <sendMotorCommand+0xf8>)
 80017d4:	601a      	str	r2, [r3, #0]
	    	current = NormalizeADCValue(ADC_throttle_val);
 80017d6:	4b2a      	ldr	r3, [pc, #168]	; (8001880 <sendMotorCommand+0xfc>)
 80017d8:	881b      	ldrh	r3, [r3, #0]
 80017da:	4618      	mov	r0, r3
 80017dc:	f7ff fd0a 	bl	80011f4 <NormalizeADCValue>
 80017e0:	4603      	mov	r3, r0
 80017e2:	4a24      	ldr	r2, [pc, #144]	; (8001874 <sendMotorCommand+0xf0>)
 80017e4:	6013      	str	r3, [r2, #0]
 80017e6:	e034      	b.n	8001852 <sendMotorCommand+0xce>
	    }
	    else if(state == REVERSE)
 80017e8:	4b20      	ldr	r3, [pc, #128]	; (800186c <sendMotorCommand+0xe8>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	2b07      	cmp	r3, #7
 80017ee:	d10b      	bne.n	8001808 <sendMotorCommand+0x84>
	    {
	    	velocity = -100.0;
 80017f0:	4b1f      	ldr	r3, [pc, #124]	; (8001870 <sendMotorCommand+0xec>)
 80017f2:	4a24      	ldr	r2, [pc, #144]	; (8001884 <sendMotorCommand+0x100>)
 80017f4:	601a      	str	r2, [r3, #0]
	    	current = NormalizeADCValue(ADC_throttle_val);
 80017f6:	4b22      	ldr	r3, [pc, #136]	; (8001880 <sendMotorCommand+0xfc>)
 80017f8:	881b      	ldrh	r3, [r3, #0]
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7ff fcfa 	bl	80011f4 <NormalizeADCValue>
 8001800:	4603      	mov	r3, r0
 8001802:	4a1c      	ldr	r2, [pc, #112]	; (8001874 <sendMotorCommand+0xf0>)
 8001804:	6013      	str	r3, [r2, #0]
 8001806:	e024      	b.n	8001852 <sendMotorCommand+0xce>
	    }
	    else if (state == CRUISE)
 8001808:	4b18      	ldr	r3, [pc, #96]	; (800186c <sendMotorCommand+0xe8>)
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	2b04      	cmp	r3, #4
 800180e:	d108      	bne.n	8001822 <sendMotorCommand+0x9e>
	    {
	    	velocity = cruise_velocity;
 8001810:	4b1d      	ldr	r3, [pc, #116]	; (8001888 <sendMotorCommand+0x104>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a16      	ldr	r2, [pc, #88]	; (8001870 <sendMotorCommand+0xec>)
 8001816:	6013      	str	r3, [r2, #0]
	    	current = 1.0;
 8001818:	4b16      	ldr	r3, [pc, #88]	; (8001874 <sendMotorCommand+0xf0>)
 800181a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800181e:	601a      	str	r2, [r3, #0]
 8001820:	e017      	b.n	8001852 <sendMotorCommand+0xce>
	    }
		else if (state == CRUISE_ACCELERATE)
 8001822:	4b12      	ldr	r3, [pc, #72]	; (800186c <sendMotorCommand+0xe8>)
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	2b05      	cmp	r3, #5
 8001828:	d10b      	bne.n	8001842 <sendMotorCommand+0xbe>
		{
			velocity = 100.0;
 800182a:	4b11      	ldr	r3, [pc, #68]	; (8001870 <sendMotorCommand+0xec>)
 800182c:	4a13      	ldr	r2, [pc, #76]	; (800187c <sendMotorCommand+0xf8>)
 800182e:	601a      	str	r2, [r3, #0]
			current = NormalizeADCValue(ADC_throttle_val);
 8001830:	4b13      	ldr	r3, [pc, #76]	; (8001880 <sendMotorCommand+0xfc>)
 8001832:	881b      	ldrh	r3, [r3, #0]
 8001834:	4618      	mov	r0, r3
 8001836:	f7ff fcdd 	bl	80011f4 <NormalizeADCValue>
 800183a:	4603      	mov	r3, r0
 800183c:	4a0d      	ldr	r2, [pc, #52]	; (8001874 <sendMotorCommand+0xf0>)
 800183e:	6013      	str	r3, [r2, #0]
 8001840:	e007      	b.n	8001852 <sendMotorCommand+0xce>
		}
	    else
	    {
	    	velocity = 0.0;
 8001842:	4b0b      	ldr	r3, [pc, #44]	; (8001870 <sendMotorCommand+0xec>)
 8001844:	f04f 0200 	mov.w	r2, #0
 8001848:	601a      	str	r2, [r3, #0]
	    	current = 0.0;
 800184a:	4b0a      	ldr	r3, [pc, #40]	; (8001874 <sendMotorCommand+0xf0>)
 800184c:	f04f 0200 	mov.w	r2, #0
 8001850:	601a      	str	r2, [r3, #0]
	    }
		SendCANMotorCommand(velocity, current);
 8001852:	4b07      	ldr	r3, [pc, #28]	; (8001870 <sendMotorCommand+0xec>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a07      	ldr	r2, [pc, #28]	; (8001874 <sendMotorCommand+0xf0>)
 8001858:	6812      	ldr	r2, [r2, #0]
 800185a:	4611      	mov	r1, r2
 800185c:	4618      	mov	r0, r3
 800185e:	f7ff fc8f 	bl	8001180 <SendCANMotorCommand>
	    osDelay(SEND_MOTOR_COMMAND_DELAY);
 8001862:	200a      	movs	r0, #10
 8001864:	f003 fa84 	bl	8004d70 <osDelay>
		if(state == PARK)
 8001868:	e790      	b.n	800178c <sendMotorCommand+0x8>
 800186a:	bf00      	nop
 800186c:	20000222 	.word	0x20000222
 8001870:	200002e0 	.word	0x200002e0
 8001874:	200002dc 	.word	0x200002dc
 8001878:	200002da 	.word	0x200002da
 800187c:	42c80000 	.word	0x42c80000
 8001880:	200002d8 	.word	0x200002d8
 8001884:	c2c80000 	.word	0xc2c80000
 8001888:	20000224 	.word	0x20000224
 800188c:	00000000 	.word	0x00000000

08001890 <getADCValues>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_getADCValues */
void getADCValues(void *argument)
{
 8001890:	b590      	push	{r4, r7, lr}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN getADCValues */
  /* Infinite loop */
  for(;;)
  {
	// Get ADC value for throttle and sets event flags
	ADC_throttle_val = ReadADC(&hadc1);
 8001898:	4825      	ldr	r0, [pc, #148]	; (8001930 <getADCValues+0xa0>)
 800189a:	f7ff fe09 	bl	80014b0 <ReadADC>
 800189e:	4603      	mov	r3, r0
 80018a0:	461a      	mov	r2, r3
 80018a2:	4b24      	ldr	r3, [pc, #144]	; (8001934 <getADCValues+0xa4>)
 80018a4:	801a      	strh	r2, [r3, #0]
	input_flags.throttle_pressed = ADC_throttle_val > ADC_DEADZONE;
 80018a6:	4b23      	ldr	r3, [pc, #140]	; (8001934 <getADCValues+0xa4>)
 80018a8:	881b      	ldrh	r3, [r3, #0]
 80018aa:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80018ae:	bf8c      	ite	hi
 80018b0:	2301      	movhi	r3, #1
 80018b2:	2300      	movls	r3, #0
 80018b4:	b2da      	uxtb	r2, r3
 80018b6:	4b20      	ldr	r3, [pc, #128]	; (8001938 <getADCValues+0xa8>)
 80018b8:	705a      	strb	r2, [r3, #1]
	input_flags.cruise_accelerate_enabled = NormalizeADCValue(ADC_throttle_val) > CRUISE_CURRENT;
 80018ba:	4b1e      	ldr	r3, [pc, #120]	; (8001934 <getADCValues+0xa4>)
 80018bc:	881b      	ldrh	r3, [r3, #0]
 80018be:	4618      	mov	r0, r3
 80018c0:	f7ff fc98 	bl	80011f4 <NormalizeADCValue>
 80018c4:	4603      	mov	r3, r0
 80018c6:	4618      	mov	r0, r3
 80018c8:	f7fe fdae 	bl	8000428 <__aeabi_f2d>
 80018cc:	2301      	movs	r3, #1
 80018ce:	461c      	mov	r4, r3
 80018d0:	a315      	add	r3, pc, #84	; (adr r3, 8001928 <getADCValues+0x98>)
 80018d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018d6:	f7ff f88f 	bl	80009f8 <__aeabi_dcmpgt>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d101      	bne.n	80018e4 <getADCValues+0x54>
 80018e0:	2300      	movs	r3, #0
 80018e2:	461c      	mov	r4, r3
 80018e4:	b2e2      	uxtb	r2, r4
 80018e6:	4b14      	ldr	r3, [pc, #80]	; (8001938 <getADCValues+0xa8>)
 80018e8:	715a      	strb	r2, [r3, #5]

	// Gets ADC value for regen and sets event flags
	ADC_regen_val = ReadADC(&hadc2);
 80018ea:	4814      	ldr	r0, [pc, #80]	; (800193c <getADCValues+0xac>)
 80018ec:	f7ff fde0 	bl	80014b0 <ReadADC>
 80018f0:	4603      	mov	r3, r0
 80018f2:	461a      	mov	r2, r3
 80018f4:	4b12      	ldr	r3, [pc, #72]	; (8001940 <getADCValues+0xb0>)
 80018f6:	801a      	strh	r2, [r3, #0]
	input_flags.regen_pressed = ADC_regen_val > ADC_DEADZONE;
 80018f8:	4b11      	ldr	r3, [pc, #68]	; (8001940 <getADCValues+0xb0>)
 80018fa:	881b      	ldrh	r3, [r3, #0]
 80018fc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001900:	bf8c      	ite	hi
 8001902:	2301      	movhi	r3, #1
 8001904:	2300      	movls	r3, #0
 8001906:	b2da      	uxtb	r2, r3
 8001908:	4b0b      	ldr	r3, [pc, #44]	; (8001938 <getADCValues+0xa8>)
 800190a:	701a      	strb	r2, [r3, #0]
	if(ADC_regen_val > ADC_DEADZONE)
 800190c:	4b0c      	ldr	r3, [pc, #48]	; (8001940 <getADCValues+0xb0>)
 800190e:	881b      	ldrh	r3, [r3, #0]
 8001910:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001914:	d902      	bls.n	800191c <getADCValues+0x8c>
		input_flags.cruise_enabled = FALSE;
 8001916:	4b08      	ldr	r3, [pc, #32]	; (8001938 <getADCValues+0xa8>)
 8001918:	2200      	movs	r2, #0
 800191a:	711a      	strb	r2, [r3, #4]

    osDelay(GET_ADC_VALUES_DELAY);
 800191c:	200a      	movs	r0, #10
 800191e:	f003 fa27 	bl	8004d70 <osDelay>
	ADC_throttle_val = ReadADC(&hadc1);
 8001922:	e7b9      	b.n	8001898 <getADCValues+0x8>
 8001924:	f3af 8000 	nop.w
 8001928:	33333333 	.word	0x33333333
 800192c:	3fd33333 	.word	0x3fd33333
 8001930:	20000230 	.word	0x20000230
 8001934:	200002d8 	.word	0x200002d8
 8001938:	20000218 	.word	0x20000218
 800193c:	20000260 	.word	0x20000260
 8001940:	200002da 	.word	0x200002da

08001944 <getBatterySOC>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_getBatterySOC */
void getBatterySOC(void *argument)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b084      	sub	sp, #16
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN getBatterySOC */
	uint8_t battery_msg_data[8];
	/* Infinite loop */
	for(;;)
	{
		if (HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0))
 800194c:	2100      	movs	r1, #0
 800194e:	4811      	ldr	r0, [pc, #68]	; (8001994 <getBatterySOC+0x50>)
 8001950:	f001 fb2d 	bl	8002fae <HAL_CAN_GetRxFifoFillLevel>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d0f8      	beq.n	800194c <getBatterySOC+0x8>
		{
			// there are multiple CAN IDs being passed through the filter, check if the message is the SOC
			HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &can_rx_header, battery_msg_data);
 800195a:	f107 0308 	add.w	r3, r7, #8
 800195e:	4a0e      	ldr	r2, [pc, #56]	; (8001998 <getBatterySOC+0x54>)
 8001960:	2100      	movs	r1, #0
 8001962:	480c      	ldr	r0, [pc, #48]	; (8001994 <getBatterySOC+0x50>)
 8001964:	f001 fa12 	bl	8002d8c <HAL_CAN_GetRxMessage>
			if (can_rx_header.StdId == 0x626)
 8001968:	4b0b      	ldr	r3, [pc, #44]	; (8001998 <getBatterySOC+0x54>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f240 6226 	movw	r2, #1574	; 0x626
 8001970:	4293      	cmp	r3, r2
 8001972:	d109      	bne.n	8001988 <getBatterySOC+0x44>
			{
				// if the battery SOC is out of range, assume it is at 100% as a safety measure
				if (battery_msg_data[0] < BATTERY_SOC_EMPTY || battery_msg_data[0] > BATTERY_SOC_FULL)
 8001974:	7a3b      	ldrb	r3, [r7, #8]
 8001976:	2b64      	cmp	r3, #100	; 0x64
 8001978:	d903      	bls.n	8001982 <getBatterySOC+0x3e>
					battery_soc = BATTERY_SOC_FULL;
 800197a:	4b08      	ldr	r3, [pc, #32]	; (800199c <getBatterySOC+0x58>)
 800197c:	2264      	movs	r2, #100	; 0x64
 800197e:	701a      	strb	r2, [r3, #0]
 8001980:	e002      	b.n	8001988 <getBatterySOC+0x44>
				else
					battery_soc = battery_msg_data[0];
 8001982:	7a3a      	ldrb	r2, [r7, #8]
 8001984:	4b05      	ldr	r3, [pc, #20]	; (800199c <getBatterySOC+0x58>)
 8001986:	701a      	strb	r2, [r3, #0]
			}

	  		osDelay(GET_BATTERY_SOC_DELAY);
 8001988:	f241 3088 	movw	r0, #5000	; 0x1388
 800198c:	f003 f9f0 	bl	8004d70 <osDelay>
		if (HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0))
 8001990:	e7dc      	b.n	800194c <getBatterySOC+0x8>
 8001992:	bf00      	nop
 8001994:	200002b0 	.word	0x200002b0
 8001998:	20000294 	.word	0x20000294
 800199c:	2000022c 	.word	0x2000022c

080019a0 <getVelocity>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_getVelocity */
void getVelocity(void *argument)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b086      	sub	sp, #24
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
	uint8_t CAN_message[8];
	FloatBytes velocity;
	/* Infinite loop */
	for(;;)
	{
		if (HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0))
 80019a8:	2100      	movs	r1, #0
 80019aa:	4818      	ldr	r0, [pc, #96]	; (8001a0c <getVelocity+0x6c>)
 80019ac:	f001 faff 	bl	8002fae <HAL_CAN_GetRxFifoFillLevel>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d024      	beq.n	8001a00 <getVelocity+0x60>
		{
			// there are multiple CAN IDs being passed through the filter, check if the message is the SOC
			HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &can_rx_header, CAN_message);
 80019b6:	f107 030c 	add.w	r3, r7, #12
 80019ba:	4a15      	ldr	r2, [pc, #84]	; (8001a10 <getVelocity+0x70>)
 80019bc:	2100      	movs	r1, #0
 80019be:	4813      	ldr	r0, [pc, #76]	; (8001a0c <getVelocity+0x6c>)
 80019c0:	f001 f9e4 	bl	8002d8c <HAL_CAN_GetRxMessage>
			if (can_rx_header.StdId == 0x503)
 80019c4:	4b12      	ldr	r3, [pc, #72]	; (8001a10 <getVelocity+0x70>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f240 5203 	movw	r2, #1283	; 0x503
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d117      	bne.n	8001a00 <getVelocity+0x60>
			{
				for(int i = 0; i < (sizeof(float)/sizeof(uint8_t)); i++)
 80019d0:	2300      	movs	r3, #0
 80019d2:	617b      	str	r3, [r7, #20]
 80019d4:	e00e      	b.n	80019f4 <getVelocity+0x54>
				{
					velocity.bytes[i] = CAN_message[i+4]; // Vechicle Velocity is stored in bits 32-63.
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	3304      	adds	r3, #4
 80019da:	3318      	adds	r3, #24
 80019dc:	443b      	add	r3, r7
 80019de:	f813 1c0c 	ldrb.w	r1, [r3, #-12]
 80019e2:	f107 0208 	add.w	r2, r7, #8
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	4413      	add	r3, r2
 80019ea:	460a      	mov	r2, r1
 80019ec:	701a      	strb	r2, [r3, #0]
				for(int i = 0; i < (sizeof(float)/sizeof(uint8_t)); i++)
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	3301      	adds	r3, #1
 80019f2:	617b      	str	r3, [r7, #20]
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	2b03      	cmp	r3, #3
 80019f8:	d9ed      	bls.n	80019d6 <getVelocity+0x36>
				}
				velocity_of_car = velocity.float_value;
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	4a05      	ldr	r2, [pc, #20]	; (8001a14 <getVelocity+0x74>)
 80019fe:	6013      	str	r3, [r2, #0]
			}
		}
		osDelay(GET_VELOCITY_DELAY);
 8001a00:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a04:	f003 f9b4 	bl	8004d70 <osDelay>
		if (HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0))
 8001a08:	e7ce      	b.n	80019a8 <getVelocity+0x8>
 8001a0a:	bf00      	nop
 8001a0c:	200002b0 	.word	0x200002b0
 8001a10:	20000294 	.word	0x20000294
 8001a14:	20000228 	.word	0x20000228

08001a18 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b088      	sub	sp, #32
 8001a1c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a1e:	f107 0310 	add.w	r3, r7, #16
 8001a22:	2200      	movs	r2, #0
 8001a24:	601a      	str	r2, [r3, #0]
 8001a26:	605a      	str	r2, [r3, #4]
 8001a28:	609a      	str	r2, [r3, #8]
 8001a2a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a2c:	4b35      	ldr	r3, [pc, #212]	; (8001b04 <MX_GPIO_Init+0xec>)
 8001a2e:	699b      	ldr	r3, [r3, #24]
 8001a30:	4a34      	ldr	r2, [pc, #208]	; (8001b04 <MX_GPIO_Init+0xec>)
 8001a32:	f043 0310 	orr.w	r3, r3, #16
 8001a36:	6193      	str	r3, [r2, #24]
 8001a38:	4b32      	ldr	r3, [pc, #200]	; (8001b04 <MX_GPIO_Init+0xec>)
 8001a3a:	699b      	ldr	r3, [r3, #24]
 8001a3c:	f003 0310 	and.w	r3, r3, #16
 8001a40:	60fb      	str	r3, [r7, #12]
 8001a42:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a44:	4b2f      	ldr	r3, [pc, #188]	; (8001b04 <MX_GPIO_Init+0xec>)
 8001a46:	699b      	ldr	r3, [r3, #24]
 8001a48:	4a2e      	ldr	r2, [pc, #184]	; (8001b04 <MX_GPIO_Init+0xec>)
 8001a4a:	f043 0320 	orr.w	r3, r3, #32
 8001a4e:	6193      	str	r3, [r2, #24]
 8001a50:	4b2c      	ldr	r3, [pc, #176]	; (8001b04 <MX_GPIO_Init+0xec>)
 8001a52:	699b      	ldr	r3, [r3, #24]
 8001a54:	f003 0320 	and.w	r3, r3, #32
 8001a58:	60bb      	str	r3, [r7, #8]
 8001a5a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a5c:	4b29      	ldr	r3, [pc, #164]	; (8001b04 <MX_GPIO_Init+0xec>)
 8001a5e:	699b      	ldr	r3, [r3, #24]
 8001a60:	4a28      	ldr	r2, [pc, #160]	; (8001b04 <MX_GPIO_Init+0xec>)
 8001a62:	f043 0304 	orr.w	r3, r3, #4
 8001a66:	6193      	str	r3, [r2, #24]
 8001a68:	4b26      	ldr	r3, [pc, #152]	; (8001b04 <MX_GPIO_Init+0xec>)
 8001a6a:	699b      	ldr	r3, [r3, #24]
 8001a6c:	f003 0304 	and.w	r3, r3, #4
 8001a70:	607b      	str	r3, [r7, #4]
 8001a72:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a74:	4b23      	ldr	r3, [pc, #140]	; (8001b04 <MX_GPIO_Init+0xec>)
 8001a76:	699b      	ldr	r3, [r3, #24]
 8001a78:	4a22      	ldr	r2, [pc, #136]	; (8001b04 <MX_GPIO_Init+0xec>)
 8001a7a:	f043 0308 	orr.w	r3, r3, #8
 8001a7e:	6193      	str	r3, [r2, #24]
 8001a80:	4b20      	ldr	r3, [pc, #128]	; (8001b04 <MX_GPIO_Init+0xec>)
 8001a82:	699b      	ldr	r3, [r3, #24]
 8001a84:	f003 0308 	and.w	r3, r3, #8
 8001a88:	603b      	str	r3, [r7, #0]
 8001a8a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_OUT2_Pin|LED_OUT1_Pin, GPIO_PIN_RESET);
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	210c      	movs	r1, #12
 8001a90:	481d      	ldr	r0, [pc, #116]	; (8001b08 <MX_GPIO_Init+0xf0>)
 8001a92:	f001 fd2e 	bl	80034f2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = REGEN_EN_Pin|PARK_EN_Pin|FWRD_EN_Pin|RVRS_EN_Pin;
 8001a96:	230f      	movs	r3, #15
 8001a98:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aa2:	f107 0310 	add.w	r3, r7, #16
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	4818      	ldr	r0, [pc, #96]	; (8001b0c <MX_GPIO_Init+0xf4>)
 8001aaa:	f001 fb87 	bl	80031bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LED_OUT2_Pin|LED_OUT1_Pin;
 8001aae:	230c      	movs	r3, #12
 8001ab0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aba:	2302      	movs	r3, #2
 8001abc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001abe:	f107 0310 	add.w	r3, r7, #16
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	4810      	ldr	r0, [pc, #64]	; (8001b08 <MX_GPIO_Init+0xf0>)
 8001ac6:	f001 fb79 	bl	80031bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = CRUISE_DWN_Pin|CRUISE_UP_Pin|NEXT_SCREEN_Pin|CRUISE_TOGGLE_Pin;
 8001aca:	23f0      	movs	r3, #240	; 0xf0
 8001acc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ace:	4b10      	ldr	r3, [pc, #64]	; (8001b10 <MX_GPIO_Init+0xf8>)
 8001ad0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ad6:	f107 0310 	add.w	r3, r7, #16
 8001ada:	4619      	mov	r1, r3
 8001adc:	480a      	ldr	r0, [pc, #40]	; (8001b08 <MX_GPIO_Init+0xf0>)
 8001ade:	f001 fb6d 	bl	80031bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BRK_IN_Pin;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ae6:	4b0a      	ldr	r3, [pc, #40]	; (8001b10 <MX_GPIO_Init+0xf8>)
 8001ae8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aea:	2300      	movs	r3, #0
 8001aec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BRK_IN_GPIO_Port, &GPIO_InitStruct);
 8001aee:	f107 0310 	add.w	r3, r7, #16
 8001af2:	4619      	mov	r1, r3
 8001af4:	4807      	ldr	r0, [pc, #28]	; (8001b14 <MX_GPIO_Init+0xfc>)
 8001af6:	f001 fb61 	bl	80031bc <HAL_GPIO_Init>

}
 8001afa:	bf00      	nop
 8001afc:	3720      	adds	r7, #32
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40021000 	.word	0x40021000
 8001b08:	40010800 	.word	0x40010800
 8001b0c:	40011000 	.word	0x40011000
 8001b10:	10110000 	.word	0x10110000
 8001b14:	40010c00 	.word	0x40010c00

08001b18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b1c:	f000 fb04 	bl	8002128 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b20:	f000 f811 	bl	8001b46 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b24:	f7ff ff78 	bl	8001a18 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001b28:	f7ff fbde 	bl	80012e8 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001b2c:	f7ff fc1a 	bl	8001364 <MX_ADC2_Init>
  MX_CAN_Init();
 8001b30:	f7ff fcd4 	bl	80014dc <MX_CAN_Init>
  MX_TIM2_Init();
 8001b34:	f000 fa1a 	bl	8001f6c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001b38:	f003 f80a 	bl	8004b50 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001b3c:	f7ff fd4e 	bl	80015dc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001b40:	f003 f838 	bl	8004bb4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001b44:	e7fe      	b.n	8001b44 <main+0x2c>

08001b46 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b46:	b580      	push	{r7, lr}
 8001b48:	b094      	sub	sp, #80	; 0x50
 8001b4a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b4c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b50:	2228      	movs	r2, #40	; 0x28
 8001b52:	2100      	movs	r1, #0
 8001b54:	4618      	mov	r0, r3
 8001b56:	f005 fb65 	bl	8007224 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b5a:	f107 0314 	add.w	r3, r7, #20
 8001b5e:	2200      	movs	r2, #0
 8001b60:	601a      	str	r2, [r3, #0]
 8001b62:	605a      	str	r2, [r3, #4]
 8001b64:	609a      	str	r2, [r3, #8]
 8001b66:	60da      	str	r2, [r3, #12]
 8001b68:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b6a:	1d3b      	adds	r3, r7, #4
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	601a      	str	r2, [r3, #0]
 8001b70:	605a      	str	r2, [r3, #4]
 8001b72:	609a      	str	r2, [r3, #8]
 8001b74:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b76:	2302      	movs	r3, #2
 8001b78:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b7e:	2310      	movs	r3, #16
 8001b80:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b82:	2302      	movs	r3, #2
 8001b84:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001b86:	2300      	movs	r3, #0
 8001b88:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b8e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b92:	4618      	mov	r0, r3
 8001b94:	f001 fcde 	bl	8003554 <HAL_RCC_OscConfig>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8001b9e:	f000 f839 	bl	8001c14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ba2:	230f      	movs	r3, #15
 8001ba4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ba6:	2302      	movs	r3, #2
 8001ba8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001baa:	2300      	movs	r3, #0
 8001bac:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001bae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001bb2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001bb8:	f107 0314 	add.w	r3, r7, #20
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f001 ff4a 	bl	8003a58 <HAL_RCC_ClockConfig>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <SystemClock_Config+0x88>
  {
    Error_Handler();
 8001bca:	f000 f823 	bl	8001c14 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001bce:	2302      	movs	r3, #2
 8001bd0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bd6:	1d3b      	adds	r3, r7, #4
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f002 f905 	bl	8003de8 <HAL_RCCEx_PeriphCLKConfig>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001be4:	f000 f816 	bl	8001c14 <Error_Handler>
  }
}
 8001be8:	bf00      	nop
 8001bea:	3750      	adds	r7, #80	; 0x50
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}

08001bf0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a04      	ldr	r2, [pc, #16]	; (8001c10 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d101      	bne.n	8001c06 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001c02:	f000 faa7 	bl	8002154 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001c06:	bf00      	nop
 8001c08:	3708      	adds	r7, #8
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	40000800 	.word	0x40000800

08001c14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c18:	b672      	cpsid	i
}
 8001c1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c1c:	e7fe      	b.n	8001c1c <Error_Handler+0x8>
	...

08001c20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b084      	sub	sp, #16
 8001c24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c26:	4b18      	ldr	r3, [pc, #96]	; (8001c88 <HAL_MspInit+0x68>)
 8001c28:	699b      	ldr	r3, [r3, #24]
 8001c2a:	4a17      	ldr	r2, [pc, #92]	; (8001c88 <HAL_MspInit+0x68>)
 8001c2c:	f043 0301 	orr.w	r3, r3, #1
 8001c30:	6193      	str	r3, [r2, #24]
 8001c32:	4b15      	ldr	r3, [pc, #84]	; (8001c88 <HAL_MspInit+0x68>)
 8001c34:	699b      	ldr	r3, [r3, #24]
 8001c36:	f003 0301 	and.w	r3, r3, #1
 8001c3a:	60bb      	str	r3, [r7, #8]
 8001c3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c3e:	4b12      	ldr	r3, [pc, #72]	; (8001c88 <HAL_MspInit+0x68>)
 8001c40:	69db      	ldr	r3, [r3, #28]
 8001c42:	4a11      	ldr	r2, [pc, #68]	; (8001c88 <HAL_MspInit+0x68>)
 8001c44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c48:	61d3      	str	r3, [r2, #28]
 8001c4a:	4b0f      	ldr	r3, [pc, #60]	; (8001c88 <HAL_MspInit+0x68>)
 8001c4c:	69db      	ldr	r3, [r3, #28]
 8001c4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c52:	607b      	str	r3, [r7, #4]
 8001c54:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001c56:	2200      	movs	r2, #0
 8001c58:	210f      	movs	r1, #15
 8001c5a:	f06f 0001 	mvn.w	r0, #1
 8001c5e:	f001 fa82 	bl	8003166 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001c62:	4b0a      	ldr	r3, [pc, #40]	; (8001c8c <HAL_MspInit+0x6c>)
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	60fb      	str	r3, [r7, #12]
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001c6e:	60fb      	str	r3, [r7, #12]
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001c76:	60fb      	str	r3, [r7, #12]
 8001c78:	4a04      	ldr	r2, [pc, #16]	; (8001c8c <HAL_MspInit+0x6c>)
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c7e:	bf00      	nop
 8001c80:	3710      	adds	r7, #16
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	40021000 	.word	0x40021000
 8001c8c:	40010000 	.word	0x40010000

08001c90 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b08e      	sub	sp, #56	; 0x38
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001ca6:	4b34      	ldr	r3, [pc, #208]	; (8001d78 <HAL_InitTick+0xe8>)
 8001ca8:	69db      	ldr	r3, [r3, #28]
 8001caa:	4a33      	ldr	r2, [pc, #204]	; (8001d78 <HAL_InitTick+0xe8>)
 8001cac:	f043 0304 	orr.w	r3, r3, #4
 8001cb0:	61d3      	str	r3, [r2, #28]
 8001cb2:	4b31      	ldr	r3, [pc, #196]	; (8001d78 <HAL_InitTick+0xe8>)
 8001cb4:	69db      	ldr	r3, [r3, #28]
 8001cb6:	f003 0304 	and.w	r3, r3, #4
 8001cba:	60fb      	str	r3, [r7, #12]
 8001cbc:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001cbe:	f107 0210 	add.w	r2, r7, #16
 8001cc2:	f107 0314 	add.w	r3, r7, #20
 8001cc6:	4611      	mov	r1, r2
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f002 f83f 	bl	8003d4c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001cce:	6a3b      	ldr	r3, [r7, #32]
 8001cd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001cd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d103      	bne.n	8001ce0 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001cd8:	f002 f810 	bl	8003cfc <HAL_RCC_GetPCLK1Freq>
 8001cdc:	6378      	str	r0, [r7, #52]	; 0x34
 8001cde:	e004      	b.n	8001cea <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001ce0:	f002 f80c 	bl	8003cfc <HAL_RCC_GetPCLK1Freq>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	005b      	lsls	r3, r3, #1
 8001ce8:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001cea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cec:	4a23      	ldr	r2, [pc, #140]	; (8001d7c <HAL_InitTick+0xec>)
 8001cee:	fba2 2303 	umull	r2, r3, r2, r3
 8001cf2:	0c9b      	lsrs	r3, r3, #18
 8001cf4:	3b01      	subs	r3, #1
 8001cf6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001cf8:	4b21      	ldr	r3, [pc, #132]	; (8001d80 <HAL_InitTick+0xf0>)
 8001cfa:	4a22      	ldr	r2, [pc, #136]	; (8001d84 <HAL_InitTick+0xf4>)
 8001cfc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001cfe:	4b20      	ldr	r3, [pc, #128]	; (8001d80 <HAL_InitTick+0xf0>)
 8001d00:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001d04:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001d06:	4a1e      	ldr	r2, [pc, #120]	; (8001d80 <HAL_InitTick+0xf0>)
 8001d08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d0a:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001d0c:	4b1c      	ldr	r3, [pc, #112]	; (8001d80 <HAL_InitTick+0xf0>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d12:	4b1b      	ldr	r3, [pc, #108]	; (8001d80 <HAL_InitTick+0xf0>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d18:	4b19      	ldr	r3, [pc, #100]	; (8001d80 <HAL_InitTick+0xf0>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8001d1e:	4818      	ldr	r0, [pc, #96]	; (8001d80 <HAL_InitTick+0xf0>)
 8001d20:	f002 f9d8 	bl	80040d4 <HAL_TIM_Base_Init>
 8001d24:	4603      	mov	r3, r0
 8001d26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001d2a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d11b      	bne.n	8001d6a <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8001d32:	4813      	ldr	r0, [pc, #76]	; (8001d80 <HAL_InitTick+0xf0>)
 8001d34:	f002 fa26 	bl	8004184 <HAL_TIM_Base_Start_IT>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001d3e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d111      	bne.n	8001d6a <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001d46:	201e      	movs	r0, #30
 8001d48:	f001 fa29 	bl	800319e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2b0f      	cmp	r3, #15
 8001d50:	d808      	bhi.n	8001d64 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8001d52:	2200      	movs	r2, #0
 8001d54:	6879      	ldr	r1, [r7, #4]
 8001d56:	201e      	movs	r0, #30
 8001d58:	f001 fa05 	bl	8003166 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d5c:	4a0a      	ldr	r2, [pc, #40]	; (8001d88 <HAL_InitTick+0xf8>)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6013      	str	r3, [r2, #0]
 8001d62:	e002      	b.n	8001d6a <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001d64:	2301      	movs	r3, #1
 8001d66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001d6a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	3738      	adds	r7, #56	; 0x38
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	40021000 	.word	0x40021000
 8001d7c:	431bde83 	.word	0x431bde83
 8001d80:	200002fc 	.word	0x200002fc
 8001d84:	40000800 	.word	0x40000800
 8001d88:	2000001c 	.word	0x2000001c

08001d8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d90:	e7fe      	b.n	8001d90 <NMI_Handler+0x4>

08001d92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d92:	b480      	push	{r7}
 8001d94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d96:	e7fe      	b.n	8001d96 <HardFault_Handler+0x4>

08001d98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d9c:	e7fe      	b.n	8001d9c <MemManage_Handler+0x4>

08001d9e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d9e:	b480      	push	{r7}
 8001da0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001da2:	e7fe      	b.n	8001da2 <BusFault_Handler+0x4>

08001da4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001da8:	e7fe      	b.n	8001da8 <UsageFault_Handler+0x4>

08001daa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001daa:	b480      	push	{r7}
 8001dac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dae:	bf00      	nop
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bc80      	pop	{r7}
 8001db4:	4770      	bx	lr
	...

08001db8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001dbc:	4802      	ldr	r0, [pc, #8]	; (8001dc8 <TIM2_IRQHandler+0x10>)
 8001dbe:	f002 fa82 	bl	80042c6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001dc2:	bf00      	nop
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	20000348 	.word	0x20000348

08001dcc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001dd0:	4802      	ldr	r0, [pc, #8]	; (8001ddc <TIM4_IRQHandler+0x10>)
 8001dd2:	f002 fa78 	bl	80042c6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001dd6:	bf00      	nop
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	200002fc 	.word	0x200002fc

08001de0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
	return 1;
 8001de4:	2301      	movs	r3, #1
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bc80      	pop	{r7}
 8001dec:	4770      	bx	lr

08001dee <_kill>:

int _kill(int pid, int sig)
{
 8001dee:	b580      	push	{r7, lr}
 8001df0:	b082      	sub	sp, #8
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	6078      	str	r0, [r7, #4]
 8001df6:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001df8:	f005 f9cc 	bl	8007194 <__errno>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2216      	movs	r2, #22
 8001e00:	601a      	str	r2, [r3, #0]
	return -1;
 8001e02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3708      	adds	r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <_exit>:

void _exit (int status)
{
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b082      	sub	sp, #8
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001e16:	f04f 31ff 	mov.w	r1, #4294967295
 8001e1a:	6878      	ldr	r0, [r7, #4]
 8001e1c:	f7ff ffe7 	bl	8001dee <_kill>
	while (1) {}		/* Make sure we hang here */
 8001e20:	e7fe      	b.n	8001e20 <_exit+0x12>

08001e22 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e22:	b580      	push	{r7, lr}
 8001e24:	b086      	sub	sp, #24
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	60f8      	str	r0, [r7, #12]
 8001e2a:	60b9      	str	r1, [r7, #8]
 8001e2c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e2e:	2300      	movs	r3, #0
 8001e30:	617b      	str	r3, [r7, #20]
 8001e32:	e00a      	b.n	8001e4a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001e34:	f3af 8000 	nop.w
 8001e38:	4601      	mov	r1, r0
 8001e3a:	68bb      	ldr	r3, [r7, #8]
 8001e3c:	1c5a      	adds	r2, r3, #1
 8001e3e:	60ba      	str	r2, [r7, #8]
 8001e40:	b2ca      	uxtb	r2, r1
 8001e42:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	3301      	adds	r3, #1
 8001e48:	617b      	str	r3, [r7, #20]
 8001e4a:	697a      	ldr	r2, [r7, #20]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	dbf0      	blt.n	8001e34 <_read+0x12>
	}

return len;
 8001e52:	687b      	ldr	r3, [r7, #4]
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3718      	adds	r7, #24
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	60f8      	str	r0, [r7, #12]
 8001e64:	60b9      	str	r1, [r7, #8]
 8001e66:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e68:	2300      	movs	r3, #0
 8001e6a:	617b      	str	r3, [r7, #20]
 8001e6c:	e009      	b.n	8001e82 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001e6e:	68bb      	ldr	r3, [r7, #8]
 8001e70:	1c5a      	adds	r2, r3, #1
 8001e72:	60ba      	str	r2, [r7, #8]
 8001e74:	781b      	ldrb	r3, [r3, #0]
 8001e76:	4618      	mov	r0, r3
 8001e78:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	3301      	adds	r3, #1
 8001e80:	617b      	str	r3, [r7, #20]
 8001e82:	697a      	ldr	r2, [r7, #20]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	429a      	cmp	r2, r3
 8001e88:	dbf1      	blt.n	8001e6e <_write+0x12>
	}
	return len;
 8001e8a:	687b      	ldr	r3, [r7, #4]
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3718      	adds	r7, #24
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <_close>:

int _close(int file)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
	return -1;
 8001e9c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	370c      	adds	r7, #12
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bc80      	pop	{r7}
 8001ea8:	4770      	bx	lr

08001eaa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001eaa:	b480      	push	{r7}
 8001eac:	b083      	sub	sp, #12
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	6078      	str	r0, [r7, #4]
 8001eb2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001eba:	605a      	str	r2, [r3, #4]
	return 0;
 8001ebc:	2300      	movs	r3, #0
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	370c      	adds	r7, #12
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bc80      	pop	{r7}
 8001ec6:	4770      	bx	lr

08001ec8 <_isatty>:

int _isatty(int file)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b083      	sub	sp, #12
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
	return 1;
 8001ed0:	2301      	movs	r3, #1
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bc80      	pop	{r7}
 8001eda:	4770      	bx	lr

08001edc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b085      	sub	sp, #20
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	60f8      	str	r0, [r7, #12]
 8001ee4:	60b9      	str	r1, [r7, #8]
 8001ee6:	607a      	str	r2, [r7, #4]
	return 0;
 8001ee8:	2300      	movs	r3, #0
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3714      	adds	r7, #20
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bc80      	pop	{r7}
 8001ef2:	4770      	bx	lr

08001ef4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b086      	sub	sp, #24
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001efc:	4a14      	ldr	r2, [pc, #80]	; (8001f50 <_sbrk+0x5c>)
 8001efe:	4b15      	ldr	r3, [pc, #84]	; (8001f54 <_sbrk+0x60>)
 8001f00:	1ad3      	subs	r3, r2, r3
 8001f02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f08:	4b13      	ldr	r3, [pc, #76]	; (8001f58 <_sbrk+0x64>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d102      	bne.n	8001f16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f10:	4b11      	ldr	r3, [pc, #68]	; (8001f58 <_sbrk+0x64>)
 8001f12:	4a12      	ldr	r2, [pc, #72]	; (8001f5c <_sbrk+0x68>)
 8001f14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f16:	4b10      	ldr	r3, [pc, #64]	; (8001f58 <_sbrk+0x64>)
 8001f18:	681a      	ldr	r2, [r3, #0]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4413      	add	r3, r2
 8001f1e:	693a      	ldr	r2, [r7, #16]
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d207      	bcs.n	8001f34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f24:	f005 f936 	bl	8007194 <__errno>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	220c      	movs	r2, #12
 8001f2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f32:	e009      	b.n	8001f48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f34:	4b08      	ldr	r3, [pc, #32]	; (8001f58 <_sbrk+0x64>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f3a:	4b07      	ldr	r3, [pc, #28]	; (8001f58 <_sbrk+0x64>)
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	4413      	add	r3, r2
 8001f42:	4a05      	ldr	r2, [pc, #20]	; (8001f58 <_sbrk+0x64>)
 8001f44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f46:	68fb      	ldr	r3, [r7, #12]
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3718      	adds	r7, #24
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	20005000 	.word	0x20005000
 8001f54:	00000400 	.word	0x00000400
 8001f58:	20000344 	.word	0x20000344
 8001f5c:	200010f8 	.word	0x200010f8

08001f60 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f64:	bf00      	nop
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bc80      	pop	{r7}
 8001f6a:	4770      	bx	lr

08001f6c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b08a      	sub	sp, #40	; 0x28
 8001f70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f72:	f107 0320 	add.w	r3, r7, #32
 8001f76:	2200      	movs	r2, #0
 8001f78:	601a      	str	r2, [r3, #0]
 8001f7a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f7c:	1d3b      	adds	r3, r7, #4
 8001f7e:	2200      	movs	r2, #0
 8001f80:	601a      	str	r2, [r3, #0]
 8001f82:	605a      	str	r2, [r3, #4]
 8001f84:	609a      	str	r2, [r3, #8]
 8001f86:	60da      	str	r2, [r3, #12]
 8001f88:	611a      	str	r2, [r3, #16]
 8001f8a:	615a      	str	r2, [r3, #20]
 8001f8c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f8e:	4b28      	ldr	r3, [pc, #160]	; (8002030 <MX_TIM2_Init+0xc4>)
 8001f90:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f94:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001f96:	4b26      	ldr	r3, [pc, #152]	; (8002030 <MX_TIM2_Init+0xc4>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f9c:	4b24      	ldr	r3, [pc, #144]	; (8002030 <MX_TIM2_Init+0xc4>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001fa2:	4b23      	ldr	r3, [pc, #140]	; (8002030 <MX_TIM2_Init+0xc4>)
 8001fa4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001fa8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001faa:	4b21      	ldr	r3, [pc, #132]	; (8002030 <MX_TIM2_Init+0xc4>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fb0:	4b1f      	ldr	r3, [pc, #124]	; (8002030 <MX_TIM2_Init+0xc4>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001fb6:	481e      	ldr	r0, [pc, #120]	; (8002030 <MX_TIM2_Init+0xc4>)
 8001fb8:	f002 f936 	bl	8004228 <HAL_TIM_PWM_Init>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001fc2:	f7ff fe27 	bl	8001c14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001fce:	f107 0320 	add.w	r3, r7, #32
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	4816      	ldr	r0, [pc, #88]	; (8002030 <MX_TIM2_Init+0xc4>)
 8001fd6:	f002 fd4b 	bl	8004a70 <HAL_TIMEx_MasterConfigSynchronization>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d001      	beq.n	8001fe4 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001fe0:	f7ff fe18 	bl	8001c14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fe4:	2360      	movs	r3, #96	; 0x60
 8001fe6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fec:	2300      	movs	r3, #0
 8001fee:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ff4:	1d3b      	adds	r3, r7, #4
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	480d      	ldr	r0, [pc, #52]	; (8002030 <MX_TIM2_Init+0xc4>)
 8001ffc:	f002 fa6c 	bl	80044d8 <HAL_TIM_PWM_ConfigChannel>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8002006:	f7ff fe05 	bl	8001c14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800200a:	1d3b      	adds	r3, r7, #4
 800200c:	2204      	movs	r2, #4
 800200e:	4619      	mov	r1, r3
 8002010:	4807      	ldr	r0, [pc, #28]	; (8002030 <MX_TIM2_Init+0xc4>)
 8002012:	f002 fa61 	bl	80044d8 <HAL_TIM_PWM_ConfigChannel>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d001      	beq.n	8002020 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800201c:	f7ff fdfa 	bl	8001c14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002020:	4803      	ldr	r0, [pc, #12]	; (8002030 <MX_TIM2_Init+0xc4>)
 8002022:	f000 f82b 	bl	800207c <HAL_TIM_MspPostInit>

}
 8002026:	bf00      	nop
 8002028:	3728      	adds	r7, #40	; 0x28
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	20000348 	.word	0x20000348

08002034 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002044:	d113      	bne.n	800206e <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002046:	4b0c      	ldr	r3, [pc, #48]	; (8002078 <HAL_TIM_PWM_MspInit+0x44>)
 8002048:	69db      	ldr	r3, [r3, #28]
 800204a:	4a0b      	ldr	r2, [pc, #44]	; (8002078 <HAL_TIM_PWM_MspInit+0x44>)
 800204c:	f043 0301 	orr.w	r3, r3, #1
 8002050:	61d3      	str	r3, [r2, #28]
 8002052:	4b09      	ldr	r3, [pc, #36]	; (8002078 <HAL_TIM_PWM_MspInit+0x44>)
 8002054:	69db      	ldr	r3, [r3, #28]
 8002056:	f003 0301 	and.w	r3, r3, #1
 800205a:	60fb      	str	r3, [r7, #12]
 800205c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800205e:	2200      	movs	r2, #0
 8002060:	2105      	movs	r1, #5
 8002062:	201c      	movs	r0, #28
 8002064:	f001 f87f 	bl	8003166 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002068:	201c      	movs	r0, #28
 800206a:	f001 f898 	bl	800319e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800206e:	bf00      	nop
 8002070:	3710      	adds	r7, #16
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	40021000 	.word	0x40021000

0800207c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b088      	sub	sp, #32
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002084:	f107 0310 	add.w	r3, r7, #16
 8002088:	2200      	movs	r2, #0
 800208a:	601a      	str	r2, [r3, #0]
 800208c:	605a      	str	r2, [r3, #4]
 800208e:	609a      	str	r2, [r3, #8]
 8002090:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800209a:	d117      	bne.n	80020cc <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800209c:	4b0d      	ldr	r3, [pc, #52]	; (80020d4 <HAL_TIM_MspPostInit+0x58>)
 800209e:	699b      	ldr	r3, [r3, #24]
 80020a0:	4a0c      	ldr	r2, [pc, #48]	; (80020d4 <HAL_TIM_MspPostInit+0x58>)
 80020a2:	f043 0304 	orr.w	r3, r3, #4
 80020a6:	6193      	str	r3, [r2, #24]
 80020a8:	4b0a      	ldr	r3, [pc, #40]	; (80020d4 <HAL_TIM_MspPostInit+0x58>)
 80020aa:	699b      	ldr	r3, [r3, #24]
 80020ac:	f003 0304 	and.w	r3, r3, #4
 80020b0:	60fb      	str	r3, [r7, #12]
 80020b2:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = CRUISE_STAT_Pin|TMR_OUT_Pin;
 80020b4:	2303      	movs	r3, #3
 80020b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020b8:	2302      	movs	r3, #2
 80020ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020bc:	2302      	movs	r3, #2
 80020be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020c0:	f107 0310 	add.w	r3, r7, #16
 80020c4:	4619      	mov	r1, r3
 80020c6:	4804      	ldr	r0, [pc, #16]	; (80020d8 <HAL_TIM_MspPostInit+0x5c>)
 80020c8:	f001 f878 	bl	80031bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80020cc:	bf00      	nop
 80020ce:	3720      	adds	r7, #32
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	40021000 	.word	0x40021000
 80020d8:	40010800 	.word	0x40010800

080020dc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020dc:	480c      	ldr	r0, [pc, #48]	; (8002110 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80020de:	490d      	ldr	r1, [pc, #52]	; (8002114 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80020e0:	4a0d      	ldr	r2, [pc, #52]	; (8002118 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80020e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020e4:	e002      	b.n	80020ec <LoopCopyDataInit>

080020e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020ea:	3304      	adds	r3, #4

080020ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020f0:	d3f9      	bcc.n	80020e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020f2:	4a0a      	ldr	r2, [pc, #40]	; (800211c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80020f4:	4c0a      	ldr	r4, [pc, #40]	; (8002120 <LoopFillZerobss+0x22>)
  movs r3, #0
 80020f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020f8:	e001      	b.n	80020fe <LoopFillZerobss>

080020fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020fc:	3204      	adds	r2, #4

080020fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002100:	d3fb      	bcc.n	80020fa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002102:	f7ff ff2d 	bl	8001f60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002106:	f005 f84b 	bl	80071a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800210a:	f7ff fd05 	bl	8001b18 <main>
  bx lr
 800210e:	4770      	bx	lr
  ldr r0, =_sdata
 8002110:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002114:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8002118:	0800c0ac 	.word	0x0800c0ac
  ldr r2, =_sbss
 800211c:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 8002120:	200010f4 	.word	0x200010f4

08002124 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002124:	e7fe      	b.n	8002124 <ADC1_2_IRQHandler>
	...

08002128 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800212c:	4b08      	ldr	r3, [pc, #32]	; (8002150 <HAL_Init+0x28>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a07      	ldr	r2, [pc, #28]	; (8002150 <HAL_Init+0x28>)
 8002132:	f043 0310 	orr.w	r3, r3, #16
 8002136:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002138:	2003      	movs	r0, #3
 800213a:	f001 f809 	bl	8003150 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800213e:	200f      	movs	r0, #15
 8002140:	f7ff fda6 	bl	8001c90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002144:	f7ff fd6c 	bl	8001c20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002148:	2300      	movs	r3, #0
}
 800214a:	4618      	mov	r0, r3
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	40022000 	.word	0x40022000

08002154 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002154:	b480      	push	{r7}
 8002156:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002158:	4b05      	ldr	r3, [pc, #20]	; (8002170 <HAL_IncTick+0x1c>)
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	461a      	mov	r2, r3
 800215e:	4b05      	ldr	r3, [pc, #20]	; (8002174 <HAL_IncTick+0x20>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4413      	add	r3, r2
 8002164:	4a03      	ldr	r2, [pc, #12]	; (8002174 <HAL_IncTick+0x20>)
 8002166:	6013      	str	r3, [r2, #0]
}
 8002168:	bf00      	nop
 800216a:	46bd      	mov	sp, r7
 800216c:	bc80      	pop	{r7}
 800216e:	4770      	bx	lr
 8002170:	20000020 	.word	0x20000020
 8002174:	20000390 	.word	0x20000390

08002178 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  return uwTick;
 800217c:	4b02      	ldr	r3, [pc, #8]	; (8002188 <HAL_GetTick+0x10>)
 800217e:	681b      	ldr	r3, [r3, #0]
}
 8002180:	4618      	mov	r0, r3
 8002182:	46bd      	mov	sp, r7
 8002184:	bc80      	pop	{r7}
 8002186:	4770      	bx	lr
 8002188:	20000390 	.word	0x20000390

0800218c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b086      	sub	sp, #24
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002194:	2300      	movs	r3, #0
 8002196:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002198:	2300      	movs	r3, #0
 800219a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800219c:	2300      	movs	r3, #0
 800219e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80021a0:	2300      	movs	r3, #0
 80021a2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d101      	bne.n	80021ae <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e0be      	b.n	800232c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d109      	bne.n	80021d0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2200      	movs	r2, #0
 80021c0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2200      	movs	r2, #0
 80021c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f7ff f908 	bl	80013e0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	f000 fbc5 	bl	8002960 <ADC_ConversionStop_Disable>
 80021d6:	4603      	mov	r3, r0
 80021d8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021de:	f003 0310 	and.w	r3, r3, #16
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	f040 8099 	bne.w	800231a <HAL_ADC_Init+0x18e>
 80021e8:	7dfb      	ldrb	r3, [r7, #23]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	f040 8095 	bne.w	800231a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021f4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80021f8:	f023 0302 	bic.w	r3, r3, #2
 80021fc:	f043 0202 	orr.w	r2, r3, #2
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800220c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	7b1b      	ldrb	r3, [r3, #12]
 8002212:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002214:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002216:	68ba      	ldr	r2, [r7, #8]
 8002218:	4313      	orrs	r3, r2
 800221a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002224:	d003      	beq.n	800222e <HAL_ADC_Init+0xa2>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	2b01      	cmp	r3, #1
 800222c:	d102      	bne.n	8002234 <HAL_ADC_Init+0xa8>
 800222e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002232:	e000      	b.n	8002236 <HAL_ADC_Init+0xaa>
 8002234:	2300      	movs	r3, #0
 8002236:	693a      	ldr	r2, [r7, #16]
 8002238:	4313      	orrs	r3, r2
 800223a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	7d1b      	ldrb	r3, [r3, #20]
 8002240:	2b01      	cmp	r3, #1
 8002242:	d119      	bne.n	8002278 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	7b1b      	ldrb	r3, [r3, #12]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d109      	bne.n	8002260 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	699b      	ldr	r3, [r3, #24]
 8002250:	3b01      	subs	r3, #1
 8002252:	035a      	lsls	r2, r3, #13
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	4313      	orrs	r3, r2
 8002258:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800225c:	613b      	str	r3, [r7, #16]
 800225e:	e00b      	b.n	8002278 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002264:	f043 0220 	orr.w	r2, r3, #32
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002270:	f043 0201 	orr.w	r2, r3, #1
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	693a      	ldr	r2, [r7, #16]
 8002288:	430a      	orrs	r2, r1
 800228a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	689a      	ldr	r2, [r3, #8]
 8002292:	4b28      	ldr	r3, [pc, #160]	; (8002334 <HAL_ADC_Init+0x1a8>)
 8002294:	4013      	ands	r3, r2
 8002296:	687a      	ldr	r2, [r7, #4]
 8002298:	6812      	ldr	r2, [r2, #0]
 800229a:	68b9      	ldr	r1, [r7, #8]
 800229c:	430b      	orrs	r3, r1
 800229e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80022a8:	d003      	beq.n	80022b2 <HAL_ADC_Init+0x126>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d104      	bne.n	80022bc <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	691b      	ldr	r3, [r3, #16]
 80022b6:	3b01      	subs	r3, #1
 80022b8:	051b      	lsls	r3, r3, #20
 80022ba:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022c2:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	68fa      	ldr	r2, [r7, #12]
 80022cc:	430a      	orrs	r2, r1
 80022ce:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	689a      	ldr	r2, [r3, #8]
 80022d6:	4b18      	ldr	r3, [pc, #96]	; (8002338 <HAL_ADC_Init+0x1ac>)
 80022d8:	4013      	ands	r3, r2
 80022da:	68ba      	ldr	r2, [r7, #8]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d10b      	bne.n	80022f8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2200      	movs	r2, #0
 80022e4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ea:	f023 0303 	bic.w	r3, r3, #3
 80022ee:	f043 0201 	orr.w	r2, r3, #1
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80022f6:	e018      	b.n	800232a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022fc:	f023 0312 	bic.w	r3, r3, #18
 8002300:	f043 0210 	orr.w	r2, r3, #16
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800230c:	f043 0201 	orr.w	r2, r3, #1
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002318:	e007      	b.n	800232a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800231e:	f043 0210 	orr.w	r2, r3, #16
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800232a:	7dfb      	ldrb	r3, [r7, #23]
}
 800232c:	4618      	mov	r0, r3
 800232e:	3718      	adds	r7, #24
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	ffe1f7fd 	.word	0xffe1f7fd
 8002338:	ff1f0efe 	.word	0xff1f0efe

0800233c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b084      	sub	sp, #16
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002344:	2300      	movs	r3, #0
 8002346:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800234e:	2b01      	cmp	r3, #1
 8002350:	d101      	bne.n	8002356 <HAL_ADC_Start+0x1a>
 8002352:	2302      	movs	r3, #2
 8002354:	e098      	b.n	8002488 <HAL_ADC_Start+0x14c>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2201      	movs	r2, #1
 800235a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	f000 faa4 	bl	80028ac <ADC_Enable>
 8002364:	4603      	mov	r3, r0
 8002366:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002368:	7bfb      	ldrb	r3, [r7, #15]
 800236a:	2b00      	cmp	r3, #0
 800236c:	f040 8087 	bne.w	800247e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002374:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002378:	f023 0301 	bic.w	r3, r3, #1
 800237c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a41      	ldr	r2, [pc, #260]	; (8002490 <HAL_ADC_Start+0x154>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d105      	bne.n	800239a <HAL_ADC_Start+0x5e>
 800238e:	4b41      	ldr	r3, [pc, #260]	; (8002494 <HAL_ADC_Start+0x158>)
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d115      	bne.n	80023c6 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800239e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d026      	beq.n	8002402 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023b8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80023bc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80023c4:	e01d      	b.n	8002402 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ca:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a2f      	ldr	r2, [pc, #188]	; (8002494 <HAL_ADC_Start+0x158>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d004      	beq.n	80023e6 <HAL_ADC_Start+0xaa>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a2b      	ldr	r2, [pc, #172]	; (8002490 <HAL_ADC_Start+0x154>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d10d      	bne.n	8002402 <HAL_ADC_Start+0xc6>
 80023e6:	4b2b      	ldr	r3, [pc, #172]	; (8002494 <HAL_ADC_Start+0x158>)
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d007      	beq.n	8002402 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023f6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80023fa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002406:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d006      	beq.n	800241c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002412:	f023 0206 	bic.w	r2, r3, #6
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	62da      	str	r2, [r3, #44]	; 0x2c
 800241a:	e002      	b.n	8002422 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2200      	movs	r2, #0
 8002420:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2200      	movs	r2, #0
 8002426:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f06f 0202 	mvn.w	r2, #2
 8002432:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800243e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002442:	d113      	bne.n	800246c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002448:	4a11      	ldr	r2, [pc, #68]	; (8002490 <HAL_ADC_Start+0x154>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d105      	bne.n	800245a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800244e:	4b11      	ldr	r3, [pc, #68]	; (8002494 <HAL_ADC_Start+0x158>)
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002456:	2b00      	cmp	r3, #0
 8002458:	d108      	bne.n	800246c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	689a      	ldr	r2, [r3, #8]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002468:	609a      	str	r2, [r3, #8]
 800246a:	e00c      	b.n	8002486 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	689a      	ldr	r2, [r3, #8]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800247a:	609a      	str	r2, [r3, #8]
 800247c:	e003      	b.n	8002486 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002486:	7bfb      	ldrb	r3, [r7, #15]
}
 8002488:	4618      	mov	r0, r3
 800248a:	3710      	adds	r7, #16
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}
 8002490:	40012800 	.word	0x40012800
 8002494:	40012400 	.word	0x40012400

08002498 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002498:	b590      	push	{r4, r7, lr}
 800249a:	b087      	sub	sp, #28
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80024a2:	2300      	movs	r3, #0
 80024a4:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80024a6:	2300      	movs	r3, #0
 80024a8:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80024aa:	2300      	movs	r3, #0
 80024ac:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80024ae:	f7ff fe63 	bl	8002178 <HAL_GetTick>
 80024b2:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	689b      	ldr	r3, [r3, #8]
 80024ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d00b      	beq.n	80024da <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024c6:	f043 0220 	orr.w	r2, r3, #32
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2200      	movs	r2, #0
 80024d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e0d3      	b.n	8002682 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d131      	bne.n	800254c <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ee:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d12a      	bne.n	800254c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80024f6:	e021      	b.n	800253c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024fe:	d01d      	beq.n	800253c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d007      	beq.n	8002516 <HAL_ADC_PollForConversion+0x7e>
 8002506:	f7ff fe37 	bl	8002178 <HAL_GetTick>
 800250a:	4602      	mov	r2, r0
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	1ad3      	subs	r3, r2, r3
 8002510:	683a      	ldr	r2, [r7, #0]
 8002512:	429a      	cmp	r2, r3
 8002514:	d212      	bcs.n	800253c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f003 0302 	and.w	r3, r3, #2
 8002520:	2b00      	cmp	r3, #0
 8002522:	d10b      	bne.n	800253c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002528:	f043 0204 	orr.w	r2, r3, #4
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2200      	movs	r2, #0
 8002534:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8002538:	2303      	movs	r3, #3
 800253a:	e0a2      	b.n	8002682 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 0302 	and.w	r3, r3, #2
 8002546:	2b00      	cmp	r3, #0
 8002548:	d0d6      	beq.n	80024f8 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800254a:	e070      	b.n	800262e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800254c:	4b4f      	ldr	r3, [pc, #316]	; (800268c <HAL_ADC_PollForConversion+0x1f4>)
 800254e:	681c      	ldr	r4, [r3, #0]
 8002550:	2002      	movs	r0, #2
 8002552:	f001 fcff 	bl	8003f54 <HAL_RCCEx_GetPeriphCLKFreq>
 8002556:	4603      	mov	r3, r0
 8002558:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	6919      	ldr	r1, [r3, #16]
 8002562:	4b4b      	ldr	r3, [pc, #300]	; (8002690 <HAL_ADC_PollForConversion+0x1f8>)
 8002564:	400b      	ands	r3, r1
 8002566:	2b00      	cmp	r3, #0
 8002568:	d118      	bne.n	800259c <HAL_ADC_PollForConversion+0x104>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	68d9      	ldr	r1, [r3, #12]
 8002570:	4b48      	ldr	r3, [pc, #288]	; (8002694 <HAL_ADC_PollForConversion+0x1fc>)
 8002572:	400b      	ands	r3, r1
 8002574:	2b00      	cmp	r3, #0
 8002576:	d111      	bne.n	800259c <HAL_ADC_PollForConversion+0x104>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	6919      	ldr	r1, [r3, #16]
 800257e:	4b46      	ldr	r3, [pc, #280]	; (8002698 <HAL_ADC_PollForConversion+0x200>)
 8002580:	400b      	ands	r3, r1
 8002582:	2b00      	cmp	r3, #0
 8002584:	d108      	bne.n	8002598 <HAL_ADC_PollForConversion+0x100>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	68d9      	ldr	r1, [r3, #12]
 800258c:	4b43      	ldr	r3, [pc, #268]	; (800269c <HAL_ADC_PollForConversion+0x204>)
 800258e:	400b      	ands	r3, r1
 8002590:	2b00      	cmp	r3, #0
 8002592:	d101      	bne.n	8002598 <HAL_ADC_PollForConversion+0x100>
 8002594:	2314      	movs	r3, #20
 8002596:	e020      	b.n	80025da <HAL_ADC_PollForConversion+0x142>
 8002598:	2329      	movs	r3, #41	; 0x29
 800259a:	e01e      	b.n	80025da <HAL_ADC_PollForConversion+0x142>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	6919      	ldr	r1, [r3, #16]
 80025a2:	4b3d      	ldr	r3, [pc, #244]	; (8002698 <HAL_ADC_PollForConversion+0x200>)
 80025a4:	400b      	ands	r3, r1
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d106      	bne.n	80025b8 <HAL_ADC_PollForConversion+0x120>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	68d9      	ldr	r1, [r3, #12]
 80025b0:	4b3a      	ldr	r3, [pc, #232]	; (800269c <HAL_ADC_PollForConversion+0x204>)
 80025b2:	400b      	ands	r3, r1
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d00d      	beq.n	80025d4 <HAL_ADC_PollForConversion+0x13c>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	6919      	ldr	r1, [r3, #16]
 80025be:	4b38      	ldr	r3, [pc, #224]	; (80026a0 <HAL_ADC_PollForConversion+0x208>)
 80025c0:	400b      	ands	r3, r1
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d108      	bne.n	80025d8 <HAL_ADC_PollForConversion+0x140>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	68d9      	ldr	r1, [r3, #12]
 80025cc:	4b34      	ldr	r3, [pc, #208]	; (80026a0 <HAL_ADC_PollForConversion+0x208>)
 80025ce:	400b      	ands	r3, r1
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d101      	bne.n	80025d8 <HAL_ADC_PollForConversion+0x140>
 80025d4:	2354      	movs	r3, #84	; 0x54
 80025d6:	e000      	b.n	80025da <HAL_ADC_PollForConversion+0x142>
 80025d8:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80025da:	fb02 f303 	mul.w	r3, r2, r3
 80025de:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80025e0:	e021      	b.n	8002626 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025e8:	d01a      	beq.n	8002620 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d007      	beq.n	8002600 <HAL_ADC_PollForConversion+0x168>
 80025f0:	f7ff fdc2 	bl	8002178 <HAL_GetTick>
 80025f4:	4602      	mov	r2, r0
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	683a      	ldr	r2, [r7, #0]
 80025fc:	429a      	cmp	r2, r3
 80025fe:	d20f      	bcs.n	8002620 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	693a      	ldr	r2, [r7, #16]
 8002604:	429a      	cmp	r2, r3
 8002606:	d90b      	bls.n	8002620 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800260c:	f043 0204 	orr.w	r2, r3, #4
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2200      	movs	r2, #0
 8002618:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 800261c:	2303      	movs	r3, #3
 800261e:	e030      	b.n	8002682 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	3301      	adds	r3, #1
 8002624:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	693a      	ldr	r2, [r7, #16]
 800262a:	429a      	cmp	r2, r3
 800262c:	d8d9      	bhi.n	80025e2 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f06f 0212 	mvn.w	r2, #18
 8002636:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800263c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800264e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002652:	d115      	bne.n	8002680 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002658:	2b00      	cmp	r3, #0
 800265a:	d111      	bne.n	8002680 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002660:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800266c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d105      	bne.n	8002680 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002678:	f043 0201 	orr.w	r2, r3, #1
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002680:	2300      	movs	r3, #0
}
 8002682:	4618      	mov	r0, r3
 8002684:	371c      	adds	r7, #28
 8002686:	46bd      	mov	sp, r7
 8002688:	bd90      	pop	{r4, r7, pc}
 800268a:	bf00      	nop
 800268c:	20000018 	.word	0x20000018
 8002690:	24924924 	.word	0x24924924
 8002694:	00924924 	.word	0x00924924
 8002698:	12492492 	.word	0x12492492
 800269c:	00492492 	.word	0x00492492
 80026a0:	00249249 	.word	0x00249249

080026a4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b083      	sub	sp, #12
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	370c      	adds	r7, #12
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bc80      	pop	{r7}
 80026ba:	4770      	bx	lr

080026bc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80026bc:	b480      	push	{r7}
 80026be:	b085      	sub	sp, #20
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026c6:	2300      	movs	r3, #0
 80026c8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80026ca:	2300      	movs	r3, #0
 80026cc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	d101      	bne.n	80026dc <HAL_ADC_ConfigChannel+0x20>
 80026d8:	2302      	movs	r3, #2
 80026da:	e0dc      	b.n	8002896 <HAL_ADC_ConfigChannel+0x1da>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2201      	movs	r2, #1
 80026e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	2b06      	cmp	r3, #6
 80026ea:	d81c      	bhi.n	8002726 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	685a      	ldr	r2, [r3, #4]
 80026f6:	4613      	mov	r3, r2
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	4413      	add	r3, r2
 80026fc:	3b05      	subs	r3, #5
 80026fe:	221f      	movs	r2, #31
 8002700:	fa02 f303 	lsl.w	r3, r2, r3
 8002704:	43db      	mvns	r3, r3
 8002706:	4019      	ands	r1, r3
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	6818      	ldr	r0, [r3, #0]
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	685a      	ldr	r2, [r3, #4]
 8002710:	4613      	mov	r3, r2
 8002712:	009b      	lsls	r3, r3, #2
 8002714:	4413      	add	r3, r2
 8002716:	3b05      	subs	r3, #5
 8002718:	fa00 f203 	lsl.w	r2, r0, r3
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	430a      	orrs	r2, r1
 8002722:	635a      	str	r2, [r3, #52]	; 0x34
 8002724:	e03c      	b.n	80027a0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	2b0c      	cmp	r3, #12
 800272c:	d81c      	bhi.n	8002768 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	685a      	ldr	r2, [r3, #4]
 8002738:	4613      	mov	r3, r2
 800273a:	009b      	lsls	r3, r3, #2
 800273c:	4413      	add	r3, r2
 800273e:	3b23      	subs	r3, #35	; 0x23
 8002740:	221f      	movs	r2, #31
 8002742:	fa02 f303 	lsl.w	r3, r2, r3
 8002746:	43db      	mvns	r3, r3
 8002748:	4019      	ands	r1, r3
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	6818      	ldr	r0, [r3, #0]
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	685a      	ldr	r2, [r3, #4]
 8002752:	4613      	mov	r3, r2
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	4413      	add	r3, r2
 8002758:	3b23      	subs	r3, #35	; 0x23
 800275a:	fa00 f203 	lsl.w	r2, r0, r3
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	430a      	orrs	r2, r1
 8002764:	631a      	str	r2, [r3, #48]	; 0x30
 8002766:	e01b      	b.n	80027a0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	685a      	ldr	r2, [r3, #4]
 8002772:	4613      	mov	r3, r2
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	4413      	add	r3, r2
 8002778:	3b41      	subs	r3, #65	; 0x41
 800277a:	221f      	movs	r2, #31
 800277c:	fa02 f303 	lsl.w	r3, r2, r3
 8002780:	43db      	mvns	r3, r3
 8002782:	4019      	ands	r1, r3
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	6818      	ldr	r0, [r3, #0]
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	685a      	ldr	r2, [r3, #4]
 800278c:	4613      	mov	r3, r2
 800278e:	009b      	lsls	r3, r3, #2
 8002790:	4413      	add	r3, r2
 8002792:	3b41      	subs	r3, #65	; 0x41
 8002794:	fa00 f203 	lsl.w	r2, r0, r3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	430a      	orrs	r2, r1
 800279e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	2b09      	cmp	r3, #9
 80027a6:	d91c      	bls.n	80027e2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	68d9      	ldr	r1, [r3, #12]
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	4613      	mov	r3, r2
 80027b4:	005b      	lsls	r3, r3, #1
 80027b6:	4413      	add	r3, r2
 80027b8:	3b1e      	subs	r3, #30
 80027ba:	2207      	movs	r2, #7
 80027bc:	fa02 f303 	lsl.w	r3, r2, r3
 80027c0:	43db      	mvns	r3, r3
 80027c2:	4019      	ands	r1, r3
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	6898      	ldr	r0, [r3, #8]
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	4613      	mov	r3, r2
 80027ce:	005b      	lsls	r3, r3, #1
 80027d0:	4413      	add	r3, r2
 80027d2:	3b1e      	subs	r3, #30
 80027d4:	fa00 f203 	lsl.w	r2, r0, r3
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	430a      	orrs	r2, r1
 80027de:	60da      	str	r2, [r3, #12]
 80027e0:	e019      	b.n	8002816 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	6919      	ldr	r1, [r3, #16]
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	4613      	mov	r3, r2
 80027ee:	005b      	lsls	r3, r3, #1
 80027f0:	4413      	add	r3, r2
 80027f2:	2207      	movs	r2, #7
 80027f4:	fa02 f303 	lsl.w	r3, r2, r3
 80027f8:	43db      	mvns	r3, r3
 80027fa:	4019      	ands	r1, r3
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	6898      	ldr	r0, [r3, #8]
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	4613      	mov	r3, r2
 8002806:	005b      	lsls	r3, r3, #1
 8002808:	4413      	add	r3, r2
 800280a:	fa00 f203 	lsl.w	r2, r0, r3
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	430a      	orrs	r2, r1
 8002814:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	2b10      	cmp	r3, #16
 800281c:	d003      	beq.n	8002826 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002822:	2b11      	cmp	r3, #17
 8002824:	d132      	bne.n	800288c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a1d      	ldr	r2, [pc, #116]	; (80028a0 <HAL_ADC_ConfigChannel+0x1e4>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d125      	bne.n	800287c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d126      	bne.n	800288c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	689a      	ldr	r2, [r3, #8]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800284c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	2b10      	cmp	r3, #16
 8002854:	d11a      	bne.n	800288c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002856:	4b13      	ldr	r3, [pc, #76]	; (80028a4 <HAL_ADC_ConfigChannel+0x1e8>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a13      	ldr	r2, [pc, #76]	; (80028a8 <HAL_ADC_ConfigChannel+0x1ec>)
 800285c:	fba2 2303 	umull	r2, r3, r2, r3
 8002860:	0c9a      	lsrs	r2, r3, #18
 8002862:	4613      	mov	r3, r2
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	4413      	add	r3, r2
 8002868:	005b      	lsls	r3, r3, #1
 800286a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800286c:	e002      	b.n	8002874 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	3b01      	subs	r3, #1
 8002872:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d1f9      	bne.n	800286e <HAL_ADC_ConfigChannel+0x1b2>
 800287a:	e007      	b.n	800288c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002880:	f043 0220 	orr.w	r2, r3, #32
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2200      	movs	r2, #0
 8002890:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002894:	7bfb      	ldrb	r3, [r7, #15]
}
 8002896:	4618      	mov	r0, r3
 8002898:	3714      	adds	r7, #20
 800289a:	46bd      	mov	sp, r7
 800289c:	bc80      	pop	{r7}
 800289e:	4770      	bx	lr
 80028a0:	40012400 	.word	0x40012400
 80028a4:	20000018 	.word	0x20000018
 80028a8:	431bde83 	.word	0x431bde83

080028ac <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b084      	sub	sp, #16
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80028b4:	2300      	movs	r3, #0
 80028b6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80028b8:	2300      	movs	r3, #0
 80028ba:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	f003 0301 	and.w	r3, r3, #1
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d040      	beq.n	800294c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	689a      	ldr	r2, [r3, #8]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f042 0201 	orr.w	r2, r2, #1
 80028d8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80028da:	4b1f      	ldr	r3, [pc, #124]	; (8002958 <ADC_Enable+0xac>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a1f      	ldr	r2, [pc, #124]	; (800295c <ADC_Enable+0xb0>)
 80028e0:	fba2 2303 	umull	r2, r3, r2, r3
 80028e4:	0c9b      	lsrs	r3, r3, #18
 80028e6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80028e8:	e002      	b.n	80028f0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	3b01      	subs	r3, #1
 80028ee:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d1f9      	bne.n	80028ea <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80028f6:	f7ff fc3f 	bl	8002178 <HAL_GetTick>
 80028fa:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80028fc:	e01f      	b.n	800293e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80028fe:	f7ff fc3b 	bl	8002178 <HAL_GetTick>
 8002902:	4602      	mov	r2, r0
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	1ad3      	subs	r3, r2, r3
 8002908:	2b02      	cmp	r3, #2
 800290a:	d918      	bls.n	800293e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	f003 0301 	and.w	r3, r3, #1
 8002916:	2b01      	cmp	r3, #1
 8002918:	d011      	beq.n	800293e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800291e:	f043 0210 	orr.w	r2, r3, #16
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800292a:	f043 0201 	orr.w	r2, r3, #1
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e007      	b.n	800294e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f003 0301 	and.w	r3, r3, #1
 8002948:	2b01      	cmp	r3, #1
 800294a:	d1d8      	bne.n	80028fe <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800294c:	2300      	movs	r3, #0
}
 800294e:	4618      	mov	r0, r3
 8002950:	3710      	adds	r7, #16
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	20000018 	.word	0x20000018
 800295c:	431bde83 	.word	0x431bde83

08002960 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b084      	sub	sp, #16
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002968:	2300      	movs	r3, #0
 800296a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	f003 0301 	and.w	r3, r3, #1
 8002976:	2b01      	cmp	r3, #1
 8002978:	d12e      	bne.n	80029d8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	689a      	ldr	r2, [r3, #8]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f022 0201 	bic.w	r2, r2, #1
 8002988:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800298a:	f7ff fbf5 	bl	8002178 <HAL_GetTick>
 800298e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002990:	e01b      	b.n	80029ca <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002992:	f7ff fbf1 	bl	8002178 <HAL_GetTick>
 8002996:	4602      	mov	r2, r0
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	1ad3      	subs	r3, r2, r3
 800299c:	2b02      	cmp	r3, #2
 800299e:	d914      	bls.n	80029ca <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	f003 0301 	and.w	r3, r3, #1
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d10d      	bne.n	80029ca <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029b2:	f043 0210 	orr.w	r2, r3, #16
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029be:	f043 0201 	orr.w	r2, r3, #1
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e007      	b.n	80029da <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	f003 0301 	and.w	r3, r3, #1
 80029d4:	2b01      	cmp	r3, #1
 80029d6:	d0dc      	beq.n	8002992 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80029d8:	2300      	movs	r3, #0
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3710      	adds	r7, #16
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}

080029e2 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80029e2:	b580      	push	{r7, lr}
 80029e4:	b084      	sub	sp, #16
 80029e6:	af00      	add	r7, sp, #0
 80029e8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d101      	bne.n	80029f4 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	e0ed      	b.n	8002bd0 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d102      	bne.n	8002a06 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002a00:	6878      	ldr	r0, [r7, #4]
 8002a02:	f7fe fd9f 	bl	8001544 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f042 0201 	orr.w	r2, r2, #1
 8002a14:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a16:	f7ff fbaf 	bl	8002178 <HAL_GetTick>
 8002a1a:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002a1c:	e012      	b.n	8002a44 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002a1e:	f7ff fbab 	bl	8002178 <HAL_GetTick>
 8002a22:	4602      	mov	r2, r0
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	1ad3      	subs	r3, r2, r3
 8002a28:	2b0a      	cmp	r3, #10
 8002a2a:	d90b      	bls.n	8002a44 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a30:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2205      	movs	r2, #5
 8002a3c:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e0c5      	b.n	8002bd0 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d0e5      	beq.n	8002a1e <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f022 0202 	bic.w	r2, r2, #2
 8002a60:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a62:	f7ff fb89 	bl	8002178 <HAL_GetTick>
 8002a66:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002a68:	e012      	b.n	8002a90 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002a6a:	f7ff fb85 	bl	8002178 <HAL_GetTick>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	1ad3      	subs	r3, r2, r3
 8002a74:	2b0a      	cmp	r3, #10
 8002a76:	d90b      	bls.n	8002a90 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a7c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2205      	movs	r2, #5
 8002a88:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e09f      	b.n	8002bd0 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f003 0302 	and.w	r3, r3, #2
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d1e5      	bne.n	8002a6a <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	7e1b      	ldrb	r3, [r3, #24]
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d108      	bne.n	8002ab8 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002ab4:	601a      	str	r2, [r3, #0]
 8002ab6:	e007      	b.n	8002ac8 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ac6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	7e5b      	ldrb	r3, [r3, #25]
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d108      	bne.n	8002ae2 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ade:	601a      	str	r2, [r3, #0]
 8002ae0:	e007      	b.n	8002af2 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002af0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	7e9b      	ldrb	r3, [r3, #26]
 8002af6:	2b01      	cmp	r3, #1
 8002af8:	d108      	bne.n	8002b0c <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f042 0220 	orr.w	r2, r2, #32
 8002b08:	601a      	str	r2, [r3, #0]
 8002b0a:	e007      	b.n	8002b1c <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f022 0220 	bic.w	r2, r2, #32
 8002b1a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	7edb      	ldrb	r3, [r3, #27]
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d108      	bne.n	8002b36 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f022 0210 	bic.w	r2, r2, #16
 8002b32:	601a      	str	r2, [r3, #0]
 8002b34:	e007      	b.n	8002b46 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f042 0210 	orr.w	r2, r2, #16
 8002b44:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	7f1b      	ldrb	r3, [r3, #28]
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d108      	bne.n	8002b60 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f042 0208 	orr.w	r2, r2, #8
 8002b5c:	601a      	str	r2, [r3, #0]
 8002b5e:	e007      	b.n	8002b70 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f022 0208 	bic.w	r2, r2, #8
 8002b6e:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	7f5b      	ldrb	r3, [r3, #29]
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d108      	bne.n	8002b8a <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f042 0204 	orr.w	r2, r2, #4
 8002b86:	601a      	str	r2, [r3, #0]
 8002b88:	e007      	b.n	8002b9a <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f022 0204 	bic.w	r2, r2, #4
 8002b98:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	689a      	ldr	r2, [r3, #8]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	68db      	ldr	r3, [r3, #12]
 8002ba2:	431a      	orrs	r2, r3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	691b      	ldr	r3, [r3, #16]
 8002ba8:	431a      	orrs	r2, r3
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	695b      	ldr	r3, [r3, #20]
 8002bae:	ea42 0103 	orr.w	r1, r2, r3
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	1e5a      	subs	r2, r3, #1
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	430a      	orrs	r2, r1
 8002bbe:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2201      	movs	r2, #1
 8002bca:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002bce:	2300      	movs	r3, #0
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	3710      	adds	r7, #16
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}

08002bd8 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b089      	sub	sp, #36	; 0x24
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	60f8      	str	r0, [r7, #12]
 8002be0:	60b9      	str	r1, [r7, #8]
 8002be2:	607a      	str	r2, [r7, #4]
 8002be4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bec:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002bf6:	7ffb      	ldrb	r3, [r7, #31]
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d003      	beq.n	8002c04 <HAL_CAN_AddTxMessage+0x2c>
 8002bfc:	7ffb      	ldrb	r3, [r7, #31]
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	f040 80b8 	bne.w	8002d74 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002c04:	69bb      	ldr	r3, [r7, #24]
 8002c06:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d10a      	bne.n	8002c24 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002c0e:	69bb      	ldr	r3, [r7, #24]
 8002c10:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d105      	bne.n	8002c24 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002c18:	69bb      	ldr	r3, [r7, #24]
 8002c1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	f000 80a0 	beq.w	8002d64 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002c24:	69bb      	ldr	r3, [r7, #24]
 8002c26:	0e1b      	lsrs	r3, r3, #24
 8002c28:	f003 0303 	and.w	r3, r3, #3
 8002c2c:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d907      	bls.n	8002c44 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c38:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e09e      	b.n	8002d82 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002c44:	2201      	movs	r2, #1
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	409a      	lsls	r2, r3
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d10d      	bne.n	8002c72 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002c60:	68f9      	ldr	r1, [r7, #12]
 8002c62:	6809      	ldr	r1, [r1, #0]
 8002c64:	431a      	orrs	r2, r3
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	3318      	adds	r3, #24
 8002c6a:	011b      	lsls	r3, r3, #4
 8002c6c:	440b      	add	r3, r1
 8002c6e:	601a      	str	r2, [r3, #0]
 8002c70:	e00f      	b.n	8002c92 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002c7c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002c82:	68f9      	ldr	r1, [r7, #12]
 8002c84:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002c86:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	3318      	adds	r3, #24
 8002c8c:	011b      	lsls	r3, r3, #4
 8002c8e:	440b      	add	r3, r1
 8002c90:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	6819      	ldr	r1, [r3, #0]
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	691a      	ldr	r2, [r3, #16]
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	3318      	adds	r3, #24
 8002c9e:	011b      	lsls	r3, r3, #4
 8002ca0:	440b      	add	r3, r1
 8002ca2:	3304      	adds	r3, #4
 8002ca4:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	7d1b      	ldrb	r3, [r3, #20]
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d111      	bne.n	8002cd2 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	3318      	adds	r3, #24
 8002cb6:	011b      	lsls	r3, r3, #4
 8002cb8:	4413      	add	r3, r2
 8002cba:	3304      	adds	r3, #4
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	68fa      	ldr	r2, [r7, #12]
 8002cc0:	6811      	ldr	r1, [r2, #0]
 8002cc2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	3318      	adds	r3, #24
 8002cca:	011b      	lsls	r3, r3, #4
 8002ccc:	440b      	add	r3, r1
 8002cce:	3304      	adds	r3, #4
 8002cd0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	3307      	adds	r3, #7
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	061a      	lsls	r2, r3, #24
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	3306      	adds	r3, #6
 8002cde:	781b      	ldrb	r3, [r3, #0]
 8002ce0:	041b      	lsls	r3, r3, #16
 8002ce2:	431a      	orrs	r2, r3
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	3305      	adds	r3, #5
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	021b      	lsls	r3, r3, #8
 8002cec:	4313      	orrs	r3, r2
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	3204      	adds	r2, #4
 8002cf2:	7812      	ldrb	r2, [r2, #0]
 8002cf4:	4610      	mov	r0, r2
 8002cf6:	68fa      	ldr	r2, [r7, #12]
 8002cf8:	6811      	ldr	r1, [r2, #0]
 8002cfa:	ea43 0200 	orr.w	r2, r3, r0
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	011b      	lsls	r3, r3, #4
 8002d02:	440b      	add	r3, r1
 8002d04:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002d08:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	3303      	adds	r3, #3
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	061a      	lsls	r2, r3, #24
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	3302      	adds	r3, #2
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	041b      	lsls	r3, r3, #16
 8002d1a:	431a      	orrs	r2, r3
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	3301      	adds	r3, #1
 8002d20:	781b      	ldrb	r3, [r3, #0]
 8002d22:	021b      	lsls	r3, r3, #8
 8002d24:	4313      	orrs	r3, r2
 8002d26:	687a      	ldr	r2, [r7, #4]
 8002d28:	7812      	ldrb	r2, [r2, #0]
 8002d2a:	4610      	mov	r0, r2
 8002d2c:	68fa      	ldr	r2, [r7, #12]
 8002d2e:	6811      	ldr	r1, [r2, #0]
 8002d30:	ea43 0200 	orr.w	r2, r3, r0
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	011b      	lsls	r3, r3, #4
 8002d38:	440b      	add	r3, r1
 8002d3a:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002d3e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	3318      	adds	r3, #24
 8002d48:	011b      	lsls	r3, r3, #4
 8002d4a:	4413      	add	r3, r2
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	68fa      	ldr	r2, [r7, #12]
 8002d50:	6811      	ldr	r1, [r2, #0]
 8002d52:	f043 0201 	orr.w	r2, r3, #1
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	3318      	adds	r3, #24
 8002d5a:	011b      	lsls	r3, r3, #4
 8002d5c:	440b      	add	r3, r1
 8002d5e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002d60:	2300      	movs	r3, #0
 8002d62:	e00e      	b.n	8002d82 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d68:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e006      	b.n	8002d82 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d78:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
  }
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3724      	adds	r7, #36	; 0x24
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bc80      	pop	{r7}
 8002d8a:	4770      	bx	lr

08002d8c <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b087      	sub	sp, #28
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	60f8      	str	r0, [r7, #12]
 8002d94:	60b9      	str	r1, [r7, #8]
 8002d96:	607a      	str	r2, [r7, #4]
 8002d98:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002da0:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002da2:	7dfb      	ldrb	r3, [r7, #23]
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d003      	beq.n	8002db0 <HAL_CAN_GetRxMessage+0x24>
 8002da8:	7dfb      	ldrb	r3, [r7, #23]
 8002daa:	2b02      	cmp	r3, #2
 8002dac:	f040 80f3 	bne.w	8002f96 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d10e      	bne.n	8002dd4 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	f003 0303 	and.w	r3, r3, #3
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d116      	bne.n	8002df2 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e0e7      	b.n	8002fa4 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	691b      	ldr	r3, [r3, #16]
 8002dda:	f003 0303 	and.w	r3, r3, #3
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d107      	bne.n	8002df2 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e0d8      	b.n	8002fa4 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	331b      	adds	r3, #27
 8002dfa:	011b      	lsls	r3, r3, #4
 8002dfc:	4413      	add	r3, r2
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0204 	and.w	r2, r3, #4
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d10c      	bne.n	8002e2a <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	331b      	adds	r3, #27
 8002e18:	011b      	lsls	r3, r3, #4
 8002e1a:	4413      	add	r3, r2
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	0d5b      	lsrs	r3, r3, #21
 8002e20:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	601a      	str	r2, [r3, #0]
 8002e28:	e00b      	b.n	8002e42 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	331b      	adds	r3, #27
 8002e32:	011b      	lsls	r3, r3, #4
 8002e34:	4413      	add	r3, r2
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	08db      	lsrs	r3, r3, #3
 8002e3a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681a      	ldr	r2, [r3, #0]
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	331b      	adds	r3, #27
 8002e4a:	011b      	lsls	r3, r3, #4
 8002e4c:	4413      	add	r3, r2
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f003 0202 	and.w	r2, r3, #2
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	331b      	adds	r3, #27
 8002e60:	011b      	lsls	r3, r3, #4
 8002e62:	4413      	add	r3, r2
 8002e64:	3304      	adds	r3, #4
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 020f 	and.w	r2, r3, #15
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	331b      	adds	r3, #27
 8002e78:	011b      	lsls	r3, r3, #4
 8002e7a:	4413      	add	r3, r2
 8002e7c:	3304      	adds	r3, #4
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	0a1b      	lsrs	r3, r3, #8
 8002e82:	b2da      	uxtb	r2, r3
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	331b      	adds	r3, #27
 8002e90:	011b      	lsls	r3, r3, #4
 8002e92:	4413      	add	r3, r2
 8002e94:	3304      	adds	r3, #4
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	0c1b      	lsrs	r3, r3, #16
 8002e9a:	b29a      	uxth	r2, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	011b      	lsls	r3, r3, #4
 8002ea8:	4413      	add	r3, r2
 8002eaa:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	b2da      	uxtb	r2, r3
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	011b      	lsls	r3, r3, #4
 8002ebe:	4413      	add	r3, r2
 8002ec0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	0a1a      	lsrs	r2, r3, #8
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	3301      	adds	r3, #1
 8002ecc:	b2d2      	uxtb	r2, r2
 8002ece:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	011b      	lsls	r3, r3, #4
 8002ed8:	4413      	add	r3, r2
 8002eda:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	0c1a      	lsrs	r2, r3, #16
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	3302      	adds	r3, #2
 8002ee6:	b2d2      	uxtb	r2, r2
 8002ee8:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	011b      	lsls	r3, r3, #4
 8002ef2:	4413      	add	r3, r2
 8002ef4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	0e1a      	lsrs	r2, r3, #24
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	3303      	adds	r3, #3
 8002f00:	b2d2      	uxtb	r2, r2
 8002f02:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	011b      	lsls	r3, r3, #4
 8002f0c:	4413      	add	r3, r2
 8002f0e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	3304      	adds	r3, #4
 8002f18:	b2d2      	uxtb	r2, r2
 8002f1a:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	011b      	lsls	r3, r3, #4
 8002f24:	4413      	add	r3, r2
 8002f26:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	0a1a      	lsrs	r2, r3, #8
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	3305      	adds	r3, #5
 8002f32:	b2d2      	uxtb	r2, r2
 8002f34:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	011b      	lsls	r3, r3, #4
 8002f3e:	4413      	add	r3, r2
 8002f40:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	0c1a      	lsrs	r2, r3, #16
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	3306      	adds	r3, #6
 8002f4c:	b2d2      	uxtb	r2, r2
 8002f4e:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	011b      	lsls	r3, r3, #4
 8002f58:	4413      	add	r3, r2
 8002f5a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	0e1a      	lsrs	r2, r3, #24
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	3307      	adds	r3, #7
 8002f66:	b2d2      	uxtb	r2, r2
 8002f68:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d108      	bne.n	8002f82 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	68da      	ldr	r2, [r3, #12]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f042 0220 	orr.w	r2, r2, #32
 8002f7e:	60da      	str	r2, [r3, #12]
 8002f80:	e007      	b.n	8002f92 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	691a      	ldr	r2, [r3, #16]
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f042 0220 	orr.w	r2, r2, #32
 8002f90:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002f92:	2300      	movs	r3, #0
 8002f94:	e006      	b.n	8002fa4 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f9a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
  }
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	371c      	adds	r7, #28
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bc80      	pop	{r7}
 8002fac:	4770      	bx	lr

08002fae <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8002fae:	b480      	push	{r7}
 8002fb0:	b085      	sub	sp, #20
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6078      	str	r0, [r7, #4]
 8002fb6:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fc2:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002fc4:	7afb      	ldrb	r3, [r7, #11]
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d002      	beq.n	8002fd0 <HAL_CAN_GetRxFifoFillLevel+0x22>
 8002fca:	7afb      	ldrb	r3, [r7, #11]
 8002fcc:	2b02      	cmp	r3, #2
 8002fce:	d10f      	bne.n	8002ff0 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d106      	bne.n	8002fe4 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	68db      	ldr	r3, [r3, #12]
 8002fdc:	f003 0303 	and.w	r3, r3, #3
 8002fe0:	60fb      	str	r3, [r7, #12]
 8002fe2:	e005      	b.n	8002ff0 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	691b      	ldr	r3, [r3, #16]
 8002fea:	f003 0303 	and.w	r3, r3, #3
 8002fee:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3714      	adds	r7, #20
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bc80      	pop	{r7}
 8002ffa:	4770      	bx	lr

08002ffc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b085      	sub	sp, #20
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	f003 0307 	and.w	r3, r3, #7
 800300a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800300c:	4b0c      	ldr	r3, [pc, #48]	; (8003040 <__NVIC_SetPriorityGrouping+0x44>)
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003012:	68ba      	ldr	r2, [r7, #8]
 8003014:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003018:	4013      	ands	r3, r2
 800301a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003024:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003028:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800302c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800302e:	4a04      	ldr	r2, [pc, #16]	; (8003040 <__NVIC_SetPriorityGrouping+0x44>)
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	60d3      	str	r3, [r2, #12]
}
 8003034:	bf00      	nop
 8003036:	3714      	adds	r7, #20
 8003038:	46bd      	mov	sp, r7
 800303a:	bc80      	pop	{r7}
 800303c:	4770      	bx	lr
 800303e:	bf00      	nop
 8003040:	e000ed00 	.word	0xe000ed00

08003044 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003044:	b480      	push	{r7}
 8003046:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003048:	4b04      	ldr	r3, [pc, #16]	; (800305c <__NVIC_GetPriorityGrouping+0x18>)
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	0a1b      	lsrs	r3, r3, #8
 800304e:	f003 0307 	and.w	r3, r3, #7
}
 8003052:	4618      	mov	r0, r3
 8003054:	46bd      	mov	sp, r7
 8003056:	bc80      	pop	{r7}
 8003058:	4770      	bx	lr
 800305a:	bf00      	nop
 800305c:	e000ed00 	.word	0xe000ed00

08003060 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003060:	b480      	push	{r7}
 8003062:	b083      	sub	sp, #12
 8003064:	af00      	add	r7, sp, #0
 8003066:	4603      	mov	r3, r0
 8003068:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800306a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800306e:	2b00      	cmp	r3, #0
 8003070:	db0b      	blt.n	800308a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003072:	79fb      	ldrb	r3, [r7, #7]
 8003074:	f003 021f 	and.w	r2, r3, #31
 8003078:	4906      	ldr	r1, [pc, #24]	; (8003094 <__NVIC_EnableIRQ+0x34>)
 800307a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800307e:	095b      	lsrs	r3, r3, #5
 8003080:	2001      	movs	r0, #1
 8003082:	fa00 f202 	lsl.w	r2, r0, r2
 8003086:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800308a:	bf00      	nop
 800308c:	370c      	adds	r7, #12
 800308e:	46bd      	mov	sp, r7
 8003090:	bc80      	pop	{r7}
 8003092:	4770      	bx	lr
 8003094:	e000e100 	.word	0xe000e100

08003098 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003098:	b480      	push	{r7}
 800309a:	b083      	sub	sp, #12
 800309c:	af00      	add	r7, sp, #0
 800309e:	4603      	mov	r3, r0
 80030a0:	6039      	str	r1, [r7, #0]
 80030a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	db0a      	blt.n	80030c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	b2da      	uxtb	r2, r3
 80030b0:	490c      	ldr	r1, [pc, #48]	; (80030e4 <__NVIC_SetPriority+0x4c>)
 80030b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030b6:	0112      	lsls	r2, r2, #4
 80030b8:	b2d2      	uxtb	r2, r2
 80030ba:	440b      	add	r3, r1
 80030bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030c0:	e00a      	b.n	80030d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	b2da      	uxtb	r2, r3
 80030c6:	4908      	ldr	r1, [pc, #32]	; (80030e8 <__NVIC_SetPriority+0x50>)
 80030c8:	79fb      	ldrb	r3, [r7, #7]
 80030ca:	f003 030f 	and.w	r3, r3, #15
 80030ce:	3b04      	subs	r3, #4
 80030d0:	0112      	lsls	r2, r2, #4
 80030d2:	b2d2      	uxtb	r2, r2
 80030d4:	440b      	add	r3, r1
 80030d6:	761a      	strb	r2, [r3, #24]
}
 80030d8:	bf00      	nop
 80030da:	370c      	adds	r7, #12
 80030dc:	46bd      	mov	sp, r7
 80030de:	bc80      	pop	{r7}
 80030e0:	4770      	bx	lr
 80030e2:	bf00      	nop
 80030e4:	e000e100 	.word	0xe000e100
 80030e8:	e000ed00 	.word	0xe000ed00

080030ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b089      	sub	sp, #36	; 0x24
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	60f8      	str	r0, [r7, #12]
 80030f4:	60b9      	str	r1, [r7, #8]
 80030f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	f003 0307 	and.w	r3, r3, #7
 80030fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003100:	69fb      	ldr	r3, [r7, #28]
 8003102:	f1c3 0307 	rsb	r3, r3, #7
 8003106:	2b04      	cmp	r3, #4
 8003108:	bf28      	it	cs
 800310a:	2304      	movcs	r3, #4
 800310c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800310e:	69fb      	ldr	r3, [r7, #28]
 8003110:	3304      	adds	r3, #4
 8003112:	2b06      	cmp	r3, #6
 8003114:	d902      	bls.n	800311c <NVIC_EncodePriority+0x30>
 8003116:	69fb      	ldr	r3, [r7, #28]
 8003118:	3b03      	subs	r3, #3
 800311a:	e000      	b.n	800311e <NVIC_EncodePriority+0x32>
 800311c:	2300      	movs	r3, #0
 800311e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003120:	f04f 32ff 	mov.w	r2, #4294967295
 8003124:	69bb      	ldr	r3, [r7, #24]
 8003126:	fa02 f303 	lsl.w	r3, r2, r3
 800312a:	43da      	mvns	r2, r3
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	401a      	ands	r2, r3
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003134:	f04f 31ff 	mov.w	r1, #4294967295
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	fa01 f303 	lsl.w	r3, r1, r3
 800313e:	43d9      	mvns	r1, r3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003144:	4313      	orrs	r3, r2
         );
}
 8003146:	4618      	mov	r0, r3
 8003148:	3724      	adds	r7, #36	; 0x24
 800314a:	46bd      	mov	sp, r7
 800314c:	bc80      	pop	{r7}
 800314e:	4770      	bx	lr

08003150 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b082      	sub	sp, #8
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f7ff ff4f 	bl	8002ffc <__NVIC_SetPriorityGrouping>
}
 800315e:	bf00      	nop
 8003160:	3708      	adds	r7, #8
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}

08003166 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003166:	b580      	push	{r7, lr}
 8003168:	b086      	sub	sp, #24
 800316a:	af00      	add	r7, sp, #0
 800316c:	4603      	mov	r3, r0
 800316e:	60b9      	str	r1, [r7, #8]
 8003170:	607a      	str	r2, [r7, #4]
 8003172:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003174:	2300      	movs	r3, #0
 8003176:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003178:	f7ff ff64 	bl	8003044 <__NVIC_GetPriorityGrouping>
 800317c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800317e:	687a      	ldr	r2, [r7, #4]
 8003180:	68b9      	ldr	r1, [r7, #8]
 8003182:	6978      	ldr	r0, [r7, #20]
 8003184:	f7ff ffb2 	bl	80030ec <NVIC_EncodePriority>
 8003188:	4602      	mov	r2, r0
 800318a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800318e:	4611      	mov	r1, r2
 8003190:	4618      	mov	r0, r3
 8003192:	f7ff ff81 	bl	8003098 <__NVIC_SetPriority>
}
 8003196:	bf00      	nop
 8003198:	3718      	adds	r7, #24
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}

0800319e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800319e:	b580      	push	{r7, lr}
 80031a0:	b082      	sub	sp, #8
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	4603      	mov	r3, r0
 80031a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ac:	4618      	mov	r0, r3
 80031ae:	f7ff ff57 	bl	8003060 <__NVIC_EnableIRQ>
}
 80031b2:	bf00      	nop
 80031b4:	3708      	adds	r7, #8
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
	...

080031bc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031bc:	b480      	push	{r7}
 80031be:	b08b      	sub	sp, #44	; 0x2c
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80031c6:	2300      	movs	r3, #0
 80031c8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80031ca:	2300      	movs	r3, #0
 80031cc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031ce:	e169      	b.n	80034a4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80031d0:	2201      	movs	r2, #1
 80031d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031d4:	fa02 f303 	lsl.w	r3, r2, r3
 80031d8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	69fa      	ldr	r2, [r7, #28]
 80031e0:	4013      	ands	r3, r2
 80031e2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80031e4:	69ba      	ldr	r2, [r7, #24]
 80031e6:	69fb      	ldr	r3, [r7, #28]
 80031e8:	429a      	cmp	r2, r3
 80031ea:	f040 8158 	bne.w	800349e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	4a9a      	ldr	r2, [pc, #616]	; (800345c <HAL_GPIO_Init+0x2a0>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d05e      	beq.n	80032b6 <HAL_GPIO_Init+0xfa>
 80031f8:	4a98      	ldr	r2, [pc, #608]	; (800345c <HAL_GPIO_Init+0x2a0>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d875      	bhi.n	80032ea <HAL_GPIO_Init+0x12e>
 80031fe:	4a98      	ldr	r2, [pc, #608]	; (8003460 <HAL_GPIO_Init+0x2a4>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d058      	beq.n	80032b6 <HAL_GPIO_Init+0xfa>
 8003204:	4a96      	ldr	r2, [pc, #600]	; (8003460 <HAL_GPIO_Init+0x2a4>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d86f      	bhi.n	80032ea <HAL_GPIO_Init+0x12e>
 800320a:	4a96      	ldr	r2, [pc, #600]	; (8003464 <HAL_GPIO_Init+0x2a8>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d052      	beq.n	80032b6 <HAL_GPIO_Init+0xfa>
 8003210:	4a94      	ldr	r2, [pc, #592]	; (8003464 <HAL_GPIO_Init+0x2a8>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d869      	bhi.n	80032ea <HAL_GPIO_Init+0x12e>
 8003216:	4a94      	ldr	r2, [pc, #592]	; (8003468 <HAL_GPIO_Init+0x2ac>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d04c      	beq.n	80032b6 <HAL_GPIO_Init+0xfa>
 800321c:	4a92      	ldr	r2, [pc, #584]	; (8003468 <HAL_GPIO_Init+0x2ac>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d863      	bhi.n	80032ea <HAL_GPIO_Init+0x12e>
 8003222:	4a92      	ldr	r2, [pc, #584]	; (800346c <HAL_GPIO_Init+0x2b0>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d046      	beq.n	80032b6 <HAL_GPIO_Init+0xfa>
 8003228:	4a90      	ldr	r2, [pc, #576]	; (800346c <HAL_GPIO_Init+0x2b0>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d85d      	bhi.n	80032ea <HAL_GPIO_Init+0x12e>
 800322e:	2b12      	cmp	r3, #18
 8003230:	d82a      	bhi.n	8003288 <HAL_GPIO_Init+0xcc>
 8003232:	2b12      	cmp	r3, #18
 8003234:	d859      	bhi.n	80032ea <HAL_GPIO_Init+0x12e>
 8003236:	a201      	add	r2, pc, #4	; (adr r2, 800323c <HAL_GPIO_Init+0x80>)
 8003238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800323c:	080032b7 	.word	0x080032b7
 8003240:	08003291 	.word	0x08003291
 8003244:	080032a3 	.word	0x080032a3
 8003248:	080032e5 	.word	0x080032e5
 800324c:	080032eb 	.word	0x080032eb
 8003250:	080032eb 	.word	0x080032eb
 8003254:	080032eb 	.word	0x080032eb
 8003258:	080032eb 	.word	0x080032eb
 800325c:	080032eb 	.word	0x080032eb
 8003260:	080032eb 	.word	0x080032eb
 8003264:	080032eb 	.word	0x080032eb
 8003268:	080032eb 	.word	0x080032eb
 800326c:	080032eb 	.word	0x080032eb
 8003270:	080032eb 	.word	0x080032eb
 8003274:	080032eb 	.word	0x080032eb
 8003278:	080032eb 	.word	0x080032eb
 800327c:	080032eb 	.word	0x080032eb
 8003280:	08003299 	.word	0x08003299
 8003284:	080032ad 	.word	0x080032ad
 8003288:	4a79      	ldr	r2, [pc, #484]	; (8003470 <HAL_GPIO_Init+0x2b4>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d013      	beq.n	80032b6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800328e:	e02c      	b.n	80032ea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	623b      	str	r3, [r7, #32]
          break;
 8003296:	e029      	b.n	80032ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	3304      	adds	r3, #4
 800329e:	623b      	str	r3, [r7, #32]
          break;
 80032a0:	e024      	b.n	80032ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	3308      	adds	r3, #8
 80032a8:	623b      	str	r3, [r7, #32]
          break;
 80032aa:	e01f      	b.n	80032ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	330c      	adds	r3, #12
 80032b2:	623b      	str	r3, [r7, #32]
          break;
 80032b4:	e01a      	b.n	80032ec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d102      	bne.n	80032c4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80032be:	2304      	movs	r3, #4
 80032c0:	623b      	str	r3, [r7, #32]
          break;
 80032c2:	e013      	b.n	80032ec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d105      	bne.n	80032d8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80032cc:	2308      	movs	r3, #8
 80032ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	69fa      	ldr	r2, [r7, #28]
 80032d4:	611a      	str	r2, [r3, #16]
          break;
 80032d6:	e009      	b.n	80032ec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80032d8:	2308      	movs	r3, #8
 80032da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	69fa      	ldr	r2, [r7, #28]
 80032e0:	615a      	str	r2, [r3, #20]
          break;
 80032e2:	e003      	b.n	80032ec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80032e4:	2300      	movs	r3, #0
 80032e6:	623b      	str	r3, [r7, #32]
          break;
 80032e8:	e000      	b.n	80032ec <HAL_GPIO_Init+0x130>
          break;
 80032ea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80032ec:	69bb      	ldr	r3, [r7, #24]
 80032ee:	2bff      	cmp	r3, #255	; 0xff
 80032f0:	d801      	bhi.n	80032f6 <HAL_GPIO_Init+0x13a>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	e001      	b.n	80032fa <HAL_GPIO_Init+0x13e>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	3304      	adds	r3, #4
 80032fa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80032fc:	69bb      	ldr	r3, [r7, #24]
 80032fe:	2bff      	cmp	r3, #255	; 0xff
 8003300:	d802      	bhi.n	8003308 <HAL_GPIO_Init+0x14c>
 8003302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	e002      	b.n	800330e <HAL_GPIO_Init+0x152>
 8003308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800330a:	3b08      	subs	r3, #8
 800330c:	009b      	lsls	r3, r3, #2
 800330e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	210f      	movs	r1, #15
 8003316:	693b      	ldr	r3, [r7, #16]
 8003318:	fa01 f303 	lsl.w	r3, r1, r3
 800331c:	43db      	mvns	r3, r3
 800331e:	401a      	ands	r2, r3
 8003320:	6a39      	ldr	r1, [r7, #32]
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	fa01 f303 	lsl.w	r3, r1, r3
 8003328:	431a      	orrs	r2, r3
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003336:	2b00      	cmp	r3, #0
 8003338:	f000 80b1 	beq.w	800349e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800333c:	4b4d      	ldr	r3, [pc, #308]	; (8003474 <HAL_GPIO_Init+0x2b8>)
 800333e:	699b      	ldr	r3, [r3, #24]
 8003340:	4a4c      	ldr	r2, [pc, #304]	; (8003474 <HAL_GPIO_Init+0x2b8>)
 8003342:	f043 0301 	orr.w	r3, r3, #1
 8003346:	6193      	str	r3, [r2, #24]
 8003348:	4b4a      	ldr	r3, [pc, #296]	; (8003474 <HAL_GPIO_Init+0x2b8>)
 800334a:	699b      	ldr	r3, [r3, #24]
 800334c:	f003 0301 	and.w	r3, r3, #1
 8003350:	60bb      	str	r3, [r7, #8]
 8003352:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003354:	4a48      	ldr	r2, [pc, #288]	; (8003478 <HAL_GPIO_Init+0x2bc>)
 8003356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003358:	089b      	lsrs	r3, r3, #2
 800335a:	3302      	adds	r3, #2
 800335c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003360:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003364:	f003 0303 	and.w	r3, r3, #3
 8003368:	009b      	lsls	r3, r3, #2
 800336a:	220f      	movs	r2, #15
 800336c:	fa02 f303 	lsl.w	r3, r2, r3
 8003370:	43db      	mvns	r3, r3
 8003372:	68fa      	ldr	r2, [r7, #12]
 8003374:	4013      	ands	r3, r2
 8003376:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	4a40      	ldr	r2, [pc, #256]	; (800347c <HAL_GPIO_Init+0x2c0>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d013      	beq.n	80033a8 <HAL_GPIO_Init+0x1ec>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	4a3f      	ldr	r2, [pc, #252]	; (8003480 <HAL_GPIO_Init+0x2c4>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d00d      	beq.n	80033a4 <HAL_GPIO_Init+0x1e8>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	4a3e      	ldr	r2, [pc, #248]	; (8003484 <HAL_GPIO_Init+0x2c8>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d007      	beq.n	80033a0 <HAL_GPIO_Init+0x1e4>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	4a3d      	ldr	r2, [pc, #244]	; (8003488 <HAL_GPIO_Init+0x2cc>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d101      	bne.n	800339c <HAL_GPIO_Init+0x1e0>
 8003398:	2303      	movs	r3, #3
 800339a:	e006      	b.n	80033aa <HAL_GPIO_Init+0x1ee>
 800339c:	2304      	movs	r3, #4
 800339e:	e004      	b.n	80033aa <HAL_GPIO_Init+0x1ee>
 80033a0:	2302      	movs	r3, #2
 80033a2:	e002      	b.n	80033aa <HAL_GPIO_Init+0x1ee>
 80033a4:	2301      	movs	r3, #1
 80033a6:	e000      	b.n	80033aa <HAL_GPIO_Init+0x1ee>
 80033a8:	2300      	movs	r3, #0
 80033aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033ac:	f002 0203 	and.w	r2, r2, #3
 80033b0:	0092      	lsls	r2, r2, #2
 80033b2:	4093      	lsls	r3, r2
 80033b4:	68fa      	ldr	r2, [r7, #12]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80033ba:	492f      	ldr	r1, [pc, #188]	; (8003478 <HAL_GPIO_Init+0x2bc>)
 80033bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033be:	089b      	lsrs	r3, r3, #2
 80033c0:	3302      	adds	r3, #2
 80033c2:	68fa      	ldr	r2, [r7, #12]
 80033c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d006      	beq.n	80033e2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80033d4:	4b2d      	ldr	r3, [pc, #180]	; (800348c <HAL_GPIO_Init+0x2d0>)
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	492c      	ldr	r1, [pc, #176]	; (800348c <HAL_GPIO_Init+0x2d0>)
 80033da:	69bb      	ldr	r3, [r7, #24]
 80033dc:	4313      	orrs	r3, r2
 80033de:	600b      	str	r3, [r1, #0]
 80033e0:	e006      	b.n	80033f0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80033e2:	4b2a      	ldr	r3, [pc, #168]	; (800348c <HAL_GPIO_Init+0x2d0>)
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	69bb      	ldr	r3, [r7, #24]
 80033e8:	43db      	mvns	r3, r3
 80033ea:	4928      	ldr	r1, [pc, #160]	; (800348c <HAL_GPIO_Init+0x2d0>)
 80033ec:	4013      	ands	r3, r2
 80033ee:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d006      	beq.n	800340a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80033fc:	4b23      	ldr	r3, [pc, #140]	; (800348c <HAL_GPIO_Init+0x2d0>)
 80033fe:	685a      	ldr	r2, [r3, #4]
 8003400:	4922      	ldr	r1, [pc, #136]	; (800348c <HAL_GPIO_Init+0x2d0>)
 8003402:	69bb      	ldr	r3, [r7, #24]
 8003404:	4313      	orrs	r3, r2
 8003406:	604b      	str	r3, [r1, #4]
 8003408:	e006      	b.n	8003418 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800340a:	4b20      	ldr	r3, [pc, #128]	; (800348c <HAL_GPIO_Init+0x2d0>)
 800340c:	685a      	ldr	r2, [r3, #4]
 800340e:	69bb      	ldr	r3, [r7, #24]
 8003410:	43db      	mvns	r3, r3
 8003412:	491e      	ldr	r1, [pc, #120]	; (800348c <HAL_GPIO_Init+0x2d0>)
 8003414:	4013      	ands	r3, r2
 8003416:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003420:	2b00      	cmp	r3, #0
 8003422:	d006      	beq.n	8003432 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003424:	4b19      	ldr	r3, [pc, #100]	; (800348c <HAL_GPIO_Init+0x2d0>)
 8003426:	689a      	ldr	r2, [r3, #8]
 8003428:	4918      	ldr	r1, [pc, #96]	; (800348c <HAL_GPIO_Init+0x2d0>)
 800342a:	69bb      	ldr	r3, [r7, #24]
 800342c:	4313      	orrs	r3, r2
 800342e:	608b      	str	r3, [r1, #8]
 8003430:	e006      	b.n	8003440 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003432:	4b16      	ldr	r3, [pc, #88]	; (800348c <HAL_GPIO_Init+0x2d0>)
 8003434:	689a      	ldr	r2, [r3, #8]
 8003436:	69bb      	ldr	r3, [r7, #24]
 8003438:	43db      	mvns	r3, r3
 800343a:	4914      	ldr	r1, [pc, #80]	; (800348c <HAL_GPIO_Init+0x2d0>)
 800343c:	4013      	ands	r3, r2
 800343e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003448:	2b00      	cmp	r3, #0
 800344a:	d021      	beq.n	8003490 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800344c:	4b0f      	ldr	r3, [pc, #60]	; (800348c <HAL_GPIO_Init+0x2d0>)
 800344e:	68da      	ldr	r2, [r3, #12]
 8003450:	490e      	ldr	r1, [pc, #56]	; (800348c <HAL_GPIO_Init+0x2d0>)
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	4313      	orrs	r3, r2
 8003456:	60cb      	str	r3, [r1, #12]
 8003458:	e021      	b.n	800349e <HAL_GPIO_Init+0x2e2>
 800345a:	bf00      	nop
 800345c:	10320000 	.word	0x10320000
 8003460:	10310000 	.word	0x10310000
 8003464:	10220000 	.word	0x10220000
 8003468:	10210000 	.word	0x10210000
 800346c:	10120000 	.word	0x10120000
 8003470:	10110000 	.word	0x10110000
 8003474:	40021000 	.word	0x40021000
 8003478:	40010000 	.word	0x40010000
 800347c:	40010800 	.word	0x40010800
 8003480:	40010c00 	.word	0x40010c00
 8003484:	40011000 	.word	0x40011000
 8003488:	40011400 	.word	0x40011400
 800348c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003490:	4b0b      	ldr	r3, [pc, #44]	; (80034c0 <HAL_GPIO_Init+0x304>)
 8003492:	68da      	ldr	r2, [r3, #12]
 8003494:	69bb      	ldr	r3, [r7, #24]
 8003496:	43db      	mvns	r3, r3
 8003498:	4909      	ldr	r1, [pc, #36]	; (80034c0 <HAL_GPIO_Init+0x304>)
 800349a:	4013      	ands	r3, r2
 800349c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800349e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a0:	3301      	adds	r3, #1
 80034a2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034aa:	fa22 f303 	lsr.w	r3, r2, r3
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	f47f ae8e 	bne.w	80031d0 <HAL_GPIO_Init+0x14>
  }
}
 80034b4:	bf00      	nop
 80034b6:	bf00      	nop
 80034b8:	372c      	adds	r7, #44	; 0x2c
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bc80      	pop	{r7}
 80034be:	4770      	bx	lr
 80034c0:	40010400 	.word	0x40010400

080034c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b085      	sub	sp, #20
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
 80034cc:	460b      	mov	r3, r1
 80034ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	689a      	ldr	r2, [r3, #8]
 80034d4:	887b      	ldrh	r3, [r7, #2]
 80034d6:	4013      	ands	r3, r2
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d002      	beq.n	80034e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80034dc:	2301      	movs	r3, #1
 80034de:	73fb      	strb	r3, [r7, #15]
 80034e0:	e001      	b.n	80034e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80034e2:	2300      	movs	r3, #0
 80034e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80034e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	3714      	adds	r7, #20
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bc80      	pop	{r7}
 80034f0:	4770      	bx	lr

080034f2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034f2:	b480      	push	{r7}
 80034f4:	b083      	sub	sp, #12
 80034f6:	af00      	add	r7, sp, #0
 80034f8:	6078      	str	r0, [r7, #4]
 80034fa:	460b      	mov	r3, r1
 80034fc:	807b      	strh	r3, [r7, #2]
 80034fe:	4613      	mov	r3, r2
 8003500:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003502:	787b      	ldrb	r3, [r7, #1]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d003      	beq.n	8003510 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003508:	887a      	ldrh	r2, [r7, #2]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800350e:	e003      	b.n	8003518 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003510:	887b      	ldrh	r3, [r7, #2]
 8003512:	041a      	lsls	r2, r3, #16
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	611a      	str	r2, [r3, #16]
}
 8003518:	bf00      	nop
 800351a:	370c      	adds	r7, #12
 800351c:	46bd      	mov	sp, r7
 800351e:	bc80      	pop	{r7}
 8003520:	4770      	bx	lr

08003522 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003522:	b480      	push	{r7}
 8003524:	b085      	sub	sp, #20
 8003526:	af00      	add	r7, sp, #0
 8003528:	6078      	str	r0, [r7, #4]
 800352a:	460b      	mov	r3, r1
 800352c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003534:	887a      	ldrh	r2, [r7, #2]
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	4013      	ands	r3, r2
 800353a:	041a      	lsls	r2, r3, #16
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	43d9      	mvns	r1, r3
 8003540:	887b      	ldrh	r3, [r7, #2]
 8003542:	400b      	ands	r3, r1
 8003544:	431a      	orrs	r2, r3
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	611a      	str	r2, [r3, #16]
}
 800354a:	bf00      	nop
 800354c:	3714      	adds	r7, #20
 800354e:	46bd      	mov	sp, r7
 8003550:	bc80      	pop	{r7}
 8003552:	4770      	bx	lr

08003554 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b086      	sub	sp, #24
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d101      	bne.n	8003566 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e272      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0301 	and.w	r3, r3, #1
 800356e:	2b00      	cmp	r3, #0
 8003570:	f000 8087 	beq.w	8003682 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003574:	4b92      	ldr	r3, [pc, #584]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f003 030c 	and.w	r3, r3, #12
 800357c:	2b04      	cmp	r3, #4
 800357e:	d00c      	beq.n	800359a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003580:	4b8f      	ldr	r3, [pc, #572]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	f003 030c 	and.w	r3, r3, #12
 8003588:	2b08      	cmp	r3, #8
 800358a:	d112      	bne.n	80035b2 <HAL_RCC_OscConfig+0x5e>
 800358c:	4b8c      	ldr	r3, [pc, #560]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003594:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003598:	d10b      	bne.n	80035b2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800359a:	4b89      	ldr	r3, [pc, #548]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d06c      	beq.n	8003680 <HAL_RCC_OscConfig+0x12c>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d168      	bne.n	8003680 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e24c      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035ba:	d106      	bne.n	80035ca <HAL_RCC_OscConfig+0x76>
 80035bc:	4b80      	ldr	r3, [pc, #512]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a7f      	ldr	r2, [pc, #508]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 80035c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035c6:	6013      	str	r3, [r2, #0]
 80035c8:	e02e      	b.n	8003628 <HAL_RCC_OscConfig+0xd4>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d10c      	bne.n	80035ec <HAL_RCC_OscConfig+0x98>
 80035d2:	4b7b      	ldr	r3, [pc, #492]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a7a      	ldr	r2, [pc, #488]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 80035d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035dc:	6013      	str	r3, [r2, #0]
 80035de:	4b78      	ldr	r3, [pc, #480]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a77      	ldr	r2, [pc, #476]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 80035e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80035e8:	6013      	str	r3, [r2, #0]
 80035ea:	e01d      	b.n	8003628 <HAL_RCC_OscConfig+0xd4>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80035f4:	d10c      	bne.n	8003610 <HAL_RCC_OscConfig+0xbc>
 80035f6:	4b72      	ldr	r3, [pc, #456]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a71      	ldr	r2, [pc, #452]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 80035fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003600:	6013      	str	r3, [r2, #0]
 8003602:	4b6f      	ldr	r3, [pc, #444]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a6e      	ldr	r2, [pc, #440]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 8003608:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800360c:	6013      	str	r3, [r2, #0]
 800360e:	e00b      	b.n	8003628 <HAL_RCC_OscConfig+0xd4>
 8003610:	4b6b      	ldr	r3, [pc, #428]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a6a      	ldr	r2, [pc, #424]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 8003616:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800361a:	6013      	str	r3, [r2, #0]
 800361c:	4b68      	ldr	r3, [pc, #416]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a67      	ldr	r2, [pc, #412]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 8003622:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003626:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d013      	beq.n	8003658 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003630:	f7fe fda2 	bl	8002178 <HAL_GetTick>
 8003634:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003636:	e008      	b.n	800364a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003638:	f7fe fd9e 	bl	8002178 <HAL_GetTick>
 800363c:	4602      	mov	r2, r0
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	1ad3      	subs	r3, r2, r3
 8003642:	2b64      	cmp	r3, #100	; 0x64
 8003644:	d901      	bls.n	800364a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e200      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800364a:	4b5d      	ldr	r3, [pc, #372]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003652:	2b00      	cmp	r3, #0
 8003654:	d0f0      	beq.n	8003638 <HAL_RCC_OscConfig+0xe4>
 8003656:	e014      	b.n	8003682 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003658:	f7fe fd8e 	bl	8002178 <HAL_GetTick>
 800365c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800365e:	e008      	b.n	8003672 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003660:	f7fe fd8a 	bl	8002178 <HAL_GetTick>
 8003664:	4602      	mov	r2, r0
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	2b64      	cmp	r3, #100	; 0x64
 800366c:	d901      	bls.n	8003672 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e1ec      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003672:	4b53      	ldr	r3, [pc, #332]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800367a:	2b00      	cmp	r3, #0
 800367c:	d1f0      	bne.n	8003660 <HAL_RCC_OscConfig+0x10c>
 800367e:	e000      	b.n	8003682 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003680:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 0302 	and.w	r3, r3, #2
 800368a:	2b00      	cmp	r3, #0
 800368c:	d063      	beq.n	8003756 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800368e:	4b4c      	ldr	r3, [pc, #304]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	f003 030c 	and.w	r3, r3, #12
 8003696:	2b00      	cmp	r3, #0
 8003698:	d00b      	beq.n	80036b2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800369a:	4b49      	ldr	r3, [pc, #292]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	f003 030c 	and.w	r3, r3, #12
 80036a2:	2b08      	cmp	r3, #8
 80036a4:	d11c      	bne.n	80036e0 <HAL_RCC_OscConfig+0x18c>
 80036a6:	4b46      	ldr	r3, [pc, #280]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d116      	bne.n	80036e0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036b2:	4b43      	ldr	r3, [pc, #268]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 0302 	and.w	r3, r3, #2
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d005      	beq.n	80036ca <HAL_RCC_OscConfig+0x176>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	691b      	ldr	r3, [r3, #16]
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d001      	beq.n	80036ca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e1c0      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036ca:	4b3d      	ldr	r3, [pc, #244]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	695b      	ldr	r3, [r3, #20]
 80036d6:	00db      	lsls	r3, r3, #3
 80036d8:	4939      	ldr	r1, [pc, #228]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 80036da:	4313      	orrs	r3, r2
 80036dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036de:	e03a      	b.n	8003756 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	691b      	ldr	r3, [r3, #16]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d020      	beq.n	800372a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036e8:	4b36      	ldr	r3, [pc, #216]	; (80037c4 <HAL_RCC_OscConfig+0x270>)
 80036ea:	2201      	movs	r2, #1
 80036ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036ee:	f7fe fd43 	bl	8002178 <HAL_GetTick>
 80036f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036f4:	e008      	b.n	8003708 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036f6:	f7fe fd3f 	bl	8002178 <HAL_GetTick>
 80036fa:	4602      	mov	r2, r0
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	1ad3      	subs	r3, r2, r3
 8003700:	2b02      	cmp	r3, #2
 8003702:	d901      	bls.n	8003708 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003704:	2303      	movs	r3, #3
 8003706:	e1a1      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003708:	4b2d      	ldr	r3, [pc, #180]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 0302 	and.w	r3, r3, #2
 8003710:	2b00      	cmp	r3, #0
 8003712:	d0f0      	beq.n	80036f6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003714:	4b2a      	ldr	r3, [pc, #168]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	695b      	ldr	r3, [r3, #20]
 8003720:	00db      	lsls	r3, r3, #3
 8003722:	4927      	ldr	r1, [pc, #156]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 8003724:	4313      	orrs	r3, r2
 8003726:	600b      	str	r3, [r1, #0]
 8003728:	e015      	b.n	8003756 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800372a:	4b26      	ldr	r3, [pc, #152]	; (80037c4 <HAL_RCC_OscConfig+0x270>)
 800372c:	2200      	movs	r2, #0
 800372e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003730:	f7fe fd22 	bl	8002178 <HAL_GetTick>
 8003734:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003736:	e008      	b.n	800374a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003738:	f7fe fd1e 	bl	8002178 <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	2b02      	cmp	r3, #2
 8003744:	d901      	bls.n	800374a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003746:	2303      	movs	r3, #3
 8003748:	e180      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800374a:	4b1d      	ldr	r3, [pc, #116]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 0302 	and.w	r3, r3, #2
 8003752:	2b00      	cmp	r3, #0
 8003754:	d1f0      	bne.n	8003738 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 0308 	and.w	r3, r3, #8
 800375e:	2b00      	cmp	r3, #0
 8003760:	d03a      	beq.n	80037d8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	699b      	ldr	r3, [r3, #24]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d019      	beq.n	800379e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800376a:	4b17      	ldr	r3, [pc, #92]	; (80037c8 <HAL_RCC_OscConfig+0x274>)
 800376c:	2201      	movs	r2, #1
 800376e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003770:	f7fe fd02 	bl	8002178 <HAL_GetTick>
 8003774:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003776:	e008      	b.n	800378a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003778:	f7fe fcfe 	bl	8002178 <HAL_GetTick>
 800377c:	4602      	mov	r2, r0
 800377e:	693b      	ldr	r3, [r7, #16]
 8003780:	1ad3      	subs	r3, r2, r3
 8003782:	2b02      	cmp	r3, #2
 8003784:	d901      	bls.n	800378a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003786:	2303      	movs	r3, #3
 8003788:	e160      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800378a:	4b0d      	ldr	r3, [pc, #52]	; (80037c0 <HAL_RCC_OscConfig+0x26c>)
 800378c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800378e:	f003 0302 	and.w	r3, r3, #2
 8003792:	2b00      	cmp	r3, #0
 8003794:	d0f0      	beq.n	8003778 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003796:	2001      	movs	r0, #1
 8003798:	f000 fb08 	bl	8003dac <RCC_Delay>
 800379c:	e01c      	b.n	80037d8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800379e:	4b0a      	ldr	r3, [pc, #40]	; (80037c8 <HAL_RCC_OscConfig+0x274>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037a4:	f7fe fce8 	bl	8002178 <HAL_GetTick>
 80037a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037aa:	e00f      	b.n	80037cc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037ac:	f7fe fce4 	bl	8002178 <HAL_GetTick>
 80037b0:	4602      	mov	r2, r0
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	1ad3      	subs	r3, r2, r3
 80037b6:	2b02      	cmp	r3, #2
 80037b8:	d908      	bls.n	80037cc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80037ba:	2303      	movs	r3, #3
 80037bc:	e146      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
 80037be:	bf00      	nop
 80037c0:	40021000 	.word	0x40021000
 80037c4:	42420000 	.word	0x42420000
 80037c8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037cc:	4b92      	ldr	r3, [pc, #584]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 80037ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d0:	f003 0302 	and.w	r3, r3, #2
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d1e9      	bne.n	80037ac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 0304 	and.w	r3, r3, #4
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	f000 80a6 	beq.w	8003932 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037e6:	2300      	movs	r3, #0
 80037e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037ea:	4b8b      	ldr	r3, [pc, #556]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 80037ec:	69db      	ldr	r3, [r3, #28]
 80037ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d10d      	bne.n	8003812 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037f6:	4b88      	ldr	r3, [pc, #544]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 80037f8:	69db      	ldr	r3, [r3, #28]
 80037fa:	4a87      	ldr	r2, [pc, #540]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 80037fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003800:	61d3      	str	r3, [r2, #28]
 8003802:	4b85      	ldr	r3, [pc, #532]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 8003804:	69db      	ldr	r3, [r3, #28]
 8003806:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800380a:	60bb      	str	r3, [r7, #8]
 800380c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800380e:	2301      	movs	r3, #1
 8003810:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003812:	4b82      	ldr	r3, [pc, #520]	; (8003a1c <HAL_RCC_OscConfig+0x4c8>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800381a:	2b00      	cmp	r3, #0
 800381c:	d118      	bne.n	8003850 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800381e:	4b7f      	ldr	r3, [pc, #508]	; (8003a1c <HAL_RCC_OscConfig+0x4c8>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a7e      	ldr	r2, [pc, #504]	; (8003a1c <HAL_RCC_OscConfig+0x4c8>)
 8003824:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003828:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800382a:	f7fe fca5 	bl	8002178 <HAL_GetTick>
 800382e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003830:	e008      	b.n	8003844 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003832:	f7fe fca1 	bl	8002178 <HAL_GetTick>
 8003836:	4602      	mov	r2, r0
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	1ad3      	subs	r3, r2, r3
 800383c:	2b64      	cmp	r3, #100	; 0x64
 800383e:	d901      	bls.n	8003844 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003840:	2303      	movs	r3, #3
 8003842:	e103      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003844:	4b75      	ldr	r3, [pc, #468]	; (8003a1c <HAL_RCC_OscConfig+0x4c8>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800384c:	2b00      	cmp	r3, #0
 800384e:	d0f0      	beq.n	8003832 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	68db      	ldr	r3, [r3, #12]
 8003854:	2b01      	cmp	r3, #1
 8003856:	d106      	bne.n	8003866 <HAL_RCC_OscConfig+0x312>
 8003858:	4b6f      	ldr	r3, [pc, #444]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 800385a:	6a1b      	ldr	r3, [r3, #32]
 800385c:	4a6e      	ldr	r2, [pc, #440]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 800385e:	f043 0301 	orr.w	r3, r3, #1
 8003862:	6213      	str	r3, [r2, #32]
 8003864:	e02d      	b.n	80038c2 <HAL_RCC_OscConfig+0x36e>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d10c      	bne.n	8003888 <HAL_RCC_OscConfig+0x334>
 800386e:	4b6a      	ldr	r3, [pc, #424]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 8003870:	6a1b      	ldr	r3, [r3, #32]
 8003872:	4a69      	ldr	r2, [pc, #420]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 8003874:	f023 0301 	bic.w	r3, r3, #1
 8003878:	6213      	str	r3, [r2, #32]
 800387a:	4b67      	ldr	r3, [pc, #412]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 800387c:	6a1b      	ldr	r3, [r3, #32]
 800387e:	4a66      	ldr	r2, [pc, #408]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 8003880:	f023 0304 	bic.w	r3, r3, #4
 8003884:	6213      	str	r3, [r2, #32]
 8003886:	e01c      	b.n	80038c2 <HAL_RCC_OscConfig+0x36e>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	2b05      	cmp	r3, #5
 800388e:	d10c      	bne.n	80038aa <HAL_RCC_OscConfig+0x356>
 8003890:	4b61      	ldr	r3, [pc, #388]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 8003892:	6a1b      	ldr	r3, [r3, #32]
 8003894:	4a60      	ldr	r2, [pc, #384]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 8003896:	f043 0304 	orr.w	r3, r3, #4
 800389a:	6213      	str	r3, [r2, #32]
 800389c:	4b5e      	ldr	r3, [pc, #376]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 800389e:	6a1b      	ldr	r3, [r3, #32]
 80038a0:	4a5d      	ldr	r2, [pc, #372]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 80038a2:	f043 0301 	orr.w	r3, r3, #1
 80038a6:	6213      	str	r3, [r2, #32]
 80038a8:	e00b      	b.n	80038c2 <HAL_RCC_OscConfig+0x36e>
 80038aa:	4b5b      	ldr	r3, [pc, #364]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 80038ac:	6a1b      	ldr	r3, [r3, #32]
 80038ae:	4a5a      	ldr	r2, [pc, #360]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 80038b0:	f023 0301 	bic.w	r3, r3, #1
 80038b4:	6213      	str	r3, [r2, #32]
 80038b6:	4b58      	ldr	r3, [pc, #352]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 80038b8:	6a1b      	ldr	r3, [r3, #32]
 80038ba:	4a57      	ldr	r2, [pc, #348]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 80038bc:	f023 0304 	bic.w	r3, r3, #4
 80038c0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	68db      	ldr	r3, [r3, #12]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d015      	beq.n	80038f6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038ca:	f7fe fc55 	bl	8002178 <HAL_GetTick>
 80038ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038d0:	e00a      	b.n	80038e8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038d2:	f7fe fc51 	bl	8002178 <HAL_GetTick>
 80038d6:	4602      	mov	r2, r0
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d901      	bls.n	80038e8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80038e4:	2303      	movs	r3, #3
 80038e6:	e0b1      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038e8:	4b4b      	ldr	r3, [pc, #300]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 80038ea:	6a1b      	ldr	r3, [r3, #32]
 80038ec:	f003 0302 	and.w	r3, r3, #2
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d0ee      	beq.n	80038d2 <HAL_RCC_OscConfig+0x37e>
 80038f4:	e014      	b.n	8003920 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038f6:	f7fe fc3f 	bl	8002178 <HAL_GetTick>
 80038fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038fc:	e00a      	b.n	8003914 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038fe:	f7fe fc3b 	bl	8002178 <HAL_GetTick>
 8003902:	4602      	mov	r2, r0
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	1ad3      	subs	r3, r2, r3
 8003908:	f241 3288 	movw	r2, #5000	; 0x1388
 800390c:	4293      	cmp	r3, r2
 800390e:	d901      	bls.n	8003914 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003910:	2303      	movs	r3, #3
 8003912:	e09b      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003914:	4b40      	ldr	r3, [pc, #256]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 8003916:	6a1b      	ldr	r3, [r3, #32]
 8003918:	f003 0302 	and.w	r3, r3, #2
 800391c:	2b00      	cmp	r3, #0
 800391e:	d1ee      	bne.n	80038fe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003920:	7dfb      	ldrb	r3, [r7, #23]
 8003922:	2b01      	cmp	r3, #1
 8003924:	d105      	bne.n	8003932 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003926:	4b3c      	ldr	r3, [pc, #240]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 8003928:	69db      	ldr	r3, [r3, #28]
 800392a:	4a3b      	ldr	r2, [pc, #236]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 800392c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003930:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	69db      	ldr	r3, [r3, #28]
 8003936:	2b00      	cmp	r3, #0
 8003938:	f000 8087 	beq.w	8003a4a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800393c:	4b36      	ldr	r3, [pc, #216]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	f003 030c 	and.w	r3, r3, #12
 8003944:	2b08      	cmp	r3, #8
 8003946:	d061      	beq.n	8003a0c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	69db      	ldr	r3, [r3, #28]
 800394c:	2b02      	cmp	r3, #2
 800394e:	d146      	bne.n	80039de <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003950:	4b33      	ldr	r3, [pc, #204]	; (8003a20 <HAL_RCC_OscConfig+0x4cc>)
 8003952:	2200      	movs	r2, #0
 8003954:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003956:	f7fe fc0f 	bl	8002178 <HAL_GetTick>
 800395a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800395c:	e008      	b.n	8003970 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800395e:	f7fe fc0b 	bl	8002178 <HAL_GetTick>
 8003962:	4602      	mov	r2, r0
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	1ad3      	subs	r3, r2, r3
 8003968:	2b02      	cmp	r3, #2
 800396a:	d901      	bls.n	8003970 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800396c:	2303      	movs	r3, #3
 800396e:	e06d      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003970:	4b29      	ldr	r3, [pc, #164]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003978:	2b00      	cmp	r3, #0
 800397a:	d1f0      	bne.n	800395e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6a1b      	ldr	r3, [r3, #32]
 8003980:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003984:	d108      	bne.n	8003998 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003986:	4b24      	ldr	r3, [pc, #144]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	4921      	ldr	r1, [pc, #132]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 8003994:	4313      	orrs	r3, r2
 8003996:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003998:	4b1f      	ldr	r3, [pc, #124]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6a19      	ldr	r1, [r3, #32]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a8:	430b      	orrs	r3, r1
 80039aa:	491b      	ldr	r1, [pc, #108]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 80039ac:	4313      	orrs	r3, r2
 80039ae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039b0:	4b1b      	ldr	r3, [pc, #108]	; (8003a20 <HAL_RCC_OscConfig+0x4cc>)
 80039b2:	2201      	movs	r2, #1
 80039b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039b6:	f7fe fbdf 	bl	8002178 <HAL_GetTick>
 80039ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80039bc:	e008      	b.n	80039d0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039be:	f7fe fbdb 	bl	8002178 <HAL_GetTick>
 80039c2:	4602      	mov	r2, r0
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	1ad3      	subs	r3, r2, r3
 80039c8:	2b02      	cmp	r3, #2
 80039ca:	d901      	bls.n	80039d0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80039cc:	2303      	movs	r3, #3
 80039ce:	e03d      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80039d0:	4b11      	ldr	r3, [pc, #68]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d0f0      	beq.n	80039be <HAL_RCC_OscConfig+0x46a>
 80039dc:	e035      	b.n	8003a4a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039de:	4b10      	ldr	r3, [pc, #64]	; (8003a20 <HAL_RCC_OscConfig+0x4cc>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039e4:	f7fe fbc8 	bl	8002178 <HAL_GetTick>
 80039e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039ea:	e008      	b.n	80039fe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039ec:	f7fe fbc4 	bl	8002178 <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d901      	bls.n	80039fe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e026      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039fe:	4b06      	ldr	r3, [pc, #24]	; (8003a18 <HAL_RCC_OscConfig+0x4c4>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d1f0      	bne.n	80039ec <HAL_RCC_OscConfig+0x498>
 8003a0a:	e01e      	b.n	8003a4a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	69db      	ldr	r3, [r3, #28]
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d107      	bne.n	8003a24 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	e019      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
 8003a18:	40021000 	.word	0x40021000
 8003a1c:	40007000 	.word	0x40007000
 8003a20:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003a24:	4b0b      	ldr	r3, [pc, #44]	; (8003a54 <HAL_RCC_OscConfig+0x500>)
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6a1b      	ldr	r3, [r3, #32]
 8003a34:	429a      	cmp	r2, r3
 8003a36:	d106      	bne.n	8003a46 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a42:	429a      	cmp	r2, r3
 8003a44:	d001      	beq.n	8003a4a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	e000      	b.n	8003a4c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003a4a:	2300      	movs	r3, #0
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3718      	adds	r7, #24
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}
 8003a54:	40021000 	.word	0x40021000

08003a58 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b084      	sub	sp, #16
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d101      	bne.n	8003a6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e0d0      	b.n	8003c0e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a6c:	4b6a      	ldr	r3, [pc, #424]	; (8003c18 <HAL_RCC_ClockConfig+0x1c0>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 0307 	and.w	r3, r3, #7
 8003a74:	683a      	ldr	r2, [r7, #0]
 8003a76:	429a      	cmp	r2, r3
 8003a78:	d910      	bls.n	8003a9c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a7a:	4b67      	ldr	r3, [pc, #412]	; (8003c18 <HAL_RCC_ClockConfig+0x1c0>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f023 0207 	bic.w	r2, r3, #7
 8003a82:	4965      	ldr	r1, [pc, #404]	; (8003c18 <HAL_RCC_ClockConfig+0x1c0>)
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	4313      	orrs	r3, r2
 8003a88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a8a:	4b63      	ldr	r3, [pc, #396]	; (8003c18 <HAL_RCC_ClockConfig+0x1c0>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 0307 	and.w	r3, r3, #7
 8003a92:	683a      	ldr	r2, [r7, #0]
 8003a94:	429a      	cmp	r2, r3
 8003a96:	d001      	beq.n	8003a9c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e0b8      	b.n	8003c0e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f003 0302 	and.w	r3, r3, #2
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d020      	beq.n	8003aea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f003 0304 	and.w	r3, r3, #4
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d005      	beq.n	8003ac0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ab4:	4b59      	ldr	r3, [pc, #356]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	4a58      	ldr	r2, [pc, #352]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003aba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003abe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f003 0308 	and.w	r3, r3, #8
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d005      	beq.n	8003ad8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003acc:	4b53      	ldr	r3, [pc, #332]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	4a52      	ldr	r2, [pc, #328]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003ad2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003ad6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ad8:	4b50      	ldr	r3, [pc, #320]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	494d      	ldr	r1, [pc, #308]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 0301 	and.w	r3, r3, #1
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d040      	beq.n	8003b78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d107      	bne.n	8003b0e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003afe:	4b47      	ldr	r3, [pc, #284]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d115      	bne.n	8003b36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e07f      	b.n	8003c0e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d107      	bne.n	8003b26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b16:	4b41      	ldr	r3, [pc, #260]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d109      	bne.n	8003b36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	e073      	b.n	8003c0e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b26:	4b3d      	ldr	r3, [pc, #244]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 0302 	and.w	r3, r3, #2
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d101      	bne.n	8003b36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e06b      	b.n	8003c0e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b36:	4b39      	ldr	r3, [pc, #228]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f023 0203 	bic.w	r2, r3, #3
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	4936      	ldr	r1, [pc, #216]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003b44:	4313      	orrs	r3, r2
 8003b46:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b48:	f7fe fb16 	bl	8002178 <HAL_GetTick>
 8003b4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b4e:	e00a      	b.n	8003b66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b50:	f7fe fb12 	bl	8002178 <HAL_GetTick>
 8003b54:	4602      	mov	r2, r0
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d901      	bls.n	8003b66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b62:	2303      	movs	r3, #3
 8003b64:	e053      	b.n	8003c0e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b66:	4b2d      	ldr	r3, [pc, #180]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	f003 020c 	and.w	r2, r3, #12
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	009b      	lsls	r3, r3, #2
 8003b74:	429a      	cmp	r2, r3
 8003b76:	d1eb      	bne.n	8003b50 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b78:	4b27      	ldr	r3, [pc, #156]	; (8003c18 <HAL_RCC_ClockConfig+0x1c0>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 0307 	and.w	r3, r3, #7
 8003b80:	683a      	ldr	r2, [r7, #0]
 8003b82:	429a      	cmp	r2, r3
 8003b84:	d210      	bcs.n	8003ba8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b86:	4b24      	ldr	r3, [pc, #144]	; (8003c18 <HAL_RCC_ClockConfig+0x1c0>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f023 0207 	bic.w	r2, r3, #7
 8003b8e:	4922      	ldr	r1, [pc, #136]	; (8003c18 <HAL_RCC_ClockConfig+0x1c0>)
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	4313      	orrs	r3, r2
 8003b94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b96:	4b20      	ldr	r3, [pc, #128]	; (8003c18 <HAL_RCC_ClockConfig+0x1c0>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0307 	and.w	r3, r3, #7
 8003b9e:	683a      	ldr	r2, [r7, #0]
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d001      	beq.n	8003ba8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e032      	b.n	8003c0e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f003 0304 	and.w	r3, r3, #4
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d008      	beq.n	8003bc6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bb4:	4b19      	ldr	r3, [pc, #100]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	68db      	ldr	r3, [r3, #12]
 8003bc0:	4916      	ldr	r1, [pc, #88]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 0308 	and.w	r3, r3, #8
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d009      	beq.n	8003be6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003bd2:	4b12      	ldr	r3, [pc, #72]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	691b      	ldr	r3, [r3, #16]
 8003bde:	00db      	lsls	r3, r3, #3
 8003be0:	490e      	ldr	r1, [pc, #56]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003be2:	4313      	orrs	r3, r2
 8003be4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003be6:	f000 f821 	bl	8003c2c <HAL_RCC_GetSysClockFreq>
 8003bea:	4602      	mov	r2, r0
 8003bec:	4b0b      	ldr	r3, [pc, #44]	; (8003c1c <HAL_RCC_ClockConfig+0x1c4>)
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	091b      	lsrs	r3, r3, #4
 8003bf2:	f003 030f 	and.w	r3, r3, #15
 8003bf6:	490a      	ldr	r1, [pc, #40]	; (8003c20 <HAL_RCC_ClockConfig+0x1c8>)
 8003bf8:	5ccb      	ldrb	r3, [r1, r3]
 8003bfa:	fa22 f303 	lsr.w	r3, r2, r3
 8003bfe:	4a09      	ldr	r2, [pc, #36]	; (8003c24 <HAL_RCC_ClockConfig+0x1cc>)
 8003c00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003c02:	4b09      	ldr	r3, [pc, #36]	; (8003c28 <HAL_RCC_ClockConfig+0x1d0>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4618      	mov	r0, r3
 8003c08:	f7fe f842 	bl	8001c90 <HAL_InitTick>

  return HAL_OK;
 8003c0c:	2300      	movs	r3, #0
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	3710      	adds	r7, #16
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	bf00      	nop
 8003c18:	40022000 	.word	0x40022000
 8003c1c:	40021000 	.word	0x40021000
 8003c20:	0800bbe8 	.word	0x0800bbe8
 8003c24:	20000018 	.word	0x20000018
 8003c28:	2000001c 	.word	0x2000001c

08003c2c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c2c:	b490      	push	{r4, r7}
 8003c2e:	b08a      	sub	sp, #40	; 0x28
 8003c30:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003c32:	4b29      	ldr	r3, [pc, #164]	; (8003cd8 <HAL_RCC_GetSysClockFreq+0xac>)
 8003c34:	1d3c      	adds	r4, r7, #4
 8003c36:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003c38:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003c3c:	f240 2301 	movw	r3, #513	; 0x201
 8003c40:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003c42:	2300      	movs	r3, #0
 8003c44:	61fb      	str	r3, [r7, #28]
 8003c46:	2300      	movs	r3, #0
 8003c48:	61bb      	str	r3, [r7, #24]
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	627b      	str	r3, [r7, #36]	; 0x24
 8003c4e:	2300      	movs	r3, #0
 8003c50:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003c52:	2300      	movs	r3, #0
 8003c54:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003c56:	4b21      	ldr	r3, [pc, #132]	; (8003cdc <HAL_RCC_GetSysClockFreq+0xb0>)
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003c5c:	69fb      	ldr	r3, [r7, #28]
 8003c5e:	f003 030c 	and.w	r3, r3, #12
 8003c62:	2b04      	cmp	r3, #4
 8003c64:	d002      	beq.n	8003c6c <HAL_RCC_GetSysClockFreq+0x40>
 8003c66:	2b08      	cmp	r3, #8
 8003c68:	d003      	beq.n	8003c72 <HAL_RCC_GetSysClockFreq+0x46>
 8003c6a:	e02b      	b.n	8003cc4 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003c6c:	4b1c      	ldr	r3, [pc, #112]	; (8003ce0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003c6e:	623b      	str	r3, [r7, #32]
      break;
 8003c70:	e02b      	b.n	8003cca <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003c72:	69fb      	ldr	r3, [r7, #28]
 8003c74:	0c9b      	lsrs	r3, r3, #18
 8003c76:	f003 030f 	and.w	r3, r3, #15
 8003c7a:	3328      	adds	r3, #40	; 0x28
 8003c7c:	443b      	add	r3, r7
 8003c7e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003c82:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003c84:	69fb      	ldr	r3, [r7, #28]
 8003c86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d012      	beq.n	8003cb4 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003c8e:	4b13      	ldr	r3, [pc, #76]	; (8003cdc <HAL_RCC_GetSysClockFreq+0xb0>)
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	0c5b      	lsrs	r3, r3, #17
 8003c94:	f003 0301 	and.w	r3, r3, #1
 8003c98:	3328      	adds	r3, #40	; 0x28
 8003c9a:	443b      	add	r3, r7
 8003c9c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003ca0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	4a0e      	ldr	r2, [pc, #56]	; (8003ce0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003ca6:	fb03 f202 	mul.w	r2, r3, r2
 8003caa:	69bb      	ldr	r3, [r7, #24]
 8003cac:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cb0:	627b      	str	r3, [r7, #36]	; 0x24
 8003cb2:	e004      	b.n	8003cbe <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	4a0b      	ldr	r2, [pc, #44]	; (8003ce4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003cb8:	fb02 f303 	mul.w	r3, r2, r3
 8003cbc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc0:	623b      	str	r3, [r7, #32]
      break;
 8003cc2:	e002      	b.n	8003cca <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003cc4:	4b06      	ldr	r3, [pc, #24]	; (8003ce0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003cc6:	623b      	str	r3, [r7, #32]
      break;
 8003cc8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003cca:	6a3b      	ldr	r3, [r7, #32]
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3728      	adds	r7, #40	; 0x28
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bc90      	pop	{r4, r7}
 8003cd4:	4770      	bx	lr
 8003cd6:	bf00      	nop
 8003cd8:	0800bad8 	.word	0x0800bad8
 8003cdc:	40021000 	.word	0x40021000
 8003ce0:	007a1200 	.word	0x007a1200
 8003ce4:	003d0900 	.word	0x003d0900

08003ce8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003cec:	4b02      	ldr	r3, [pc, #8]	; (8003cf8 <HAL_RCC_GetHCLKFreq+0x10>)
 8003cee:	681b      	ldr	r3, [r3, #0]
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bc80      	pop	{r7}
 8003cf6:	4770      	bx	lr
 8003cf8:	20000018 	.word	0x20000018

08003cfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003d00:	f7ff fff2 	bl	8003ce8 <HAL_RCC_GetHCLKFreq>
 8003d04:	4602      	mov	r2, r0
 8003d06:	4b05      	ldr	r3, [pc, #20]	; (8003d1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	0a1b      	lsrs	r3, r3, #8
 8003d0c:	f003 0307 	and.w	r3, r3, #7
 8003d10:	4903      	ldr	r1, [pc, #12]	; (8003d20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d12:	5ccb      	ldrb	r3, [r1, r3]
 8003d14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	40021000 	.word	0x40021000
 8003d20:	0800bbf8 	.word	0x0800bbf8

08003d24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003d28:	f7ff ffde 	bl	8003ce8 <HAL_RCC_GetHCLKFreq>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	4b05      	ldr	r3, [pc, #20]	; (8003d44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	0adb      	lsrs	r3, r3, #11
 8003d34:	f003 0307 	and.w	r3, r3, #7
 8003d38:	4903      	ldr	r1, [pc, #12]	; (8003d48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d3a:	5ccb      	ldrb	r3, [r1, r3]
 8003d3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	40021000 	.word	0x40021000
 8003d48:	0800bbf8 	.word	0x0800bbf8

08003d4c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b083      	sub	sp, #12
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
 8003d54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	220f      	movs	r2, #15
 8003d5a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003d5c:	4b11      	ldr	r3, [pc, #68]	; (8003da4 <HAL_RCC_GetClockConfig+0x58>)
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	f003 0203 	and.w	r2, r3, #3
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003d68:	4b0e      	ldr	r3, [pc, #56]	; (8003da4 <HAL_RCC_GetClockConfig+0x58>)
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003d74:	4b0b      	ldr	r3, [pc, #44]	; (8003da4 <HAL_RCC_GetClockConfig+0x58>)
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003d80:	4b08      	ldr	r3, [pc, #32]	; (8003da4 <HAL_RCC_GetClockConfig+0x58>)
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	08db      	lsrs	r3, r3, #3
 8003d86:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003d8e:	4b06      	ldr	r3, [pc, #24]	; (8003da8 <HAL_RCC_GetClockConfig+0x5c>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 0207 	and.w	r2, r3, #7
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003d9a:	bf00      	nop
 8003d9c:	370c      	adds	r7, #12
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bc80      	pop	{r7}
 8003da2:	4770      	bx	lr
 8003da4:	40021000 	.word	0x40021000
 8003da8:	40022000 	.word	0x40022000

08003dac <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b085      	sub	sp, #20
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003db4:	4b0a      	ldr	r3, [pc, #40]	; (8003de0 <RCC_Delay+0x34>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a0a      	ldr	r2, [pc, #40]	; (8003de4 <RCC_Delay+0x38>)
 8003dba:	fba2 2303 	umull	r2, r3, r2, r3
 8003dbe:	0a5b      	lsrs	r3, r3, #9
 8003dc0:	687a      	ldr	r2, [r7, #4]
 8003dc2:	fb02 f303 	mul.w	r3, r2, r3
 8003dc6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003dc8:	bf00      	nop
  }
  while (Delay --);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	1e5a      	subs	r2, r3, #1
 8003dce:	60fa      	str	r2, [r7, #12]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d1f9      	bne.n	8003dc8 <RCC_Delay+0x1c>
}
 8003dd4:	bf00      	nop
 8003dd6:	bf00      	nop
 8003dd8:	3714      	adds	r7, #20
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bc80      	pop	{r7}
 8003dde:	4770      	bx	lr
 8003de0:	20000018 	.word	0x20000018
 8003de4:	10624dd3 	.word	0x10624dd3

08003de8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b086      	sub	sp, #24
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003df0:	2300      	movs	r3, #0
 8003df2:	613b      	str	r3, [r7, #16]
 8003df4:	2300      	movs	r3, #0
 8003df6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 0301 	and.w	r3, r3, #1
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d07d      	beq.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003e04:	2300      	movs	r3, #0
 8003e06:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e08:	4b4f      	ldr	r3, [pc, #316]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e0a:	69db      	ldr	r3, [r3, #28]
 8003e0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d10d      	bne.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e14:	4b4c      	ldr	r3, [pc, #304]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e16:	69db      	ldr	r3, [r3, #28]
 8003e18:	4a4b      	ldr	r2, [pc, #300]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e1e:	61d3      	str	r3, [r2, #28]
 8003e20:	4b49      	ldr	r3, [pc, #292]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e22:	69db      	ldr	r3, [r3, #28]
 8003e24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e28:	60bb      	str	r3, [r7, #8]
 8003e2a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e30:	4b46      	ldr	r3, [pc, #280]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d118      	bne.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e3c:	4b43      	ldr	r3, [pc, #268]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a42      	ldr	r2, [pc, #264]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003e42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e46:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e48:	f7fe f996 	bl	8002178 <HAL_GetTick>
 8003e4c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e4e:	e008      	b.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e50:	f7fe f992 	bl	8002178 <HAL_GetTick>
 8003e54:	4602      	mov	r2, r0
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	2b64      	cmp	r3, #100	; 0x64
 8003e5c:	d901      	bls.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	e06d      	b.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e62:	4b3a      	ldr	r3, [pc, #232]	; (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d0f0      	beq.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003e6e:	4b36      	ldr	r3, [pc, #216]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e70:	6a1b      	ldr	r3, [r3, #32]
 8003e72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e76:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d02e      	beq.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e86:	68fa      	ldr	r2, [r7, #12]
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d027      	beq.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003e8c:	4b2e      	ldr	r3, [pc, #184]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e8e:	6a1b      	ldr	r3, [r3, #32]
 8003e90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e94:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003e96:	4b2e      	ldr	r3, [pc, #184]	; (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003e98:	2201      	movs	r2, #1
 8003e9a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003e9c:	4b2c      	ldr	r3, [pc, #176]	; (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003ea2:	4a29      	ldr	r2, [pc, #164]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	f003 0301 	and.w	r3, r3, #1
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d014      	beq.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eb2:	f7fe f961 	bl	8002178 <HAL_GetTick>
 8003eb6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003eb8:	e00a      	b.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003eba:	f7fe f95d 	bl	8002178 <HAL_GetTick>
 8003ebe:	4602      	mov	r2, r0
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	1ad3      	subs	r3, r2, r3
 8003ec4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d901      	bls.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003ecc:	2303      	movs	r3, #3
 8003ece:	e036      	b.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ed0:	4b1d      	ldr	r3, [pc, #116]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ed2:	6a1b      	ldr	r3, [r3, #32]
 8003ed4:	f003 0302 	and.w	r3, r3, #2
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d0ee      	beq.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003edc:	4b1a      	ldr	r3, [pc, #104]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ede:	6a1b      	ldr	r3, [r3, #32]
 8003ee0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	4917      	ldr	r1, [pc, #92]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eea:	4313      	orrs	r3, r2
 8003eec:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003eee:	7dfb      	ldrb	r3, [r7, #23]
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d105      	bne.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ef4:	4b14      	ldr	r3, [pc, #80]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ef6:	69db      	ldr	r3, [r3, #28]
 8003ef8:	4a13      	ldr	r2, [pc, #76]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003efa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003efe:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 0302 	and.w	r3, r3, #2
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d008      	beq.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003f0c:	4b0e      	ldr	r3, [pc, #56]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	490b      	ldr	r1, [pc, #44]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f003 0310 	and.w	r3, r3, #16
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d008      	beq.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003f2a:	4b07      	ldr	r3, [pc, #28]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	4904      	ldr	r1, [pc, #16]	; (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003f3c:	2300      	movs	r3, #0
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	3718      	adds	r7, #24
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	40021000 	.word	0x40021000
 8003f4c:	40007000 	.word	0x40007000
 8003f50:	42420440 	.word	0x42420440

08003f54 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003f54:	b590      	push	{r4, r7, lr}
 8003f56:	b08d      	sub	sp, #52	; 0x34
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003f5c:	4b58      	ldr	r3, [pc, #352]	; (80040c0 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8003f5e:	f107 040c 	add.w	r4, r7, #12
 8003f62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003f64:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003f68:	f240 2301 	movw	r3, #513	; 0x201
 8003f6c:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	627b      	str	r3, [r7, #36]	; 0x24
 8003f72:	2300      	movs	r3, #0
 8003f74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f76:	2300      	movs	r3, #0
 8003f78:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	61fb      	str	r3, [r7, #28]
 8003f7e:	2300      	movs	r3, #0
 8003f80:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2b10      	cmp	r3, #16
 8003f86:	d00a      	beq.n	8003f9e <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2b10      	cmp	r3, #16
 8003f8c:	f200 808e 	bhi.w	80040ac <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d049      	beq.n	800402a <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2b02      	cmp	r3, #2
 8003f9a:	d079      	beq.n	8004090 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003f9c:	e086      	b.n	80040ac <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 8003f9e:	4b49      	ldr	r3, [pc, #292]	; (80040c4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003fa4:	4b47      	ldr	r3, [pc, #284]	; (80040c4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d07f      	beq.n	80040b0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003fb0:	69fb      	ldr	r3, [r7, #28]
 8003fb2:	0c9b      	lsrs	r3, r3, #18
 8003fb4:	f003 030f 	and.w	r3, r3, #15
 8003fb8:	3330      	adds	r3, #48	; 0x30
 8003fba:	443b      	add	r3, r7
 8003fbc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003fc0:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003fc2:	69fb      	ldr	r3, [r7, #28]
 8003fc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d017      	beq.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003fcc:	4b3d      	ldr	r3, [pc, #244]	; (80040c4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	0c5b      	lsrs	r3, r3, #17
 8003fd2:	f003 0301 	and.w	r3, r3, #1
 8003fd6:	3330      	adds	r3, #48	; 0x30
 8003fd8:	443b      	add	r3, r7
 8003fda:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003fde:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d00d      	beq.n	8004006 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003fea:	4a37      	ldr	r2, [pc, #220]	; (80040c8 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8003fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fee:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ff2:	6a3b      	ldr	r3, [r7, #32]
 8003ff4:	fb02 f303 	mul.w	r3, r2, r3
 8003ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ffa:	e004      	b.n	8004006 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003ffc:	6a3b      	ldr	r3, [r7, #32]
 8003ffe:	4a33      	ldr	r2, [pc, #204]	; (80040cc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004000:	fb02 f303 	mul.w	r3, r2, r3
 8004004:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004006:	4b2f      	ldr	r3, [pc, #188]	; (80040c4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800400e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004012:	d102      	bne.n	800401a <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8004014:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004016:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004018:	e04a      	b.n	80040b0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 800401a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800401c:	005b      	lsls	r3, r3, #1
 800401e:	4a2c      	ldr	r2, [pc, #176]	; (80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8004020:	fba2 2303 	umull	r2, r3, r2, r3
 8004024:	085b      	lsrs	r3, r3, #1
 8004026:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004028:	e042      	b.n	80040b0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 800402a:	4b26      	ldr	r3, [pc, #152]	; (80040c4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800402c:	6a1b      	ldr	r3, [r3, #32]
 800402e:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004030:	69fb      	ldr	r3, [r7, #28]
 8004032:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004036:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800403a:	d108      	bne.n	800404e <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 800403c:	69fb      	ldr	r3, [r7, #28]
 800403e:	f003 0302 	and.w	r3, r3, #2
 8004042:	2b00      	cmp	r3, #0
 8004044:	d003      	beq.n	800404e <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 8004046:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800404a:	62bb      	str	r3, [r7, #40]	; 0x28
 800404c:	e01f      	b.n	800408e <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800404e:	69fb      	ldr	r3, [r7, #28]
 8004050:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004054:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004058:	d109      	bne.n	800406e <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 800405a:	4b1a      	ldr	r3, [pc, #104]	; (80040c4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800405c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800405e:	f003 0302 	and.w	r3, r3, #2
 8004062:	2b00      	cmp	r3, #0
 8004064:	d003      	beq.n	800406e <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 8004066:	f649 4340 	movw	r3, #40000	; 0x9c40
 800406a:	62bb      	str	r3, [r7, #40]	; 0x28
 800406c:	e00f      	b.n	800408e <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800406e:	69fb      	ldr	r3, [r7, #28]
 8004070:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004074:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004078:	d11c      	bne.n	80040b4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 800407a:	4b12      	ldr	r3, [pc, #72]	; (80040c4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004082:	2b00      	cmp	r3, #0
 8004084:	d016      	beq.n	80040b4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 8004086:	f24f 4324 	movw	r3, #62500	; 0xf424
 800408a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800408c:	e012      	b.n	80040b4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 800408e:	e011      	b.n	80040b4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004090:	f7ff fe48 	bl	8003d24 <HAL_RCC_GetPCLK2Freq>
 8004094:	4602      	mov	r2, r0
 8004096:	4b0b      	ldr	r3, [pc, #44]	; (80040c4 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	0b9b      	lsrs	r3, r3, #14
 800409c:	f003 0303 	and.w	r3, r3, #3
 80040a0:	3301      	adds	r3, #1
 80040a2:	005b      	lsls	r3, r3, #1
 80040a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80040a8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80040aa:	e004      	b.n	80040b6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 80040ac:	bf00      	nop
 80040ae:	e002      	b.n	80040b6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 80040b0:	bf00      	nop
 80040b2:	e000      	b.n	80040b6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 80040b4:	bf00      	nop
    }
  }
  return (frequency);
 80040b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3734      	adds	r7, #52	; 0x34
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd90      	pop	{r4, r7, pc}
 80040c0:	0800bae8 	.word	0x0800bae8
 80040c4:	40021000 	.word	0x40021000
 80040c8:	007a1200 	.word	0x007a1200
 80040cc:	003d0900 	.word	0x003d0900
 80040d0:	aaaaaaab 	.word	0xaaaaaaab

080040d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b082      	sub	sp, #8
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d101      	bne.n	80040e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e041      	b.n	800416a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040ec:	b2db      	uxtb	r3, r3
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d106      	bne.n	8004100 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80040fa:	6878      	ldr	r0, [r7, #4]
 80040fc:	f000 f839 	bl	8004172 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2202      	movs	r2, #2
 8004104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	3304      	adds	r3, #4
 8004110:	4619      	mov	r1, r3
 8004112:	4610      	mov	r0, r2
 8004114:	f000 fac2 	bl	800469c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2201      	movs	r2, #1
 800411c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2201      	movs	r2, #1
 8004124:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2201      	movs	r2, #1
 800412c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2201      	movs	r2, #1
 8004134:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2201      	movs	r2, #1
 800413c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2201      	movs	r2, #1
 8004144:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2201      	movs	r2, #1
 800414c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2201      	movs	r2, #1
 8004154:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2201      	movs	r2, #1
 800415c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004168:	2300      	movs	r3, #0
}
 800416a:	4618      	mov	r0, r3
 800416c:	3708      	adds	r7, #8
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}

08004172 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004172:	b480      	push	{r7}
 8004174:	b083      	sub	sp, #12
 8004176:	af00      	add	r7, sp, #0
 8004178:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800417a:	bf00      	nop
 800417c:	370c      	adds	r7, #12
 800417e:	46bd      	mov	sp, r7
 8004180:	bc80      	pop	{r7}
 8004182:	4770      	bx	lr

08004184 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004184:	b480      	push	{r7}
 8004186:	b085      	sub	sp, #20
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004192:	b2db      	uxtb	r3, r3
 8004194:	2b01      	cmp	r3, #1
 8004196:	d001      	beq.n	800419c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	e03a      	b.n	8004212 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2202      	movs	r2, #2
 80041a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	68da      	ldr	r2, [r3, #12]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f042 0201 	orr.w	r2, r2, #1
 80041b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a18      	ldr	r2, [pc, #96]	; (800421c <HAL_TIM_Base_Start_IT+0x98>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d00e      	beq.n	80041dc <HAL_TIM_Base_Start_IT+0x58>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041c6:	d009      	beq.n	80041dc <HAL_TIM_Base_Start_IT+0x58>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a14      	ldr	r2, [pc, #80]	; (8004220 <HAL_TIM_Base_Start_IT+0x9c>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d004      	beq.n	80041dc <HAL_TIM_Base_Start_IT+0x58>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a13      	ldr	r2, [pc, #76]	; (8004224 <HAL_TIM_Base_Start_IT+0xa0>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d111      	bne.n	8004200 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	f003 0307 	and.w	r3, r3, #7
 80041e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2b06      	cmp	r3, #6
 80041ec:	d010      	beq.n	8004210 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f042 0201 	orr.w	r2, r2, #1
 80041fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041fe:	e007      	b.n	8004210 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f042 0201 	orr.w	r2, r2, #1
 800420e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004210:	2300      	movs	r3, #0
}
 8004212:	4618      	mov	r0, r3
 8004214:	3714      	adds	r7, #20
 8004216:	46bd      	mov	sp, r7
 8004218:	bc80      	pop	{r7}
 800421a:	4770      	bx	lr
 800421c:	40012c00 	.word	0x40012c00
 8004220:	40000400 	.word	0x40000400
 8004224:	40000800 	.word	0x40000800

08004228 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b082      	sub	sp, #8
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d101      	bne.n	800423a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	e041      	b.n	80042be <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004240:	b2db      	uxtb	r3, r3
 8004242:	2b00      	cmp	r3, #0
 8004244:	d106      	bne.n	8004254 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	f7fd fef0 	bl	8002034 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2202      	movs	r2, #2
 8004258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	3304      	adds	r3, #4
 8004264:	4619      	mov	r1, r3
 8004266:	4610      	mov	r0, r2
 8004268:	f000 fa18 	bl	800469c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2201      	movs	r2, #1
 8004270:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2201      	movs	r2, #1
 8004278:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2201      	movs	r2, #1
 8004280:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2201      	movs	r2, #1
 8004290:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2201      	movs	r2, #1
 8004298:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2201      	movs	r2, #1
 80042a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2201      	movs	r2, #1
 80042b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80042bc:	2300      	movs	r3, #0
}
 80042be:	4618      	mov	r0, r3
 80042c0:	3708      	adds	r7, #8
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}

080042c6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80042c6:	b580      	push	{r7, lr}
 80042c8:	b082      	sub	sp, #8
 80042ca:	af00      	add	r7, sp, #0
 80042cc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	691b      	ldr	r3, [r3, #16]
 80042d4:	f003 0302 	and.w	r3, r3, #2
 80042d8:	2b02      	cmp	r3, #2
 80042da:	d122      	bne.n	8004322 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	68db      	ldr	r3, [r3, #12]
 80042e2:	f003 0302 	and.w	r3, r3, #2
 80042e6:	2b02      	cmp	r3, #2
 80042e8:	d11b      	bne.n	8004322 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f06f 0202 	mvn.w	r2, #2
 80042f2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2201      	movs	r2, #1
 80042f8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	699b      	ldr	r3, [r3, #24]
 8004300:	f003 0303 	and.w	r3, r3, #3
 8004304:	2b00      	cmp	r3, #0
 8004306:	d003      	beq.n	8004310 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004308:	6878      	ldr	r0, [r7, #4]
 800430a:	f000 f9ac 	bl	8004666 <HAL_TIM_IC_CaptureCallback>
 800430e:	e005      	b.n	800431c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f000 f99f 	bl	8004654 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f000 f9ae 	bl	8004678 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2200      	movs	r2, #0
 8004320:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	691b      	ldr	r3, [r3, #16]
 8004328:	f003 0304 	and.w	r3, r3, #4
 800432c:	2b04      	cmp	r3, #4
 800432e:	d122      	bne.n	8004376 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	68db      	ldr	r3, [r3, #12]
 8004336:	f003 0304 	and.w	r3, r3, #4
 800433a:	2b04      	cmp	r3, #4
 800433c:	d11b      	bne.n	8004376 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f06f 0204 	mvn.w	r2, #4
 8004346:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2202      	movs	r2, #2
 800434c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	699b      	ldr	r3, [r3, #24]
 8004354:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004358:	2b00      	cmp	r3, #0
 800435a:	d003      	beq.n	8004364 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f000 f982 	bl	8004666 <HAL_TIM_IC_CaptureCallback>
 8004362:	e005      	b.n	8004370 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004364:	6878      	ldr	r0, [r7, #4]
 8004366:	f000 f975 	bl	8004654 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f000 f984 	bl	8004678 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2200      	movs	r2, #0
 8004374:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	691b      	ldr	r3, [r3, #16]
 800437c:	f003 0308 	and.w	r3, r3, #8
 8004380:	2b08      	cmp	r3, #8
 8004382:	d122      	bne.n	80043ca <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	68db      	ldr	r3, [r3, #12]
 800438a:	f003 0308 	and.w	r3, r3, #8
 800438e:	2b08      	cmp	r3, #8
 8004390:	d11b      	bne.n	80043ca <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f06f 0208 	mvn.w	r2, #8
 800439a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2204      	movs	r2, #4
 80043a0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	69db      	ldr	r3, [r3, #28]
 80043a8:	f003 0303 	and.w	r3, r3, #3
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d003      	beq.n	80043b8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043b0:	6878      	ldr	r0, [r7, #4]
 80043b2:	f000 f958 	bl	8004666 <HAL_TIM_IC_CaptureCallback>
 80043b6:	e005      	b.n	80043c4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043b8:	6878      	ldr	r0, [r7, #4]
 80043ba:	f000 f94b 	bl	8004654 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	f000 f95a 	bl	8004678 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2200      	movs	r2, #0
 80043c8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	691b      	ldr	r3, [r3, #16]
 80043d0:	f003 0310 	and.w	r3, r3, #16
 80043d4:	2b10      	cmp	r3, #16
 80043d6:	d122      	bne.n	800441e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	68db      	ldr	r3, [r3, #12]
 80043de:	f003 0310 	and.w	r3, r3, #16
 80043e2:	2b10      	cmp	r3, #16
 80043e4:	d11b      	bne.n	800441e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f06f 0210 	mvn.w	r2, #16
 80043ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2208      	movs	r2, #8
 80043f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	69db      	ldr	r3, [r3, #28]
 80043fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004400:	2b00      	cmp	r3, #0
 8004402:	d003      	beq.n	800440c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004404:	6878      	ldr	r0, [r7, #4]
 8004406:	f000 f92e 	bl	8004666 <HAL_TIM_IC_CaptureCallback>
 800440a:	e005      	b.n	8004418 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800440c:	6878      	ldr	r0, [r7, #4]
 800440e:	f000 f921 	bl	8004654 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f000 f930 	bl	8004678 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2200      	movs	r2, #0
 800441c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	691b      	ldr	r3, [r3, #16]
 8004424:	f003 0301 	and.w	r3, r3, #1
 8004428:	2b01      	cmp	r3, #1
 800442a:	d10e      	bne.n	800444a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	68db      	ldr	r3, [r3, #12]
 8004432:	f003 0301 	and.w	r3, r3, #1
 8004436:	2b01      	cmp	r3, #1
 8004438:	d107      	bne.n	800444a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f06f 0201 	mvn.w	r2, #1
 8004442:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f7fd fbd3 	bl	8001bf0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	691b      	ldr	r3, [r3, #16]
 8004450:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004454:	2b80      	cmp	r3, #128	; 0x80
 8004456:	d10e      	bne.n	8004476 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	68db      	ldr	r3, [r3, #12]
 800445e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004462:	2b80      	cmp	r3, #128	; 0x80
 8004464:	d107      	bne.n	8004476 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800446e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004470:	6878      	ldr	r0, [r7, #4]
 8004472:	f000 fb64 	bl	8004b3e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	691b      	ldr	r3, [r3, #16]
 800447c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004480:	2b40      	cmp	r3, #64	; 0x40
 8004482:	d10e      	bne.n	80044a2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	68db      	ldr	r3, [r3, #12]
 800448a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800448e:	2b40      	cmp	r3, #64	; 0x40
 8004490:	d107      	bne.n	80044a2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800449a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	f000 f8f4 	bl	800468a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	691b      	ldr	r3, [r3, #16]
 80044a8:	f003 0320 	and.w	r3, r3, #32
 80044ac:	2b20      	cmp	r3, #32
 80044ae:	d10e      	bne.n	80044ce <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	68db      	ldr	r3, [r3, #12]
 80044b6:	f003 0320 	and.w	r3, r3, #32
 80044ba:	2b20      	cmp	r3, #32
 80044bc:	d107      	bne.n	80044ce <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f06f 0220 	mvn.w	r2, #32
 80044c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	f000 fb2f 	bl	8004b2c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80044ce:	bf00      	nop
 80044d0:	3708      	adds	r7, #8
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}
	...

080044d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b084      	sub	sp, #16
 80044dc:	af00      	add	r7, sp, #0
 80044de:	60f8      	str	r0, [r7, #12]
 80044e0:	60b9      	str	r1, [r7, #8]
 80044e2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044ea:	2b01      	cmp	r3, #1
 80044ec:	d101      	bne.n	80044f2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80044ee:	2302      	movs	r3, #2
 80044f0:	e0ac      	b.n	800464c <HAL_TIM_PWM_ConfigChannel+0x174>
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2201      	movs	r2, #1
 80044f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2b0c      	cmp	r3, #12
 80044fe:	f200 809f 	bhi.w	8004640 <HAL_TIM_PWM_ConfigChannel+0x168>
 8004502:	a201      	add	r2, pc, #4	; (adr r2, 8004508 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004508:	0800453d 	.word	0x0800453d
 800450c:	08004641 	.word	0x08004641
 8004510:	08004641 	.word	0x08004641
 8004514:	08004641 	.word	0x08004641
 8004518:	0800457d 	.word	0x0800457d
 800451c:	08004641 	.word	0x08004641
 8004520:	08004641 	.word	0x08004641
 8004524:	08004641 	.word	0x08004641
 8004528:	080045bf 	.word	0x080045bf
 800452c:	08004641 	.word	0x08004641
 8004530:	08004641 	.word	0x08004641
 8004534:	08004641 	.word	0x08004641
 8004538:	080045ff 	.word	0x080045ff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	68b9      	ldr	r1, [r7, #8]
 8004542:	4618      	mov	r0, r3
 8004544:	f000 f90c 	bl	8004760 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	699a      	ldr	r2, [r3, #24]
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f042 0208 	orr.w	r2, r2, #8
 8004556:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	699a      	ldr	r2, [r3, #24]
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f022 0204 	bic.w	r2, r2, #4
 8004566:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	6999      	ldr	r1, [r3, #24]
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	691a      	ldr	r2, [r3, #16]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	430a      	orrs	r2, r1
 8004578:	619a      	str	r2, [r3, #24]
      break;
 800457a:	e062      	b.n	8004642 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	68b9      	ldr	r1, [r7, #8]
 8004582:	4618      	mov	r0, r3
 8004584:	f000 f952 	bl	800482c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	699a      	ldr	r2, [r3, #24]
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004596:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	699a      	ldr	r2, [r3, #24]
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	6999      	ldr	r1, [r3, #24]
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	691b      	ldr	r3, [r3, #16]
 80045b2:	021a      	lsls	r2, r3, #8
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	430a      	orrs	r2, r1
 80045ba:	619a      	str	r2, [r3, #24]
      break;
 80045bc:	e041      	b.n	8004642 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	68b9      	ldr	r1, [r7, #8]
 80045c4:	4618      	mov	r0, r3
 80045c6:	f000 f99b 	bl	8004900 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	69da      	ldr	r2, [r3, #28]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f042 0208 	orr.w	r2, r2, #8
 80045d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	69da      	ldr	r2, [r3, #28]
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f022 0204 	bic.w	r2, r2, #4
 80045e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	69d9      	ldr	r1, [r3, #28]
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	691a      	ldr	r2, [r3, #16]
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	430a      	orrs	r2, r1
 80045fa:	61da      	str	r2, [r3, #28]
      break;
 80045fc:	e021      	b.n	8004642 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	68b9      	ldr	r1, [r7, #8]
 8004604:	4618      	mov	r0, r3
 8004606:	f000 f9e5 	bl	80049d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	69da      	ldr	r2, [r3, #28]
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004618:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	69da      	ldr	r2, [r3, #28]
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004628:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	69d9      	ldr	r1, [r3, #28]
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	691b      	ldr	r3, [r3, #16]
 8004634:	021a      	lsls	r2, r3, #8
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	430a      	orrs	r2, r1
 800463c:	61da      	str	r2, [r3, #28]
      break;
 800463e:	e000      	b.n	8004642 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004640:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2200      	movs	r2, #0
 8004646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800464a:	2300      	movs	r3, #0
}
 800464c:	4618      	mov	r0, r3
 800464e:	3710      	adds	r7, #16
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}

08004654 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004654:	b480      	push	{r7}
 8004656:	b083      	sub	sp, #12
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800465c:	bf00      	nop
 800465e:	370c      	adds	r7, #12
 8004660:	46bd      	mov	sp, r7
 8004662:	bc80      	pop	{r7}
 8004664:	4770      	bx	lr

08004666 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004666:	b480      	push	{r7}
 8004668:	b083      	sub	sp, #12
 800466a:	af00      	add	r7, sp, #0
 800466c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800466e:	bf00      	nop
 8004670:	370c      	adds	r7, #12
 8004672:	46bd      	mov	sp, r7
 8004674:	bc80      	pop	{r7}
 8004676:	4770      	bx	lr

08004678 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004680:	bf00      	nop
 8004682:	370c      	adds	r7, #12
 8004684:	46bd      	mov	sp, r7
 8004686:	bc80      	pop	{r7}
 8004688:	4770      	bx	lr

0800468a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800468a:	b480      	push	{r7}
 800468c:	b083      	sub	sp, #12
 800468e:	af00      	add	r7, sp, #0
 8004690:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004692:	bf00      	nop
 8004694:	370c      	adds	r7, #12
 8004696:	46bd      	mov	sp, r7
 8004698:	bc80      	pop	{r7}
 800469a:	4770      	bx	lr

0800469c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800469c:	b480      	push	{r7}
 800469e:	b085      	sub	sp, #20
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
 80046a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	4a29      	ldr	r2, [pc, #164]	; (8004754 <TIM_Base_SetConfig+0xb8>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d00b      	beq.n	80046cc <TIM_Base_SetConfig+0x30>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046ba:	d007      	beq.n	80046cc <TIM_Base_SetConfig+0x30>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	4a26      	ldr	r2, [pc, #152]	; (8004758 <TIM_Base_SetConfig+0xbc>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d003      	beq.n	80046cc <TIM_Base_SetConfig+0x30>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	4a25      	ldr	r2, [pc, #148]	; (800475c <TIM_Base_SetConfig+0xc0>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d108      	bne.n	80046de <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	68fa      	ldr	r2, [r7, #12]
 80046da:	4313      	orrs	r3, r2
 80046dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	4a1c      	ldr	r2, [pc, #112]	; (8004754 <TIM_Base_SetConfig+0xb8>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d00b      	beq.n	80046fe <TIM_Base_SetConfig+0x62>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046ec:	d007      	beq.n	80046fe <TIM_Base_SetConfig+0x62>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	4a19      	ldr	r2, [pc, #100]	; (8004758 <TIM_Base_SetConfig+0xbc>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d003      	beq.n	80046fe <TIM_Base_SetConfig+0x62>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	4a18      	ldr	r2, [pc, #96]	; (800475c <TIM_Base_SetConfig+0xc0>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d108      	bne.n	8004710 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004704:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	68db      	ldr	r3, [r3, #12]
 800470a:	68fa      	ldr	r2, [r7, #12]
 800470c:	4313      	orrs	r3, r2
 800470e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	695b      	ldr	r3, [r3, #20]
 800471a:	4313      	orrs	r3, r2
 800471c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	68fa      	ldr	r2, [r7, #12]
 8004722:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	689a      	ldr	r2, [r3, #8]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	4a07      	ldr	r2, [pc, #28]	; (8004754 <TIM_Base_SetConfig+0xb8>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d103      	bne.n	8004744 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	691a      	ldr	r2, [r3, #16]
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2201      	movs	r2, #1
 8004748:	615a      	str	r2, [r3, #20]
}
 800474a:	bf00      	nop
 800474c:	3714      	adds	r7, #20
 800474e:	46bd      	mov	sp, r7
 8004750:	bc80      	pop	{r7}
 8004752:	4770      	bx	lr
 8004754:	40012c00 	.word	0x40012c00
 8004758:	40000400 	.word	0x40000400
 800475c:	40000800 	.word	0x40000800

08004760 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004760:	b480      	push	{r7}
 8004762:	b087      	sub	sp, #28
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6a1b      	ldr	r3, [r3, #32]
 800476e:	f023 0201 	bic.w	r2, r3, #1
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6a1b      	ldr	r3, [r3, #32]
 800477a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	699b      	ldr	r3, [r3, #24]
 8004786:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800478e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f023 0303 	bic.w	r3, r3, #3
 8004796:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	68fa      	ldr	r2, [r7, #12]
 800479e:	4313      	orrs	r3, r2
 80047a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	f023 0302 	bic.w	r3, r3, #2
 80047a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	697a      	ldr	r2, [r7, #20]
 80047b0:	4313      	orrs	r3, r2
 80047b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	4a1c      	ldr	r2, [pc, #112]	; (8004828 <TIM_OC1_SetConfig+0xc8>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d10c      	bne.n	80047d6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	f023 0308 	bic.w	r3, r3, #8
 80047c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	68db      	ldr	r3, [r3, #12]
 80047c8:	697a      	ldr	r2, [r7, #20]
 80047ca:	4313      	orrs	r3, r2
 80047cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	f023 0304 	bic.w	r3, r3, #4
 80047d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	4a13      	ldr	r2, [pc, #76]	; (8004828 <TIM_OC1_SetConfig+0xc8>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d111      	bne.n	8004802 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80047e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80047ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	695b      	ldr	r3, [r3, #20]
 80047f2:	693a      	ldr	r2, [r7, #16]
 80047f4:	4313      	orrs	r3, r2
 80047f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	699b      	ldr	r3, [r3, #24]
 80047fc:	693a      	ldr	r2, [r7, #16]
 80047fe:	4313      	orrs	r3, r2
 8004800:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	693a      	ldr	r2, [r7, #16]
 8004806:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	68fa      	ldr	r2, [r7, #12]
 800480c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	685a      	ldr	r2, [r3, #4]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	697a      	ldr	r2, [r7, #20]
 800481a:	621a      	str	r2, [r3, #32]
}
 800481c:	bf00      	nop
 800481e:	371c      	adds	r7, #28
 8004820:	46bd      	mov	sp, r7
 8004822:	bc80      	pop	{r7}
 8004824:	4770      	bx	lr
 8004826:	bf00      	nop
 8004828:	40012c00 	.word	0x40012c00

0800482c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800482c:	b480      	push	{r7}
 800482e:	b087      	sub	sp, #28
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
 8004834:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6a1b      	ldr	r3, [r3, #32]
 800483a:	f023 0210 	bic.w	r2, r3, #16
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6a1b      	ldr	r3, [r3, #32]
 8004846:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	699b      	ldr	r3, [r3, #24]
 8004852:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800485a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004862:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	021b      	lsls	r3, r3, #8
 800486a:	68fa      	ldr	r2, [r7, #12]
 800486c:	4313      	orrs	r3, r2
 800486e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	f023 0320 	bic.w	r3, r3, #32
 8004876:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	011b      	lsls	r3, r3, #4
 800487e:	697a      	ldr	r2, [r7, #20]
 8004880:	4313      	orrs	r3, r2
 8004882:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	4a1d      	ldr	r2, [pc, #116]	; (80048fc <TIM_OC2_SetConfig+0xd0>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d10d      	bne.n	80048a8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004892:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	68db      	ldr	r3, [r3, #12]
 8004898:	011b      	lsls	r3, r3, #4
 800489a:	697a      	ldr	r2, [r7, #20]
 800489c:	4313      	orrs	r3, r2
 800489e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80048a6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	4a14      	ldr	r2, [pc, #80]	; (80048fc <TIM_OC2_SetConfig+0xd0>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d113      	bne.n	80048d8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80048b0:	693b      	ldr	r3, [r7, #16]
 80048b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80048b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80048b8:	693b      	ldr	r3, [r7, #16]
 80048ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80048be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	695b      	ldr	r3, [r3, #20]
 80048c4:	009b      	lsls	r3, r3, #2
 80048c6:	693a      	ldr	r2, [r7, #16]
 80048c8:	4313      	orrs	r3, r2
 80048ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	699b      	ldr	r3, [r3, #24]
 80048d0:	009b      	lsls	r3, r3, #2
 80048d2:	693a      	ldr	r2, [r7, #16]
 80048d4:	4313      	orrs	r3, r2
 80048d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	693a      	ldr	r2, [r7, #16]
 80048dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	68fa      	ldr	r2, [r7, #12]
 80048e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	685a      	ldr	r2, [r3, #4]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	697a      	ldr	r2, [r7, #20]
 80048f0:	621a      	str	r2, [r3, #32]
}
 80048f2:	bf00      	nop
 80048f4:	371c      	adds	r7, #28
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bc80      	pop	{r7}
 80048fa:	4770      	bx	lr
 80048fc:	40012c00 	.word	0x40012c00

08004900 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004900:	b480      	push	{r7}
 8004902:	b087      	sub	sp, #28
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
 8004908:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6a1b      	ldr	r3, [r3, #32]
 800490e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6a1b      	ldr	r3, [r3, #32]
 800491a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	69db      	ldr	r3, [r3, #28]
 8004926:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800492e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	f023 0303 	bic.w	r3, r3, #3
 8004936:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	68fa      	ldr	r2, [r7, #12]
 800493e:	4313      	orrs	r3, r2
 8004940:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004948:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	021b      	lsls	r3, r3, #8
 8004950:	697a      	ldr	r2, [r7, #20]
 8004952:	4313      	orrs	r3, r2
 8004954:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4a1d      	ldr	r2, [pc, #116]	; (80049d0 <TIM_OC3_SetConfig+0xd0>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d10d      	bne.n	800497a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004964:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	68db      	ldr	r3, [r3, #12]
 800496a:	021b      	lsls	r3, r3, #8
 800496c:	697a      	ldr	r2, [r7, #20]
 800496e:	4313      	orrs	r3, r2
 8004970:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004978:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	4a14      	ldr	r2, [pc, #80]	; (80049d0 <TIM_OC3_SetConfig+0xd0>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d113      	bne.n	80049aa <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004988:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004990:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	695b      	ldr	r3, [r3, #20]
 8004996:	011b      	lsls	r3, r3, #4
 8004998:	693a      	ldr	r2, [r7, #16]
 800499a:	4313      	orrs	r3, r2
 800499c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	699b      	ldr	r3, [r3, #24]
 80049a2:	011b      	lsls	r3, r3, #4
 80049a4:	693a      	ldr	r2, [r7, #16]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	693a      	ldr	r2, [r7, #16]
 80049ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	68fa      	ldr	r2, [r7, #12]
 80049b4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	685a      	ldr	r2, [r3, #4]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	697a      	ldr	r2, [r7, #20]
 80049c2:	621a      	str	r2, [r3, #32]
}
 80049c4:	bf00      	nop
 80049c6:	371c      	adds	r7, #28
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bc80      	pop	{r7}
 80049cc:	4770      	bx	lr
 80049ce:	bf00      	nop
 80049d0:	40012c00 	.word	0x40012c00

080049d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80049d4:	b480      	push	{r7}
 80049d6:	b087      	sub	sp, #28
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6a1b      	ldr	r3, [r3, #32]
 80049e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6a1b      	ldr	r3, [r3, #32]
 80049ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	69db      	ldr	r3, [r3, #28]
 80049fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	021b      	lsls	r3, r3, #8
 8004a12:	68fa      	ldr	r2, [r7, #12]
 8004a14:	4313      	orrs	r3, r2
 8004a16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a1e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	031b      	lsls	r3, r3, #12
 8004a26:	693a      	ldr	r2, [r7, #16]
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	4a0f      	ldr	r2, [pc, #60]	; (8004a6c <TIM_OC4_SetConfig+0x98>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d109      	bne.n	8004a48 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004a3a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	695b      	ldr	r3, [r3, #20]
 8004a40:	019b      	lsls	r3, r3, #6
 8004a42:	697a      	ldr	r2, [r7, #20]
 8004a44:	4313      	orrs	r3, r2
 8004a46:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	697a      	ldr	r2, [r7, #20]
 8004a4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	68fa      	ldr	r2, [r7, #12]
 8004a52:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	685a      	ldr	r2, [r3, #4]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	693a      	ldr	r2, [r7, #16]
 8004a60:	621a      	str	r2, [r3, #32]
}
 8004a62:	bf00      	nop
 8004a64:	371c      	adds	r7, #28
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bc80      	pop	{r7}
 8004a6a:	4770      	bx	lr
 8004a6c:	40012c00 	.word	0x40012c00

08004a70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b085      	sub	sp, #20
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
 8004a78:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	d101      	bne.n	8004a88 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a84:	2302      	movs	r3, #2
 8004a86:	e046      	b.n	8004b16 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2202      	movs	r2, #2
 8004a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004aae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	68fa      	ldr	r2, [r7, #12]
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	68fa      	ldr	r2, [r7, #12]
 8004ac0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a16      	ldr	r2, [pc, #88]	; (8004b20 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d00e      	beq.n	8004aea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ad4:	d009      	beq.n	8004aea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a12      	ldr	r2, [pc, #72]	; (8004b24 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d004      	beq.n	8004aea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a10      	ldr	r2, [pc, #64]	; (8004b28 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d10c      	bne.n	8004b04 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004af0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	68ba      	ldr	r2, [r7, #8]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	68ba      	ldr	r2, [r7, #8]
 8004b02:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b14:	2300      	movs	r3, #0
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3714      	adds	r7, #20
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bc80      	pop	{r7}
 8004b1e:	4770      	bx	lr
 8004b20:	40012c00 	.word	0x40012c00
 8004b24:	40000400 	.word	0x40000400
 8004b28:	40000800 	.word	0x40000800

08004b2c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b083      	sub	sp, #12
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b34:	bf00      	nop
 8004b36:	370c      	adds	r7, #12
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bc80      	pop	{r7}
 8004b3c:	4770      	bx	lr

08004b3e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b3e:	b480      	push	{r7}
 8004b40:	b083      	sub	sp, #12
 8004b42:	af00      	add	r7, sp, #0
 8004b44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b46:	bf00      	nop
 8004b48:	370c      	adds	r7, #12
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bc80      	pop	{r7}
 8004b4e:	4770      	bx	lr

08004b50 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004b50:	b480      	push	{r7}
 8004b52:	b085      	sub	sp, #20
 8004b54:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b56:	f3ef 8305 	mrs	r3, IPSR
 8004b5a:	60bb      	str	r3, [r7, #8]
  return(result);
 8004b5c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d10f      	bne.n	8004b82 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b62:	f3ef 8310 	mrs	r3, PRIMASK
 8004b66:	607b      	str	r3, [r7, #4]
  return(result);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d109      	bne.n	8004b82 <osKernelInitialize+0x32>
 8004b6e:	4b10      	ldr	r3, [pc, #64]	; (8004bb0 <osKernelInitialize+0x60>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	2b02      	cmp	r3, #2
 8004b74:	d109      	bne.n	8004b8a <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004b76:	f3ef 8311 	mrs	r3, BASEPRI
 8004b7a:	603b      	str	r3, [r7, #0]
  return(result);
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d003      	beq.n	8004b8a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8004b82:	f06f 0305 	mvn.w	r3, #5
 8004b86:	60fb      	str	r3, [r7, #12]
 8004b88:	e00c      	b.n	8004ba4 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004b8a:	4b09      	ldr	r3, [pc, #36]	; (8004bb0 <osKernelInitialize+0x60>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d105      	bne.n	8004b9e <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8004b92:	4b07      	ldr	r3, [pc, #28]	; (8004bb0 <osKernelInitialize+0x60>)
 8004b94:	2201      	movs	r2, #1
 8004b96:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	60fb      	str	r3, [r7, #12]
 8004b9c:	e002      	b.n	8004ba4 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8004b9e:	f04f 33ff 	mov.w	r3, #4294967295
 8004ba2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004ba4:	68fb      	ldr	r3, [r7, #12]
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3714      	adds	r7, #20
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bc80      	pop	{r7}
 8004bae:	4770      	bx	lr
 8004bb0:	20000394 	.word	0x20000394

08004bb4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b084      	sub	sp, #16
 8004bb8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004bba:	f3ef 8305 	mrs	r3, IPSR
 8004bbe:	60bb      	str	r3, [r7, #8]
  return(result);
 8004bc0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d10f      	bne.n	8004be6 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bc6:	f3ef 8310 	mrs	r3, PRIMASK
 8004bca:	607b      	str	r3, [r7, #4]
  return(result);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d109      	bne.n	8004be6 <osKernelStart+0x32>
 8004bd2:	4b11      	ldr	r3, [pc, #68]	; (8004c18 <osKernelStart+0x64>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	2b02      	cmp	r3, #2
 8004bd8:	d109      	bne.n	8004bee <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004bda:	f3ef 8311 	mrs	r3, BASEPRI
 8004bde:	603b      	str	r3, [r7, #0]
  return(result);
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d003      	beq.n	8004bee <osKernelStart+0x3a>
    stat = osErrorISR;
 8004be6:	f06f 0305 	mvn.w	r3, #5
 8004bea:	60fb      	str	r3, [r7, #12]
 8004bec:	e00e      	b.n	8004c0c <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8004bee:	4b0a      	ldr	r3, [pc, #40]	; (8004c18 <osKernelStart+0x64>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	2b01      	cmp	r3, #1
 8004bf4:	d107      	bne.n	8004c06 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8004bf6:	4b08      	ldr	r3, [pc, #32]	; (8004c18 <osKernelStart+0x64>)
 8004bf8:	2202      	movs	r2, #2
 8004bfa:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8004bfc:	f001 f878 	bl	8005cf0 <vTaskStartScheduler>
      stat = osOK;
 8004c00:	2300      	movs	r3, #0
 8004c02:	60fb      	str	r3, [r7, #12]
 8004c04:	e002      	b.n	8004c0c <osKernelStart+0x58>
    } else {
      stat = osError;
 8004c06:	f04f 33ff 	mov.w	r3, #4294967295
 8004c0a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	3710      	adds	r7, #16
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}
 8004c16:	bf00      	nop
 8004c18:	20000394 	.word	0x20000394

08004c1c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b092      	sub	sp, #72	; 0x48
 8004c20:	af04      	add	r7, sp, #16
 8004c22:	60f8      	str	r0, [r7, #12]
 8004c24:	60b9      	str	r1, [r7, #8]
 8004c26:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c2c:	f3ef 8305 	mrs	r3, IPSR
 8004c30:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	f040 8094 	bne.w	8004d62 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c3a:	f3ef 8310 	mrs	r3, PRIMASK
 8004c3e:	623b      	str	r3, [r7, #32]
  return(result);
 8004c40:	6a3b      	ldr	r3, [r7, #32]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	f040 808d 	bne.w	8004d62 <osThreadNew+0x146>
 8004c48:	4b48      	ldr	r3, [pc, #288]	; (8004d6c <osThreadNew+0x150>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	2b02      	cmp	r3, #2
 8004c4e:	d106      	bne.n	8004c5e <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004c50:	f3ef 8311 	mrs	r3, BASEPRI
 8004c54:	61fb      	str	r3, [r7, #28]
  return(result);
 8004c56:	69fb      	ldr	r3, [r7, #28]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	f040 8082 	bne.w	8004d62 <osThreadNew+0x146>
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d07e      	beq.n	8004d62 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8004c64:	2380      	movs	r3, #128	; 0x80
 8004c66:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8004c68:	2318      	movs	r3, #24
 8004c6a:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8004c70:	f107 031b 	add.w	r3, r7, #27
 8004c74:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8004c76:	f04f 33ff 	mov.w	r3, #4294967295
 8004c7a:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d045      	beq.n	8004d0e <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d002      	beq.n	8004c90 <osThreadNew+0x74>
        name = attr->name;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	699b      	ldr	r3, [r3, #24]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d002      	beq.n	8004c9e <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	699b      	ldr	r3, [r3, #24]
 8004c9c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004c9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d008      	beq.n	8004cb6 <osThreadNew+0x9a>
 8004ca4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ca6:	2b38      	cmp	r3, #56	; 0x38
 8004ca8:	d805      	bhi.n	8004cb6 <osThreadNew+0x9a>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	f003 0301 	and.w	r3, r3, #1
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d001      	beq.n	8004cba <osThreadNew+0x9e>
        return (NULL);
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	e054      	b.n	8004d64 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	695b      	ldr	r3, [r3, #20]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d003      	beq.n	8004cca <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	695b      	ldr	r3, [r3, #20]
 8004cc6:	089b      	lsrs	r3, r3, #2
 8004cc8:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d00e      	beq.n	8004cf0 <osThreadNew+0xd4>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	68db      	ldr	r3, [r3, #12]
 8004cd6:	2b6b      	cmp	r3, #107	; 0x6b
 8004cd8:	d90a      	bls.n	8004cf0 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d006      	beq.n	8004cf0 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	695b      	ldr	r3, [r3, #20]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d002      	beq.n	8004cf0 <osThreadNew+0xd4>
        mem = 1;
 8004cea:	2301      	movs	r3, #1
 8004cec:	62bb      	str	r3, [r7, #40]	; 0x28
 8004cee:	e010      	b.n	8004d12 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d10c      	bne.n	8004d12 <osThreadNew+0xf6>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	68db      	ldr	r3, [r3, #12]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d108      	bne.n	8004d12 <osThreadNew+0xf6>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	691b      	ldr	r3, [r3, #16]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d104      	bne.n	8004d12 <osThreadNew+0xf6>
          mem = 0;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d0c:	e001      	b.n	8004d12 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8004d12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d110      	bne.n	8004d3a <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004d20:	9202      	str	r2, [sp, #8]
 8004d22:	9301      	str	r3, [sp, #4]
 8004d24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d26:	9300      	str	r3, [sp, #0]
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d2c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004d2e:	68f8      	ldr	r0, [r7, #12]
 8004d30:	f000 fe12 	bl	8005958 <xTaskCreateStatic>
 8004d34:	4603      	mov	r3, r0
 8004d36:	617b      	str	r3, [r7, #20]
 8004d38:	e013      	b.n	8004d62 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8004d3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d110      	bne.n	8004d62 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004d40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d42:	b29a      	uxth	r2, r3
 8004d44:	f107 0314 	add.w	r3, r7, #20
 8004d48:	9301      	str	r3, [sp, #4]
 8004d4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d4c:	9300      	str	r3, [sp, #0]
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004d52:	68f8      	ldr	r0, [r7, #12]
 8004d54:	f000 fe5c 	bl	8005a10 <xTaskCreate>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d001      	beq.n	8004d62 <osThreadNew+0x146>
          hTask = NULL;
 8004d5e:	2300      	movs	r3, #0
 8004d60:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004d62:	697b      	ldr	r3, [r7, #20]
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3738      	adds	r7, #56	; 0x38
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}
 8004d6c:	20000394 	.word	0x20000394

08004d70 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b086      	sub	sp, #24
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d78:	f3ef 8305 	mrs	r3, IPSR
 8004d7c:	613b      	str	r3, [r7, #16]
  return(result);
 8004d7e:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d10f      	bne.n	8004da4 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d84:	f3ef 8310 	mrs	r3, PRIMASK
 8004d88:	60fb      	str	r3, [r7, #12]
  return(result);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d109      	bne.n	8004da4 <osDelay+0x34>
 8004d90:	4b0d      	ldr	r3, [pc, #52]	; (8004dc8 <osDelay+0x58>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	2b02      	cmp	r3, #2
 8004d96:	d109      	bne.n	8004dac <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004d98:	f3ef 8311 	mrs	r3, BASEPRI
 8004d9c:	60bb      	str	r3, [r7, #8]
  return(result);
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d003      	beq.n	8004dac <osDelay+0x3c>
    stat = osErrorISR;
 8004da4:	f06f 0305 	mvn.w	r3, #5
 8004da8:	617b      	str	r3, [r7, #20]
 8004daa:	e007      	b.n	8004dbc <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8004dac:	2300      	movs	r3, #0
 8004dae:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d002      	beq.n	8004dbc <osDelay+0x4c>
      vTaskDelay(ticks);
 8004db6:	6878      	ldr	r0, [r7, #4]
 8004db8:	f000 ff66 	bl	8005c88 <vTaskDelay>
    }
  }

  return (stat);
 8004dbc:	697b      	ldr	r3, [r7, #20]
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3718      	adds	r7, #24
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}
 8004dc6:	bf00      	nop
 8004dc8:	20000394 	.word	0x20000394

08004dcc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004dcc:	b480      	push	{r7}
 8004dce:	b085      	sub	sp, #20
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	60f8      	str	r0, [r7, #12]
 8004dd4:	60b9      	str	r1, [r7, #8]
 8004dd6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	4a06      	ldr	r2, [pc, #24]	; (8004df4 <vApplicationGetIdleTaskMemory+0x28>)
 8004ddc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	4a05      	ldr	r2, [pc, #20]	; (8004df8 <vApplicationGetIdleTaskMemory+0x2c>)
 8004de2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2280      	movs	r2, #128	; 0x80
 8004de8:	601a      	str	r2, [r3, #0]
}
 8004dea:	bf00      	nop
 8004dec:	3714      	adds	r7, #20
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bc80      	pop	{r7}
 8004df2:	4770      	bx	lr
 8004df4:	20000398 	.word	0x20000398
 8004df8:	20000404 	.word	0x20000404

08004dfc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004dfc:	b480      	push	{r7}
 8004dfe:	b085      	sub	sp, #20
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	60f8      	str	r0, [r7, #12]
 8004e04:	60b9      	str	r1, [r7, #8]
 8004e06:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	4a07      	ldr	r2, [pc, #28]	; (8004e28 <vApplicationGetTimerTaskMemory+0x2c>)
 8004e0c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	4a06      	ldr	r2, [pc, #24]	; (8004e2c <vApplicationGetTimerTaskMemory+0x30>)
 8004e12:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004e1a:	601a      	str	r2, [r3, #0]
}
 8004e1c:	bf00      	nop
 8004e1e:	3714      	adds	r7, #20
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bc80      	pop	{r7}
 8004e24:	4770      	bx	lr
 8004e26:	bf00      	nop
 8004e28:	20000604 	.word	0x20000604
 8004e2c:	20000670 	.word	0x20000670

08004e30 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004e30:	b480      	push	{r7}
 8004e32:	b083      	sub	sp, #12
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	f103 0208 	add.w	r2, r3, #8
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	f04f 32ff 	mov.w	r2, #4294967295
 8004e48:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	f103 0208 	add.w	r2, r3, #8
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	f103 0208 	add.w	r2, r3, #8
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2200      	movs	r2, #0
 8004e62:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004e64:	bf00      	nop
 8004e66:	370c      	adds	r7, #12
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bc80      	pop	{r7}
 8004e6c:	4770      	bx	lr

08004e6e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004e6e:	b480      	push	{r7}
 8004e70:	b083      	sub	sp, #12
 8004e72:	af00      	add	r7, sp, #0
 8004e74:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004e7c:	bf00      	nop
 8004e7e:	370c      	adds	r7, #12
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bc80      	pop	{r7}
 8004e84:	4770      	bx	lr

08004e86 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e86:	b480      	push	{r7}
 8004e88:	b085      	sub	sp, #20
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	6078      	str	r0, [r7, #4]
 8004e8e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	68fa      	ldr	r2, [r7, #12]
 8004e9a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	689a      	ldr	r2, [r3, #8]
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	683a      	ldr	r2, [r7, #0]
 8004eaa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	683a      	ldr	r2, [r7, #0]
 8004eb0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	687a      	ldr	r2, [r7, #4]
 8004eb6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	1c5a      	adds	r2, r3, #1
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	601a      	str	r2, [r3, #0]
}
 8004ec2:	bf00      	nop
 8004ec4:	3714      	adds	r7, #20
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bc80      	pop	{r7}
 8004eca:	4770      	bx	lr

08004ecc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b085      	sub	sp, #20
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
 8004ed4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ee2:	d103      	bne.n	8004eec <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	691b      	ldr	r3, [r3, #16]
 8004ee8:	60fb      	str	r3, [r7, #12]
 8004eea:	e00c      	b.n	8004f06 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	3308      	adds	r3, #8
 8004ef0:	60fb      	str	r3, [r7, #12]
 8004ef2:	e002      	b.n	8004efa <vListInsert+0x2e>
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	60fb      	str	r3, [r7, #12]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	68ba      	ldr	r2, [r7, #8]
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d2f6      	bcs.n	8004ef4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	685a      	ldr	r2, [r3, #4]
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	683a      	ldr	r2, [r7, #0]
 8004f14:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	68fa      	ldr	r2, [r7, #12]
 8004f1a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	683a      	ldr	r2, [r7, #0]
 8004f20:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	687a      	ldr	r2, [r7, #4]
 8004f26:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	1c5a      	adds	r2, r3, #1
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	601a      	str	r2, [r3, #0]
}
 8004f32:	bf00      	nop
 8004f34:	3714      	adds	r7, #20
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bc80      	pop	{r7}
 8004f3a:	4770      	bx	lr

08004f3c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b085      	sub	sp, #20
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	691b      	ldr	r3, [r3, #16]
 8004f48:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	687a      	ldr	r2, [r7, #4]
 8004f50:	6892      	ldr	r2, [r2, #8]
 8004f52:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	689b      	ldr	r3, [r3, #8]
 8004f58:	687a      	ldr	r2, [r7, #4]
 8004f5a:	6852      	ldr	r2, [r2, #4]
 8004f5c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	687a      	ldr	r2, [r7, #4]
 8004f64:	429a      	cmp	r2, r3
 8004f66:	d103      	bne.n	8004f70 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	689a      	ldr	r2, [r3, #8]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2200      	movs	r2, #0
 8004f74:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	1e5a      	subs	r2, r3, #1
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	3714      	adds	r7, #20
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bc80      	pop	{r7}
 8004f8c:	4770      	bx	lr
	...

08004f90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b084      	sub	sp, #16
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
 8004f98:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d10a      	bne.n	8004fba <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004fa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fa8:	f383 8811 	msr	BASEPRI, r3
 8004fac:	f3bf 8f6f 	isb	sy
 8004fb0:	f3bf 8f4f 	dsb	sy
 8004fb4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004fb6:	bf00      	nop
 8004fb8:	e7fe      	b.n	8004fb8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004fba:	f001 ffc7 	bl	8006f4c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fc6:	68f9      	ldr	r1, [r7, #12]
 8004fc8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004fca:	fb01 f303 	mul.w	r3, r1, r3
 8004fce:	441a      	add	r2, r3
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681a      	ldr	r2, [r3, #0]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fea:	3b01      	subs	r3, #1
 8004fec:	68f9      	ldr	r1, [r7, #12]
 8004fee:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004ff0:	fb01 f303 	mul.w	r3, r1, r3
 8004ff4:	441a      	add	r2, r3
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	22ff      	movs	r2, #255	; 0xff
 8004ffe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	22ff      	movs	r2, #255	; 0xff
 8005006:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d114      	bne.n	800503a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	691b      	ldr	r3, [r3, #16]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d01a      	beq.n	800504e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	3310      	adds	r3, #16
 800501c:	4618      	mov	r0, r3
 800501e:	f001 f8f1 	bl	8006204 <xTaskRemoveFromEventList>
 8005022:	4603      	mov	r3, r0
 8005024:	2b00      	cmp	r3, #0
 8005026:	d012      	beq.n	800504e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005028:	4b0c      	ldr	r3, [pc, #48]	; (800505c <xQueueGenericReset+0xcc>)
 800502a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800502e:	601a      	str	r2, [r3, #0]
 8005030:	f3bf 8f4f 	dsb	sy
 8005034:	f3bf 8f6f 	isb	sy
 8005038:	e009      	b.n	800504e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	3310      	adds	r3, #16
 800503e:	4618      	mov	r0, r3
 8005040:	f7ff fef6 	bl	8004e30 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	3324      	adds	r3, #36	; 0x24
 8005048:	4618      	mov	r0, r3
 800504a:	f7ff fef1 	bl	8004e30 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800504e:	f001 ffad 	bl	8006fac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005052:	2301      	movs	r3, #1
}
 8005054:	4618      	mov	r0, r3
 8005056:	3710      	adds	r7, #16
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}
 800505c:	e000ed04 	.word	0xe000ed04

08005060 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005060:	b580      	push	{r7, lr}
 8005062:	b08e      	sub	sp, #56	; 0x38
 8005064:	af02      	add	r7, sp, #8
 8005066:	60f8      	str	r0, [r7, #12]
 8005068:	60b9      	str	r1, [r7, #8]
 800506a:	607a      	str	r2, [r7, #4]
 800506c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d10a      	bne.n	800508a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005078:	f383 8811 	msr	BASEPRI, r3
 800507c:	f3bf 8f6f 	isb	sy
 8005080:	f3bf 8f4f 	dsb	sy
 8005084:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005086:	bf00      	nop
 8005088:	e7fe      	b.n	8005088 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d10a      	bne.n	80050a6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005090:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005094:	f383 8811 	msr	BASEPRI, r3
 8005098:	f3bf 8f6f 	isb	sy
 800509c:	f3bf 8f4f 	dsb	sy
 80050a0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80050a2:	bf00      	nop
 80050a4:	e7fe      	b.n	80050a4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d002      	beq.n	80050b2 <xQueueGenericCreateStatic+0x52>
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d001      	beq.n	80050b6 <xQueueGenericCreateStatic+0x56>
 80050b2:	2301      	movs	r3, #1
 80050b4:	e000      	b.n	80050b8 <xQueueGenericCreateStatic+0x58>
 80050b6:	2300      	movs	r3, #0
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d10a      	bne.n	80050d2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80050bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050c0:	f383 8811 	msr	BASEPRI, r3
 80050c4:	f3bf 8f6f 	isb	sy
 80050c8:	f3bf 8f4f 	dsb	sy
 80050cc:	623b      	str	r3, [r7, #32]
}
 80050ce:	bf00      	nop
 80050d0:	e7fe      	b.n	80050d0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d102      	bne.n	80050de <xQueueGenericCreateStatic+0x7e>
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d101      	bne.n	80050e2 <xQueueGenericCreateStatic+0x82>
 80050de:	2301      	movs	r3, #1
 80050e0:	e000      	b.n	80050e4 <xQueueGenericCreateStatic+0x84>
 80050e2:	2300      	movs	r3, #0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d10a      	bne.n	80050fe <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80050e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050ec:	f383 8811 	msr	BASEPRI, r3
 80050f0:	f3bf 8f6f 	isb	sy
 80050f4:	f3bf 8f4f 	dsb	sy
 80050f8:	61fb      	str	r3, [r7, #28]
}
 80050fa:	bf00      	nop
 80050fc:	e7fe      	b.n	80050fc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80050fe:	2350      	movs	r3, #80	; 0x50
 8005100:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	2b50      	cmp	r3, #80	; 0x50
 8005106:	d00a      	beq.n	800511e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005108:	f04f 0350 	mov.w	r3, #80	; 0x50
 800510c:	f383 8811 	msr	BASEPRI, r3
 8005110:	f3bf 8f6f 	isb	sy
 8005114:	f3bf 8f4f 	dsb	sy
 8005118:	61bb      	str	r3, [r7, #24]
}
 800511a:	bf00      	nop
 800511c:	e7fe      	b.n	800511c <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005122:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005124:	2b00      	cmp	r3, #0
 8005126:	d00d      	beq.n	8005144 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005128:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800512a:	2201      	movs	r2, #1
 800512c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005130:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005134:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005136:	9300      	str	r3, [sp, #0]
 8005138:	4613      	mov	r3, r2
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	68b9      	ldr	r1, [r7, #8]
 800513e:	68f8      	ldr	r0, [r7, #12]
 8005140:	f000 f805 	bl	800514e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8005144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005146:	4618      	mov	r0, r3
 8005148:	3730      	adds	r7, #48	; 0x30
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}

0800514e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800514e:	b580      	push	{r7, lr}
 8005150:	b084      	sub	sp, #16
 8005152:	af00      	add	r7, sp, #0
 8005154:	60f8      	str	r0, [r7, #12]
 8005156:	60b9      	str	r1, [r7, #8]
 8005158:	607a      	str	r2, [r7, #4]
 800515a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d103      	bne.n	800516a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005162:	69bb      	ldr	r3, [r7, #24]
 8005164:	69ba      	ldr	r2, [r7, #24]
 8005166:	601a      	str	r2, [r3, #0]
 8005168:	e002      	b.n	8005170 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800516a:	69bb      	ldr	r3, [r7, #24]
 800516c:	687a      	ldr	r2, [r7, #4]
 800516e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005170:	69bb      	ldr	r3, [r7, #24]
 8005172:	68fa      	ldr	r2, [r7, #12]
 8005174:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005176:	69bb      	ldr	r3, [r7, #24]
 8005178:	68ba      	ldr	r2, [r7, #8]
 800517a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800517c:	2101      	movs	r1, #1
 800517e:	69b8      	ldr	r0, [r7, #24]
 8005180:	f7ff ff06 	bl	8004f90 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005184:	69bb      	ldr	r3, [r7, #24]
 8005186:	78fa      	ldrb	r2, [r7, #3]
 8005188:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800518c:	bf00      	nop
 800518e:	3710      	adds	r7, #16
 8005190:	46bd      	mov	sp, r7
 8005192:	bd80      	pop	{r7, pc}

08005194 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b08e      	sub	sp, #56	; 0x38
 8005198:	af00      	add	r7, sp, #0
 800519a:	60f8      	str	r0, [r7, #12]
 800519c:	60b9      	str	r1, [r7, #8]
 800519e:	607a      	str	r2, [r7, #4]
 80051a0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80051a2:	2300      	movs	r3, #0
 80051a4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80051aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d10a      	bne.n	80051c6 <xQueueGenericSend+0x32>
	__asm volatile
 80051b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051b4:	f383 8811 	msr	BASEPRI, r3
 80051b8:	f3bf 8f6f 	isb	sy
 80051bc:	f3bf 8f4f 	dsb	sy
 80051c0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80051c2:	bf00      	nop
 80051c4:	e7fe      	b.n	80051c4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d103      	bne.n	80051d4 <xQueueGenericSend+0x40>
 80051cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d101      	bne.n	80051d8 <xQueueGenericSend+0x44>
 80051d4:	2301      	movs	r3, #1
 80051d6:	e000      	b.n	80051da <xQueueGenericSend+0x46>
 80051d8:	2300      	movs	r3, #0
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d10a      	bne.n	80051f4 <xQueueGenericSend+0x60>
	__asm volatile
 80051de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051e2:	f383 8811 	msr	BASEPRI, r3
 80051e6:	f3bf 8f6f 	isb	sy
 80051ea:	f3bf 8f4f 	dsb	sy
 80051ee:	627b      	str	r3, [r7, #36]	; 0x24
}
 80051f0:	bf00      	nop
 80051f2:	e7fe      	b.n	80051f2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	2b02      	cmp	r3, #2
 80051f8:	d103      	bne.n	8005202 <xQueueGenericSend+0x6e>
 80051fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051fe:	2b01      	cmp	r3, #1
 8005200:	d101      	bne.n	8005206 <xQueueGenericSend+0x72>
 8005202:	2301      	movs	r3, #1
 8005204:	e000      	b.n	8005208 <xQueueGenericSend+0x74>
 8005206:	2300      	movs	r3, #0
 8005208:	2b00      	cmp	r3, #0
 800520a:	d10a      	bne.n	8005222 <xQueueGenericSend+0x8e>
	__asm volatile
 800520c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005210:	f383 8811 	msr	BASEPRI, r3
 8005214:	f3bf 8f6f 	isb	sy
 8005218:	f3bf 8f4f 	dsb	sy
 800521c:	623b      	str	r3, [r7, #32]
}
 800521e:	bf00      	nop
 8005220:	e7fe      	b.n	8005220 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005222:	f001 f9b1 	bl	8006588 <xTaskGetSchedulerState>
 8005226:	4603      	mov	r3, r0
 8005228:	2b00      	cmp	r3, #0
 800522a:	d102      	bne.n	8005232 <xQueueGenericSend+0x9e>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d101      	bne.n	8005236 <xQueueGenericSend+0xa2>
 8005232:	2301      	movs	r3, #1
 8005234:	e000      	b.n	8005238 <xQueueGenericSend+0xa4>
 8005236:	2300      	movs	r3, #0
 8005238:	2b00      	cmp	r3, #0
 800523a:	d10a      	bne.n	8005252 <xQueueGenericSend+0xbe>
	__asm volatile
 800523c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005240:	f383 8811 	msr	BASEPRI, r3
 8005244:	f3bf 8f6f 	isb	sy
 8005248:	f3bf 8f4f 	dsb	sy
 800524c:	61fb      	str	r3, [r7, #28]
}
 800524e:	bf00      	nop
 8005250:	e7fe      	b.n	8005250 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005252:	f001 fe7b 	bl	8006f4c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005256:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005258:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800525a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800525c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800525e:	429a      	cmp	r2, r3
 8005260:	d302      	bcc.n	8005268 <xQueueGenericSend+0xd4>
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	2b02      	cmp	r3, #2
 8005266:	d129      	bne.n	80052bc <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005268:	683a      	ldr	r2, [r7, #0]
 800526a:	68b9      	ldr	r1, [r7, #8]
 800526c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800526e:	f000 fa07 	bl	8005680 <prvCopyDataToQueue>
 8005272:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005274:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005278:	2b00      	cmp	r3, #0
 800527a:	d010      	beq.n	800529e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800527c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800527e:	3324      	adds	r3, #36	; 0x24
 8005280:	4618      	mov	r0, r3
 8005282:	f000 ffbf 	bl	8006204 <xTaskRemoveFromEventList>
 8005286:	4603      	mov	r3, r0
 8005288:	2b00      	cmp	r3, #0
 800528a:	d013      	beq.n	80052b4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800528c:	4b3f      	ldr	r3, [pc, #252]	; (800538c <xQueueGenericSend+0x1f8>)
 800528e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005292:	601a      	str	r2, [r3, #0]
 8005294:	f3bf 8f4f 	dsb	sy
 8005298:	f3bf 8f6f 	isb	sy
 800529c:	e00a      	b.n	80052b4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800529e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d007      	beq.n	80052b4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80052a4:	4b39      	ldr	r3, [pc, #228]	; (800538c <xQueueGenericSend+0x1f8>)
 80052a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80052aa:	601a      	str	r2, [r3, #0]
 80052ac:	f3bf 8f4f 	dsb	sy
 80052b0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80052b4:	f001 fe7a 	bl	8006fac <vPortExitCritical>
				return pdPASS;
 80052b8:	2301      	movs	r3, #1
 80052ba:	e063      	b.n	8005384 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d103      	bne.n	80052ca <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80052c2:	f001 fe73 	bl	8006fac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80052c6:	2300      	movs	r3, #0
 80052c8:	e05c      	b.n	8005384 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80052ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d106      	bne.n	80052de <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80052d0:	f107 0314 	add.w	r3, r7, #20
 80052d4:	4618      	mov	r0, r3
 80052d6:	f000 fff9 	bl	80062cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80052da:	2301      	movs	r3, #1
 80052dc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80052de:	f001 fe65 	bl	8006fac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80052e2:	f000 fd6b 	bl	8005dbc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80052e6:	f001 fe31 	bl	8006f4c <vPortEnterCritical>
 80052ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052ec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80052f0:	b25b      	sxtb	r3, r3
 80052f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052f6:	d103      	bne.n	8005300 <xQueueGenericSend+0x16c>
 80052f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052fa:	2200      	movs	r2, #0
 80052fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005302:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005306:	b25b      	sxtb	r3, r3
 8005308:	f1b3 3fff 	cmp.w	r3, #4294967295
 800530c:	d103      	bne.n	8005316 <xQueueGenericSend+0x182>
 800530e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005310:	2200      	movs	r2, #0
 8005312:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005316:	f001 fe49 	bl	8006fac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800531a:	1d3a      	adds	r2, r7, #4
 800531c:	f107 0314 	add.w	r3, r7, #20
 8005320:	4611      	mov	r1, r2
 8005322:	4618      	mov	r0, r3
 8005324:	f000 ffe8 	bl	80062f8 <xTaskCheckForTimeOut>
 8005328:	4603      	mov	r3, r0
 800532a:	2b00      	cmp	r3, #0
 800532c:	d124      	bne.n	8005378 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800532e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005330:	f000 fa9e 	bl	8005870 <prvIsQueueFull>
 8005334:	4603      	mov	r3, r0
 8005336:	2b00      	cmp	r3, #0
 8005338:	d018      	beq.n	800536c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800533a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800533c:	3310      	adds	r3, #16
 800533e:	687a      	ldr	r2, [r7, #4]
 8005340:	4611      	mov	r1, r2
 8005342:	4618      	mov	r0, r3
 8005344:	f000 ff0e 	bl	8006164 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005348:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800534a:	f000 fa29 	bl	80057a0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800534e:	f000 fd43 	bl	8005dd8 <xTaskResumeAll>
 8005352:	4603      	mov	r3, r0
 8005354:	2b00      	cmp	r3, #0
 8005356:	f47f af7c 	bne.w	8005252 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800535a:	4b0c      	ldr	r3, [pc, #48]	; (800538c <xQueueGenericSend+0x1f8>)
 800535c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005360:	601a      	str	r2, [r3, #0]
 8005362:	f3bf 8f4f 	dsb	sy
 8005366:	f3bf 8f6f 	isb	sy
 800536a:	e772      	b.n	8005252 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800536c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800536e:	f000 fa17 	bl	80057a0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005372:	f000 fd31 	bl	8005dd8 <xTaskResumeAll>
 8005376:	e76c      	b.n	8005252 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005378:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800537a:	f000 fa11 	bl	80057a0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800537e:	f000 fd2b 	bl	8005dd8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005382:	2300      	movs	r3, #0
		}
	}
}
 8005384:	4618      	mov	r0, r3
 8005386:	3738      	adds	r7, #56	; 0x38
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}
 800538c:	e000ed04 	.word	0xe000ed04

08005390 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b08e      	sub	sp, #56	; 0x38
 8005394:	af00      	add	r7, sp, #0
 8005396:	60f8      	str	r0, [r7, #12]
 8005398:	60b9      	str	r1, [r7, #8]
 800539a:	607a      	str	r2, [r7, #4]
 800539c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80053a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d10a      	bne.n	80053be <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80053a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053ac:	f383 8811 	msr	BASEPRI, r3
 80053b0:	f3bf 8f6f 	isb	sy
 80053b4:	f3bf 8f4f 	dsb	sy
 80053b8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80053ba:	bf00      	nop
 80053bc:	e7fe      	b.n	80053bc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d103      	bne.n	80053cc <xQueueGenericSendFromISR+0x3c>
 80053c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d101      	bne.n	80053d0 <xQueueGenericSendFromISR+0x40>
 80053cc:	2301      	movs	r3, #1
 80053ce:	e000      	b.n	80053d2 <xQueueGenericSendFromISR+0x42>
 80053d0:	2300      	movs	r3, #0
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d10a      	bne.n	80053ec <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80053d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053da:	f383 8811 	msr	BASEPRI, r3
 80053de:	f3bf 8f6f 	isb	sy
 80053e2:	f3bf 8f4f 	dsb	sy
 80053e6:	623b      	str	r3, [r7, #32]
}
 80053e8:	bf00      	nop
 80053ea:	e7fe      	b.n	80053ea <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	2b02      	cmp	r3, #2
 80053f0:	d103      	bne.n	80053fa <xQueueGenericSendFromISR+0x6a>
 80053f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d101      	bne.n	80053fe <xQueueGenericSendFromISR+0x6e>
 80053fa:	2301      	movs	r3, #1
 80053fc:	e000      	b.n	8005400 <xQueueGenericSendFromISR+0x70>
 80053fe:	2300      	movs	r3, #0
 8005400:	2b00      	cmp	r3, #0
 8005402:	d10a      	bne.n	800541a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8005404:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005408:	f383 8811 	msr	BASEPRI, r3
 800540c:	f3bf 8f6f 	isb	sy
 8005410:	f3bf 8f4f 	dsb	sy
 8005414:	61fb      	str	r3, [r7, #28]
}
 8005416:	bf00      	nop
 8005418:	e7fe      	b.n	8005418 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800541a:	f001 fe59 	bl	80070d0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800541e:	f3ef 8211 	mrs	r2, BASEPRI
 8005422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005426:	f383 8811 	msr	BASEPRI, r3
 800542a:	f3bf 8f6f 	isb	sy
 800542e:	f3bf 8f4f 	dsb	sy
 8005432:	61ba      	str	r2, [r7, #24]
 8005434:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005436:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005438:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800543a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800543c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800543e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005440:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005442:	429a      	cmp	r2, r3
 8005444:	d302      	bcc.n	800544c <xQueueGenericSendFromISR+0xbc>
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	2b02      	cmp	r3, #2
 800544a:	d12c      	bne.n	80054a6 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800544c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800544e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005452:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005456:	683a      	ldr	r2, [r7, #0]
 8005458:	68b9      	ldr	r1, [r7, #8]
 800545a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800545c:	f000 f910 	bl	8005680 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005460:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8005464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005468:	d112      	bne.n	8005490 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800546a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800546c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800546e:	2b00      	cmp	r3, #0
 8005470:	d016      	beq.n	80054a0 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005472:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005474:	3324      	adds	r3, #36	; 0x24
 8005476:	4618      	mov	r0, r3
 8005478:	f000 fec4 	bl	8006204 <xTaskRemoveFromEventList>
 800547c:	4603      	mov	r3, r0
 800547e:	2b00      	cmp	r3, #0
 8005480:	d00e      	beq.n	80054a0 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d00b      	beq.n	80054a0 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2201      	movs	r2, #1
 800548c:	601a      	str	r2, [r3, #0]
 800548e:	e007      	b.n	80054a0 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005490:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005494:	3301      	adds	r3, #1
 8005496:	b2db      	uxtb	r3, r3
 8005498:	b25a      	sxtb	r2, r3
 800549a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800549c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80054a0:	2301      	movs	r3, #1
 80054a2:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80054a4:	e001      	b.n	80054aa <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80054a6:	2300      	movs	r3, #0
 80054a8:	637b      	str	r3, [r7, #52]	; 0x34
 80054aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054ac:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80054b4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80054b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80054b8:	4618      	mov	r0, r3
 80054ba:	3738      	adds	r7, #56	; 0x38
 80054bc:	46bd      	mov	sp, r7
 80054be:	bd80      	pop	{r7, pc}

080054c0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b08c      	sub	sp, #48	; 0x30
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	60f8      	str	r0, [r7, #12]
 80054c8:	60b9      	str	r1, [r7, #8]
 80054ca:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80054cc:	2300      	movs	r3, #0
 80054ce:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80054d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d10a      	bne.n	80054f0 <xQueueReceive+0x30>
	__asm volatile
 80054da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054de:	f383 8811 	msr	BASEPRI, r3
 80054e2:	f3bf 8f6f 	isb	sy
 80054e6:	f3bf 8f4f 	dsb	sy
 80054ea:	623b      	str	r3, [r7, #32]
}
 80054ec:	bf00      	nop
 80054ee:	e7fe      	b.n	80054ee <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d103      	bne.n	80054fe <xQueueReceive+0x3e>
 80054f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d101      	bne.n	8005502 <xQueueReceive+0x42>
 80054fe:	2301      	movs	r3, #1
 8005500:	e000      	b.n	8005504 <xQueueReceive+0x44>
 8005502:	2300      	movs	r3, #0
 8005504:	2b00      	cmp	r3, #0
 8005506:	d10a      	bne.n	800551e <xQueueReceive+0x5e>
	__asm volatile
 8005508:	f04f 0350 	mov.w	r3, #80	; 0x50
 800550c:	f383 8811 	msr	BASEPRI, r3
 8005510:	f3bf 8f6f 	isb	sy
 8005514:	f3bf 8f4f 	dsb	sy
 8005518:	61fb      	str	r3, [r7, #28]
}
 800551a:	bf00      	nop
 800551c:	e7fe      	b.n	800551c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800551e:	f001 f833 	bl	8006588 <xTaskGetSchedulerState>
 8005522:	4603      	mov	r3, r0
 8005524:	2b00      	cmp	r3, #0
 8005526:	d102      	bne.n	800552e <xQueueReceive+0x6e>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d101      	bne.n	8005532 <xQueueReceive+0x72>
 800552e:	2301      	movs	r3, #1
 8005530:	e000      	b.n	8005534 <xQueueReceive+0x74>
 8005532:	2300      	movs	r3, #0
 8005534:	2b00      	cmp	r3, #0
 8005536:	d10a      	bne.n	800554e <xQueueReceive+0x8e>
	__asm volatile
 8005538:	f04f 0350 	mov.w	r3, #80	; 0x50
 800553c:	f383 8811 	msr	BASEPRI, r3
 8005540:	f3bf 8f6f 	isb	sy
 8005544:	f3bf 8f4f 	dsb	sy
 8005548:	61bb      	str	r3, [r7, #24]
}
 800554a:	bf00      	nop
 800554c:	e7fe      	b.n	800554c <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800554e:	f001 fcfd 	bl	8006f4c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005556:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800555a:	2b00      	cmp	r3, #0
 800555c:	d01f      	beq.n	800559e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800555e:	68b9      	ldr	r1, [r7, #8]
 8005560:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005562:	f000 f8f7 	bl	8005754 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005568:	1e5a      	subs	r2, r3, #1
 800556a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800556c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800556e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005570:	691b      	ldr	r3, [r3, #16]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d00f      	beq.n	8005596 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005578:	3310      	adds	r3, #16
 800557a:	4618      	mov	r0, r3
 800557c:	f000 fe42 	bl	8006204 <xTaskRemoveFromEventList>
 8005580:	4603      	mov	r3, r0
 8005582:	2b00      	cmp	r3, #0
 8005584:	d007      	beq.n	8005596 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005586:	4b3d      	ldr	r3, [pc, #244]	; (800567c <xQueueReceive+0x1bc>)
 8005588:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800558c:	601a      	str	r2, [r3, #0]
 800558e:	f3bf 8f4f 	dsb	sy
 8005592:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005596:	f001 fd09 	bl	8006fac <vPortExitCritical>
				return pdPASS;
 800559a:	2301      	movs	r3, #1
 800559c:	e069      	b.n	8005672 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d103      	bne.n	80055ac <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80055a4:	f001 fd02 	bl	8006fac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80055a8:	2300      	movs	r3, #0
 80055aa:	e062      	b.n	8005672 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80055ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d106      	bne.n	80055c0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80055b2:	f107 0310 	add.w	r3, r7, #16
 80055b6:	4618      	mov	r0, r3
 80055b8:	f000 fe88 	bl	80062cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80055bc:	2301      	movs	r3, #1
 80055be:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80055c0:	f001 fcf4 	bl	8006fac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80055c4:	f000 fbfa 	bl	8005dbc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80055c8:	f001 fcc0 	bl	8006f4c <vPortEnterCritical>
 80055cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055ce:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80055d2:	b25b      	sxtb	r3, r3
 80055d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055d8:	d103      	bne.n	80055e2 <xQueueReceive+0x122>
 80055da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055dc:	2200      	movs	r2, #0
 80055de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055e4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80055e8:	b25b      	sxtb	r3, r3
 80055ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055ee:	d103      	bne.n	80055f8 <xQueueReceive+0x138>
 80055f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055f2:	2200      	movs	r2, #0
 80055f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80055f8:	f001 fcd8 	bl	8006fac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80055fc:	1d3a      	adds	r2, r7, #4
 80055fe:	f107 0310 	add.w	r3, r7, #16
 8005602:	4611      	mov	r1, r2
 8005604:	4618      	mov	r0, r3
 8005606:	f000 fe77 	bl	80062f8 <xTaskCheckForTimeOut>
 800560a:	4603      	mov	r3, r0
 800560c:	2b00      	cmp	r3, #0
 800560e:	d123      	bne.n	8005658 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005610:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005612:	f000 f917 	bl	8005844 <prvIsQueueEmpty>
 8005616:	4603      	mov	r3, r0
 8005618:	2b00      	cmp	r3, #0
 800561a:	d017      	beq.n	800564c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800561c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800561e:	3324      	adds	r3, #36	; 0x24
 8005620:	687a      	ldr	r2, [r7, #4]
 8005622:	4611      	mov	r1, r2
 8005624:	4618      	mov	r0, r3
 8005626:	f000 fd9d 	bl	8006164 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800562a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800562c:	f000 f8b8 	bl	80057a0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005630:	f000 fbd2 	bl	8005dd8 <xTaskResumeAll>
 8005634:	4603      	mov	r3, r0
 8005636:	2b00      	cmp	r3, #0
 8005638:	d189      	bne.n	800554e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800563a:	4b10      	ldr	r3, [pc, #64]	; (800567c <xQueueReceive+0x1bc>)
 800563c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005640:	601a      	str	r2, [r3, #0]
 8005642:	f3bf 8f4f 	dsb	sy
 8005646:	f3bf 8f6f 	isb	sy
 800564a:	e780      	b.n	800554e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800564c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800564e:	f000 f8a7 	bl	80057a0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005652:	f000 fbc1 	bl	8005dd8 <xTaskResumeAll>
 8005656:	e77a      	b.n	800554e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005658:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800565a:	f000 f8a1 	bl	80057a0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800565e:	f000 fbbb 	bl	8005dd8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005662:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005664:	f000 f8ee 	bl	8005844 <prvIsQueueEmpty>
 8005668:	4603      	mov	r3, r0
 800566a:	2b00      	cmp	r3, #0
 800566c:	f43f af6f 	beq.w	800554e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005670:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005672:	4618      	mov	r0, r3
 8005674:	3730      	adds	r7, #48	; 0x30
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop
 800567c:	e000ed04 	.word	0xe000ed04

08005680 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b086      	sub	sp, #24
 8005684:	af00      	add	r7, sp, #0
 8005686:	60f8      	str	r0, [r7, #12]
 8005688:	60b9      	str	r1, [r7, #8]
 800568a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800568c:	2300      	movs	r3, #0
 800568e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005694:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800569a:	2b00      	cmp	r3, #0
 800569c:	d10d      	bne.n	80056ba <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d14d      	bne.n	8005742 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	4618      	mov	r0, r3
 80056ac:	f000 ff8a 	bl	80065c4 <xTaskPriorityDisinherit>
 80056b0:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2200      	movs	r2, #0
 80056b6:	605a      	str	r2, [r3, #4]
 80056b8:	e043      	b.n	8005742 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d119      	bne.n	80056f4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	6898      	ldr	r0, [r3, #8]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056c8:	461a      	mov	r2, r3
 80056ca:	68b9      	ldr	r1, [r7, #8]
 80056cc:	f001 fd9c 	bl	8007208 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	689a      	ldr	r2, [r3, #8]
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d8:	441a      	add	r2, r3
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	689a      	ldr	r2, [r3, #8]
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	429a      	cmp	r2, r3
 80056e8:	d32b      	bcc.n	8005742 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	609a      	str	r2, [r3, #8]
 80056f2:	e026      	b.n	8005742 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	68d8      	ldr	r0, [r3, #12]
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056fc:	461a      	mov	r2, r3
 80056fe:	68b9      	ldr	r1, [r7, #8]
 8005700:	f001 fd82 	bl	8007208 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	68da      	ldr	r2, [r3, #12]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800570c:	425b      	negs	r3, r3
 800570e:	441a      	add	r2, r3
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	68da      	ldr	r2, [r3, #12]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	429a      	cmp	r2, r3
 800571e:	d207      	bcs.n	8005730 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	685a      	ldr	r2, [r3, #4]
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005728:	425b      	negs	r3, r3
 800572a:	441a      	add	r2, r3
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2b02      	cmp	r3, #2
 8005734:	d105      	bne.n	8005742 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d002      	beq.n	8005742 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	3b01      	subs	r3, #1
 8005740:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	1c5a      	adds	r2, r3, #1
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800574a:	697b      	ldr	r3, [r7, #20]
}
 800574c:	4618      	mov	r0, r3
 800574e:	3718      	adds	r7, #24
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}

08005754 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b082      	sub	sp, #8
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
 800575c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005762:	2b00      	cmp	r3, #0
 8005764:	d018      	beq.n	8005798 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	68da      	ldr	r2, [r3, #12]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800576e:	441a      	add	r2, r3
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	68da      	ldr	r2, [r3, #12]
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	429a      	cmp	r2, r3
 800577e:	d303      	bcc.n	8005788 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	68d9      	ldr	r1, [r3, #12]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005790:	461a      	mov	r2, r3
 8005792:	6838      	ldr	r0, [r7, #0]
 8005794:	f001 fd38 	bl	8007208 <memcpy>
	}
}
 8005798:	bf00      	nop
 800579a:	3708      	adds	r7, #8
 800579c:	46bd      	mov	sp, r7
 800579e:	bd80      	pop	{r7, pc}

080057a0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b084      	sub	sp, #16
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80057a8:	f001 fbd0 	bl	8006f4c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80057b2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80057b4:	e011      	b.n	80057da <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d012      	beq.n	80057e4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	3324      	adds	r3, #36	; 0x24
 80057c2:	4618      	mov	r0, r3
 80057c4:	f000 fd1e 	bl	8006204 <xTaskRemoveFromEventList>
 80057c8:	4603      	mov	r3, r0
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d001      	beq.n	80057d2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80057ce:	f000 fdf5 	bl	80063bc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80057d2:	7bfb      	ldrb	r3, [r7, #15]
 80057d4:	3b01      	subs	r3, #1
 80057d6:	b2db      	uxtb	r3, r3
 80057d8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80057da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	dce9      	bgt.n	80057b6 <prvUnlockQueue+0x16>
 80057e2:	e000      	b.n	80057e6 <prvUnlockQueue+0x46>
					break;
 80057e4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	22ff      	movs	r2, #255	; 0xff
 80057ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80057ee:	f001 fbdd 	bl	8006fac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80057f2:	f001 fbab 	bl	8006f4c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80057fc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80057fe:	e011      	b.n	8005824 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	691b      	ldr	r3, [r3, #16]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d012      	beq.n	800582e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	3310      	adds	r3, #16
 800580c:	4618      	mov	r0, r3
 800580e:	f000 fcf9 	bl	8006204 <xTaskRemoveFromEventList>
 8005812:	4603      	mov	r3, r0
 8005814:	2b00      	cmp	r3, #0
 8005816:	d001      	beq.n	800581c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005818:	f000 fdd0 	bl	80063bc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800581c:	7bbb      	ldrb	r3, [r7, #14]
 800581e:	3b01      	subs	r3, #1
 8005820:	b2db      	uxtb	r3, r3
 8005822:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005824:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005828:	2b00      	cmp	r3, #0
 800582a:	dce9      	bgt.n	8005800 <prvUnlockQueue+0x60>
 800582c:	e000      	b.n	8005830 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800582e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	22ff      	movs	r2, #255	; 0xff
 8005834:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005838:	f001 fbb8 	bl	8006fac <vPortExitCritical>
}
 800583c:	bf00      	nop
 800583e:	3710      	adds	r7, #16
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}

08005844 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b084      	sub	sp, #16
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800584c:	f001 fb7e 	bl	8006f4c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005854:	2b00      	cmp	r3, #0
 8005856:	d102      	bne.n	800585e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005858:	2301      	movs	r3, #1
 800585a:	60fb      	str	r3, [r7, #12]
 800585c:	e001      	b.n	8005862 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800585e:	2300      	movs	r3, #0
 8005860:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005862:	f001 fba3 	bl	8006fac <vPortExitCritical>

	return xReturn;
 8005866:	68fb      	ldr	r3, [r7, #12]
}
 8005868:	4618      	mov	r0, r3
 800586a:	3710      	adds	r7, #16
 800586c:	46bd      	mov	sp, r7
 800586e:	bd80      	pop	{r7, pc}

08005870 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b084      	sub	sp, #16
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005878:	f001 fb68 	bl	8006f4c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005884:	429a      	cmp	r2, r3
 8005886:	d102      	bne.n	800588e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005888:	2301      	movs	r3, #1
 800588a:	60fb      	str	r3, [r7, #12]
 800588c:	e001      	b.n	8005892 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800588e:	2300      	movs	r3, #0
 8005890:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005892:	f001 fb8b 	bl	8006fac <vPortExitCritical>

	return xReturn;
 8005896:	68fb      	ldr	r3, [r7, #12]
}
 8005898:	4618      	mov	r0, r3
 800589a:	3710      	adds	r7, #16
 800589c:	46bd      	mov	sp, r7
 800589e:	bd80      	pop	{r7, pc}

080058a0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80058a0:	b480      	push	{r7}
 80058a2:	b085      	sub	sp, #20
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
 80058a8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80058aa:	2300      	movs	r3, #0
 80058ac:	60fb      	str	r3, [r7, #12]
 80058ae:	e014      	b.n	80058da <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80058b0:	4a0e      	ldr	r2, [pc, #56]	; (80058ec <vQueueAddToRegistry+0x4c>)
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d10b      	bne.n	80058d4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80058bc:	490b      	ldr	r1, [pc, #44]	; (80058ec <vQueueAddToRegistry+0x4c>)
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	683a      	ldr	r2, [r7, #0]
 80058c2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80058c6:	4a09      	ldr	r2, [pc, #36]	; (80058ec <vQueueAddToRegistry+0x4c>)
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	00db      	lsls	r3, r3, #3
 80058cc:	4413      	add	r3, r2
 80058ce:	687a      	ldr	r2, [r7, #4]
 80058d0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80058d2:	e006      	b.n	80058e2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	3301      	adds	r3, #1
 80058d8:	60fb      	str	r3, [r7, #12]
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2b07      	cmp	r3, #7
 80058de:	d9e7      	bls.n	80058b0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80058e0:	bf00      	nop
 80058e2:	bf00      	nop
 80058e4:	3714      	adds	r7, #20
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bc80      	pop	{r7}
 80058ea:	4770      	bx	lr
 80058ec:	20000a70 	.word	0x20000a70

080058f0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b086      	sub	sp, #24
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	60f8      	str	r0, [r7, #12]
 80058f8:	60b9      	str	r1, [r7, #8]
 80058fa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005900:	f001 fb24 	bl	8006f4c <vPortEnterCritical>
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800590a:	b25b      	sxtb	r3, r3
 800590c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005910:	d103      	bne.n	800591a <vQueueWaitForMessageRestricted+0x2a>
 8005912:	697b      	ldr	r3, [r7, #20]
 8005914:	2200      	movs	r2, #0
 8005916:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005920:	b25b      	sxtb	r3, r3
 8005922:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005926:	d103      	bne.n	8005930 <vQueueWaitForMessageRestricted+0x40>
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	2200      	movs	r2, #0
 800592c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005930:	f001 fb3c 	bl	8006fac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005934:	697b      	ldr	r3, [r7, #20]
 8005936:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005938:	2b00      	cmp	r3, #0
 800593a:	d106      	bne.n	800594a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800593c:	697b      	ldr	r3, [r7, #20]
 800593e:	3324      	adds	r3, #36	; 0x24
 8005940:	687a      	ldr	r2, [r7, #4]
 8005942:	68b9      	ldr	r1, [r7, #8]
 8005944:	4618      	mov	r0, r3
 8005946:	f000 fc31 	bl	80061ac <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800594a:	6978      	ldr	r0, [r7, #20]
 800594c:	f7ff ff28 	bl	80057a0 <prvUnlockQueue>
	}
 8005950:	bf00      	nop
 8005952:	3718      	adds	r7, #24
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}

08005958 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005958:	b580      	push	{r7, lr}
 800595a:	b08e      	sub	sp, #56	; 0x38
 800595c:	af04      	add	r7, sp, #16
 800595e:	60f8      	str	r0, [r7, #12]
 8005960:	60b9      	str	r1, [r7, #8]
 8005962:	607a      	str	r2, [r7, #4]
 8005964:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005966:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005968:	2b00      	cmp	r3, #0
 800596a:	d10a      	bne.n	8005982 <xTaskCreateStatic+0x2a>
	__asm volatile
 800596c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005970:	f383 8811 	msr	BASEPRI, r3
 8005974:	f3bf 8f6f 	isb	sy
 8005978:	f3bf 8f4f 	dsb	sy
 800597c:	623b      	str	r3, [r7, #32]
}
 800597e:	bf00      	nop
 8005980:	e7fe      	b.n	8005980 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005982:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005984:	2b00      	cmp	r3, #0
 8005986:	d10a      	bne.n	800599e <xTaskCreateStatic+0x46>
	__asm volatile
 8005988:	f04f 0350 	mov.w	r3, #80	; 0x50
 800598c:	f383 8811 	msr	BASEPRI, r3
 8005990:	f3bf 8f6f 	isb	sy
 8005994:	f3bf 8f4f 	dsb	sy
 8005998:	61fb      	str	r3, [r7, #28]
}
 800599a:	bf00      	nop
 800599c:	e7fe      	b.n	800599c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800599e:	236c      	movs	r3, #108	; 0x6c
 80059a0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80059a2:	693b      	ldr	r3, [r7, #16]
 80059a4:	2b6c      	cmp	r3, #108	; 0x6c
 80059a6:	d00a      	beq.n	80059be <xTaskCreateStatic+0x66>
	__asm volatile
 80059a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059ac:	f383 8811 	msr	BASEPRI, r3
 80059b0:	f3bf 8f6f 	isb	sy
 80059b4:	f3bf 8f4f 	dsb	sy
 80059b8:	61bb      	str	r3, [r7, #24]
}
 80059ba:	bf00      	nop
 80059bc:	e7fe      	b.n	80059bc <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80059be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d01e      	beq.n	8005a02 <xTaskCreateStatic+0xaa>
 80059c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d01b      	beq.n	8005a02 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80059ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059cc:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80059ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80059d2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80059d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d6:	2202      	movs	r2, #2
 80059d8:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80059dc:	2300      	movs	r3, #0
 80059de:	9303      	str	r3, [sp, #12]
 80059e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059e2:	9302      	str	r3, [sp, #8]
 80059e4:	f107 0314 	add.w	r3, r7, #20
 80059e8:	9301      	str	r3, [sp, #4]
 80059ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059ec:	9300      	str	r3, [sp, #0]
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	687a      	ldr	r2, [r7, #4]
 80059f2:	68b9      	ldr	r1, [r7, #8]
 80059f4:	68f8      	ldr	r0, [r7, #12]
 80059f6:	f000 f850 	bl	8005a9a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80059fa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80059fc:	f000 f8d4 	bl	8005ba8 <prvAddNewTaskToReadyList>
 8005a00:	e001      	b.n	8005a06 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8005a02:	2300      	movs	r3, #0
 8005a04:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005a06:	697b      	ldr	r3, [r7, #20]
	}
 8005a08:	4618      	mov	r0, r3
 8005a0a:	3728      	adds	r7, #40	; 0x28
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bd80      	pop	{r7, pc}

08005a10 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b08c      	sub	sp, #48	; 0x30
 8005a14:	af04      	add	r7, sp, #16
 8005a16:	60f8      	str	r0, [r7, #12]
 8005a18:	60b9      	str	r1, [r7, #8]
 8005a1a:	603b      	str	r3, [r7, #0]
 8005a1c:	4613      	mov	r3, r2
 8005a1e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a20:	88fb      	ldrh	r3, [r7, #6]
 8005a22:	009b      	lsls	r3, r3, #2
 8005a24:	4618      	mov	r0, r3
 8005a26:	f001 fb91 	bl	800714c <pvPortMalloc>
 8005a2a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d00e      	beq.n	8005a50 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005a32:	206c      	movs	r0, #108	; 0x6c
 8005a34:	f001 fb8a 	bl	800714c <pvPortMalloc>
 8005a38:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005a3a:	69fb      	ldr	r3, [r7, #28]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d003      	beq.n	8005a48 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005a40:	69fb      	ldr	r3, [r7, #28]
 8005a42:	697a      	ldr	r2, [r7, #20]
 8005a44:	631a      	str	r2, [r3, #48]	; 0x30
 8005a46:	e005      	b.n	8005a54 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005a48:	6978      	ldr	r0, [r7, #20]
 8005a4a:	f001 fb91 	bl	8007170 <vPortFree>
 8005a4e:	e001      	b.n	8005a54 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005a50:	2300      	movs	r3, #0
 8005a52:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005a54:	69fb      	ldr	r3, [r7, #28]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d017      	beq.n	8005a8a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005a5a:	69fb      	ldr	r3, [r7, #28]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005a62:	88fa      	ldrh	r2, [r7, #6]
 8005a64:	2300      	movs	r3, #0
 8005a66:	9303      	str	r3, [sp, #12]
 8005a68:	69fb      	ldr	r3, [r7, #28]
 8005a6a:	9302      	str	r3, [sp, #8]
 8005a6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a6e:	9301      	str	r3, [sp, #4]
 8005a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a72:	9300      	str	r3, [sp, #0]
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	68b9      	ldr	r1, [r7, #8]
 8005a78:	68f8      	ldr	r0, [r7, #12]
 8005a7a:	f000 f80e 	bl	8005a9a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005a7e:	69f8      	ldr	r0, [r7, #28]
 8005a80:	f000 f892 	bl	8005ba8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005a84:	2301      	movs	r3, #1
 8005a86:	61bb      	str	r3, [r7, #24]
 8005a88:	e002      	b.n	8005a90 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005a8a:	f04f 33ff 	mov.w	r3, #4294967295
 8005a8e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005a90:	69bb      	ldr	r3, [r7, #24]
	}
 8005a92:	4618      	mov	r0, r3
 8005a94:	3720      	adds	r7, #32
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd80      	pop	{r7, pc}

08005a9a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005a9a:	b580      	push	{r7, lr}
 8005a9c:	b088      	sub	sp, #32
 8005a9e:	af00      	add	r7, sp, #0
 8005aa0:	60f8      	str	r0, [r7, #12]
 8005aa2:	60b9      	str	r1, [r7, #8]
 8005aa4:	607a      	str	r2, [r7, #4]
 8005aa6:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005aa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005aaa:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	009b      	lsls	r3, r3, #2
 8005ab0:	461a      	mov	r2, r3
 8005ab2:	21a5      	movs	r1, #165	; 0xa5
 8005ab4:	f001 fbb6 	bl	8007224 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005ab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005aba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005ac2:	3b01      	subs	r3, #1
 8005ac4:	009b      	lsls	r3, r3, #2
 8005ac6:	4413      	add	r3, r2
 8005ac8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005aca:	69bb      	ldr	r3, [r7, #24]
 8005acc:	f023 0307 	bic.w	r3, r3, #7
 8005ad0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005ad2:	69bb      	ldr	r3, [r7, #24]
 8005ad4:	f003 0307 	and.w	r3, r3, #7
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d00a      	beq.n	8005af2 <prvInitialiseNewTask+0x58>
	__asm volatile
 8005adc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ae0:	f383 8811 	msr	BASEPRI, r3
 8005ae4:	f3bf 8f6f 	isb	sy
 8005ae8:	f3bf 8f4f 	dsb	sy
 8005aec:	617b      	str	r3, [r7, #20]
}
 8005aee:	bf00      	nop
 8005af0:	e7fe      	b.n	8005af0 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005af2:	2300      	movs	r3, #0
 8005af4:	61fb      	str	r3, [r7, #28]
 8005af6:	e012      	b.n	8005b1e <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005af8:	68ba      	ldr	r2, [r7, #8]
 8005afa:	69fb      	ldr	r3, [r7, #28]
 8005afc:	4413      	add	r3, r2
 8005afe:	7819      	ldrb	r1, [r3, #0]
 8005b00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b02:	69fb      	ldr	r3, [r7, #28]
 8005b04:	4413      	add	r3, r2
 8005b06:	3334      	adds	r3, #52	; 0x34
 8005b08:	460a      	mov	r2, r1
 8005b0a:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005b0c:	68ba      	ldr	r2, [r7, #8]
 8005b0e:	69fb      	ldr	r3, [r7, #28]
 8005b10:	4413      	add	r3, r2
 8005b12:	781b      	ldrb	r3, [r3, #0]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d006      	beq.n	8005b26 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005b18:	69fb      	ldr	r3, [r7, #28]
 8005b1a:	3301      	adds	r3, #1
 8005b1c:	61fb      	str	r3, [r7, #28]
 8005b1e:	69fb      	ldr	r3, [r7, #28]
 8005b20:	2b1f      	cmp	r3, #31
 8005b22:	d9e9      	bls.n	8005af8 <prvInitialiseNewTask+0x5e>
 8005b24:	e000      	b.n	8005b28 <prvInitialiseNewTask+0x8e>
		{
			break;
 8005b26:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005b30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b32:	2b37      	cmp	r3, #55	; 0x37
 8005b34:	d901      	bls.n	8005b3a <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005b36:	2337      	movs	r3, #55	; 0x37
 8005b38:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005b3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b3c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b3e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005b40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b42:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b44:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->uxMutexesHeld = 0;
 8005b46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b48:	2200      	movs	r2, #0
 8005b4a:	661a      	str	r2, [r3, #96]	; 0x60
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005b4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b4e:	3304      	adds	r3, #4
 8005b50:	4618      	mov	r0, r3
 8005b52:	f7ff f98c 	bl	8004e6e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005b56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b58:	3318      	adds	r3, #24
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	f7ff f987 	bl	8004e6e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005b60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b62:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b64:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b68:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005b6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b6e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005b70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b74:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005b76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b78:	2200      	movs	r2, #0
 8005b7a:	665a      	str	r2, [r3, #100]	; 0x64
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005b7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b7e:	2200      	movs	r2, #0
 8005b80:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005b84:	683a      	ldr	r2, [r7, #0]
 8005b86:	68f9      	ldr	r1, [r7, #12]
 8005b88:	69b8      	ldr	r0, [r7, #24]
 8005b8a:	f001 f8ef 	bl	8006d6c <pxPortInitialiseStack>
 8005b8e:	4602      	mov	r2, r0
 8005b90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b92:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8005b94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d002      	beq.n	8005ba0 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005b9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b9e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005ba0:	bf00      	nop
 8005ba2:	3720      	adds	r7, #32
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	bd80      	pop	{r7, pc}

08005ba8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b082      	sub	sp, #8
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005bb0:	f001 f9cc 	bl	8006f4c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005bb4:	4b2d      	ldr	r3, [pc, #180]	; (8005c6c <prvAddNewTaskToReadyList+0xc4>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	3301      	adds	r3, #1
 8005bba:	4a2c      	ldr	r2, [pc, #176]	; (8005c6c <prvAddNewTaskToReadyList+0xc4>)
 8005bbc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005bbe:	4b2c      	ldr	r3, [pc, #176]	; (8005c70 <prvAddNewTaskToReadyList+0xc8>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d109      	bne.n	8005bda <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005bc6:	4a2a      	ldr	r2, [pc, #168]	; (8005c70 <prvAddNewTaskToReadyList+0xc8>)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005bcc:	4b27      	ldr	r3, [pc, #156]	; (8005c6c <prvAddNewTaskToReadyList+0xc4>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	2b01      	cmp	r3, #1
 8005bd2:	d110      	bne.n	8005bf6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005bd4:	f000 fc16 	bl	8006404 <prvInitialiseTaskLists>
 8005bd8:	e00d      	b.n	8005bf6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005bda:	4b26      	ldr	r3, [pc, #152]	; (8005c74 <prvAddNewTaskToReadyList+0xcc>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d109      	bne.n	8005bf6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005be2:	4b23      	ldr	r3, [pc, #140]	; (8005c70 <prvAddNewTaskToReadyList+0xc8>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bec:	429a      	cmp	r2, r3
 8005bee:	d802      	bhi.n	8005bf6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005bf0:	4a1f      	ldr	r2, [pc, #124]	; (8005c70 <prvAddNewTaskToReadyList+0xc8>)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005bf6:	4b20      	ldr	r3, [pc, #128]	; (8005c78 <prvAddNewTaskToReadyList+0xd0>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	3301      	adds	r3, #1
 8005bfc:	4a1e      	ldr	r2, [pc, #120]	; (8005c78 <prvAddNewTaskToReadyList+0xd0>)
 8005bfe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005c00:	4b1d      	ldr	r3, [pc, #116]	; (8005c78 <prvAddNewTaskToReadyList+0xd0>)
 8005c02:	681a      	ldr	r2, [r3, #0]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	655a      	str	r2, [r3, #84]	; 0x54
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c0c:	4b1b      	ldr	r3, [pc, #108]	; (8005c7c <prvAddNewTaskToReadyList+0xd4>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	429a      	cmp	r2, r3
 8005c12:	d903      	bls.n	8005c1c <prvAddNewTaskToReadyList+0x74>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c18:	4a18      	ldr	r2, [pc, #96]	; (8005c7c <prvAddNewTaskToReadyList+0xd4>)
 8005c1a:	6013      	str	r3, [r2, #0]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c20:	4613      	mov	r3, r2
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	4413      	add	r3, r2
 8005c26:	009b      	lsls	r3, r3, #2
 8005c28:	4a15      	ldr	r2, [pc, #84]	; (8005c80 <prvAddNewTaskToReadyList+0xd8>)
 8005c2a:	441a      	add	r2, r3
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	3304      	adds	r3, #4
 8005c30:	4619      	mov	r1, r3
 8005c32:	4610      	mov	r0, r2
 8005c34:	f7ff f927 	bl	8004e86 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005c38:	f001 f9b8 	bl	8006fac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005c3c:	4b0d      	ldr	r3, [pc, #52]	; (8005c74 <prvAddNewTaskToReadyList+0xcc>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d00e      	beq.n	8005c62 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005c44:	4b0a      	ldr	r3, [pc, #40]	; (8005c70 <prvAddNewTaskToReadyList+0xc8>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c4e:	429a      	cmp	r2, r3
 8005c50:	d207      	bcs.n	8005c62 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005c52:	4b0c      	ldr	r3, [pc, #48]	; (8005c84 <prvAddNewTaskToReadyList+0xdc>)
 8005c54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c58:	601a      	str	r2, [r3, #0]
 8005c5a:	f3bf 8f4f 	dsb	sy
 8005c5e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005c62:	bf00      	nop
 8005c64:	3708      	adds	r7, #8
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}
 8005c6a:	bf00      	nop
 8005c6c:	20000f84 	.word	0x20000f84
 8005c70:	20000ab0 	.word	0x20000ab0
 8005c74:	20000f90 	.word	0x20000f90
 8005c78:	20000fa0 	.word	0x20000fa0
 8005c7c:	20000f8c 	.word	0x20000f8c
 8005c80:	20000ab4 	.word	0x20000ab4
 8005c84:	e000ed04 	.word	0xe000ed04

08005c88 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b084      	sub	sp, #16
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005c90:	2300      	movs	r3, #0
 8005c92:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d017      	beq.n	8005cca <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005c9a:	4b13      	ldr	r3, [pc, #76]	; (8005ce8 <vTaskDelay+0x60>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d00a      	beq.n	8005cb8 <vTaskDelay+0x30>
	__asm volatile
 8005ca2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ca6:	f383 8811 	msr	BASEPRI, r3
 8005caa:	f3bf 8f6f 	isb	sy
 8005cae:	f3bf 8f4f 	dsb	sy
 8005cb2:	60bb      	str	r3, [r7, #8]
}
 8005cb4:	bf00      	nop
 8005cb6:	e7fe      	b.n	8005cb6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005cb8:	f000 f880 	bl	8005dbc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005cbc:	2100      	movs	r1, #0
 8005cbe:	6878      	ldr	r0, [r7, #4]
 8005cc0:	f000 fcee 	bl	80066a0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005cc4:	f000 f888 	bl	8005dd8 <xTaskResumeAll>
 8005cc8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d107      	bne.n	8005ce0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005cd0:	4b06      	ldr	r3, [pc, #24]	; (8005cec <vTaskDelay+0x64>)
 8005cd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005cd6:	601a      	str	r2, [r3, #0]
 8005cd8:	f3bf 8f4f 	dsb	sy
 8005cdc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005ce0:	bf00      	nop
 8005ce2:	3710      	adds	r7, #16
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}
 8005ce8:	20000fac 	.word	0x20000fac
 8005cec:	e000ed04 	.word	0xe000ed04

08005cf0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b08a      	sub	sp, #40	; 0x28
 8005cf4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005cfe:	463a      	mov	r2, r7
 8005d00:	1d39      	adds	r1, r7, #4
 8005d02:	f107 0308 	add.w	r3, r7, #8
 8005d06:	4618      	mov	r0, r3
 8005d08:	f7ff f860 	bl	8004dcc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005d0c:	6839      	ldr	r1, [r7, #0]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	68ba      	ldr	r2, [r7, #8]
 8005d12:	9202      	str	r2, [sp, #8]
 8005d14:	9301      	str	r3, [sp, #4]
 8005d16:	2300      	movs	r3, #0
 8005d18:	9300      	str	r3, [sp, #0]
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	460a      	mov	r2, r1
 8005d1e:	4921      	ldr	r1, [pc, #132]	; (8005da4 <vTaskStartScheduler+0xb4>)
 8005d20:	4821      	ldr	r0, [pc, #132]	; (8005da8 <vTaskStartScheduler+0xb8>)
 8005d22:	f7ff fe19 	bl	8005958 <xTaskCreateStatic>
 8005d26:	4603      	mov	r3, r0
 8005d28:	4a20      	ldr	r2, [pc, #128]	; (8005dac <vTaskStartScheduler+0xbc>)
 8005d2a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005d2c:	4b1f      	ldr	r3, [pc, #124]	; (8005dac <vTaskStartScheduler+0xbc>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d002      	beq.n	8005d3a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005d34:	2301      	movs	r3, #1
 8005d36:	617b      	str	r3, [r7, #20]
 8005d38:	e001      	b.n	8005d3e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	2b01      	cmp	r3, #1
 8005d42:	d102      	bne.n	8005d4a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005d44:	f000 fd00 	bl	8006748 <xTimerCreateTimerTask>
 8005d48:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	2b01      	cmp	r3, #1
 8005d4e:	d116      	bne.n	8005d7e <vTaskStartScheduler+0x8e>
	__asm volatile
 8005d50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d54:	f383 8811 	msr	BASEPRI, r3
 8005d58:	f3bf 8f6f 	isb	sy
 8005d5c:	f3bf 8f4f 	dsb	sy
 8005d60:	613b      	str	r3, [r7, #16]
}
 8005d62:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005d64:	4b12      	ldr	r3, [pc, #72]	; (8005db0 <vTaskStartScheduler+0xc0>)
 8005d66:	f04f 32ff 	mov.w	r2, #4294967295
 8005d6a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005d6c:	4b11      	ldr	r3, [pc, #68]	; (8005db4 <vTaskStartScheduler+0xc4>)
 8005d6e:	2201      	movs	r2, #1
 8005d70:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005d72:	4b11      	ldr	r3, [pc, #68]	; (8005db8 <vTaskStartScheduler+0xc8>)
 8005d74:	2200      	movs	r2, #0
 8005d76:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005d78:	f001 f876 	bl	8006e68 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005d7c:	e00e      	b.n	8005d9c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005d7e:	697b      	ldr	r3, [r7, #20]
 8005d80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d84:	d10a      	bne.n	8005d9c <vTaskStartScheduler+0xac>
	__asm volatile
 8005d86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d8a:	f383 8811 	msr	BASEPRI, r3
 8005d8e:	f3bf 8f6f 	isb	sy
 8005d92:	f3bf 8f4f 	dsb	sy
 8005d96:	60fb      	str	r3, [r7, #12]
}
 8005d98:	bf00      	nop
 8005d9a:	e7fe      	b.n	8005d9a <vTaskStartScheduler+0xaa>
}
 8005d9c:	bf00      	nop
 8005d9e:	3718      	adds	r7, #24
 8005da0:	46bd      	mov	sp, r7
 8005da2:	bd80      	pop	{r7, pc}
 8005da4:	0800baf8 	.word	0x0800baf8
 8005da8:	080063d5 	.word	0x080063d5
 8005dac:	20000fa8 	.word	0x20000fa8
 8005db0:	20000fa4 	.word	0x20000fa4
 8005db4:	20000f90 	.word	0x20000f90
 8005db8:	20000f88 	.word	0x20000f88

08005dbc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005dc0:	4b04      	ldr	r3, [pc, #16]	; (8005dd4 <vTaskSuspendAll+0x18>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	3301      	adds	r3, #1
 8005dc6:	4a03      	ldr	r2, [pc, #12]	; (8005dd4 <vTaskSuspendAll+0x18>)
 8005dc8:	6013      	str	r3, [r2, #0]
}
 8005dca:	bf00      	nop
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bc80      	pop	{r7}
 8005dd0:	4770      	bx	lr
 8005dd2:	bf00      	nop
 8005dd4:	20000fac 	.word	0x20000fac

08005dd8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b084      	sub	sp, #16
 8005ddc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005dde:	2300      	movs	r3, #0
 8005de0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005de2:	2300      	movs	r3, #0
 8005de4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005de6:	4b42      	ldr	r3, [pc, #264]	; (8005ef0 <xTaskResumeAll+0x118>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d10a      	bne.n	8005e04 <xTaskResumeAll+0x2c>
	__asm volatile
 8005dee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005df2:	f383 8811 	msr	BASEPRI, r3
 8005df6:	f3bf 8f6f 	isb	sy
 8005dfa:	f3bf 8f4f 	dsb	sy
 8005dfe:	603b      	str	r3, [r7, #0]
}
 8005e00:	bf00      	nop
 8005e02:	e7fe      	b.n	8005e02 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005e04:	f001 f8a2 	bl	8006f4c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005e08:	4b39      	ldr	r3, [pc, #228]	; (8005ef0 <xTaskResumeAll+0x118>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	3b01      	subs	r3, #1
 8005e0e:	4a38      	ldr	r2, [pc, #224]	; (8005ef0 <xTaskResumeAll+0x118>)
 8005e10:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e12:	4b37      	ldr	r3, [pc, #220]	; (8005ef0 <xTaskResumeAll+0x118>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d162      	bne.n	8005ee0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005e1a:	4b36      	ldr	r3, [pc, #216]	; (8005ef4 <xTaskResumeAll+0x11c>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d05e      	beq.n	8005ee0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e22:	e02f      	b.n	8005e84 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005e24:	4b34      	ldr	r3, [pc, #208]	; (8005ef8 <xTaskResumeAll+0x120>)
 8005e26:	68db      	ldr	r3, [r3, #12]
 8005e28:	68db      	ldr	r3, [r3, #12]
 8005e2a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	3318      	adds	r3, #24
 8005e30:	4618      	mov	r0, r3
 8005e32:	f7ff f883 	bl	8004f3c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	3304      	adds	r3, #4
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f7ff f87e 	bl	8004f3c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e44:	4b2d      	ldr	r3, [pc, #180]	; (8005efc <xTaskResumeAll+0x124>)
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	429a      	cmp	r2, r3
 8005e4a:	d903      	bls.n	8005e54 <xTaskResumeAll+0x7c>
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e50:	4a2a      	ldr	r2, [pc, #168]	; (8005efc <xTaskResumeAll+0x124>)
 8005e52:	6013      	str	r3, [r2, #0]
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e58:	4613      	mov	r3, r2
 8005e5a:	009b      	lsls	r3, r3, #2
 8005e5c:	4413      	add	r3, r2
 8005e5e:	009b      	lsls	r3, r3, #2
 8005e60:	4a27      	ldr	r2, [pc, #156]	; (8005f00 <xTaskResumeAll+0x128>)
 8005e62:	441a      	add	r2, r3
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	3304      	adds	r3, #4
 8005e68:	4619      	mov	r1, r3
 8005e6a:	4610      	mov	r0, r2
 8005e6c:	f7ff f80b 	bl	8004e86 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e74:	4b23      	ldr	r3, [pc, #140]	; (8005f04 <xTaskResumeAll+0x12c>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e7a:	429a      	cmp	r2, r3
 8005e7c:	d302      	bcc.n	8005e84 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005e7e:	4b22      	ldr	r3, [pc, #136]	; (8005f08 <xTaskResumeAll+0x130>)
 8005e80:	2201      	movs	r2, #1
 8005e82:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e84:	4b1c      	ldr	r3, [pc, #112]	; (8005ef8 <xTaskResumeAll+0x120>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d1cb      	bne.n	8005e24 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d001      	beq.n	8005e96 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005e92:	f000 fb55 	bl	8006540 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005e96:	4b1d      	ldr	r3, [pc, #116]	; (8005f0c <xTaskResumeAll+0x134>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d010      	beq.n	8005ec4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005ea2:	f000 f845 	bl	8005f30 <xTaskIncrementTick>
 8005ea6:	4603      	mov	r3, r0
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d002      	beq.n	8005eb2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005eac:	4b16      	ldr	r3, [pc, #88]	; (8005f08 <xTaskResumeAll+0x130>)
 8005eae:	2201      	movs	r2, #1
 8005eb0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	3b01      	subs	r3, #1
 8005eb6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d1f1      	bne.n	8005ea2 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8005ebe:	4b13      	ldr	r3, [pc, #76]	; (8005f0c <xTaskResumeAll+0x134>)
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005ec4:	4b10      	ldr	r3, [pc, #64]	; (8005f08 <xTaskResumeAll+0x130>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d009      	beq.n	8005ee0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005ed0:	4b0f      	ldr	r3, [pc, #60]	; (8005f10 <xTaskResumeAll+0x138>)
 8005ed2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ed6:	601a      	str	r2, [r3, #0]
 8005ed8:	f3bf 8f4f 	dsb	sy
 8005edc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005ee0:	f001 f864 	bl	8006fac <vPortExitCritical>

	return xAlreadyYielded;
 8005ee4:	68bb      	ldr	r3, [r7, #8]
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	3710      	adds	r7, #16
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}
 8005eee:	bf00      	nop
 8005ef0:	20000fac 	.word	0x20000fac
 8005ef4:	20000f84 	.word	0x20000f84
 8005ef8:	20000f44 	.word	0x20000f44
 8005efc:	20000f8c 	.word	0x20000f8c
 8005f00:	20000ab4 	.word	0x20000ab4
 8005f04:	20000ab0 	.word	0x20000ab0
 8005f08:	20000f98 	.word	0x20000f98
 8005f0c:	20000f94 	.word	0x20000f94
 8005f10:	e000ed04 	.word	0xe000ed04

08005f14 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005f14:	b480      	push	{r7}
 8005f16:	b083      	sub	sp, #12
 8005f18:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005f1a:	4b04      	ldr	r3, [pc, #16]	; (8005f2c <xTaskGetTickCount+0x18>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005f20:	687b      	ldr	r3, [r7, #4]
}
 8005f22:	4618      	mov	r0, r3
 8005f24:	370c      	adds	r7, #12
 8005f26:	46bd      	mov	sp, r7
 8005f28:	bc80      	pop	{r7}
 8005f2a:	4770      	bx	lr
 8005f2c:	20000f88 	.word	0x20000f88

08005f30 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b086      	sub	sp, #24
 8005f34:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005f36:	2300      	movs	r3, #0
 8005f38:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f3a:	4b51      	ldr	r3, [pc, #324]	; (8006080 <xTaskIncrementTick+0x150>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	f040 808e 	bne.w	8006060 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005f44:	4b4f      	ldr	r3, [pc, #316]	; (8006084 <xTaskIncrementTick+0x154>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	3301      	adds	r3, #1
 8005f4a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005f4c:	4a4d      	ldr	r2, [pc, #308]	; (8006084 <xTaskIncrementTick+0x154>)
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005f52:	693b      	ldr	r3, [r7, #16]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d120      	bne.n	8005f9a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005f58:	4b4b      	ldr	r3, [pc, #300]	; (8006088 <xTaskIncrementTick+0x158>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d00a      	beq.n	8005f78 <xTaskIncrementTick+0x48>
	__asm volatile
 8005f62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f66:	f383 8811 	msr	BASEPRI, r3
 8005f6a:	f3bf 8f6f 	isb	sy
 8005f6e:	f3bf 8f4f 	dsb	sy
 8005f72:	603b      	str	r3, [r7, #0]
}
 8005f74:	bf00      	nop
 8005f76:	e7fe      	b.n	8005f76 <xTaskIncrementTick+0x46>
 8005f78:	4b43      	ldr	r3, [pc, #268]	; (8006088 <xTaskIncrementTick+0x158>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	60fb      	str	r3, [r7, #12]
 8005f7e:	4b43      	ldr	r3, [pc, #268]	; (800608c <xTaskIncrementTick+0x15c>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a41      	ldr	r2, [pc, #260]	; (8006088 <xTaskIncrementTick+0x158>)
 8005f84:	6013      	str	r3, [r2, #0]
 8005f86:	4a41      	ldr	r2, [pc, #260]	; (800608c <xTaskIncrementTick+0x15c>)
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	6013      	str	r3, [r2, #0]
 8005f8c:	4b40      	ldr	r3, [pc, #256]	; (8006090 <xTaskIncrementTick+0x160>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	3301      	adds	r3, #1
 8005f92:	4a3f      	ldr	r2, [pc, #252]	; (8006090 <xTaskIncrementTick+0x160>)
 8005f94:	6013      	str	r3, [r2, #0]
 8005f96:	f000 fad3 	bl	8006540 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005f9a:	4b3e      	ldr	r3, [pc, #248]	; (8006094 <xTaskIncrementTick+0x164>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	693a      	ldr	r2, [r7, #16]
 8005fa0:	429a      	cmp	r2, r3
 8005fa2:	d34e      	bcc.n	8006042 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005fa4:	4b38      	ldr	r3, [pc, #224]	; (8006088 <xTaskIncrementTick+0x158>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d101      	bne.n	8005fb2 <xTaskIncrementTick+0x82>
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e000      	b.n	8005fb4 <xTaskIncrementTick+0x84>
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d004      	beq.n	8005fc2 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fb8:	4b36      	ldr	r3, [pc, #216]	; (8006094 <xTaskIncrementTick+0x164>)
 8005fba:	f04f 32ff 	mov.w	r2, #4294967295
 8005fbe:	601a      	str	r2, [r3, #0]
					break;
 8005fc0:	e03f      	b.n	8006042 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005fc2:	4b31      	ldr	r3, [pc, #196]	; (8006088 <xTaskIncrementTick+0x158>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	68db      	ldr	r3, [r3, #12]
 8005fc8:	68db      	ldr	r3, [r3, #12]
 8005fca:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005fd2:	693a      	ldr	r2, [r7, #16]
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	429a      	cmp	r2, r3
 8005fd8:	d203      	bcs.n	8005fe2 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005fda:	4a2e      	ldr	r2, [pc, #184]	; (8006094 <xTaskIncrementTick+0x164>)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6013      	str	r3, [r2, #0]
						break;
 8005fe0:	e02f      	b.n	8006042 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005fe2:	68bb      	ldr	r3, [r7, #8]
 8005fe4:	3304      	adds	r3, #4
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	f7fe ffa8 	bl	8004f3c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d004      	beq.n	8005ffe <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	3318      	adds	r3, #24
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	f7fe ff9f 	bl	8004f3c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006002:	4b25      	ldr	r3, [pc, #148]	; (8006098 <xTaskIncrementTick+0x168>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	429a      	cmp	r2, r3
 8006008:	d903      	bls.n	8006012 <xTaskIncrementTick+0xe2>
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800600e:	4a22      	ldr	r2, [pc, #136]	; (8006098 <xTaskIncrementTick+0x168>)
 8006010:	6013      	str	r3, [r2, #0]
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006016:	4613      	mov	r3, r2
 8006018:	009b      	lsls	r3, r3, #2
 800601a:	4413      	add	r3, r2
 800601c:	009b      	lsls	r3, r3, #2
 800601e:	4a1f      	ldr	r2, [pc, #124]	; (800609c <xTaskIncrementTick+0x16c>)
 8006020:	441a      	add	r2, r3
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	3304      	adds	r3, #4
 8006026:	4619      	mov	r1, r3
 8006028:	4610      	mov	r0, r2
 800602a:	f7fe ff2c 	bl	8004e86 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006032:	4b1b      	ldr	r3, [pc, #108]	; (80060a0 <xTaskIncrementTick+0x170>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006038:	429a      	cmp	r2, r3
 800603a:	d3b3      	bcc.n	8005fa4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800603c:	2301      	movs	r3, #1
 800603e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006040:	e7b0      	b.n	8005fa4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006042:	4b17      	ldr	r3, [pc, #92]	; (80060a0 <xTaskIncrementTick+0x170>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006048:	4914      	ldr	r1, [pc, #80]	; (800609c <xTaskIncrementTick+0x16c>)
 800604a:	4613      	mov	r3, r2
 800604c:	009b      	lsls	r3, r3, #2
 800604e:	4413      	add	r3, r2
 8006050:	009b      	lsls	r3, r3, #2
 8006052:	440b      	add	r3, r1
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	2b01      	cmp	r3, #1
 8006058:	d907      	bls.n	800606a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800605a:	2301      	movs	r3, #1
 800605c:	617b      	str	r3, [r7, #20]
 800605e:	e004      	b.n	800606a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006060:	4b10      	ldr	r3, [pc, #64]	; (80060a4 <xTaskIncrementTick+0x174>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	3301      	adds	r3, #1
 8006066:	4a0f      	ldr	r2, [pc, #60]	; (80060a4 <xTaskIncrementTick+0x174>)
 8006068:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800606a:	4b0f      	ldr	r3, [pc, #60]	; (80060a8 <xTaskIncrementTick+0x178>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d001      	beq.n	8006076 <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8006072:	2301      	movs	r3, #1
 8006074:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8006076:	697b      	ldr	r3, [r7, #20]
}
 8006078:	4618      	mov	r0, r3
 800607a:	3718      	adds	r7, #24
 800607c:	46bd      	mov	sp, r7
 800607e:	bd80      	pop	{r7, pc}
 8006080:	20000fac 	.word	0x20000fac
 8006084:	20000f88 	.word	0x20000f88
 8006088:	20000f3c 	.word	0x20000f3c
 800608c:	20000f40 	.word	0x20000f40
 8006090:	20000f9c 	.word	0x20000f9c
 8006094:	20000fa4 	.word	0x20000fa4
 8006098:	20000f8c 	.word	0x20000f8c
 800609c:	20000ab4 	.word	0x20000ab4
 80060a0:	20000ab0 	.word	0x20000ab0
 80060a4:	20000f94 	.word	0x20000f94
 80060a8:	20000f98 	.word	0x20000f98

080060ac <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80060ac:	b480      	push	{r7}
 80060ae:	b085      	sub	sp, #20
 80060b0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80060b2:	4b27      	ldr	r3, [pc, #156]	; (8006150 <vTaskSwitchContext+0xa4>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d003      	beq.n	80060c2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80060ba:	4b26      	ldr	r3, [pc, #152]	; (8006154 <vTaskSwitchContext+0xa8>)
 80060bc:	2201      	movs	r2, #1
 80060be:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80060c0:	e041      	b.n	8006146 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80060c2:	4b24      	ldr	r3, [pc, #144]	; (8006154 <vTaskSwitchContext+0xa8>)
 80060c4:	2200      	movs	r2, #0
 80060c6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80060c8:	4b23      	ldr	r3, [pc, #140]	; (8006158 <vTaskSwitchContext+0xac>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	60fb      	str	r3, [r7, #12]
 80060ce:	e010      	b.n	80060f2 <vTaskSwitchContext+0x46>
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d10a      	bne.n	80060ec <vTaskSwitchContext+0x40>
	__asm volatile
 80060d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060da:	f383 8811 	msr	BASEPRI, r3
 80060de:	f3bf 8f6f 	isb	sy
 80060e2:	f3bf 8f4f 	dsb	sy
 80060e6:	607b      	str	r3, [r7, #4]
}
 80060e8:	bf00      	nop
 80060ea:	e7fe      	b.n	80060ea <vTaskSwitchContext+0x3e>
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	3b01      	subs	r3, #1
 80060f0:	60fb      	str	r3, [r7, #12]
 80060f2:	491a      	ldr	r1, [pc, #104]	; (800615c <vTaskSwitchContext+0xb0>)
 80060f4:	68fa      	ldr	r2, [r7, #12]
 80060f6:	4613      	mov	r3, r2
 80060f8:	009b      	lsls	r3, r3, #2
 80060fa:	4413      	add	r3, r2
 80060fc:	009b      	lsls	r3, r3, #2
 80060fe:	440b      	add	r3, r1
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d0e4      	beq.n	80060d0 <vTaskSwitchContext+0x24>
 8006106:	68fa      	ldr	r2, [r7, #12]
 8006108:	4613      	mov	r3, r2
 800610a:	009b      	lsls	r3, r3, #2
 800610c:	4413      	add	r3, r2
 800610e:	009b      	lsls	r3, r3, #2
 8006110:	4a12      	ldr	r2, [pc, #72]	; (800615c <vTaskSwitchContext+0xb0>)
 8006112:	4413      	add	r3, r2
 8006114:	60bb      	str	r3, [r7, #8]
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	685a      	ldr	r2, [r3, #4]
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	605a      	str	r2, [r3, #4]
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	685a      	ldr	r2, [r3, #4]
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	3308      	adds	r3, #8
 8006128:	429a      	cmp	r2, r3
 800612a:	d104      	bne.n	8006136 <vTaskSwitchContext+0x8a>
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	685a      	ldr	r2, [r3, #4]
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	605a      	str	r2, [r3, #4]
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	685b      	ldr	r3, [r3, #4]
 800613a:	68db      	ldr	r3, [r3, #12]
 800613c:	4a08      	ldr	r2, [pc, #32]	; (8006160 <vTaskSwitchContext+0xb4>)
 800613e:	6013      	str	r3, [r2, #0]
 8006140:	4a05      	ldr	r2, [pc, #20]	; (8006158 <vTaskSwitchContext+0xac>)
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	6013      	str	r3, [r2, #0]
}
 8006146:	bf00      	nop
 8006148:	3714      	adds	r7, #20
 800614a:	46bd      	mov	sp, r7
 800614c:	bc80      	pop	{r7}
 800614e:	4770      	bx	lr
 8006150:	20000fac 	.word	0x20000fac
 8006154:	20000f98 	.word	0x20000f98
 8006158:	20000f8c 	.word	0x20000f8c
 800615c:	20000ab4 	.word	0x20000ab4
 8006160:	20000ab0 	.word	0x20000ab0

08006164 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b084      	sub	sp, #16
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
 800616c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d10a      	bne.n	800618a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8006174:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006178:	f383 8811 	msr	BASEPRI, r3
 800617c:	f3bf 8f6f 	isb	sy
 8006180:	f3bf 8f4f 	dsb	sy
 8006184:	60fb      	str	r3, [r7, #12]
}
 8006186:	bf00      	nop
 8006188:	e7fe      	b.n	8006188 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800618a:	4b07      	ldr	r3, [pc, #28]	; (80061a8 <vTaskPlaceOnEventList+0x44>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	3318      	adds	r3, #24
 8006190:	4619      	mov	r1, r3
 8006192:	6878      	ldr	r0, [r7, #4]
 8006194:	f7fe fe9a 	bl	8004ecc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006198:	2101      	movs	r1, #1
 800619a:	6838      	ldr	r0, [r7, #0]
 800619c:	f000 fa80 	bl	80066a0 <prvAddCurrentTaskToDelayedList>
}
 80061a0:	bf00      	nop
 80061a2:	3710      	adds	r7, #16
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}
 80061a8:	20000ab0 	.word	0x20000ab0

080061ac <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b086      	sub	sp, #24
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	60f8      	str	r0, [r7, #12]
 80061b4:	60b9      	str	r1, [r7, #8]
 80061b6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d10a      	bne.n	80061d4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80061be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061c2:	f383 8811 	msr	BASEPRI, r3
 80061c6:	f3bf 8f6f 	isb	sy
 80061ca:	f3bf 8f4f 	dsb	sy
 80061ce:	617b      	str	r3, [r7, #20]
}
 80061d0:	bf00      	nop
 80061d2:	e7fe      	b.n	80061d2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80061d4:	4b0a      	ldr	r3, [pc, #40]	; (8006200 <vTaskPlaceOnEventListRestricted+0x54>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	3318      	adds	r3, #24
 80061da:	4619      	mov	r1, r3
 80061dc:	68f8      	ldr	r0, [r7, #12]
 80061de:	f7fe fe52 	bl	8004e86 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d002      	beq.n	80061ee <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80061e8:	f04f 33ff 	mov.w	r3, #4294967295
 80061ec:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80061ee:	6879      	ldr	r1, [r7, #4]
 80061f0:	68b8      	ldr	r0, [r7, #8]
 80061f2:	f000 fa55 	bl	80066a0 <prvAddCurrentTaskToDelayedList>
	}
 80061f6:	bf00      	nop
 80061f8:	3718      	adds	r7, #24
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd80      	pop	{r7, pc}
 80061fe:	bf00      	nop
 8006200:	20000ab0 	.word	0x20000ab0

08006204 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b086      	sub	sp, #24
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	68db      	ldr	r3, [r3, #12]
 8006210:	68db      	ldr	r3, [r3, #12]
 8006212:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006214:	693b      	ldr	r3, [r7, #16]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d10a      	bne.n	8006230 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800621a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800621e:	f383 8811 	msr	BASEPRI, r3
 8006222:	f3bf 8f6f 	isb	sy
 8006226:	f3bf 8f4f 	dsb	sy
 800622a:	60fb      	str	r3, [r7, #12]
}
 800622c:	bf00      	nop
 800622e:	e7fe      	b.n	800622e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006230:	693b      	ldr	r3, [r7, #16]
 8006232:	3318      	adds	r3, #24
 8006234:	4618      	mov	r0, r3
 8006236:	f7fe fe81 	bl	8004f3c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800623a:	4b1e      	ldr	r3, [pc, #120]	; (80062b4 <xTaskRemoveFromEventList+0xb0>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d11d      	bne.n	800627e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	3304      	adds	r3, #4
 8006246:	4618      	mov	r0, r3
 8006248:	f7fe fe78 	bl	8004f3c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800624c:	693b      	ldr	r3, [r7, #16]
 800624e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006250:	4b19      	ldr	r3, [pc, #100]	; (80062b8 <xTaskRemoveFromEventList+0xb4>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	429a      	cmp	r2, r3
 8006256:	d903      	bls.n	8006260 <xTaskRemoveFromEventList+0x5c>
 8006258:	693b      	ldr	r3, [r7, #16]
 800625a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800625c:	4a16      	ldr	r2, [pc, #88]	; (80062b8 <xTaskRemoveFromEventList+0xb4>)
 800625e:	6013      	str	r3, [r2, #0]
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006264:	4613      	mov	r3, r2
 8006266:	009b      	lsls	r3, r3, #2
 8006268:	4413      	add	r3, r2
 800626a:	009b      	lsls	r3, r3, #2
 800626c:	4a13      	ldr	r2, [pc, #76]	; (80062bc <xTaskRemoveFromEventList+0xb8>)
 800626e:	441a      	add	r2, r3
 8006270:	693b      	ldr	r3, [r7, #16]
 8006272:	3304      	adds	r3, #4
 8006274:	4619      	mov	r1, r3
 8006276:	4610      	mov	r0, r2
 8006278:	f7fe fe05 	bl	8004e86 <vListInsertEnd>
 800627c:	e005      	b.n	800628a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	3318      	adds	r3, #24
 8006282:	4619      	mov	r1, r3
 8006284:	480e      	ldr	r0, [pc, #56]	; (80062c0 <xTaskRemoveFromEventList+0xbc>)
 8006286:	f7fe fdfe 	bl	8004e86 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800628e:	4b0d      	ldr	r3, [pc, #52]	; (80062c4 <xTaskRemoveFromEventList+0xc0>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006294:	429a      	cmp	r2, r3
 8006296:	d905      	bls.n	80062a4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006298:	2301      	movs	r3, #1
 800629a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800629c:	4b0a      	ldr	r3, [pc, #40]	; (80062c8 <xTaskRemoveFromEventList+0xc4>)
 800629e:	2201      	movs	r2, #1
 80062a0:	601a      	str	r2, [r3, #0]
 80062a2:	e001      	b.n	80062a8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80062a4:	2300      	movs	r3, #0
 80062a6:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80062a8:	697b      	ldr	r3, [r7, #20]
}
 80062aa:	4618      	mov	r0, r3
 80062ac:	3718      	adds	r7, #24
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bd80      	pop	{r7, pc}
 80062b2:	bf00      	nop
 80062b4:	20000fac 	.word	0x20000fac
 80062b8:	20000f8c 	.word	0x20000f8c
 80062bc:	20000ab4 	.word	0x20000ab4
 80062c0:	20000f44 	.word	0x20000f44
 80062c4:	20000ab0 	.word	0x20000ab0
 80062c8:	20000f98 	.word	0x20000f98

080062cc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80062cc:	b480      	push	{r7}
 80062ce:	b083      	sub	sp, #12
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80062d4:	4b06      	ldr	r3, [pc, #24]	; (80062f0 <vTaskInternalSetTimeOutState+0x24>)
 80062d6:	681a      	ldr	r2, [r3, #0]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80062dc:	4b05      	ldr	r3, [pc, #20]	; (80062f4 <vTaskInternalSetTimeOutState+0x28>)
 80062de:	681a      	ldr	r2, [r3, #0]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	605a      	str	r2, [r3, #4]
}
 80062e4:	bf00      	nop
 80062e6:	370c      	adds	r7, #12
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bc80      	pop	{r7}
 80062ec:	4770      	bx	lr
 80062ee:	bf00      	nop
 80062f0:	20000f9c 	.word	0x20000f9c
 80062f4:	20000f88 	.word	0x20000f88

080062f8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b088      	sub	sp, #32
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
 8006300:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d10a      	bne.n	800631e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006308:	f04f 0350 	mov.w	r3, #80	; 0x50
 800630c:	f383 8811 	msr	BASEPRI, r3
 8006310:	f3bf 8f6f 	isb	sy
 8006314:	f3bf 8f4f 	dsb	sy
 8006318:	613b      	str	r3, [r7, #16]
}
 800631a:	bf00      	nop
 800631c:	e7fe      	b.n	800631c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d10a      	bne.n	800633a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006324:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006328:	f383 8811 	msr	BASEPRI, r3
 800632c:	f3bf 8f6f 	isb	sy
 8006330:	f3bf 8f4f 	dsb	sy
 8006334:	60fb      	str	r3, [r7, #12]
}
 8006336:	bf00      	nop
 8006338:	e7fe      	b.n	8006338 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800633a:	f000 fe07 	bl	8006f4c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800633e:	4b1d      	ldr	r3, [pc, #116]	; (80063b4 <xTaskCheckForTimeOut+0xbc>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	69ba      	ldr	r2, [r7, #24]
 800634a:	1ad3      	subs	r3, r2, r3
 800634c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006356:	d102      	bne.n	800635e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006358:	2300      	movs	r3, #0
 800635a:	61fb      	str	r3, [r7, #28]
 800635c:	e023      	b.n	80063a6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681a      	ldr	r2, [r3, #0]
 8006362:	4b15      	ldr	r3, [pc, #84]	; (80063b8 <xTaskCheckForTimeOut+0xc0>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	429a      	cmp	r2, r3
 8006368:	d007      	beq.n	800637a <xTaskCheckForTimeOut+0x82>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	69ba      	ldr	r2, [r7, #24]
 8006370:	429a      	cmp	r2, r3
 8006372:	d302      	bcc.n	800637a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006374:	2301      	movs	r3, #1
 8006376:	61fb      	str	r3, [r7, #28]
 8006378:	e015      	b.n	80063a6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	697a      	ldr	r2, [r7, #20]
 8006380:	429a      	cmp	r2, r3
 8006382:	d20b      	bcs.n	800639c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	1ad2      	subs	r2, r2, r3
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006390:	6878      	ldr	r0, [r7, #4]
 8006392:	f7ff ff9b 	bl	80062cc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006396:	2300      	movs	r3, #0
 8006398:	61fb      	str	r3, [r7, #28]
 800639a:	e004      	b.n	80063a6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	2200      	movs	r2, #0
 80063a0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80063a2:	2301      	movs	r3, #1
 80063a4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80063a6:	f000 fe01 	bl	8006fac <vPortExitCritical>

	return xReturn;
 80063aa:	69fb      	ldr	r3, [r7, #28]
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	3720      	adds	r7, #32
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bd80      	pop	{r7, pc}
 80063b4:	20000f88 	.word	0x20000f88
 80063b8:	20000f9c 	.word	0x20000f9c

080063bc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80063bc:	b480      	push	{r7}
 80063be:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80063c0:	4b03      	ldr	r3, [pc, #12]	; (80063d0 <vTaskMissedYield+0x14>)
 80063c2:	2201      	movs	r2, #1
 80063c4:	601a      	str	r2, [r3, #0]
}
 80063c6:	bf00      	nop
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bc80      	pop	{r7}
 80063cc:	4770      	bx	lr
 80063ce:	bf00      	nop
 80063d0:	20000f98 	.word	0x20000f98

080063d4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b082      	sub	sp, #8
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80063dc:	f000 f852 	bl	8006484 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80063e0:	4b06      	ldr	r3, [pc, #24]	; (80063fc <prvIdleTask+0x28>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	2b01      	cmp	r3, #1
 80063e6:	d9f9      	bls.n	80063dc <prvIdleTask+0x8>
			{
				taskYIELD();
 80063e8:	4b05      	ldr	r3, [pc, #20]	; (8006400 <prvIdleTask+0x2c>)
 80063ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063ee:	601a      	str	r2, [r3, #0]
 80063f0:	f3bf 8f4f 	dsb	sy
 80063f4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80063f8:	e7f0      	b.n	80063dc <prvIdleTask+0x8>
 80063fa:	bf00      	nop
 80063fc:	20000ab4 	.word	0x20000ab4
 8006400:	e000ed04 	.word	0xe000ed04

08006404 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b082      	sub	sp, #8
 8006408:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800640a:	2300      	movs	r3, #0
 800640c:	607b      	str	r3, [r7, #4]
 800640e:	e00c      	b.n	800642a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006410:	687a      	ldr	r2, [r7, #4]
 8006412:	4613      	mov	r3, r2
 8006414:	009b      	lsls	r3, r3, #2
 8006416:	4413      	add	r3, r2
 8006418:	009b      	lsls	r3, r3, #2
 800641a:	4a12      	ldr	r2, [pc, #72]	; (8006464 <prvInitialiseTaskLists+0x60>)
 800641c:	4413      	add	r3, r2
 800641e:	4618      	mov	r0, r3
 8006420:	f7fe fd06 	bl	8004e30 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	3301      	adds	r3, #1
 8006428:	607b      	str	r3, [r7, #4]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2b37      	cmp	r3, #55	; 0x37
 800642e:	d9ef      	bls.n	8006410 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006430:	480d      	ldr	r0, [pc, #52]	; (8006468 <prvInitialiseTaskLists+0x64>)
 8006432:	f7fe fcfd 	bl	8004e30 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006436:	480d      	ldr	r0, [pc, #52]	; (800646c <prvInitialiseTaskLists+0x68>)
 8006438:	f7fe fcfa 	bl	8004e30 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800643c:	480c      	ldr	r0, [pc, #48]	; (8006470 <prvInitialiseTaskLists+0x6c>)
 800643e:	f7fe fcf7 	bl	8004e30 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006442:	480c      	ldr	r0, [pc, #48]	; (8006474 <prvInitialiseTaskLists+0x70>)
 8006444:	f7fe fcf4 	bl	8004e30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006448:	480b      	ldr	r0, [pc, #44]	; (8006478 <prvInitialiseTaskLists+0x74>)
 800644a:	f7fe fcf1 	bl	8004e30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800644e:	4b0b      	ldr	r3, [pc, #44]	; (800647c <prvInitialiseTaskLists+0x78>)
 8006450:	4a05      	ldr	r2, [pc, #20]	; (8006468 <prvInitialiseTaskLists+0x64>)
 8006452:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006454:	4b0a      	ldr	r3, [pc, #40]	; (8006480 <prvInitialiseTaskLists+0x7c>)
 8006456:	4a05      	ldr	r2, [pc, #20]	; (800646c <prvInitialiseTaskLists+0x68>)
 8006458:	601a      	str	r2, [r3, #0]
}
 800645a:	bf00      	nop
 800645c:	3708      	adds	r7, #8
 800645e:	46bd      	mov	sp, r7
 8006460:	bd80      	pop	{r7, pc}
 8006462:	bf00      	nop
 8006464:	20000ab4 	.word	0x20000ab4
 8006468:	20000f14 	.word	0x20000f14
 800646c:	20000f28 	.word	0x20000f28
 8006470:	20000f44 	.word	0x20000f44
 8006474:	20000f58 	.word	0x20000f58
 8006478:	20000f70 	.word	0x20000f70
 800647c:	20000f3c 	.word	0x20000f3c
 8006480:	20000f40 	.word	0x20000f40

08006484 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b082      	sub	sp, #8
 8006488:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800648a:	e019      	b.n	80064c0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800648c:	f000 fd5e 	bl	8006f4c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006490:	4b10      	ldr	r3, [pc, #64]	; (80064d4 <prvCheckTasksWaitingTermination+0x50>)
 8006492:	68db      	ldr	r3, [r3, #12]
 8006494:	68db      	ldr	r3, [r3, #12]
 8006496:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	3304      	adds	r3, #4
 800649c:	4618      	mov	r0, r3
 800649e:	f7fe fd4d 	bl	8004f3c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80064a2:	4b0d      	ldr	r3, [pc, #52]	; (80064d8 <prvCheckTasksWaitingTermination+0x54>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	3b01      	subs	r3, #1
 80064a8:	4a0b      	ldr	r2, [pc, #44]	; (80064d8 <prvCheckTasksWaitingTermination+0x54>)
 80064aa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80064ac:	4b0b      	ldr	r3, [pc, #44]	; (80064dc <prvCheckTasksWaitingTermination+0x58>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	3b01      	subs	r3, #1
 80064b2:	4a0a      	ldr	r2, [pc, #40]	; (80064dc <prvCheckTasksWaitingTermination+0x58>)
 80064b4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80064b6:	f000 fd79 	bl	8006fac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	f000 f810 	bl	80064e0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80064c0:	4b06      	ldr	r3, [pc, #24]	; (80064dc <prvCheckTasksWaitingTermination+0x58>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d1e1      	bne.n	800648c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80064c8:	bf00      	nop
 80064ca:	bf00      	nop
 80064cc:	3708      	adds	r7, #8
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bd80      	pop	{r7, pc}
 80064d2:	bf00      	nop
 80064d4:	20000f58 	.word	0x20000f58
 80064d8:	20000f84 	.word	0x20000f84
 80064dc:	20000f6c 	.word	0x20000f6c

080064e0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b084      	sub	sp, #16
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d108      	bne.n	8006504 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064f6:	4618      	mov	r0, r3
 80064f8:	f000 fe3a 	bl	8007170 <vPortFree>
				vPortFree( pxTCB );
 80064fc:	6878      	ldr	r0, [r7, #4]
 80064fe:	f000 fe37 	bl	8007170 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006502:	e018      	b.n	8006536 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800650a:	2b01      	cmp	r3, #1
 800650c:	d103      	bne.n	8006516 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800650e:	6878      	ldr	r0, [r7, #4]
 8006510:	f000 fe2e 	bl	8007170 <vPortFree>
	}
 8006514:	e00f      	b.n	8006536 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800651c:	2b02      	cmp	r3, #2
 800651e:	d00a      	beq.n	8006536 <prvDeleteTCB+0x56>
	__asm volatile
 8006520:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006524:	f383 8811 	msr	BASEPRI, r3
 8006528:	f3bf 8f6f 	isb	sy
 800652c:	f3bf 8f4f 	dsb	sy
 8006530:	60fb      	str	r3, [r7, #12]
}
 8006532:	bf00      	nop
 8006534:	e7fe      	b.n	8006534 <prvDeleteTCB+0x54>
	}
 8006536:	bf00      	nop
 8006538:	3710      	adds	r7, #16
 800653a:	46bd      	mov	sp, r7
 800653c:	bd80      	pop	{r7, pc}
	...

08006540 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006540:	b480      	push	{r7}
 8006542:	b083      	sub	sp, #12
 8006544:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006546:	4b0e      	ldr	r3, [pc, #56]	; (8006580 <prvResetNextTaskUnblockTime+0x40>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d101      	bne.n	8006554 <prvResetNextTaskUnblockTime+0x14>
 8006550:	2301      	movs	r3, #1
 8006552:	e000      	b.n	8006556 <prvResetNextTaskUnblockTime+0x16>
 8006554:	2300      	movs	r3, #0
 8006556:	2b00      	cmp	r3, #0
 8006558:	d004      	beq.n	8006564 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800655a:	4b0a      	ldr	r3, [pc, #40]	; (8006584 <prvResetNextTaskUnblockTime+0x44>)
 800655c:	f04f 32ff 	mov.w	r2, #4294967295
 8006560:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006562:	e008      	b.n	8006576 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006564:	4b06      	ldr	r3, [pc, #24]	; (8006580 <prvResetNextTaskUnblockTime+0x40>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	68db      	ldr	r3, [r3, #12]
 800656a:	68db      	ldr	r3, [r3, #12]
 800656c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	685b      	ldr	r3, [r3, #4]
 8006572:	4a04      	ldr	r2, [pc, #16]	; (8006584 <prvResetNextTaskUnblockTime+0x44>)
 8006574:	6013      	str	r3, [r2, #0]
}
 8006576:	bf00      	nop
 8006578:	370c      	adds	r7, #12
 800657a:	46bd      	mov	sp, r7
 800657c:	bc80      	pop	{r7}
 800657e:	4770      	bx	lr
 8006580:	20000f3c 	.word	0x20000f3c
 8006584:	20000fa4 	.word	0x20000fa4

08006588 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006588:	b480      	push	{r7}
 800658a:	b083      	sub	sp, #12
 800658c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800658e:	4b0b      	ldr	r3, [pc, #44]	; (80065bc <xTaskGetSchedulerState+0x34>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d102      	bne.n	800659c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006596:	2301      	movs	r3, #1
 8006598:	607b      	str	r3, [r7, #4]
 800659a:	e008      	b.n	80065ae <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800659c:	4b08      	ldr	r3, [pc, #32]	; (80065c0 <xTaskGetSchedulerState+0x38>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d102      	bne.n	80065aa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80065a4:	2302      	movs	r3, #2
 80065a6:	607b      	str	r3, [r7, #4]
 80065a8:	e001      	b.n	80065ae <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80065aa:	2300      	movs	r3, #0
 80065ac:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80065ae:	687b      	ldr	r3, [r7, #4]
	}
 80065b0:	4618      	mov	r0, r3
 80065b2:	370c      	adds	r7, #12
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bc80      	pop	{r7}
 80065b8:	4770      	bx	lr
 80065ba:	bf00      	nop
 80065bc:	20000f90 	.word	0x20000f90
 80065c0:	20000fac 	.word	0x20000fac

080065c4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b086      	sub	sp, #24
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80065d0:	2300      	movs	r3, #0
 80065d2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d056      	beq.n	8006688 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80065da:	4b2e      	ldr	r3, [pc, #184]	; (8006694 <xTaskPriorityDisinherit+0xd0>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	693a      	ldr	r2, [r7, #16]
 80065e0:	429a      	cmp	r2, r3
 80065e2:	d00a      	beq.n	80065fa <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80065e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065e8:	f383 8811 	msr	BASEPRI, r3
 80065ec:	f3bf 8f6f 	isb	sy
 80065f0:	f3bf 8f4f 	dsb	sy
 80065f4:	60fb      	str	r3, [r7, #12]
}
 80065f6:	bf00      	nop
 80065f8:	e7fe      	b.n	80065f8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80065fa:	693b      	ldr	r3, [r7, #16]
 80065fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d10a      	bne.n	8006618 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8006602:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006606:	f383 8811 	msr	BASEPRI, r3
 800660a:	f3bf 8f6f 	isb	sy
 800660e:	f3bf 8f4f 	dsb	sy
 8006612:	60bb      	str	r3, [r7, #8]
}
 8006614:	bf00      	nop
 8006616:	e7fe      	b.n	8006616 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006618:	693b      	ldr	r3, [r7, #16]
 800661a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800661c:	1e5a      	subs	r2, r3, #1
 800661e:	693b      	ldr	r3, [r7, #16]
 8006620:	661a      	str	r2, [r3, #96]	; 0x60

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006626:	693b      	ldr	r3, [r7, #16]
 8006628:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800662a:	429a      	cmp	r2, r3
 800662c:	d02c      	beq.n	8006688 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800662e:	693b      	ldr	r3, [r7, #16]
 8006630:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006632:	2b00      	cmp	r3, #0
 8006634:	d128      	bne.n	8006688 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006636:	693b      	ldr	r3, [r7, #16]
 8006638:	3304      	adds	r3, #4
 800663a:	4618      	mov	r0, r3
 800663c:	f7fe fc7e 	bl	8004f3c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006640:	693b      	ldr	r3, [r7, #16]
 8006642:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006644:	693b      	ldr	r3, [r7, #16]
 8006646:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006648:	693b      	ldr	r3, [r7, #16]
 800664a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800664c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006650:	693b      	ldr	r3, [r7, #16]
 8006652:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006658:	4b0f      	ldr	r3, [pc, #60]	; (8006698 <xTaskPriorityDisinherit+0xd4>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	429a      	cmp	r2, r3
 800665e:	d903      	bls.n	8006668 <xTaskPriorityDisinherit+0xa4>
 8006660:	693b      	ldr	r3, [r7, #16]
 8006662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006664:	4a0c      	ldr	r2, [pc, #48]	; (8006698 <xTaskPriorityDisinherit+0xd4>)
 8006666:	6013      	str	r3, [r2, #0]
 8006668:	693b      	ldr	r3, [r7, #16]
 800666a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800666c:	4613      	mov	r3, r2
 800666e:	009b      	lsls	r3, r3, #2
 8006670:	4413      	add	r3, r2
 8006672:	009b      	lsls	r3, r3, #2
 8006674:	4a09      	ldr	r2, [pc, #36]	; (800669c <xTaskPriorityDisinherit+0xd8>)
 8006676:	441a      	add	r2, r3
 8006678:	693b      	ldr	r3, [r7, #16]
 800667a:	3304      	adds	r3, #4
 800667c:	4619      	mov	r1, r3
 800667e:	4610      	mov	r0, r2
 8006680:	f7fe fc01 	bl	8004e86 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006684:	2301      	movs	r3, #1
 8006686:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006688:	697b      	ldr	r3, [r7, #20]
	}
 800668a:	4618      	mov	r0, r3
 800668c:	3718      	adds	r7, #24
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}
 8006692:	bf00      	nop
 8006694:	20000ab0 	.word	0x20000ab0
 8006698:	20000f8c 	.word	0x20000f8c
 800669c:	20000ab4 	.word	0x20000ab4

080066a0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b084      	sub	sp, #16
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
 80066a8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80066aa:	4b21      	ldr	r3, [pc, #132]	; (8006730 <prvAddCurrentTaskToDelayedList+0x90>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80066b0:	4b20      	ldr	r3, [pc, #128]	; (8006734 <prvAddCurrentTaskToDelayedList+0x94>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	3304      	adds	r3, #4
 80066b6:	4618      	mov	r0, r3
 80066b8:	f7fe fc40 	bl	8004f3c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066c2:	d10a      	bne.n	80066da <prvAddCurrentTaskToDelayedList+0x3a>
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d007      	beq.n	80066da <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80066ca:	4b1a      	ldr	r3, [pc, #104]	; (8006734 <prvAddCurrentTaskToDelayedList+0x94>)
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	3304      	adds	r3, #4
 80066d0:	4619      	mov	r1, r3
 80066d2:	4819      	ldr	r0, [pc, #100]	; (8006738 <prvAddCurrentTaskToDelayedList+0x98>)
 80066d4:	f7fe fbd7 	bl	8004e86 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80066d8:	e026      	b.n	8006728 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80066da:	68fa      	ldr	r2, [r7, #12]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	4413      	add	r3, r2
 80066e0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80066e2:	4b14      	ldr	r3, [pc, #80]	; (8006734 <prvAddCurrentTaskToDelayedList+0x94>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	68ba      	ldr	r2, [r7, #8]
 80066e8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80066ea:	68ba      	ldr	r2, [r7, #8]
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d209      	bcs.n	8006706 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80066f2:	4b12      	ldr	r3, [pc, #72]	; (800673c <prvAddCurrentTaskToDelayedList+0x9c>)
 80066f4:	681a      	ldr	r2, [r3, #0]
 80066f6:	4b0f      	ldr	r3, [pc, #60]	; (8006734 <prvAddCurrentTaskToDelayedList+0x94>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	3304      	adds	r3, #4
 80066fc:	4619      	mov	r1, r3
 80066fe:	4610      	mov	r0, r2
 8006700:	f7fe fbe4 	bl	8004ecc <vListInsert>
}
 8006704:	e010      	b.n	8006728 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006706:	4b0e      	ldr	r3, [pc, #56]	; (8006740 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006708:	681a      	ldr	r2, [r3, #0]
 800670a:	4b0a      	ldr	r3, [pc, #40]	; (8006734 <prvAddCurrentTaskToDelayedList+0x94>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	3304      	adds	r3, #4
 8006710:	4619      	mov	r1, r3
 8006712:	4610      	mov	r0, r2
 8006714:	f7fe fbda 	bl	8004ecc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006718:	4b0a      	ldr	r3, [pc, #40]	; (8006744 <prvAddCurrentTaskToDelayedList+0xa4>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	68ba      	ldr	r2, [r7, #8]
 800671e:	429a      	cmp	r2, r3
 8006720:	d202      	bcs.n	8006728 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006722:	4a08      	ldr	r2, [pc, #32]	; (8006744 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006724:	68bb      	ldr	r3, [r7, #8]
 8006726:	6013      	str	r3, [r2, #0]
}
 8006728:	bf00      	nop
 800672a:	3710      	adds	r7, #16
 800672c:	46bd      	mov	sp, r7
 800672e:	bd80      	pop	{r7, pc}
 8006730:	20000f88 	.word	0x20000f88
 8006734:	20000ab0 	.word	0x20000ab0
 8006738:	20000f70 	.word	0x20000f70
 800673c:	20000f40 	.word	0x20000f40
 8006740:	20000f3c 	.word	0x20000f3c
 8006744:	20000fa4 	.word	0x20000fa4

08006748 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b08a      	sub	sp, #40	; 0x28
 800674c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800674e:	2300      	movs	r3, #0
 8006750:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006752:	f000 facb 	bl	8006cec <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006756:	4b1c      	ldr	r3, [pc, #112]	; (80067c8 <xTimerCreateTimerTask+0x80>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d021      	beq.n	80067a2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800675e:	2300      	movs	r3, #0
 8006760:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006762:	2300      	movs	r3, #0
 8006764:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006766:	1d3a      	adds	r2, r7, #4
 8006768:	f107 0108 	add.w	r1, r7, #8
 800676c:	f107 030c 	add.w	r3, r7, #12
 8006770:	4618      	mov	r0, r3
 8006772:	f7fe fb43 	bl	8004dfc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006776:	6879      	ldr	r1, [r7, #4]
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	68fa      	ldr	r2, [r7, #12]
 800677c:	9202      	str	r2, [sp, #8]
 800677e:	9301      	str	r3, [sp, #4]
 8006780:	2302      	movs	r3, #2
 8006782:	9300      	str	r3, [sp, #0]
 8006784:	2300      	movs	r3, #0
 8006786:	460a      	mov	r2, r1
 8006788:	4910      	ldr	r1, [pc, #64]	; (80067cc <xTimerCreateTimerTask+0x84>)
 800678a:	4811      	ldr	r0, [pc, #68]	; (80067d0 <xTimerCreateTimerTask+0x88>)
 800678c:	f7ff f8e4 	bl	8005958 <xTaskCreateStatic>
 8006790:	4603      	mov	r3, r0
 8006792:	4a10      	ldr	r2, [pc, #64]	; (80067d4 <xTimerCreateTimerTask+0x8c>)
 8006794:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006796:	4b0f      	ldr	r3, [pc, #60]	; (80067d4 <xTimerCreateTimerTask+0x8c>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d001      	beq.n	80067a2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800679e:	2301      	movs	r3, #1
 80067a0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d10a      	bne.n	80067be <xTimerCreateTimerTask+0x76>
	__asm volatile
 80067a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067ac:	f383 8811 	msr	BASEPRI, r3
 80067b0:	f3bf 8f6f 	isb	sy
 80067b4:	f3bf 8f4f 	dsb	sy
 80067b8:	613b      	str	r3, [r7, #16]
}
 80067ba:	bf00      	nop
 80067bc:	e7fe      	b.n	80067bc <xTimerCreateTimerTask+0x74>
	return xReturn;
 80067be:	697b      	ldr	r3, [r7, #20]
}
 80067c0:	4618      	mov	r0, r3
 80067c2:	3718      	adds	r7, #24
 80067c4:	46bd      	mov	sp, r7
 80067c6:	bd80      	pop	{r7, pc}
 80067c8:	20000fe0 	.word	0x20000fe0
 80067cc:	0800bb00 	.word	0x0800bb00
 80067d0:	080068f5 	.word	0x080068f5
 80067d4:	20000fe4 	.word	0x20000fe4

080067d8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b08a      	sub	sp, #40	; 0x28
 80067dc:	af00      	add	r7, sp, #0
 80067de:	60f8      	str	r0, [r7, #12]
 80067e0:	60b9      	str	r1, [r7, #8]
 80067e2:	607a      	str	r2, [r7, #4]
 80067e4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80067e6:	2300      	movs	r3, #0
 80067e8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d10a      	bne.n	8006806 <xTimerGenericCommand+0x2e>
	__asm volatile
 80067f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067f4:	f383 8811 	msr	BASEPRI, r3
 80067f8:	f3bf 8f6f 	isb	sy
 80067fc:	f3bf 8f4f 	dsb	sy
 8006800:	623b      	str	r3, [r7, #32]
}
 8006802:	bf00      	nop
 8006804:	e7fe      	b.n	8006804 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006806:	4b1a      	ldr	r3, [pc, #104]	; (8006870 <xTimerGenericCommand+0x98>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d02a      	beq.n	8006864 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800681a:	68bb      	ldr	r3, [r7, #8]
 800681c:	2b05      	cmp	r3, #5
 800681e:	dc18      	bgt.n	8006852 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006820:	f7ff feb2 	bl	8006588 <xTaskGetSchedulerState>
 8006824:	4603      	mov	r3, r0
 8006826:	2b02      	cmp	r3, #2
 8006828:	d109      	bne.n	800683e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800682a:	4b11      	ldr	r3, [pc, #68]	; (8006870 <xTimerGenericCommand+0x98>)
 800682c:	6818      	ldr	r0, [r3, #0]
 800682e:	f107 0110 	add.w	r1, r7, #16
 8006832:	2300      	movs	r3, #0
 8006834:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006836:	f7fe fcad 	bl	8005194 <xQueueGenericSend>
 800683a:	6278      	str	r0, [r7, #36]	; 0x24
 800683c:	e012      	b.n	8006864 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800683e:	4b0c      	ldr	r3, [pc, #48]	; (8006870 <xTimerGenericCommand+0x98>)
 8006840:	6818      	ldr	r0, [r3, #0]
 8006842:	f107 0110 	add.w	r1, r7, #16
 8006846:	2300      	movs	r3, #0
 8006848:	2200      	movs	r2, #0
 800684a:	f7fe fca3 	bl	8005194 <xQueueGenericSend>
 800684e:	6278      	str	r0, [r7, #36]	; 0x24
 8006850:	e008      	b.n	8006864 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006852:	4b07      	ldr	r3, [pc, #28]	; (8006870 <xTimerGenericCommand+0x98>)
 8006854:	6818      	ldr	r0, [r3, #0]
 8006856:	f107 0110 	add.w	r1, r7, #16
 800685a:	2300      	movs	r3, #0
 800685c:	683a      	ldr	r2, [r7, #0]
 800685e:	f7fe fd97 	bl	8005390 <xQueueGenericSendFromISR>
 8006862:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006866:	4618      	mov	r0, r3
 8006868:	3728      	adds	r7, #40	; 0x28
 800686a:	46bd      	mov	sp, r7
 800686c:	bd80      	pop	{r7, pc}
 800686e:	bf00      	nop
 8006870:	20000fe0 	.word	0x20000fe0

08006874 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b088      	sub	sp, #32
 8006878:	af02      	add	r7, sp, #8
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800687e:	4b1c      	ldr	r3, [pc, #112]	; (80068f0 <prvProcessExpiredTimer+0x7c>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	68db      	ldr	r3, [r3, #12]
 8006884:	68db      	ldr	r3, [r3, #12]
 8006886:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006888:	697b      	ldr	r3, [r7, #20]
 800688a:	3304      	adds	r3, #4
 800688c:	4618      	mov	r0, r3
 800688e:	f7fe fb55 	bl	8004f3c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	69db      	ldr	r3, [r3, #28]
 8006896:	2b01      	cmp	r3, #1
 8006898:	d122      	bne.n	80068e0 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800689a:	697b      	ldr	r3, [r7, #20]
 800689c:	699a      	ldr	r2, [r3, #24]
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	18d1      	adds	r1, r2, r3
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	683a      	ldr	r2, [r7, #0]
 80068a6:	6978      	ldr	r0, [r7, #20]
 80068a8:	f000 f8c8 	bl	8006a3c <prvInsertTimerInActiveList>
 80068ac:	4603      	mov	r3, r0
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d016      	beq.n	80068e0 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80068b2:	2300      	movs	r3, #0
 80068b4:	9300      	str	r3, [sp, #0]
 80068b6:	2300      	movs	r3, #0
 80068b8:	687a      	ldr	r2, [r7, #4]
 80068ba:	2100      	movs	r1, #0
 80068bc:	6978      	ldr	r0, [r7, #20]
 80068be:	f7ff ff8b 	bl	80067d8 <xTimerGenericCommand>
 80068c2:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80068c4:	693b      	ldr	r3, [r7, #16]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d10a      	bne.n	80068e0 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 80068ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068ce:	f383 8811 	msr	BASEPRI, r3
 80068d2:	f3bf 8f6f 	isb	sy
 80068d6:	f3bf 8f4f 	dsb	sy
 80068da:	60fb      	str	r3, [r7, #12]
}
 80068dc:	bf00      	nop
 80068de:	e7fe      	b.n	80068de <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068e4:	6978      	ldr	r0, [r7, #20]
 80068e6:	4798      	blx	r3
}
 80068e8:	bf00      	nop
 80068ea:	3718      	adds	r7, #24
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bd80      	pop	{r7, pc}
 80068f0:	20000fd8 	.word	0x20000fd8

080068f4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b084      	sub	sp, #16
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80068fc:	f107 0308 	add.w	r3, r7, #8
 8006900:	4618      	mov	r0, r3
 8006902:	f000 f857 	bl	80069b4 <prvGetNextExpireTime>
 8006906:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	4619      	mov	r1, r3
 800690c:	68f8      	ldr	r0, [r7, #12]
 800690e:	f000 f803 	bl	8006918 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006912:	f000 f8d5 	bl	8006ac0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006916:	e7f1      	b.n	80068fc <prvTimerTask+0x8>

08006918 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b084      	sub	sp, #16
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
 8006920:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006922:	f7ff fa4b 	bl	8005dbc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006926:	f107 0308 	add.w	r3, r7, #8
 800692a:	4618      	mov	r0, r3
 800692c:	f000 f866 	bl	80069fc <prvSampleTimeNow>
 8006930:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006932:	68bb      	ldr	r3, [r7, #8]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d130      	bne.n	800699a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d10a      	bne.n	8006954 <prvProcessTimerOrBlockTask+0x3c>
 800693e:	687a      	ldr	r2, [r7, #4]
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	429a      	cmp	r2, r3
 8006944:	d806      	bhi.n	8006954 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006946:	f7ff fa47 	bl	8005dd8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800694a:	68f9      	ldr	r1, [r7, #12]
 800694c:	6878      	ldr	r0, [r7, #4]
 800694e:	f7ff ff91 	bl	8006874 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006952:	e024      	b.n	800699e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d008      	beq.n	800696c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800695a:	4b13      	ldr	r3, [pc, #76]	; (80069a8 <prvProcessTimerOrBlockTask+0x90>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	2b00      	cmp	r3, #0
 8006962:	bf0c      	ite	eq
 8006964:	2301      	moveq	r3, #1
 8006966:	2300      	movne	r3, #0
 8006968:	b2db      	uxtb	r3, r3
 800696a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800696c:	4b0f      	ldr	r3, [pc, #60]	; (80069ac <prvProcessTimerOrBlockTask+0x94>)
 800696e:	6818      	ldr	r0, [r3, #0]
 8006970:	687a      	ldr	r2, [r7, #4]
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	1ad3      	subs	r3, r2, r3
 8006976:	683a      	ldr	r2, [r7, #0]
 8006978:	4619      	mov	r1, r3
 800697a:	f7fe ffb9 	bl	80058f0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800697e:	f7ff fa2b 	bl	8005dd8 <xTaskResumeAll>
 8006982:	4603      	mov	r3, r0
 8006984:	2b00      	cmp	r3, #0
 8006986:	d10a      	bne.n	800699e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006988:	4b09      	ldr	r3, [pc, #36]	; (80069b0 <prvProcessTimerOrBlockTask+0x98>)
 800698a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800698e:	601a      	str	r2, [r3, #0]
 8006990:	f3bf 8f4f 	dsb	sy
 8006994:	f3bf 8f6f 	isb	sy
}
 8006998:	e001      	b.n	800699e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800699a:	f7ff fa1d 	bl	8005dd8 <xTaskResumeAll>
}
 800699e:	bf00      	nop
 80069a0:	3710      	adds	r7, #16
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bd80      	pop	{r7, pc}
 80069a6:	bf00      	nop
 80069a8:	20000fdc 	.word	0x20000fdc
 80069ac:	20000fe0 	.word	0x20000fe0
 80069b0:	e000ed04 	.word	0xe000ed04

080069b4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80069b4:	b480      	push	{r7}
 80069b6:	b085      	sub	sp, #20
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80069bc:	4b0e      	ldr	r3, [pc, #56]	; (80069f8 <prvGetNextExpireTime+0x44>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	bf0c      	ite	eq
 80069c6:	2301      	moveq	r3, #1
 80069c8:	2300      	movne	r3, #0
 80069ca:	b2db      	uxtb	r3, r3
 80069cc:	461a      	mov	r2, r3
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d105      	bne.n	80069e6 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80069da:	4b07      	ldr	r3, [pc, #28]	; (80069f8 <prvGetNextExpireTime+0x44>)
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	68db      	ldr	r3, [r3, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	60fb      	str	r3, [r7, #12]
 80069e4:	e001      	b.n	80069ea <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80069e6:	2300      	movs	r3, #0
 80069e8:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80069ea:	68fb      	ldr	r3, [r7, #12]
}
 80069ec:	4618      	mov	r0, r3
 80069ee:	3714      	adds	r7, #20
 80069f0:	46bd      	mov	sp, r7
 80069f2:	bc80      	pop	{r7}
 80069f4:	4770      	bx	lr
 80069f6:	bf00      	nop
 80069f8:	20000fd8 	.word	0x20000fd8

080069fc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b084      	sub	sp, #16
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006a04:	f7ff fa86 	bl	8005f14 <xTaskGetTickCount>
 8006a08:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006a0a:	4b0b      	ldr	r3, [pc, #44]	; (8006a38 <prvSampleTimeNow+0x3c>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	68fa      	ldr	r2, [r7, #12]
 8006a10:	429a      	cmp	r2, r3
 8006a12:	d205      	bcs.n	8006a20 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006a14:	f000 f908 	bl	8006c28 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2201      	movs	r2, #1
 8006a1c:	601a      	str	r2, [r3, #0]
 8006a1e:	e002      	b.n	8006a26 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2200      	movs	r2, #0
 8006a24:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006a26:	4a04      	ldr	r2, [pc, #16]	; (8006a38 <prvSampleTimeNow+0x3c>)
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	3710      	adds	r7, #16
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bd80      	pop	{r7, pc}
 8006a36:	bf00      	nop
 8006a38:	20000fe8 	.word	0x20000fe8

08006a3c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b086      	sub	sp, #24
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	60f8      	str	r0, [r7, #12]
 8006a44:	60b9      	str	r1, [r7, #8]
 8006a46:	607a      	str	r2, [r7, #4]
 8006a48:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	68ba      	ldr	r2, [r7, #8]
 8006a52:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	68fa      	ldr	r2, [r7, #12]
 8006a58:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006a5a:	68ba      	ldr	r2, [r7, #8]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	429a      	cmp	r2, r3
 8006a60:	d812      	bhi.n	8006a88 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a62:	687a      	ldr	r2, [r7, #4]
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	1ad2      	subs	r2, r2, r3
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	699b      	ldr	r3, [r3, #24]
 8006a6c:	429a      	cmp	r2, r3
 8006a6e:	d302      	bcc.n	8006a76 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006a70:	2301      	movs	r3, #1
 8006a72:	617b      	str	r3, [r7, #20]
 8006a74:	e01b      	b.n	8006aae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006a76:	4b10      	ldr	r3, [pc, #64]	; (8006ab8 <prvInsertTimerInActiveList+0x7c>)
 8006a78:	681a      	ldr	r2, [r3, #0]
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	3304      	adds	r3, #4
 8006a7e:	4619      	mov	r1, r3
 8006a80:	4610      	mov	r0, r2
 8006a82:	f7fe fa23 	bl	8004ecc <vListInsert>
 8006a86:	e012      	b.n	8006aae <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006a88:	687a      	ldr	r2, [r7, #4]
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	429a      	cmp	r2, r3
 8006a8e:	d206      	bcs.n	8006a9e <prvInsertTimerInActiveList+0x62>
 8006a90:	68ba      	ldr	r2, [r7, #8]
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	429a      	cmp	r2, r3
 8006a96:	d302      	bcc.n	8006a9e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006a98:	2301      	movs	r3, #1
 8006a9a:	617b      	str	r3, [r7, #20]
 8006a9c:	e007      	b.n	8006aae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006a9e:	4b07      	ldr	r3, [pc, #28]	; (8006abc <prvInsertTimerInActiveList+0x80>)
 8006aa0:	681a      	ldr	r2, [r3, #0]
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	3304      	adds	r3, #4
 8006aa6:	4619      	mov	r1, r3
 8006aa8:	4610      	mov	r0, r2
 8006aaa:	f7fe fa0f 	bl	8004ecc <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006aae:	697b      	ldr	r3, [r7, #20]
}
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	3718      	adds	r7, #24
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	bd80      	pop	{r7, pc}
 8006ab8:	20000fdc 	.word	0x20000fdc
 8006abc:	20000fd8 	.word	0x20000fd8

08006ac0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b08e      	sub	sp, #56	; 0x38
 8006ac4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006ac6:	e09d      	b.n	8006c04 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	da18      	bge.n	8006b00 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006ace:	1d3b      	adds	r3, r7, #4
 8006ad0:	3304      	adds	r3, #4
 8006ad2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006ad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d10a      	bne.n	8006af0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8006ada:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ade:	f383 8811 	msr	BASEPRI, r3
 8006ae2:	f3bf 8f6f 	isb	sy
 8006ae6:	f3bf 8f4f 	dsb	sy
 8006aea:	61fb      	str	r3, [r7, #28]
}
 8006aec:	bf00      	nop
 8006aee:	e7fe      	b.n	8006aee <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006af0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006af6:	6850      	ldr	r0, [r2, #4]
 8006af8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006afa:	6892      	ldr	r2, [r2, #8]
 8006afc:	4611      	mov	r1, r2
 8006afe:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	db7d      	blt.n	8006c02 <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006b0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b0c:	695b      	ldr	r3, [r3, #20]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d004      	beq.n	8006b1c <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b14:	3304      	adds	r3, #4
 8006b16:	4618      	mov	r0, r3
 8006b18:	f7fe fa10 	bl	8004f3c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006b1c:	463b      	mov	r3, r7
 8006b1e:	4618      	mov	r0, r3
 8006b20:	f7ff ff6c 	bl	80069fc <prvSampleTimeNow>
 8006b24:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2b09      	cmp	r3, #9
 8006b2a:	d86b      	bhi.n	8006c04 <prvProcessReceivedCommands+0x144>
 8006b2c:	a201      	add	r2, pc, #4	; (adr r2, 8006b34 <prvProcessReceivedCommands+0x74>)
 8006b2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b32:	bf00      	nop
 8006b34:	08006b5d 	.word	0x08006b5d
 8006b38:	08006b5d 	.word	0x08006b5d
 8006b3c:	08006b5d 	.word	0x08006b5d
 8006b40:	08006c05 	.word	0x08006c05
 8006b44:	08006bb9 	.word	0x08006bb9
 8006b48:	08006bf1 	.word	0x08006bf1
 8006b4c:	08006b5d 	.word	0x08006b5d
 8006b50:	08006b5d 	.word	0x08006b5d
 8006b54:	08006c05 	.word	0x08006c05
 8006b58:	08006bb9 	.word	0x08006bb9
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006b5c:	68ba      	ldr	r2, [r7, #8]
 8006b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b60:	699b      	ldr	r3, [r3, #24]
 8006b62:	18d1      	adds	r1, r2, r3
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b68:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b6a:	f7ff ff67 	bl	8006a3c <prvInsertTimerInActiveList>
 8006b6e:	4603      	mov	r3, r0
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d047      	beq.n	8006c04 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006b74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b78:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b7a:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006b7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b7e:	69db      	ldr	r3, [r3, #28]
 8006b80:	2b01      	cmp	r3, #1
 8006b82:	d13f      	bne.n	8006c04 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006b84:	68ba      	ldr	r2, [r7, #8]
 8006b86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b88:	699b      	ldr	r3, [r3, #24]
 8006b8a:	441a      	add	r2, r3
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	9300      	str	r3, [sp, #0]
 8006b90:	2300      	movs	r3, #0
 8006b92:	2100      	movs	r1, #0
 8006b94:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b96:	f7ff fe1f 	bl	80067d8 <xTimerGenericCommand>
 8006b9a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006b9c:	6a3b      	ldr	r3, [r7, #32]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d130      	bne.n	8006c04 <prvProcessReceivedCommands+0x144>
	__asm volatile
 8006ba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ba6:	f383 8811 	msr	BASEPRI, r3
 8006baa:	f3bf 8f6f 	isb	sy
 8006bae:	f3bf 8f4f 	dsb	sy
 8006bb2:	61bb      	str	r3, [r7, #24]
}
 8006bb4:	bf00      	nop
 8006bb6:	e7fe      	b.n	8006bb6 <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006bb8:	68ba      	ldr	r2, [r7, #8]
 8006bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bbc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bc0:	699b      	ldr	r3, [r3, #24]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d10a      	bne.n	8006bdc <prvProcessReceivedCommands+0x11c>
	__asm volatile
 8006bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bca:	f383 8811 	msr	BASEPRI, r3
 8006bce:	f3bf 8f6f 	isb	sy
 8006bd2:	f3bf 8f4f 	dsb	sy
 8006bd6:	617b      	str	r3, [r7, #20]
}
 8006bd8:	bf00      	nop
 8006bda:	e7fe      	b.n	8006bda <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006bdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bde:	699a      	ldr	r2, [r3, #24]
 8006be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006be2:	18d1      	adds	r1, r2, r3
 8006be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006be6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006be8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006bea:	f7ff ff27 	bl	8006a3c <prvInsertTimerInActiveList>
					break;
 8006bee:	e009      	b.n	8006c04 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bf2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d104      	bne.n	8006c04 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 8006bfa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006bfc:	f000 fab8 	bl	8007170 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006c00:	e000      	b.n	8006c04 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006c02:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006c04:	4b07      	ldr	r3, [pc, #28]	; (8006c24 <prvProcessReceivedCommands+0x164>)
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	1d39      	adds	r1, r7, #4
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	f7fe fc57 	bl	80054c0 <xQueueReceive>
 8006c12:	4603      	mov	r3, r0
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	f47f af57 	bne.w	8006ac8 <prvProcessReceivedCommands+0x8>
	}
}
 8006c1a:	bf00      	nop
 8006c1c:	bf00      	nop
 8006c1e:	3730      	adds	r7, #48	; 0x30
 8006c20:	46bd      	mov	sp, r7
 8006c22:	bd80      	pop	{r7, pc}
 8006c24:	20000fe0 	.word	0x20000fe0

08006c28 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b088      	sub	sp, #32
 8006c2c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006c2e:	e045      	b.n	8006cbc <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c30:	4b2c      	ldr	r3, [pc, #176]	; (8006ce4 <prvSwitchTimerLists+0xbc>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	68db      	ldr	r3, [r3, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c3a:	4b2a      	ldr	r3, [pc, #168]	; (8006ce4 <prvSwitchTimerLists+0xbc>)
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	68db      	ldr	r3, [r3, #12]
 8006c40:	68db      	ldr	r3, [r3, #12]
 8006c42:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	3304      	adds	r3, #4
 8006c48:	4618      	mov	r0, r3
 8006c4a:	f7fe f977 	bl	8004f3c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c52:	68f8      	ldr	r0, [r7, #12]
 8006c54:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	69db      	ldr	r3, [r3, #28]
 8006c5a:	2b01      	cmp	r3, #1
 8006c5c:	d12e      	bne.n	8006cbc <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	699b      	ldr	r3, [r3, #24]
 8006c62:	693a      	ldr	r2, [r7, #16]
 8006c64:	4413      	add	r3, r2
 8006c66:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006c68:	68ba      	ldr	r2, [r7, #8]
 8006c6a:	693b      	ldr	r3, [r7, #16]
 8006c6c:	429a      	cmp	r2, r3
 8006c6e:	d90e      	bls.n	8006c8e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	68ba      	ldr	r2, [r7, #8]
 8006c74:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	68fa      	ldr	r2, [r7, #12]
 8006c7a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006c7c:	4b19      	ldr	r3, [pc, #100]	; (8006ce4 <prvSwitchTimerLists+0xbc>)
 8006c7e:	681a      	ldr	r2, [r3, #0]
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	3304      	adds	r3, #4
 8006c84:	4619      	mov	r1, r3
 8006c86:	4610      	mov	r0, r2
 8006c88:	f7fe f920 	bl	8004ecc <vListInsert>
 8006c8c:	e016      	b.n	8006cbc <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006c8e:	2300      	movs	r3, #0
 8006c90:	9300      	str	r3, [sp, #0]
 8006c92:	2300      	movs	r3, #0
 8006c94:	693a      	ldr	r2, [r7, #16]
 8006c96:	2100      	movs	r1, #0
 8006c98:	68f8      	ldr	r0, [r7, #12]
 8006c9a:	f7ff fd9d 	bl	80067d8 <xTimerGenericCommand>
 8006c9e:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d10a      	bne.n	8006cbc <prvSwitchTimerLists+0x94>
	__asm volatile
 8006ca6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006caa:	f383 8811 	msr	BASEPRI, r3
 8006cae:	f3bf 8f6f 	isb	sy
 8006cb2:	f3bf 8f4f 	dsb	sy
 8006cb6:	603b      	str	r3, [r7, #0]
}
 8006cb8:	bf00      	nop
 8006cba:	e7fe      	b.n	8006cba <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006cbc:	4b09      	ldr	r3, [pc, #36]	; (8006ce4 <prvSwitchTimerLists+0xbc>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d1b4      	bne.n	8006c30 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006cc6:	4b07      	ldr	r3, [pc, #28]	; (8006ce4 <prvSwitchTimerLists+0xbc>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006ccc:	4b06      	ldr	r3, [pc, #24]	; (8006ce8 <prvSwitchTimerLists+0xc0>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a04      	ldr	r2, [pc, #16]	; (8006ce4 <prvSwitchTimerLists+0xbc>)
 8006cd2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006cd4:	4a04      	ldr	r2, [pc, #16]	; (8006ce8 <prvSwitchTimerLists+0xc0>)
 8006cd6:	697b      	ldr	r3, [r7, #20]
 8006cd8:	6013      	str	r3, [r2, #0]
}
 8006cda:	bf00      	nop
 8006cdc:	3718      	adds	r7, #24
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bd80      	pop	{r7, pc}
 8006ce2:	bf00      	nop
 8006ce4:	20000fd8 	.word	0x20000fd8
 8006ce8:	20000fdc 	.word	0x20000fdc

08006cec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b082      	sub	sp, #8
 8006cf0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006cf2:	f000 f92b 	bl	8006f4c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006cf6:	4b15      	ldr	r3, [pc, #84]	; (8006d4c <prvCheckForValidListAndQueue+0x60>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d120      	bne.n	8006d40 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006cfe:	4814      	ldr	r0, [pc, #80]	; (8006d50 <prvCheckForValidListAndQueue+0x64>)
 8006d00:	f7fe f896 	bl	8004e30 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006d04:	4813      	ldr	r0, [pc, #76]	; (8006d54 <prvCheckForValidListAndQueue+0x68>)
 8006d06:	f7fe f893 	bl	8004e30 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006d0a:	4b13      	ldr	r3, [pc, #76]	; (8006d58 <prvCheckForValidListAndQueue+0x6c>)
 8006d0c:	4a10      	ldr	r2, [pc, #64]	; (8006d50 <prvCheckForValidListAndQueue+0x64>)
 8006d0e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006d10:	4b12      	ldr	r3, [pc, #72]	; (8006d5c <prvCheckForValidListAndQueue+0x70>)
 8006d12:	4a10      	ldr	r2, [pc, #64]	; (8006d54 <prvCheckForValidListAndQueue+0x68>)
 8006d14:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006d16:	2300      	movs	r3, #0
 8006d18:	9300      	str	r3, [sp, #0]
 8006d1a:	4b11      	ldr	r3, [pc, #68]	; (8006d60 <prvCheckForValidListAndQueue+0x74>)
 8006d1c:	4a11      	ldr	r2, [pc, #68]	; (8006d64 <prvCheckForValidListAndQueue+0x78>)
 8006d1e:	2110      	movs	r1, #16
 8006d20:	200a      	movs	r0, #10
 8006d22:	f7fe f99d 	bl	8005060 <xQueueGenericCreateStatic>
 8006d26:	4603      	mov	r3, r0
 8006d28:	4a08      	ldr	r2, [pc, #32]	; (8006d4c <prvCheckForValidListAndQueue+0x60>)
 8006d2a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006d2c:	4b07      	ldr	r3, [pc, #28]	; (8006d4c <prvCheckForValidListAndQueue+0x60>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d005      	beq.n	8006d40 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006d34:	4b05      	ldr	r3, [pc, #20]	; (8006d4c <prvCheckForValidListAndQueue+0x60>)
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	490b      	ldr	r1, [pc, #44]	; (8006d68 <prvCheckForValidListAndQueue+0x7c>)
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	f7fe fdb0 	bl	80058a0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006d40:	f000 f934 	bl	8006fac <vPortExitCritical>
}
 8006d44:	bf00      	nop
 8006d46:	46bd      	mov	sp, r7
 8006d48:	bd80      	pop	{r7, pc}
 8006d4a:	bf00      	nop
 8006d4c:	20000fe0 	.word	0x20000fe0
 8006d50:	20000fb0 	.word	0x20000fb0
 8006d54:	20000fc4 	.word	0x20000fc4
 8006d58:	20000fd8 	.word	0x20000fd8
 8006d5c:	20000fdc 	.word	0x20000fdc
 8006d60:	2000108c 	.word	0x2000108c
 8006d64:	20000fec 	.word	0x20000fec
 8006d68:	0800bb08 	.word	0x0800bb08

08006d6c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b085      	sub	sp, #20
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	60f8      	str	r0, [r7, #12]
 8006d74:	60b9      	str	r1, [r7, #8]
 8006d76:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	3b04      	subs	r3, #4
 8006d7c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006d84:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	3b04      	subs	r3, #4
 8006d8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	f023 0201 	bic.w	r2, r3, #1
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	3b04      	subs	r3, #4
 8006d9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006d9c:	4a08      	ldr	r2, [pc, #32]	; (8006dc0 <pxPortInitialiseStack+0x54>)
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	3b14      	subs	r3, #20
 8006da6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006da8:	687a      	ldr	r2, [r7, #4]
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	3b20      	subs	r3, #32
 8006db2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006db4:	68fb      	ldr	r3, [r7, #12]
}
 8006db6:	4618      	mov	r0, r3
 8006db8:	3714      	adds	r7, #20
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bc80      	pop	{r7}
 8006dbe:	4770      	bx	lr
 8006dc0:	08006dc5 	.word	0x08006dc5

08006dc4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006dc4:	b480      	push	{r7}
 8006dc6:	b085      	sub	sp, #20
 8006dc8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006dca:	2300      	movs	r3, #0
 8006dcc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006dce:	4b12      	ldr	r3, [pc, #72]	; (8006e18 <prvTaskExitError+0x54>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dd6:	d00a      	beq.n	8006dee <prvTaskExitError+0x2a>
	__asm volatile
 8006dd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ddc:	f383 8811 	msr	BASEPRI, r3
 8006de0:	f3bf 8f6f 	isb	sy
 8006de4:	f3bf 8f4f 	dsb	sy
 8006de8:	60fb      	str	r3, [r7, #12]
}
 8006dea:	bf00      	nop
 8006dec:	e7fe      	b.n	8006dec <prvTaskExitError+0x28>
	__asm volatile
 8006dee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006df2:	f383 8811 	msr	BASEPRI, r3
 8006df6:	f3bf 8f6f 	isb	sy
 8006dfa:	f3bf 8f4f 	dsb	sy
 8006dfe:	60bb      	str	r3, [r7, #8]
}
 8006e00:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006e02:	bf00      	nop
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d0fc      	beq.n	8006e04 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006e0a:	bf00      	nop
 8006e0c:	bf00      	nop
 8006e0e:	3714      	adds	r7, #20
 8006e10:	46bd      	mov	sp, r7
 8006e12:	bc80      	pop	{r7}
 8006e14:	4770      	bx	lr
 8006e16:	bf00      	nop
 8006e18:	20000024 	.word	0x20000024
 8006e1c:	00000000 	.word	0x00000000

08006e20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006e20:	4b07      	ldr	r3, [pc, #28]	; (8006e40 <pxCurrentTCBConst2>)
 8006e22:	6819      	ldr	r1, [r3, #0]
 8006e24:	6808      	ldr	r0, [r1, #0]
 8006e26:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006e2a:	f380 8809 	msr	PSP, r0
 8006e2e:	f3bf 8f6f 	isb	sy
 8006e32:	f04f 0000 	mov.w	r0, #0
 8006e36:	f380 8811 	msr	BASEPRI, r0
 8006e3a:	f04e 0e0d 	orr.w	lr, lr, #13
 8006e3e:	4770      	bx	lr

08006e40 <pxCurrentTCBConst2>:
 8006e40:	20000ab0 	.word	0x20000ab0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006e44:	bf00      	nop
 8006e46:	bf00      	nop

08006e48 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006e48:	4806      	ldr	r0, [pc, #24]	; (8006e64 <prvPortStartFirstTask+0x1c>)
 8006e4a:	6800      	ldr	r0, [r0, #0]
 8006e4c:	6800      	ldr	r0, [r0, #0]
 8006e4e:	f380 8808 	msr	MSP, r0
 8006e52:	b662      	cpsie	i
 8006e54:	b661      	cpsie	f
 8006e56:	f3bf 8f4f 	dsb	sy
 8006e5a:	f3bf 8f6f 	isb	sy
 8006e5e:	df00      	svc	0
 8006e60:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006e62:	bf00      	nop
 8006e64:	e000ed08 	.word	0xe000ed08

08006e68 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b084      	sub	sp, #16
 8006e6c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006e6e:	4b32      	ldr	r3, [pc, #200]	; (8006f38 <xPortStartScheduler+0xd0>)
 8006e70:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	781b      	ldrb	r3, [r3, #0]
 8006e76:	b2db      	uxtb	r3, r3
 8006e78:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	22ff      	movs	r2, #255	; 0xff
 8006e7e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	781b      	ldrb	r3, [r3, #0]
 8006e84:	b2db      	uxtb	r3, r3
 8006e86:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006e88:	78fb      	ldrb	r3, [r7, #3]
 8006e8a:	b2db      	uxtb	r3, r3
 8006e8c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006e90:	b2da      	uxtb	r2, r3
 8006e92:	4b2a      	ldr	r3, [pc, #168]	; (8006f3c <xPortStartScheduler+0xd4>)
 8006e94:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006e96:	4b2a      	ldr	r3, [pc, #168]	; (8006f40 <xPortStartScheduler+0xd8>)
 8006e98:	2207      	movs	r2, #7
 8006e9a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006e9c:	e009      	b.n	8006eb2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8006e9e:	4b28      	ldr	r3, [pc, #160]	; (8006f40 <xPortStartScheduler+0xd8>)
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	3b01      	subs	r3, #1
 8006ea4:	4a26      	ldr	r2, [pc, #152]	; (8006f40 <xPortStartScheduler+0xd8>)
 8006ea6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006ea8:	78fb      	ldrb	r3, [r7, #3]
 8006eaa:	b2db      	uxtb	r3, r3
 8006eac:	005b      	lsls	r3, r3, #1
 8006eae:	b2db      	uxtb	r3, r3
 8006eb0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006eb2:	78fb      	ldrb	r3, [r7, #3]
 8006eb4:	b2db      	uxtb	r3, r3
 8006eb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006eba:	2b80      	cmp	r3, #128	; 0x80
 8006ebc:	d0ef      	beq.n	8006e9e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006ebe:	4b20      	ldr	r3, [pc, #128]	; (8006f40 <xPortStartScheduler+0xd8>)
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f1c3 0307 	rsb	r3, r3, #7
 8006ec6:	2b04      	cmp	r3, #4
 8006ec8:	d00a      	beq.n	8006ee0 <xPortStartScheduler+0x78>
	__asm volatile
 8006eca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ece:	f383 8811 	msr	BASEPRI, r3
 8006ed2:	f3bf 8f6f 	isb	sy
 8006ed6:	f3bf 8f4f 	dsb	sy
 8006eda:	60bb      	str	r3, [r7, #8]
}
 8006edc:	bf00      	nop
 8006ede:	e7fe      	b.n	8006ede <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006ee0:	4b17      	ldr	r3, [pc, #92]	; (8006f40 <xPortStartScheduler+0xd8>)
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	021b      	lsls	r3, r3, #8
 8006ee6:	4a16      	ldr	r2, [pc, #88]	; (8006f40 <xPortStartScheduler+0xd8>)
 8006ee8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006eea:	4b15      	ldr	r3, [pc, #84]	; (8006f40 <xPortStartScheduler+0xd8>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006ef2:	4a13      	ldr	r2, [pc, #76]	; (8006f40 <xPortStartScheduler+0xd8>)
 8006ef4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	b2da      	uxtb	r2, r3
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006efe:	4b11      	ldr	r3, [pc, #68]	; (8006f44 <xPortStartScheduler+0xdc>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	4a10      	ldr	r2, [pc, #64]	; (8006f44 <xPortStartScheduler+0xdc>)
 8006f04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006f08:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006f0a:	4b0e      	ldr	r3, [pc, #56]	; (8006f44 <xPortStartScheduler+0xdc>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4a0d      	ldr	r2, [pc, #52]	; (8006f44 <xPortStartScheduler+0xdc>)
 8006f10:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006f14:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006f16:	f000 f8b9 	bl	800708c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006f1a:	4b0b      	ldr	r3, [pc, #44]	; (8006f48 <xPortStartScheduler+0xe0>)
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006f20:	f7ff ff92 	bl	8006e48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006f24:	f7ff f8c2 	bl	80060ac <vTaskSwitchContext>
	prvTaskExitError();
 8006f28:	f7ff ff4c 	bl	8006dc4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006f2c:	2300      	movs	r3, #0
}
 8006f2e:	4618      	mov	r0, r3
 8006f30:	3710      	adds	r7, #16
 8006f32:	46bd      	mov	sp, r7
 8006f34:	bd80      	pop	{r7, pc}
 8006f36:	bf00      	nop
 8006f38:	e000e400 	.word	0xe000e400
 8006f3c:	200010dc 	.word	0x200010dc
 8006f40:	200010e0 	.word	0x200010e0
 8006f44:	e000ed20 	.word	0xe000ed20
 8006f48:	20000024 	.word	0x20000024

08006f4c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006f4c:	b480      	push	{r7}
 8006f4e:	b083      	sub	sp, #12
 8006f50:	af00      	add	r7, sp, #0
	__asm volatile
 8006f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f56:	f383 8811 	msr	BASEPRI, r3
 8006f5a:	f3bf 8f6f 	isb	sy
 8006f5e:	f3bf 8f4f 	dsb	sy
 8006f62:	607b      	str	r3, [r7, #4]
}
 8006f64:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006f66:	4b0f      	ldr	r3, [pc, #60]	; (8006fa4 <vPortEnterCritical+0x58>)
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	3301      	adds	r3, #1
 8006f6c:	4a0d      	ldr	r2, [pc, #52]	; (8006fa4 <vPortEnterCritical+0x58>)
 8006f6e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006f70:	4b0c      	ldr	r3, [pc, #48]	; (8006fa4 <vPortEnterCritical+0x58>)
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	2b01      	cmp	r3, #1
 8006f76:	d10f      	bne.n	8006f98 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006f78:	4b0b      	ldr	r3, [pc, #44]	; (8006fa8 <vPortEnterCritical+0x5c>)
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	b2db      	uxtb	r3, r3
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d00a      	beq.n	8006f98 <vPortEnterCritical+0x4c>
	__asm volatile
 8006f82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f86:	f383 8811 	msr	BASEPRI, r3
 8006f8a:	f3bf 8f6f 	isb	sy
 8006f8e:	f3bf 8f4f 	dsb	sy
 8006f92:	603b      	str	r3, [r7, #0]
}
 8006f94:	bf00      	nop
 8006f96:	e7fe      	b.n	8006f96 <vPortEnterCritical+0x4a>
	}
}
 8006f98:	bf00      	nop
 8006f9a:	370c      	adds	r7, #12
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	bc80      	pop	{r7}
 8006fa0:	4770      	bx	lr
 8006fa2:	bf00      	nop
 8006fa4:	20000024 	.word	0x20000024
 8006fa8:	e000ed04 	.word	0xe000ed04

08006fac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006fac:	b480      	push	{r7}
 8006fae:	b083      	sub	sp, #12
 8006fb0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006fb2:	4b11      	ldr	r3, [pc, #68]	; (8006ff8 <vPortExitCritical+0x4c>)
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d10a      	bne.n	8006fd0 <vPortExitCritical+0x24>
	__asm volatile
 8006fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fbe:	f383 8811 	msr	BASEPRI, r3
 8006fc2:	f3bf 8f6f 	isb	sy
 8006fc6:	f3bf 8f4f 	dsb	sy
 8006fca:	607b      	str	r3, [r7, #4]
}
 8006fcc:	bf00      	nop
 8006fce:	e7fe      	b.n	8006fce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006fd0:	4b09      	ldr	r3, [pc, #36]	; (8006ff8 <vPortExitCritical+0x4c>)
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	3b01      	subs	r3, #1
 8006fd6:	4a08      	ldr	r2, [pc, #32]	; (8006ff8 <vPortExitCritical+0x4c>)
 8006fd8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006fda:	4b07      	ldr	r3, [pc, #28]	; (8006ff8 <vPortExitCritical+0x4c>)
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d105      	bne.n	8006fee <vPortExitCritical+0x42>
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	f383 8811 	msr	BASEPRI, r3
}
 8006fec:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006fee:	bf00      	nop
 8006ff0:	370c      	adds	r7, #12
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bc80      	pop	{r7}
 8006ff6:	4770      	bx	lr
 8006ff8:	20000024 	.word	0x20000024
 8006ffc:	00000000 	.word	0x00000000

08007000 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007000:	f3ef 8009 	mrs	r0, PSP
 8007004:	f3bf 8f6f 	isb	sy
 8007008:	4b0d      	ldr	r3, [pc, #52]	; (8007040 <pxCurrentTCBConst>)
 800700a:	681a      	ldr	r2, [r3, #0]
 800700c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007010:	6010      	str	r0, [r2, #0]
 8007012:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007016:	f04f 0050 	mov.w	r0, #80	; 0x50
 800701a:	f380 8811 	msr	BASEPRI, r0
 800701e:	f7ff f845 	bl	80060ac <vTaskSwitchContext>
 8007022:	f04f 0000 	mov.w	r0, #0
 8007026:	f380 8811 	msr	BASEPRI, r0
 800702a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800702e:	6819      	ldr	r1, [r3, #0]
 8007030:	6808      	ldr	r0, [r1, #0]
 8007032:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007036:	f380 8809 	msr	PSP, r0
 800703a:	f3bf 8f6f 	isb	sy
 800703e:	4770      	bx	lr

08007040 <pxCurrentTCBConst>:
 8007040:	20000ab0 	.word	0x20000ab0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007044:	bf00      	nop
 8007046:	bf00      	nop

08007048 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b082      	sub	sp, #8
 800704c:	af00      	add	r7, sp, #0
	__asm volatile
 800704e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007052:	f383 8811 	msr	BASEPRI, r3
 8007056:	f3bf 8f6f 	isb	sy
 800705a:	f3bf 8f4f 	dsb	sy
 800705e:	607b      	str	r3, [r7, #4]
}
 8007060:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007062:	f7fe ff65 	bl	8005f30 <xTaskIncrementTick>
 8007066:	4603      	mov	r3, r0
 8007068:	2b00      	cmp	r3, #0
 800706a:	d003      	beq.n	8007074 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800706c:	4b06      	ldr	r3, [pc, #24]	; (8007088 <SysTick_Handler+0x40>)
 800706e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007072:	601a      	str	r2, [r3, #0]
 8007074:	2300      	movs	r3, #0
 8007076:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	f383 8811 	msr	BASEPRI, r3
}
 800707e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007080:	bf00      	nop
 8007082:	3708      	adds	r7, #8
 8007084:	46bd      	mov	sp, r7
 8007086:	bd80      	pop	{r7, pc}
 8007088:	e000ed04 	.word	0xe000ed04

0800708c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800708c:	b480      	push	{r7}
 800708e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007090:	4b0a      	ldr	r3, [pc, #40]	; (80070bc <vPortSetupTimerInterrupt+0x30>)
 8007092:	2200      	movs	r2, #0
 8007094:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007096:	4b0a      	ldr	r3, [pc, #40]	; (80070c0 <vPortSetupTimerInterrupt+0x34>)
 8007098:	2200      	movs	r2, #0
 800709a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800709c:	4b09      	ldr	r3, [pc, #36]	; (80070c4 <vPortSetupTimerInterrupt+0x38>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4a09      	ldr	r2, [pc, #36]	; (80070c8 <vPortSetupTimerInterrupt+0x3c>)
 80070a2:	fba2 2303 	umull	r2, r3, r2, r3
 80070a6:	099b      	lsrs	r3, r3, #6
 80070a8:	4a08      	ldr	r2, [pc, #32]	; (80070cc <vPortSetupTimerInterrupt+0x40>)
 80070aa:	3b01      	subs	r3, #1
 80070ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80070ae:	4b03      	ldr	r3, [pc, #12]	; (80070bc <vPortSetupTimerInterrupt+0x30>)
 80070b0:	2207      	movs	r2, #7
 80070b2:	601a      	str	r2, [r3, #0]
}
 80070b4:	bf00      	nop
 80070b6:	46bd      	mov	sp, r7
 80070b8:	bc80      	pop	{r7}
 80070ba:	4770      	bx	lr
 80070bc:	e000e010 	.word	0xe000e010
 80070c0:	e000e018 	.word	0xe000e018
 80070c4:	20000018 	.word	0x20000018
 80070c8:	10624dd3 	.word	0x10624dd3
 80070cc:	e000e014 	.word	0xe000e014

080070d0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80070d0:	b480      	push	{r7}
 80070d2:	b085      	sub	sp, #20
 80070d4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80070d6:	f3ef 8305 	mrs	r3, IPSR
 80070da:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2b0f      	cmp	r3, #15
 80070e0:	d914      	bls.n	800710c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80070e2:	4a16      	ldr	r2, [pc, #88]	; (800713c <vPortValidateInterruptPriority+0x6c>)
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	4413      	add	r3, r2
 80070e8:	781b      	ldrb	r3, [r3, #0]
 80070ea:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80070ec:	4b14      	ldr	r3, [pc, #80]	; (8007140 <vPortValidateInterruptPriority+0x70>)
 80070ee:	781b      	ldrb	r3, [r3, #0]
 80070f0:	7afa      	ldrb	r2, [r7, #11]
 80070f2:	429a      	cmp	r2, r3
 80070f4:	d20a      	bcs.n	800710c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80070f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070fa:	f383 8811 	msr	BASEPRI, r3
 80070fe:	f3bf 8f6f 	isb	sy
 8007102:	f3bf 8f4f 	dsb	sy
 8007106:	607b      	str	r3, [r7, #4]
}
 8007108:	bf00      	nop
 800710a:	e7fe      	b.n	800710a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800710c:	4b0d      	ldr	r3, [pc, #52]	; (8007144 <vPortValidateInterruptPriority+0x74>)
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007114:	4b0c      	ldr	r3, [pc, #48]	; (8007148 <vPortValidateInterruptPriority+0x78>)
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	429a      	cmp	r2, r3
 800711a:	d90a      	bls.n	8007132 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800711c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007120:	f383 8811 	msr	BASEPRI, r3
 8007124:	f3bf 8f6f 	isb	sy
 8007128:	f3bf 8f4f 	dsb	sy
 800712c:	603b      	str	r3, [r7, #0]
}
 800712e:	bf00      	nop
 8007130:	e7fe      	b.n	8007130 <vPortValidateInterruptPriority+0x60>
	}
 8007132:	bf00      	nop
 8007134:	3714      	adds	r7, #20
 8007136:	46bd      	mov	sp, r7
 8007138:	bc80      	pop	{r7}
 800713a:	4770      	bx	lr
 800713c:	e000e3f0 	.word	0xe000e3f0
 8007140:	200010dc 	.word	0x200010dc
 8007144:	e000ed0c 	.word	0xe000ed0c
 8007148:	200010e0 	.word	0x200010e0

0800714c <pvPortMalloc>:
#endif

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b084      	sub	sp, #16
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
void *pvReturn;

	vTaskSuspendAll();
 8007154:	f7fe fe32 	bl	8005dbc <vTaskSuspendAll>
	{
		pvReturn = malloc( xWantedSize );
 8007158:	6878      	ldr	r0, [r7, #4]
 800715a:	f000 f845 	bl	80071e8 <malloc>
 800715e:	4603      	mov	r3, r0
 8007160:	60fb      	str	r3, [r7, #12]
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007162:	f7fe fe39 	bl	8005dd8 <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
 8007166:	68fb      	ldr	r3, [r7, #12]
}
 8007168:	4618      	mov	r0, r3
 800716a:	3710      	adds	r7, #16
 800716c:	46bd      	mov	sp, r7
 800716e:	bd80      	pop	{r7, pc}

08007170 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b082      	sub	sp, #8
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
	if( pv )
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d006      	beq.n	800718c <vPortFree+0x1c>
	{
		vTaskSuspendAll();
 800717e:	f7fe fe1d 	bl	8005dbc <vTaskSuspendAll>
		{
			free( pv );
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	f000 f838 	bl	80071f8 <free>
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
 8007188:	f7fe fe26 	bl	8005dd8 <xTaskResumeAll>
	}
}
 800718c:	bf00      	nop
 800718e:	3708      	adds	r7, #8
 8007190:	46bd      	mov	sp, r7
 8007192:	bd80      	pop	{r7, pc}

08007194 <__errno>:
 8007194:	4b01      	ldr	r3, [pc, #4]	; (800719c <__errno+0x8>)
 8007196:	6818      	ldr	r0, [r3, #0]
 8007198:	4770      	bx	lr
 800719a:	bf00      	nop
 800719c:	20000028 	.word	0x20000028

080071a0 <__libc_init_array>:
 80071a0:	b570      	push	{r4, r5, r6, lr}
 80071a2:	2600      	movs	r6, #0
 80071a4:	4d0c      	ldr	r5, [pc, #48]	; (80071d8 <__libc_init_array+0x38>)
 80071a6:	4c0d      	ldr	r4, [pc, #52]	; (80071dc <__libc_init_array+0x3c>)
 80071a8:	1b64      	subs	r4, r4, r5
 80071aa:	10a4      	asrs	r4, r4, #2
 80071ac:	42a6      	cmp	r6, r4
 80071ae:	d109      	bne.n	80071c4 <__libc_init_array+0x24>
 80071b0:	f004 fc5a 	bl	800ba68 <_init>
 80071b4:	2600      	movs	r6, #0
 80071b6:	4d0a      	ldr	r5, [pc, #40]	; (80071e0 <__libc_init_array+0x40>)
 80071b8:	4c0a      	ldr	r4, [pc, #40]	; (80071e4 <__libc_init_array+0x44>)
 80071ba:	1b64      	subs	r4, r4, r5
 80071bc:	10a4      	asrs	r4, r4, #2
 80071be:	42a6      	cmp	r6, r4
 80071c0:	d105      	bne.n	80071ce <__libc_init_array+0x2e>
 80071c2:	bd70      	pop	{r4, r5, r6, pc}
 80071c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80071c8:	4798      	blx	r3
 80071ca:	3601      	adds	r6, #1
 80071cc:	e7ee      	b.n	80071ac <__libc_init_array+0xc>
 80071ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80071d2:	4798      	blx	r3
 80071d4:	3601      	adds	r6, #1
 80071d6:	e7f2      	b.n	80071be <__libc_init_array+0x1e>
 80071d8:	0800c0a4 	.word	0x0800c0a4
 80071dc:	0800c0a4 	.word	0x0800c0a4
 80071e0:	0800c0a4 	.word	0x0800c0a4
 80071e4:	0800c0a8 	.word	0x0800c0a8

080071e8 <malloc>:
 80071e8:	4b02      	ldr	r3, [pc, #8]	; (80071f4 <malloc+0xc>)
 80071ea:	4601      	mov	r1, r0
 80071ec:	6818      	ldr	r0, [r3, #0]
 80071ee:	f000 b889 	b.w	8007304 <_malloc_r>
 80071f2:	bf00      	nop
 80071f4:	20000028 	.word	0x20000028

080071f8 <free>:
 80071f8:	4b02      	ldr	r3, [pc, #8]	; (8007204 <free+0xc>)
 80071fa:	4601      	mov	r1, r0
 80071fc:	6818      	ldr	r0, [r3, #0]
 80071fe:	f000 b819 	b.w	8007234 <_free_r>
 8007202:	bf00      	nop
 8007204:	20000028 	.word	0x20000028

08007208 <memcpy>:
 8007208:	440a      	add	r2, r1
 800720a:	4291      	cmp	r1, r2
 800720c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007210:	d100      	bne.n	8007214 <memcpy+0xc>
 8007212:	4770      	bx	lr
 8007214:	b510      	push	{r4, lr}
 8007216:	f811 4b01 	ldrb.w	r4, [r1], #1
 800721a:	4291      	cmp	r1, r2
 800721c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007220:	d1f9      	bne.n	8007216 <memcpy+0xe>
 8007222:	bd10      	pop	{r4, pc}

08007224 <memset>:
 8007224:	4603      	mov	r3, r0
 8007226:	4402      	add	r2, r0
 8007228:	4293      	cmp	r3, r2
 800722a:	d100      	bne.n	800722e <memset+0xa>
 800722c:	4770      	bx	lr
 800722e:	f803 1b01 	strb.w	r1, [r3], #1
 8007232:	e7f9      	b.n	8007228 <memset+0x4>

08007234 <_free_r>:
 8007234:	b538      	push	{r3, r4, r5, lr}
 8007236:	4605      	mov	r5, r0
 8007238:	2900      	cmp	r1, #0
 800723a:	d040      	beq.n	80072be <_free_r+0x8a>
 800723c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007240:	1f0c      	subs	r4, r1, #4
 8007242:	2b00      	cmp	r3, #0
 8007244:	bfb8      	it	lt
 8007246:	18e4      	addlt	r4, r4, r3
 8007248:	f003 f806 	bl	800a258 <__malloc_lock>
 800724c:	4a1c      	ldr	r2, [pc, #112]	; (80072c0 <_free_r+0x8c>)
 800724e:	6813      	ldr	r3, [r2, #0]
 8007250:	b933      	cbnz	r3, 8007260 <_free_r+0x2c>
 8007252:	6063      	str	r3, [r4, #4]
 8007254:	6014      	str	r4, [r2, #0]
 8007256:	4628      	mov	r0, r5
 8007258:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800725c:	f003 b802 	b.w	800a264 <__malloc_unlock>
 8007260:	42a3      	cmp	r3, r4
 8007262:	d908      	bls.n	8007276 <_free_r+0x42>
 8007264:	6820      	ldr	r0, [r4, #0]
 8007266:	1821      	adds	r1, r4, r0
 8007268:	428b      	cmp	r3, r1
 800726a:	bf01      	itttt	eq
 800726c:	6819      	ldreq	r1, [r3, #0]
 800726e:	685b      	ldreq	r3, [r3, #4]
 8007270:	1809      	addeq	r1, r1, r0
 8007272:	6021      	streq	r1, [r4, #0]
 8007274:	e7ed      	b.n	8007252 <_free_r+0x1e>
 8007276:	461a      	mov	r2, r3
 8007278:	685b      	ldr	r3, [r3, #4]
 800727a:	b10b      	cbz	r3, 8007280 <_free_r+0x4c>
 800727c:	42a3      	cmp	r3, r4
 800727e:	d9fa      	bls.n	8007276 <_free_r+0x42>
 8007280:	6811      	ldr	r1, [r2, #0]
 8007282:	1850      	adds	r0, r2, r1
 8007284:	42a0      	cmp	r0, r4
 8007286:	d10b      	bne.n	80072a0 <_free_r+0x6c>
 8007288:	6820      	ldr	r0, [r4, #0]
 800728a:	4401      	add	r1, r0
 800728c:	1850      	adds	r0, r2, r1
 800728e:	4283      	cmp	r3, r0
 8007290:	6011      	str	r1, [r2, #0]
 8007292:	d1e0      	bne.n	8007256 <_free_r+0x22>
 8007294:	6818      	ldr	r0, [r3, #0]
 8007296:	685b      	ldr	r3, [r3, #4]
 8007298:	4401      	add	r1, r0
 800729a:	6011      	str	r1, [r2, #0]
 800729c:	6053      	str	r3, [r2, #4]
 800729e:	e7da      	b.n	8007256 <_free_r+0x22>
 80072a0:	d902      	bls.n	80072a8 <_free_r+0x74>
 80072a2:	230c      	movs	r3, #12
 80072a4:	602b      	str	r3, [r5, #0]
 80072a6:	e7d6      	b.n	8007256 <_free_r+0x22>
 80072a8:	6820      	ldr	r0, [r4, #0]
 80072aa:	1821      	adds	r1, r4, r0
 80072ac:	428b      	cmp	r3, r1
 80072ae:	bf01      	itttt	eq
 80072b0:	6819      	ldreq	r1, [r3, #0]
 80072b2:	685b      	ldreq	r3, [r3, #4]
 80072b4:	1809      	addeq	r1, r1, r0
 80072b6:	6021      	streq	r1, [r4, #0]
 80072b8:	6063      	str	r3, [r4, #4]
 80072ba:	6054      	str	r4, [r2, #4]
 80072bc:	e7cb      	b.n	8007256 <_free_r+0x22>
 80072be:	bd38      	pop	{r3, r4, r5, pc}
 80072c0:	200010e4 	.word	0x200010e4

080072c4 <sbrk_aligned>:
 80072c4:	b570      	push	{r4, r5, r6, lr}
 80072c6:	4e0e      	ldr	r6, [pc, #56]	; (8007300 <sbrk_aligned+0x3c>)
 80072c8:	460c      	mov	r4, r1
 80072ca:	6831      	ldr	r1, [r6, #0]
 80072cc:	4605      	mov	r5, r0
 80072ce:	b911      	cbnz	r1, 80072d6 <sbrk_aligned+0x12>
 80072d0:	f000 fefa 	bl	80080c8 <_sbrk_r>
 80072d4:	6030      	str	r0, [r6, #0]
 80072d6:	4621      	mov	r1, r4
 80072d8:	4628      	mov	r0, r5
 80072da:	f000 fef5 	bl	80080c8 <_sbrk_r>
 80072de:	1c43      	adds	r3, r0, #1
 80072e0:	d00a      	beq.n	80072f8 <sbrk_aligned+0x34>
 80072e2:	1cc4      	adds	r4, r0, #3
 80072e4:	f024 0403 	bic.w	r4, r4, #3
 80072e8:	42a0      	cmp	r0, r4
 80072ea:	d007      	beq.n	80072fc <sbrk_aligned+0x38>
 80072ec:	1a21      	subs	r1, r4, r0
 80072ee:	4628      	mov	r0, r5
 80072f0:	f000 feea 	bl	80080c8 <_sbrk_r>
 80072f4:	3001      	adds	r0, #1
 80072f6:	d101      	bne.n	80072fc <sbrk_aligned+0x38>
 80072f8:	f04f 34ff 	mov.w	r4, #4294967295
 80072fc:	4620      	mov	r0, r4
 80072fe:	bd70      	pop	{r4, r5, r6, pc}
 8007300:	200010e8 	.word	0x200010e8

08007304 <_malloc_r>:
 8007304:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007308:	1ccd      	adds	r5, r1, #3
 800730a:	f025 0503 	bic.w	r5, r5, #3
 800730e:	3508      	adds	r5, #8
 8007310:	2d0c      	cmp	r5, #12
 8007312:	bf38      	it	cc
 8007314:	250c      	movcc	r5, #12
 8007316:	2d00      	cmp	r5, #0
 8007318:	4607      	mov	r7, r0
 800731a:	db01      	blt.n	8007320 <_malloc_r+0x1c>
 800731c:	42a9      	cmp	r1, r5
 800731e:	d905      	bls.n	800732c <_malloc_r+0x28>
 8007320:	230c      	movs	r3, #12
 8007322:	2600      	movs	r6, #0
 8007324:	603b      	str	r3, [r7, #0]
 8007326:	4630      	mov	r0, r6
 8007328:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800732c:	4e2e      	ldr	r6, [pc, #184]	; (80073e8 <_malloc_r+0xe4>)
 800732e:	f002 ff93 	bl	800a258 <__malloc_lock>
 8007332:	6833      	ldr	r3, [r6, #0]
 8007334:	461c      	mov	r4, r3
 8007336:	bb34      	cbnz	r4, 8007386 <_malloc_r+0x82>
 8007338:	4629      	mov	r1, r5
 800733a:	4638      	mov	r0, r7
 800733c:	f7ff ffc2 	bl	80072c4 <sbrk_aligned>
 8007340:	1c43      	adds	r3, r0, #1
 8007342:	4604      	mov	r4, r0
 8007344:	d14d      	bne.n	80073e2 <_malloc_r+0xde>
 8007346:	6834      	ldr	r4, [r6, #0]
 8007348:	4626      	mov	r6, r4
 800734a:	2e00      	cmp	r6, #0
 800734c:	d140      	bne.n	80073d0 <_malloc_r+0xcc>
 800734e:	6823      	ldr	r3, [r4, #0]
 8007350:	4631      	mov	r1, r6
 8007352:	4638      	mov	r0, r7
 8007354:	eb04 0803 	add.w	r8, r4, r3
 8007358:	f000 feb6 	bl	80080c8 <_sbrk_r>
 800735c:	4580      	cmp	r8, r0
 800735e:	d13a      	bne.n	80073d6 <_malloc_r+0xd2>
 8007360:	6821      	ldr	r1, [r4, #0]
 8007362:	3503      	adds	r5, #3
 8007364:	1a6d      	subs	r5, r5, r1
 8007366:	f025 0503 	bic.w	r5, r5, #3
 800736a:	3508      	adds	r5, #8
 800736c:	2d0c      	cmp	r5, #12
 800736e:	bf38      	it	cc
 8007370:	250c      	movcc	r5, #12
 8007372:	4638      	mov	r0, r7
 8007374:	4629      	mov	r1, r5
 8007376:	f7ff ffa5 	bl	80072c4 <sbrk_aligned>
 800737a:	3001      	adds	r0, #1
 800737c:	d02b      	beq.n	80073d6 <_malloc_r+0xd2>
 800737e:	6823      	ldr	r3, [r4, #0]
 8007380:	442b      	add	r3, r5
 8007382:	6023      	str	r3, [r4, #0]
 8007384:	e00e      	b.n	80073a4 <_malloc_r+0xa0>
 8007386:	6822      	ldr	r2, [r4, #0]
 8007388:	1b52      	subs	r2, r2, r5
 800738a:	d41e      	bmi.n	80073ca <_malloc_r+0xc6>
 800738c:	2a0b      	cmp	r2, #11
 800738e:	d916      	bls.n	80073be <_malloc_r+0xba>
 8007390:	1961      	adds	r1, r4, r5
 8007392:	42a3      	cmp	r3, r4
 8007394:	6025      	str	r5, [r4, #0]
 8007396:	bf18      	it	ne
 8007398:	6059      	strne	r1, [r3, #4]
 800739a:	6863      	ldr	r3, [r4, #4]
 800739c:	bf08      	it	eq
 800739e:	6031      	streq	r1, [r6, #0]
 80073a0:	5162      	str	r2, [r4, r5]
 80073a2:	604b      	str	r3, [r1, #4]
 80073a4:	4638      	mov	r0, r7
 80073a6:	f104 060b 	add.w	r6, r4, #11
 80073aa:	f002 ff5b 	bl	800a264 <__malloc_unlock>
 80073ae:	f026 0607 	bic.w	r6, r6, #7
 80073b2:	1d23      	adds	r3, r4, #4
 80073b4:	1af2      	subs	r2, r6, r3
 80073b6:	d0b6      	beq.n	8007326 <_malloc_r+0x22>
 80073b8:	1b9b      	subs	r3, r3, r6
 80073ba:	50a3      	str	r3, [r4, r2]
 80073bc:	e7b3      	b.n	8007326 <_malloc_r+0x22>
 80073be:	6862      	ldr	r2, [r4, #4]
 80073c0:	42a3      	cmp	r3, r4
 80073c2:	bf0c      	ite	eq
 80073c4:	6032      	streq	r2, [r6, #0]
 80073c6:	605a      	strne	r2, [r3, #4]
 80073c8:	e7ec      	b.n	80073a4 <_malloc_r+0xa0>
 80073ca:	4623      	mov	r3, r4
 80073cc:	6864      	ldr	r4, [r4, #4]
 80073ce:	e7b2      	b.n	8007336 <_malloc_r+0x32>
 80073d0:	4634      	mov	r4, r6
 80073d2:	6876      	ldr	r6, [r6, #4]
 80073d4:	e7b9      	b.n	800734a <_malloc_r+0x46>
 80073d6:	230c      	movs	r3, #12
 80073d8:	4638      	mov	r0, r7
 80073da:	603b      	str	r3, [r7, #0]
 80073dc:	f002 ff42 	bl	800a264 <__malloc_unlock>
 80073e0:	e7a1      	b.n	8007326 <_malloc_r+0x22>
 80073e2:	6025      	str	r5, [r4, #0]
 80073e4:	e7de      	b.n	80073a4 <_malloc_r+0xa0>
 80073e6:	bf00      	nop
 80073e8:	200010e4 	.word	0x200010e4

080073ec <__cvt>:
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073f2:	461f      	mov	r7, r3
 80073f4:	bfbb      	ittet	lt
 80073f6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80073fa:	461f      	movlt	r7, r3
 80073fc:	2300      	movge	r3, #0
 80073fe:	232d      	movlt	r3, #45	; 0x2d
 8007400:	b088      	sub	sp, #32
 8007402:	4614      	mov	r4, r2
 8007404:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007406:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8007408:	7013      	strb	r3, [r2, #0]
 800740a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800740c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8007410:	f023 0820 	bic.w	r8, r3, #32
 8007414:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007418:	d005      	beq.n	8007426 <__cvt+0x3a>
 800741a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800741e:	d100      	bne.n	8007422 <__cvt+0x36>
 8007420:	3501      	adds	r5, #1
 8007422:	2302      	movs	r3, #2
 8007424:	e000      	b.n	8007428 <__cvt+0x3c>
 8007426:	2303      	movs	r3, #3
 8007428:	aa07      	add	r2, sp, #28
 800742a:	9204      	str	r2, [sp, #16]
 800742c:	aa06      	add	r2, sp, #24
 800742e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8007432:	e9cd 3500 	strd	r3, r5, [sp]
 8007436:	4622      	mov	r2, r4
 8007438:	463b      	mov	r3, r7
 800743a:	f001 fd95 	bl	8008f68 <_dtoa_r>
 800743e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007442:	4606      	mov	r6, r0
 8007444:	d102      	bne.n	800744c <__cvt+0x60>
 8007446:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007448:	07db      	lsls	r3, r3, #31
 800744a:	d522      	bpl.n	8007492 <__cvt+0xa6>
 800744c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007450:	eb06 0905 	add.w	r9, r6, r5
 8007454:	d110      	bne.n	8007478 <__cvt+0x8c>
 8007456:	7833      	ldrb	r3, [r6, #0]
 8007458:	2b30      	cmp	r3, #48	; 0x30
 800745a:	d10a      	bne.n	8007472 <__cvt+0x86>
 800745c:	2200      	movs	r2, #0
 800745e:	2300      	movs	r3, #0
 8007460:	4620      	mov	r0, r4
 8007462:	4639      	mov	r1, r7
 8007464:	f7f9 faa0 	bl	80009a8 <__aeabi_dcmpeq>
 8007468:	b918      	cbnz	r0, 8007472 <__cvt+0x86>
 800746a:	f1c5 0501 	rsb	r5, r5, #1
 800746e:	f8ca 5000 	str.w	r5, [sl]
 8007472:	f8da 3000 	ldr.w	r3, [sl]
 8007476:	4499      	add	r9, r3
 8007478:	2200      	movs	r2, #0
 800747a:	2300      	movs	r3, #0
 800747c:	4620      	mov	r0, r4
 800747e:	4639      	mov	r1, r7
 8007480:	f7f9 fa92 	bl	80009a8 <__aeabi_dcmpeq>
 8007484:	b108      	cbz	r0, 800748a <__cvt+0x9e>
 8007486:	f8cd 901c 	str.w	r9, [sp, #28]
 800748a:	2230      	movs	r2, #48	; 0x30
 800748c:	9b07      	ldr	r3, [sp, #28]
 800748e:	454b      	cmp	r3, r9
 8007490:	d307      	bcc.n	80074a2 <__cvt+0xb6>
 8007492:	4630      	mov	r0, r6
 8007494:	9b07      	ldr	r3, [sp, #28]
 8007496:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007498:	1b9b      	subs	r3, r3, r6
 800749a:	6013      	str	r3, [r2, #0]
 800749c:	b008      	add	sp, #32
 800749e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074a2:	1c59      	adds	r1, r3, #1
 80074a4:	9107      	str	r1, [sp, #28]
 80074a6:	701a      	strb	r2, [r3, #0]
 80074a8:	e7f0      	b.n	800748c <__cvt+0xa0>

080074aa <__exponent>:
 80074aa:	4603      	mov	r3, r0
 80074ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80074ae:	2900      	cmp	r1, #0
 80074b0:	f803 2b02 	strb.w	r2, [r3], #2
 80074b4:	bfb6      	itet	lt
 80074b6:	222d      	movlt	r2, #45	; 0x2d
 80074b8:	222b      	movge	r2, #43	; 0x2b
 80074ba:	4249      	neglt	r1, r1
 80074bc:	2909      	cmp	r1, #9
 80074be:	7042      	strb	r2, [r0, #1]
 80074c0:	dd2b      	ble.n	800751a <__exponent+0x70>
 80074c2:	f10d 0407 	add.w	r4, sp, #7
 80074c6:	46a4      	mov	ip, r4
 80074c8:	270a      	movs	r7, #10
 80074ca:	fb91 f6f7 	sdiv	r6, r1, r7
 80074ce:	460a      	mov	r2, r1
 80074d0:	46a6      	mov	lr, r4
 80074d2:	fb07 1516 	mls	r5, r7, r6, r1
 80074d6:	2a63      	cmp	r2, #99	; 0x63
 80074d8:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80074dc:	4631      	mov	r1, r6
 80074de:	f104 34ff 	add.w	r4, r4, #4294967295
 80074e2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80074e6:	dcf0      	bgt.n	80074ca <__exponent+0x20>
 80074e8:	3130      	adds	r1, #48	; 0x30
 80074ea:	f1ae 0502 	sub.w	r5, lr, #2
 80074ee:	f804 1c01 	strb.w	r1, [r4, #-1]
 80074f2:	4629      	mov	r1, r5
 80074f4:	1c44      	adds	r4, r0, #1
 80074f6:	4561      	cmp	r1, ip
 80074f8:	d30a      	bcc.n	8007510 <__exponent+0x66>
 80074fa:	f10d 0209 	add.w	r2, sp, #9
 80074fe:	eba2 020e 	sub.w	r2, r2, lr
 8007502:	4565      	cmp	r5, ip
 8007504:	bf88      	it	hi
 8007506:	2200      	movhi	r2, #0
 8007508:	4413      	add	r3, r2
 800750a:	1a18      	subs	r0, r3, r0
 800750c:	b003      	add	sp, #12
 800750e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007510:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007514:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007518:	e7ed      	b.n	80074f6 <__exponent+0x4c>
 800751a:	2330      	movs	r3, #48	; 0x30
 800751c:	3130      	adds	r1, #48	; 0x30
 800751e:	7083      	strb	r3, [r0, #2]
 8007520:	70c1      	strb	r1, [r0, #3]
 8007522:	1d03      	adds	r3, r0, #4
 8007524:	e7f1      	b.n	800750a <__exponent+0x60>
	...

08007528 <_printf_float>:
 8007528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800752c:	b091      	sub	sp, #68	; 0x44
 800752e:	460c      	mov	r4, r1
 8007530:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8007534:	4616      	mov	r6, r2
 8007536:	461f      	mov	r7, r3
 8007538:	4605      	mov	r5, r0
 800753a:	f002 fe69 	bl	800a210 <_localeconv_r>
 800753e:	6803      	ldr	r3, [r0, #0]
 8007540:	4618      	mov	r0, r3
 8007542:	9309      	str	r3, [sp, #36]	; 0x24
 8007544:	f7f8 fe04 	bl	8000150 <strlen>
 8007548:	2300      	movs	r3, #0
 800754a:	930e      	str	r3, [sp, #56]	; 0x38
 800754c:	f8d8 3000 	ldr.w	r3, [r8]
 8007550:	900a      	str	r0, [sp, #40]	; 0x28
 8007552:	3307      	adds	r3, #7
 8007554:	f023 0307 	bic.w	r3, r3, #7
 8007558:	f103 0208 	add.w	r2, r3, #8
 800755c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8007560:	f8d4 b000 	ldr.w	fp, [r4]
 8007564:	f8c8 2000 	str.w	r2, [r8]
 8007568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800756c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007570:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8007574:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8007578:	930b      	str	r3, [sp, #44]	; 0x2c
 800757a:	f04f 32ff 	mov.w	r2, #4294967295
 800757e:	4640      	mov	r0, r8
 8007580:	4b9c      	ldr	r3, [pc, #624]	; (80077f4 <_printf_float+0x2cc>)
 8007582:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007584:	f7f9 fa42 	bl	8000a0c <__aeabi_dcmpun>
 8007588:	bb70      	cbnz	r0, 80075e8 <_printf_float+0xc0>
 800758a:	f04f 32ff 	mov.w	r2, #4294967295
 800758e:	4640      	mov	r0, r8
 8007590:	4b98      	ldr	r3, [pc, #608]	; (80077f4 <_printf_float+0x2cc>)
 8007592:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007594:	f7f9 fa1c 	bl	80009d0 <__aeabi_dcmple>
 8007598:	bb30      	cbnz	r0, 80075e8 <_printf_float+0xc0>
 800759a:	2200      	movs	r2, #0
 800759c:	2300      	movs	r3, #0
 800759e:	4640      	mov	r0, r8
 80075a0:	4651      	mov	r1, sl
 80075a2:	f7f9 fa0b 	bl	80009bc <__aeabi_dcmplt>
 80075a6:	b110      	cbz	r0, 80075ae <_printf_float+0x86>
 80075a8:	232d      	movs	r3, #45	; 0x2d
 80075aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80075ae:	4b92      	ldr	r3, [pc, #584]	; (80077f8 <_printf_float+0x2d0>)
 80075b0:	4892      	ldr	r0, [pc, #584]	; (80077fc <_printf_float+0x2d4>)
 80075b2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80075b6:	bf94      	ite	ls
 80075b8:	4698      	movls	r8, r3
 80075ba:	4680      	movhi	r8, r0
 80075bc:	2303      	movs	r3, #3
 80075be:	f04f 0a00 	mov.w	sl, #0
 80075c2:	6123      	str	r3, [r4, #16]
 80075c4:	f02b 0304 	bic.w	r3, fp, #4
 80075c8:	6023      	str	r3, [r4, #0]
 80075ca:	4633      	mov	r3, r6
 80075cc:	4621      	mov	r1, r4
 80075ce:	4628      	mov	r0, r5
 80075d0:	9700      	str	r7, [sp, #0]
 80075d2:	aa0f      	add	r2, sp, #60	; 0x3c
 80075d4:	f000 f9d4 	bl	8007980 <_printf_common>
 80075d8:	3001      	adds	r0, #1
 80075da:	f040 8090 	bne.w	80076fe <_printf_float+0x1d6>
 80075de:	f04f 30ff 	mov.w	r0, #4294967295
 80075e2:	b011      	add	sp, #68	; 0x44
 80075e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075e8:	4642      	mov	r2, r8
 80075ea:	4653      	mov	r3, sl
 80075ec:	4640      	mov	r0, r8
 80075ee:	4651      	mov	r1, sl
 80075f0:	f7f9 fa0c 	bl	8000a0c <__aeabi_dcmpun>
 80075f4:	b148      	cbz	r0, 800760a <_printf_float+0xe2>
 80075f6:	f1ba 0f00 	cmp.w	sl, #0
 80075fa:	bfb8      	it	lt
 80075fc:	232d      	movlt	r3, #45	; 0x2d
 80075fe:	4880      	ldr	r0, [pc, #512]	; (8007800 <_printf_float+0x2d8>)
 8007600:	bfb8      	it	lt
 8007602:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007606:	4b7f      	ldr	r3, [pc, #508]	; (8007804 <_printf_float+0x2dc>)
 8007608:	e7d3      	b.n	80075b2 <_printf_float+0x8a>
 800760a:	6863      	ldr	r3, [r4, #4]
 800760c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8007610:	1c5a      	adds	r2, r3, #1
 8007612:	d142      	bne.n	800769a <_printf_float+0x172>
 8007614:	2306      	movs	r3, #6
 8007616:	6063      	str	r3, [r4, #4]
 8007618:	2200      	movs	r2, #0
 800761a:	9206      	str	r2, [sp, #24]
 800761c:	aa0e      	add	r2, sp, #56	; 0x38
 800761e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8007622:	aa0d      	add	r2, sp, #52	; 0x34
 8007624:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8007628:	9203      	str	r2, [sp, #12]
 800762a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800762e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007632:	6023      	str	r3, [r4, #0]
 8007634:	6863      	ldr	r3, [r4, #4]
 8007636:	4642      	mov	r2, r8
 8007638:	9300      	str	r3, [sp, #0]
 800763a:	4628      	mov	r0, r5
 800763c:	4653      	mov	r3, sl
 800763e:	910b      	str	r1, [sp, #44]	; 0x2c
 8007640:	f7ff fed4 	bl	80073ec <__cvt>
 8007644:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007646:	4680      	mov	r8, r0
 8007648:	2947      	cmp	r1, #71	; 0x47
 800764a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800764c:	d108      	bne.n	8007660 <_printf_float+0x138>
 800764e:	1cc8      	adds	r0, r1, #3
 8007650:	db02      	blt.n	8007658 <_printf_float+0x130>
 8007652:	6863      	ldr	r3, [r4, #4]
 8007654:	4299      	cmp	r1, r3
 8007656:	dd40      	ble.n	80076da <_printf_float+0x1b2>
 8007658:	f1a9 0902 	sub.w	r9, r9, #2
 800765c:	fa5f f989 	uxtb.w	r9, r9
 8007660:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007664:	d81f      	bhi.n	80076a6 <_printf_float+0x17e>
 8007666:	464a      	mov	r2, r9
 8007668:	3901      	subs	r1, #1
 800766a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800766e:	910d      	str	r1, [sp, #52]	; 0x34
 8007670:	f7ff ff1b 	bl	80074aa <__exponent>
 8007674:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007676:	4682      	mov	sl, r0
 8007678:	1813      	adds	r3, r2, r0
 800767a:	2a01      	cmp	r2, #1
 800767c:	6123      	str	r3, [r4, #16]
 800767e:	dc02      	bgt.n	8007686 <_printf_float+0x15e>
 8007680:	6822      	ldr	r2, [r4, #0]
 8007682:	07d2      	lsls	r2, r2, #31
 8007684:	d501      	bpl.n	800768a <_printf_float+0x162>
 8007686:	3301      	adds	r3, #1
 8007688:	6123      	str	r3, [r4, #16]
 800768a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800768e:	2b00      	cmp	r3, #0
 8007690:	d09b      	beq.n	80075ca <_printf_float+0xa2>
 8007692:	232d      	movs	r3, #45	; 0x2d
 8007694:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007698:	e797      	b.n	80075ca <_printf_float+0xa2>
 800769a:	2947      	cmp	r1, #71	; 0x47
 800769c:	d1bc      	bne.n	8007618 <_printf_float+0xf0>
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d1ba      	bne.n	8007618 <_printf_float+0xf0>
 80076a2:	2301      	movs	r3, #1
 80076a4:	e7b7      	b.n	8007616 <_printf_float+0xee>
 80076a6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80076aa:	d118      	bne.n	80076de <_printf_float+0x1b6>
 80076ac:	2900      	cmp	r1, #0
 80076ae:	6863      	ldr	r3, [r4, #4]
 80076b0:	dd0b      	ble.n	80076ca <_printf_float+0x1a2>
 80076b2:	6121      	str	r1, [r4, #16]
 80076b4:	b913      	cbnz	r3, 80076bc <_printf_float+0x194>
 80076b6:	6822      	ldr	r2, [r4, #0]
 80076b8:	07d0      	lsls	r0, r2, #31
 80076ba:	d502      	bpl.n	80076c2 <_printf_float+0x19a>
 80076bc:	3301      	adds	r3, #1
 80076be:	440b      	add	r3, r1
 80076c0:	6123      	str	r3, [r4, #16]
 80076c2:	f04f 0a00 	mov.w	sl, #0
 80076c6:	65a1      	str	r1, [r4, #88]	; 0x58
 80076c8:	e7df      	b.n	800768a <_printf_float+0x162>
 80076ca:	b913      	cbnz	r3, 80076d2 <_printf_float+0x1aa>
 80076cc:	6822      	ldr	r2, [r4, #0]
 80076ce:	07d2      	lsls	r2, r2, #31
 80076d0:	d501      	bpl.n	80076d6 <_printf_float+0x1ae>
 80076d2:	3302      	adds	r3, #2
 80076d4:	e7f4      	b.n	80076c0 <_printf_float+0x198>
 80076d6:	2301      	movs	r3, #1
 80076d8:	e7f2      	b.n	80076c0 <_printf_float+0x198>
 80076da:	f04f 0967 	mov.w	r9, #103	; 0x67
 80076de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80076e0:	4299      	cmp	r1, r3
 80076e2:	db05      	blt.n	80076f0 <_printf_float+0x1c8>
 80076e4:	6823      	ldr	r3, [r4, #0]
 80076e6:	6121      	str	r1, [r4, #16]
 80076e8:	07d8      	lsls	r0, r3, #31
 80076ea:	d5ea      	bpl.n	80076c2 <_printf_float+0x19a>
 80076ec:	1c4b      	adds	r3, r1, #1
 80076ee:	e7e7      	b.n	80076c0 <_printf_float+0x198>
 80076f0:	2900      	cmp	r1, #0
 80076f2:	bfcc      	ite	gt
 80076f4:	2201      	movgt	r2, #1
 80076f6:	f1c1 0202 	rsble	r2, r1, #2
 80076fa:	4413      	add	r3, r2
 80076fc:	e7e0      	b.n	80076c0 <_printf_float+0x198>
 80076fe:	6823      	ldr	r3, [r4, #0]
 8007700:	055a      	lsls	r2, r3, #21
 8007702:	d407      	bmi.n	8007714 <_printf_float+0x1ec>
 8007704:	6923      	ldr	r3, [r4, #16]
 8007706:	4642      	mov	r2, r8
 8007708:	4631      	mov	r1, r6
 800770a:	4628      	mov	r0, r5
 800770c:	47b8      	blx	r7
 800770e:	3001      	adds	r0, #1
 8007710:	d12b      	bne.n	800776a <_printf_float+0x242>
 8007712:	e764      	b.n	80075de <_printf_float+0xb6>
 8007714:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007718:	f240 80dd 	bls.w	80078d6 <_printf_float+0x3ae>
 800771c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007720:	2200      	movs	r2, #0
 8007722:	2300      	movs	r3, #0
 8007724:	f7f9 f940 	bl	80009a8 <__aeabi_dcmpeq>
 8007728:	2800      	cmp	r0, #0
 800772a:	d033      	beq.n	8007794 <_printf_float+0x26c>
 800772c:	2301      	movs	r3, #1
 800772e:	4631      	mov	r1, r6
 8007730:	4628      	mov	r0, r5
 8007732:	4a35      	ldr	r2, [pc, #212]	; (8007808 <_printf_float+0x2e0>)
 8007734:	47b8      	blx	r7
 8007736:	3001      	adds	r0, #1
 8007738:	f43f af51 	beq.w	80075de <_printf_float+0xb6>
 800773c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007740:	429a      	cmp	r2, r3
 8007742:	db02      	blt.n	800774a <_printf_float+0x222>
 8007744:	6823      	ldr	r3, [r4, #0]
 8007746:	07d8      	lsls	r0, r3, #31
 8007748:	d50f      	bpl.n	800776a <_printf_float+0x242>
 800774a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800774e:	4631      	mov	r1, r6
 8007750:	4628      	mov	r0, r5
 8007752:	47b8      	blx	r7
 8007754:	3001      	adds	r0, #1
 8007756:	f43f af42 	beq.w	80075de <_printf_float+0xb6>
 800775a:	f04f 0800 	mov.w	r8, #0
 800775e:	f104 091a 	add.w	r9, r4, #26
 8007762:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007764:	3b01      	subs	r3, #1
 8007766:	4543      	cmp	r3, r8
 8007768:	dc09      	bgt.n	800777e <_printf_float+0x256>
 800776a:	6823      	ldr	r3, [r4, #0]
 800776c:	079b      	lsls	r3, r3, #30
 800776e:	f100 8102 	bmi.w	8007976 <_printf_float+0x44e>
 8007772:	68e0      	ldr	r0, [r4, #12]
 8007774:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007776:	4298      	cmp	r0, r3
 8007778:	bfb8      	it	lt
 800777a:	4618      	movlt	r0, r3
 800777c:	e731      	b.n	80075e2 <_printf_float+0xba>
 800777e:	2301      	movs	r3, #1
 8007780:	464a      	mov	r2, r9
 8007782:	4631      	mov	r1, r6
 8007784:	4628      	mov	r0, r5
 8007786:	47b8      	blx	r7
 8007788:	3001      	adds	r0, #1
 800778a:	f43f af28 	beq.w	80075de <_printf_float+0xb6>
 800778e:	f108 0801 	add.w	r8, r8, #1
 8007792:	e7e6      	b.n	8007762 <_printf_float+0x23a>
 8007794:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007796:	2b00      	cmp	r3, #0
 8007798:	dc38      	bgt.n	800780c <_printf_float+0x2e4>
 800779a:	2301      	movs	r3, #1
 800779c:	4631      	mov	r1, r6
 800779e:	4628      	mov	r0, r5
 80077a0:	4a19      	ldr	r2, [pc, #100]	; (8007808 <_printf_float+0x2e0>)
 80077a2:	47b8      	blx	r7
 80077a4:	3001      	adds	r0, #1
 80077a6:	f43f af1a 	beq.w	80075de <_printf_float+0xb6>
 80077aa:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80077ae:	4313      	orrs	r3, r2
 80077b0:	d102      	bne.n	80077b8 <_printf_float+0x290>
 80077b2:	6823      	ldr	r3, [r4, #0]
 80077b4:	07d9      	lsls	r1, r3, #31
 80077b6:	d5d8      	bpl.n	800776a <_printf_float+0x242>
 80077b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80077bc:	4631      	mov	r1, r6
 80077be:	4628      	mov	r0, r5
 80077c0:	47b8      	blx	r7
 80077c2:	3001      	adds	r0, #1
 80077c4:	f43f af0b 	beq.w	80075de <_printf_float+0xb6>
 80077c8:	f04f 0900 	mov.w	r9, #0
 80077cc:	f104 0a1a 	add.w	sl, r4, #26
 80077d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80077d2:	425b      	negs	r3, r3
 80077d4:	454b      	cmp	r3, r9
 80077d6:	dc01      	bgt.n	80077dc <_printf_float+0x2b4>
 80077d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80077da:	e794      	b.n	8007706 <_printf_float+0x1de>
 80077dc:	2301      	movs	r3, #1
 80077de:	4652      	mov	r2, sl
 80077e0:	4631      	mov	r1, r6
 80077e2:	4628      	mov	r0, r5
 80077e4:	47b8      	blx	r7
 80077e6:	3001      	adds	r0, #1
 80077e8:	f43f aef9 	beq.w	80075de <_printf_float+0xb6>
 80077ec:	f109 0901 	add.w	r9, r9, #1
 80077f0:	e7ee      	b.n	80077d0 <_printf_float+0x2a8>
 80077f2:	bf00      	nop
 80077f4:	7fefffff 	.word	0x7fefffff
 80077f8:	0800bc04 	.word	0x0800bc04
 80077fc:	0800bc08 	.word	0x0800bc08
 8007800:	0800bc10 	.word	0x0800bc10
 8007804:	0800bc0c 	.word	0x0800bc0c
 8007808:	0800bc14 	.word	0x0800bc14
 800780c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800780e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007810:	429a      	cmp	r2, r3
 8007812:	bfa8      	it	ge
 8007814:	461a      	movge	r2, r3
 8007816:	2a00      	cmp	r2, #0
 8007818:	4691      	mov	r9, r2
 800781a:	dc37      	bgt.n	800788c <_printf_float+0x364>
 800781c:	f04f 0b00 	mov.w	fp, #0
 8007820:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007824:	f104 021a 	add.w	r2, r4, #26
 8007828:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800782c:	ebaa 0309 	sub.w	r3, sl, r9
 8007830:	455b      	cmp	r3, fp
 8007832:	dc33      	bgt.n	800789c <_printf_float+0x374>
 8007834:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007838:	429a      	cmp	r2, r3
 800783a:	db3b      	blt.n	80078b4 <_printf_float+0x38c>
 800783c:	6823      	ldr	r3, [r4, #0]
 800783e:	07da      	lsls	r2, r3, #31
 8007840:	d438      	bmi.n	80078b4 <_printf_float+0x38c>
 8007842:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007844:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007846:	eba3 020a 	sub.w	r2, r3, sl
 800784a:	eba3 0901 	sub.w	r9, r3, r1
 800784e:	4591      	cmp	r9, r2
 8007850:	bfa8      	it	ge
 8007852:	4691      	movge	r9, r2
 8007854:	f1b9 0f00 	cmp.w	r9, #0
 8007858:	dc34      	bgt.n	80078c4 <_printf_float+0x39c>
 800785a:	f04f 0800 	mov.w	r8, #0
 800785e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007862:	f104 0a1a 	add.w	sl, r4, #26
 8007866:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800786a:	1a9b      	subs	r3, r3, r2
 800786c:	eba3 0309 	sub.w	r3, r3, r9
 8007870:	4543      	cmp	r3, r8
 8007872:	f77f af7a 	ble.w	800776a <_printf_float+0x242>
 8007876:	2301      	movs	r3, #1
 8007878:	4652      	mov	r2, sl
 800787a:	4631      	mov	r1, r6
 800787c:	4628      	mov	r0, r5
 800787e:	47b8      	blx	r7
 8007880:	3001      	adds	r0, #1
 8007882:	f43f aeac 	beq.w	80075de <_printf_float+0xb6>
 8007886:	f108 0801 	add.w	r8, r8, #1
 800788a:	e7ec      	b.n	8007866 <_printf_float+0x33e>
 800788c:	4613      	mov	r3, r2
 800788e:	4631      	mov	r1, r6
 8007890:	4642      	mov	r2, r8
 8007892:	4628      	mov	r0, r5
 8007894:	47b8      	blx	r7
 8007896:	3001      	adds	r0, #1
 8007898:	d1c0      	bne.n	800781c <_printf_float+0x2f4>
 800789a:	e6a0      	b.n	80075de <_printf_float+0xb6>
 800789c:	2301      	movs	r3, #1
 800789e:	4631      	mov	r1, r6
 80078a0:	4628      	mov	r0, r5
 80078a2:	920b      	str	r2, [sp, #44]	; 0x2c
 80078a4:	47b8      	blx	r7
 80078a6:	3001      	adds	r0, #1
 80078a8:	f43f ae99 	beq.w	80075de <_printf_float+0xb6>
 80078ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80078ae:	f10b 0b01 	add.w	fp, fp, #1
 80078b2:	e7b9      	b.n	8007828 <_printf_float+0x300>
 80078b4:	4631      	mov	r1, r6
 80078b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80078ba:	4628      	mov	r0, r5
 80078bc:	47b8      	blx	r7
 80078be:	3001      	adds	r0, #1
 80078c0:	d1bf      	bne.n	8007842 <_printf_float+0x31a>
 80078c2:	e68c      	b.n	80075de <_printf_float+0xb6>
 80078c4:	464b      	mov	r3, r9
 80078c6:	4631      	mov	r1, r6
 80078c8:	4628      	mov	r0, r5
 80078ca:	eb08 020a 	add.w	r2, r8, sl
 80078ce:	47b8      	blx	r7
 80078d0:	3001      	adds	r0, #1
 80078d2:	d1c2      	bne.n	800785a <_printf_float+0x332>
 80078d4:	e683      	b.n	80075de <_printf_float+0xb6>
 80078d6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80078d8:	2a01      	cmp	r2, #1
 80078da:	dc01      	bgt.n	80078e0 <_printf_float+0x3b8>
 80078dc:	07db      	lsls	r3, r3, #31
 80078de:	d537      	bpl.n	8007950 <_printf_float+0x428>
 80078e0:	2301      	movs	r3, #1
 80078e2:	4642      	mov	r2, r8
 80078e4:	4631      	mov	r1, r6
 80078e6:	4628      	mov	r0, r5
 80078e8:	47b8      	blx	r7
 80078ea:	3001      	adds	r0, #1
 80078ec:	f43f ae77 	beq.w	80075de <_printf_float+0xb6>
 80078f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80078f4:	4631      	mov	r1, r6
 80078f6:	4628      	mov	r0, r5
 80078f8:	47b8      	blx	r7
 80078fa:	3001      	adds	r0, #1
 80078fc:	f43f ae6f 	beq.w	80075de <_printf_float+0xb6>
 8007900:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007904:	2200      	movs	r2, #0
 8007906:	2300      	movs	r3, #0
 8007908:	f7f9 f84e 	bl	80009a8 <__aeabi_dcmpeq>
 800790c:	b9d8      	cbnz	r0, 8007946 <_printf_float+0x41e>
 800790e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007910:	f108 0201 	add.w	r2, r8, #1
 8007914:	3b01      	subs	r3, #1
 8007916:	4631      	mov	r1, r6
 8007918:	4628      	mov	r0, r5
 800791a:	47b8      	blx	r7
 800791c:	3001      	adds	r0, #1
 800791e:	d10e      	bne.n	800793e <_printf_float+0x416>
 8007920:	e65d      	b.n	80075de <_printf_float+0xb6>
 8007922:	2301      	movs	r3, #1
 8007924:	464a      	mov	r2, r9
 8007926:	4631      	mov	r1, r6
 8007928:	4628      	mov	r0, r5
 800792a:	47b8      	blx	r7
 800792c:	3001      	adds	r0, #1
 800792e:	f43f ae56 	beq.w	80075de <_printf_float+0xb6>
 8007932:	f108 0801 	add.w	r8, r8, #1
 8007936:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007938:	3b01      	subs	r3, #1
 800793a:	4543      	cmp	r3, r8
 800793c:	dcf1      	bgt.n	8007922 <_printf_float+0x3fa>
 800793e:	4653      	mov	r3, sl
 8007940:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007944:	e6e0      	b.n	8007708 <_printf_float+0x1e0>
 8007946:	f04f 0800 	mov.w	r8, #0
 800794a:	f104 091a 	add.w	r9, r4, #26
 800794e:	e7f2      	b.n	8007936 <_printf_float+0x40e>
 8007950:	2301      	movs	r3, #1
 8007952:	4642      	mov	r2, r8
 8007954:	e7df      	b.n	8007916 <_printf_float+0x3ee>
 8007956:	2301      	movs	r3, #1
 8007958:	464a      	mov	r2, r9
 800795a:	4631      	mov	r1, r6
 800795c:	4628      	mov	r0, r5
 800795e:	47b8      	blx	r7
 8007960:	3001      	adds	r0, #1
 8007962:	f43f ae3c 	beq.w	80075de <_printf_float+0xb6>
 8007966:	f108 0801 	add.w	r8, r8, #1
 800796a:	68e3      	ldr	r3, [r4, #12]
 800796c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800796e:	1a5b      	subs	r3, r3, r1
 8007970:	4543      	cmp	r3, r8
 8007972:	dcf0      	bgt.n	8007956 <_printf_float+0x42e>
 8007974:	e6fd      	b.n	8007772 <_printf_float+0x24a>
 8007976:	f04f 0800 	mov.w	r8, #0
 800797a:	f104 0919 	add.w	r9, r4, #25
 800797e:	e7f4      	b.n	800796a <_printf_float+0x442>

08007980 <_printf_common>:
 8007980:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007984:	4616      	mov	r6, r2
 8007986:	4699      	mov	r9, r3
 8007988:	688a      	ldr	r2, [r1, #8]
 800798a:	690b      	ldr	r3, [r1, #16]
 800798c:	4607      	mov	r7, r0
 800798e:	4293      	cmp	r3, r2
 8007990:	bfb8      	it	lt
 8007992:	4613      	movlt	r3, r2
 8007994:	6033      	str	r3, [r6, #0]
 8007996:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800799a:	460c      	mov	r4, r1
 800799c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80079a0:	b10a      	cbz	r2, 80079a6 <_printf_common+0x26>
 80079a2:	3301      	adds	r3, #1
 80079a4:	6033      	str	r3, [r6, #0]
 80079a6:	6823      	ldr	r3, [r4, #0]
 80079a8:	0699      	lsls	r1, r3, #26
 80079aa:	bf42      	ittt	mi
 80079ac:	6833      	ldrmi	r3, [r6, #0]
 80079ae:	3302      	addmi	r3, #2
 80079b0:	6033      	strmi	r3, [r6, #0]
 80079b2:	6825      	ldr	r5, [r4, #0]
 80079b4:	f015 0506 	ands.w	r5, r5, #6
 80079b8:	d106      	bne.n	80079c8 <_printf_common+0x48>
 80079ba:	f104 0a19 	add.w	sl, r4, #25
 80079be:	68e3      	ldr	r3, [r4, #12]
 80079c0:	6832      	ldr	r2, [r6, #0]
 80079c2:	1a9b      	subs	r3, r3, r2
 80079c4:	42ab      	cmp	r3, r5
 80079c6:	dc28      	bgt.n	8007a1a <_printf_common+0x9a>
 80079c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80079cc:	1e13      	subs	r3, r2, #0
 80079ce:	6822      	ldr	r2, [r4, #0]
 80079d0:	bf18      	it	ne
 80079d2:	2301      	movne	r3, #1
 80079d4:	0692      	lsls	r2, r2, #26
 80079d6:	d42d      	bmi.n	8007a34 <_printf_common+0xb4>
 80079d8:	4649      	mov	r1, r9
 80079da:	4638      	mov	r0, r7
 80079dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80079e0:	47c0      	blx	r8
 80079e2:	3001      	adds	r0, #1
 80079e4:	d020      	beq.n	8007a28 <_printf_common+0xa8>
 80079e6:	6823      	ldr	r3, [r4, #0]
 80079e8:	68e5      	ldr	r5, [r4, #12]
 80079ea:	f003 0306 	and.w	r3, r3, #6
 80079ee:	2b04      	cmp	r3, #4
 80079f0:	bf18      	it	ne
 80079f2:	2500      	movne	r5, #0
 80079f4:	6832      	ldr	r2, [r6, #0]
 80079f6:	f04f 0600 	mov.w	r6, #0
 80079fa:	68a3      	ldr	r3, [r4, #8]
 80079fc:	bf08      	it	eq
 80079fe:	1aad      	subeq	r5, r5, r2
 8007a00:	6922      	ldr	r2, [r4, #16]
 8007a02:	bf08      	it	eq
 8007a04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	bfc4      	itt	gt
 8007a0c:	1a9b      	subgt	r3, r3, r2
 8007a0e:	18ed      	addgt	r5, r5, r3
 8007a10:	341a      	adds	r4, #26
 8007a12:	42b5      	cmp	r5, r6
 8007a14:	d11a      	bne.n	8007a4c <_printf_common+0xcc>
 8007a16:	2000      	movs	r0, #0
 8007a18:	e008      	b.n	8007a2c <_printf_common+0xac>
 8007a1a:	2301      	movs	r3, #1
 8007a1c:	4652      	mov	r2, sl
 8007a1e:	4649      	mov	r1, r9
 8007a20:	4638      	mov	r0, r7
 8007a22:	47c0      	blx	r8
 8007a24:	3001      	adds	r0, #1
 8007a26:	d103      	bne.n	8007a30 <_printf_common+0xb0>
 8007a28:	f04f 30ff 	mov.w	r0, #4294967295
 8007a2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a30:	3501      	adds	r5, #1
 8007a32:	e7c4      	b.n	80079be <_printf_common+0x3e>
 8007a34:	2030      	movs	r0, #48	; 0x30
 8007a36:	18e1      	adds	r1, r4, r3
 8007a38:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007a3c:	1c5a      	adds	r2, r3, #1
 8007a3e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007a42:	4422      	add	r2, r4
 8007a44:	3302      	adds	r3, #2
 8007a46:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007a4a:	e7c5      	b.n	80079d8 <_printf_common+0x58>
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	4622      	mov	r2, r4
 8007a50:	4649      	mov	r1, r9
 8007a52:	4638      	mov	r0, r7
 8007a54:	47c0      	blx	r8
 8007a56:	3001      	adds	r0, #1
 8007a58:	d0e6      	beq.n	8007a28 <_printf_common+0xa8>
 8007a5a:	3601      	adds	r6, #1
 8007a5c:	e7d9      	b.n	8007a12 <_printf_common+0x92>
	...

08007a60 <_printf_i>:
 8007a60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a64:	7e0f      	ldrb	r7, [r1, #24]
 8007a66:	4691      	mov	r9, r2
 8007a68:	2f78      	cmp	r7, #120	; 0x78
 8007a6a:	4680      	mov	r8, r0
 8007a6c:	460c      	mov	r4, r1
 8007a6e:	469a      	mov	sl, r3
 8007a70:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007a72:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007a76:	d807      	bhi.n	8007a88 <_printf_i+0x28>
 8007a78:	2f62      	cmp	r7, #98	; 0x62
 8007a7a:	d80a      	bhi.n	8007a92 <_printf_i+0x32>
 8007a7c:	2f00      	cmp	r7, #0
 8007a7e:	f000 80d9 	beq.w	8007c34 <_printf_i+0x1d4>
 8007a82:	2f58      	cmp	r7, #88	; 0x58
 8007a84:	f000 80a4 	beq.w	8007bd0 <_printf_i+0x170>
 8007a88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007a8c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007a90:	e03a      	b.n	8007b08 <_printf_i+0xa8>
 8007a92:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007a96:	2b15      	cmp	r3, #21
 8007a98:	d8f6      	bhi.n	8007a88 <_printf_i+0x28>
 8007a9a:	a101      	add	r1, pc, #4	; (adr r1, 8007aa0 <_printf_i+0x40>)
 8007a9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007aa0:	08007af9 	.word	0x08007af9
 8007aa4:	08007b0d 	.word	0x08007b0d
 8007aa8:	08007a89 	.word	0x08007a89
 8007aac:	08007a89 	.word	0x08007a89
 8007ab0:	08007a89 	.word	0x08007a89
 8007ab4:	08007a89 	.word	0x08007a89
 8007ab8:	08007b0d 	.word	0x08007b0d
 8007abc:	08007a89 	.word	0x08007a89
 8007ac0:	08007a89 	.word	0x08007a89
 8007ac4:	08007a89 	.word	0x08007a89
 8007ac8:	08007a89 	.word	0x08007a89
 8007acc:	08007c1b 	.word	0x08007c1b
 8007ad0:	08007b3d 	.word	0x08007b3d
 8007ad4:	08007bfd 	.word	0x08007bfd
 8007ad8:	08007a89 	.word	0x08007a89
 8007adc:	08007a89 	.word	0x08007a89
 8007ae0:	08007c3d 	.word	0x08007c3d
 8007ae4:	08007a89 	.word	0x08007a89
 8007ae8:	08007b3d 	.word	0x08007b3d
 8007aec:	08007a89 	.word	0x08007a89
 8007af0:	08007a89 	.word	0x08007a89
 8007af4:	08007c05 	.word	0x08007c05
 8007af8:	682b      	ldr	r3, [r5, #0]
 8007afa:	1d1a      	adds	r2, r3, #4
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	602a      	str	r2, [r5, #0]
 8007b00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007b08:	2301      	movs	r3, #1
 8007b0a:	e0a4      	b.n	8007c56 <_printf_i+0x1f6>
 8007b0c:	6820      	ldr	r0, [r4, #0]
 8007b0e:	6829      	ldr	r1, [r5, #0]
 8007b10:	0606      	lsls	r6, r0, #24
 8007b12:	f101 0304 	add.w	r3, r1, #4
 8007b16:	d50a      	bpl.n	8007b2e <_printf_i+0xce>
 8007b18:	680e      	ldr	r6, [r1, #0]
 8007b1a:	602b      	str	r3, [r5, #0]
 8007b1c:	2e00      	cmp	r6, #0
 8007b1e:	da03      	bge.n	8007b28 <_printf_i+0xc8>
 8007b20:	232d      	movs	r3, #45	; 0x2d
 8007b22:	4276      	negs	r6, r6
 8007b24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b28:	230a      	movs	r3, #10
 8007b2a:	485e      	ldr	r0, [pc, #376]	; (8007ca4 <_printf_i+0x244>)
 8007b2c:	e019      	b.n	8007b62 <_printf_i+0x102>
 8007b2e:	680e      	ldr	r6, [r1, #0]
 8007b30:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007b34:	602b      	str	r3, [r5, #0]
 8007b36:	bf18      	it	ne
 8007b38:	b236      	sxthne	r6, r6
 8007b3a:	e7ef      	b.n	8007b1c <_printf_i+0xbc>
 8007b3c:	682b      	ldr	r3, [r5, #0]
 8007b3e:	6820      	ldr	r0, [r4, #0]
 8007b40:	1d19      	adds	r1, r3, #4
 8007b42:	6029      	str	r1, [r5, #0]
 8007b44:	0601      	lsls	r1, r0, #24
 8007b46:	d501      	bpl.n	8007b4c <_printf_i+0xec>
 8007b48:	681e      	ldr	r6, [r3, #0]
 8007b4a:	e002      	b.n	8007b52 <_printf_i+0xf2>
 8007b4c:	0646      	lsls	r6, r0, #25
 8007b4e:	d5fb      	bpl.n	8007b48 <_printf_i+0xe8>
 8007b50:	881e      	ldrh	r6, [r3, #0]
 8007b52:	2f6f      	cmp	r7, #111	; 0x6f
 8007b54:	bf0c      	ite	eq
 8007b56:	2308      	moveq	r3, #8
 8007b58:	230a      	movne	r3, #10
 8007b5a:	4852      	ldr	r0, [pc, #328]	; (8007ca4 <_printf_i+0x244>)
 8007b5c:	2100      	movs	r1, #0
 8007b5e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007b62:	6865      	ldr	r5, [r4, #4]
 8007b64:	2d00      	cmp	r5, #0
 8007b66:	bfa8      	it	ge
 8007b68:	6821      	ldrge	r1, [r4, #0]
 8007b6a:	60a5      	str	r5, [r4, #8]
 8007b6c:	bfa4      	itt	ge
 8007b6e:	f021 0104 	bicge.w	r1, r1, #4
 8007b72:	6021      	strge	r1, [r4, #0]
 8007b74:	b90e      	cbnz	r6, 8007b7a <_printf_i+0x11a>
 8007b76:	2d00      	cmp	r5, #0
 8007b78:	d04d      	beq.n	8007c16 <_printf_i+0x1b6>
 8007b7a:	4615      	mov	r5, r2
 8007b7c:	fbb6 f1f3 	udiv	r1, r6, r3
 8007b80:	fb03 6711 	mls	r7, r3, r1, r6
 8007b84:	5dc7      	ldrb	r7, [r0, r7]
 8007b86:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007b8a:	4637      	mov	r7, r6
 8007b8c:	42bb      	cmp	r3, r7
 8007b8e:	460e      	mov	r6, r1
 8007b90:	d9f4      	bls.n	8007b7c <_printf_i+0x11c>
 8007b92:	2b08      	cmp	r3, #8
 8007b94:	d10b      	bne.n	8007bae <_printf_i+0x14e>
 8007b96:	6823      	ldr	r3, [r4, #0]
 8007b98:	07de      	lsls	r6, r3, #31
 8007b9a:	d508      	bpl.n	8007bae <_printf_i+0x14e>
 8007b9c:	6923      	ldr	r3, [r4, #16]
 8007b9e:	6861      	ldr	r1, [r4, #4]
 8007ba0:	4299      	cmp	r1, r3
 8007ba2:	bfde      	ittt	le
 8007ba4:	2330      	movle	r3, #48	; 0x30
 8007ba6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007baa:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007bae:	1b52      	subs	r2, r2, r5
 8007bb0:	6122      	str	r2, [r4, #16]
 8007bb2:	464b      	mov	r3, r9
 8007bb4:	4621      	mov	r1, r4
 8007bb6:	4640      	mov	r0, r8
 8007bb8:	f8cd a000 	str.w	sl, [sp]
 8007bbc:	aa03      	add	r2, sp, #12
 8007bbe:	f7ff fedf 	bl	8007980 <_printf_common>
 8007bc2:	3001      	adds	r0, #1
 8007bc4:	d14c      	bne.n	8007c60 <_printf_i+0x200>
 8007bc6:	f04f 30ff 	mov.w	r0, #4294967295
 8007bca:	b004      	add	sp, #16
 8007bcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bd0:	4834      	ldr	r0, [pc, #208]	; (8007ca4 <_printf_i+0x244>)
 8007bd2:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007bd6:	6829      	ldr	r1, [r5, #0]
 8007bd8:	6823      	ldr	r3, [r4, #0]
 8007bda:	f851 6b04 	ldr.w	r6, [r1], #4
 8007bde:	6029      	str	r1, [r5, #0]
 8007be0:	061d      	lsls	r5, r3, #24
 8007be2:	d514      	bpl.n	8007c0e <_printf_i+0x1ae>
 8007be4:	07df      	lsls	r7, r3, #31
 8007be6:	bf44      	itt	mi
 8007be8:	f043 0320 	orrmi.w	r3, r3, #32
 8007bec:	6023      	strmi	r3, [r4, #0]
 8007bee:	b91e      	cbnz	r6, 8007bf8 <_printf_i+0x198>
 8007bf0:	6823      	ldr	r3, [r4, #0]
 8007bf2:	f023 0320 	bic.w	r3, r3, #32
 8007bf6:	6023      	str	r3, [r4, #0]
 8007bf8:	2310      	movs	r3, #16
 8007bfa:	e7af      	b.n	8007b5c <_printf_i+0xfc>
 8007bfc:	6823      	ldr	r3, [r4, #0]
 8007bfe:	f043 0320 	orr.w	r3, r3, #32
 8007c02:	6023      	str	r3, [r4, #0]
 8007c04:	2378      	movs	r3, #120	; 0x78
 8007c06:	4828      	ldr	r0, [pc, #160]	; (8007ca8 <_printf_i+0x248>)
 8007c08:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007c0c:	e7e3      	b.n	8007bd6 <_printf_i+0x176>
 8007c0e:	0659      	lsls	r1, r3, #25
 8007c10:	bf48      	it	mi
 8007c12:	b2b6      	uxthmi	r6, r6
 8007c14:	e7e6      	b.n	8007be4 <_printf_i+0x184>
 8007c16:	4615      	mov	r5, r2
 8007c18:	e7bb      	b.n	8007b92 <_printf_i+0x132>
 8007c1a:	682b      	ldr	r3, [r5, #0]
 8007c1c:	6826      	ldr	r6, [r4, #0]
 8007c1e:	1d18      	adds	r0, r3, #4
 8007c20:	6961      	ldr	r1, [r4, #20]
 8007c22:	6028      	str	r0, [r5, #0]
 8007c24:	0635      	lsls	r5, r6, #24
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	d501      	bpl.n	8007c2e <_printf_i+0x1ce>
 8007c2a:	6019      	str	r1, [r3, #0]
 8007c2c:	e002      	b.n	8007c34 <_printf_i+0x1d4>
 8007c2e:	0670      	lsls	r0, r6, #25
 8007c30:	d5fb      	bpl.n	8007c2a <_printf_i+0x1ca>
 8007c32:	8019      	strh	r1, [r3, #0]
 8007c34:	2300      	movs	r3, #0
 8007c36:	4615      	mov	r5, r2
 8007c38:	6123      	str	r3, [r4, #16]
 8007c3a:	e7ba      	b.n	8007bb2 <_printf_i+0x152>
 8007c3c:	682b      	ldr	r3, [r5, #0]
 8007c3e:	2100      	movs	r1, #0
 8007c40:	1d1a      	adds	r2, r3, #4
 8007c42:	602a      	str	r2, [r5, #0]
 8007c44:	681d      	ldr	r5, [r3, #0]
 8007c46:	6862      	ldr	r2, [r4, #4]
 8007c48:	4628      	mov	r0, r5
 8007c4a:	f002 faf7 	bl	800a23c <memchr>
 8007c4e:	b108      	cbz	r0, 8007c54 <_printf_i+0x1f4>
 8007c50:	1b40      	subs	r0, r0, r5
 8007c52:	6060      	str	r0, [r4, #4]
 8007c54:	6863      	ldr	r3, [r4, #4]
 8007c56:	6123      	str	r3, [r4, #16]
 8007c58:	2300      	movs	r3, #0
 8007c5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c5e:	e7a8      	b.n	8007bb2 <_printf_i+0x152>
 8007c60:	462a      	mov	r2, r5
 8007c62:	4649      	mov	r1, r9
 8007c64:	4640      	mov	r0, r8
 8007c66:	6923      	ldr	r3, [r4, #16]
 8007c68:	47d0      	blx	sl
 8007c6a:	3001      	adds	r0, #1
 8007c6c:	d0ab      	beq.n	8007bc6 <_printf_i+0x166>
 8007c6e:	6823      	ldr	r3, [r4, #0]
 8007c70:	079b      	lsls	r3, r3, #30
 8007c72:	d413      	bmi.n	8007c9c <_printf_i+0x23c>
 8007c74:	68e0      	ldr	r0, [r4, #12]
 8007c76:	9b03      	ldr	r3, [sp, #12]
 8007c78:	4298      	cmp	r0, r3
 8007c7a:	bfb8      	it	lt
 8007c7c:	4618      	movlt	r0, r3
 8007c7e:	e7a4      	b.n	8007bca <_printf_i+0x16a>
 8007c80:	2301      	movs	r3, #1
 8007c82:	4632      	mov	r2, r6
 8007c84:	4649      	mov	r1, r9
 8007c86:	4640      	mov	r0, r8
 8007c88:	47d0      	blx	sl
 8007c8a:	3001      	adds	r0, #1
 8007c8c:	d09b      	beq.n	8007bc6 <_printf_i+0x166>
 8007c8e:	3501      	adds	r5, #1
 8007c90:	68e3      	ldr	r3, [r4, #12]
 8007c92:	9903      	ldr	r1, [sp, #12]
 8007c94:	1a5b      	subs	r3, r3, r1
 8007c96:	42ab      	cmp	r3, r5
 8007c98:	dcf2      	bgt.n	8007c80 <_printf_i+0x220>
 8007c9a:	e7eb      	b.n	8007c74 <_printf_i+0x214>
 8007c9c:	2500      	movs	r5, #0
 8007c9e:	f104 0619 	add.w	r6, r4, #25
 8007ca2:	e7f5      	b.n	8007c90 <_printf_i+0x230>
 8007ca4:	0800bc16 	.word	0x0800bc16
 8007ca8:	0800bc27 	.word	0x0800bc27

08007cac <_scanf_float>:
 8007cac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cb0:	b087      	sub	sp, #28
 8007cb2:	9303      	str	r3, [sp, #12]
 8007cb4:	688b      	ldr	r3, [r1, #8]
 8007cb6:	4617      	mov	r7, r2
 8007cb8:	1e5a      	subs	r2, r3, #1
 8007cba:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007cbe:	bf85      	ittet	hi
 8007cc0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007cc4:	195b      	addhi	r3, r3, r5
 8007cc6:	2300      	movls	r3, #0
 8007cc8:	9302      	strhi	r3, [sp, #8]
 8007cca:	bf88      	it	hi
 8007ccc:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007cd0:	468b      	mov	fp, r1
 8007cd2:	f04f 0500 	mov.w	r5, #0
 8007cd6:	bf8c      	ite	hi
 8007cd8:	608b      	strhi	r3, [r1, #8]
 8007cda:	9302      	strls	r3, [sp, #8]
 8007cdc:	680b      	ldr	r3, [r1, #0]
 8007cde:	4680      	mov	r8, r0
 8007ce0:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8007ce4:	f84b 3b1c 	str.w	r3, [fp], #28
 8007ce8:	460c      	mov	r4, r1
 8007cea:	465e      	mov	r6, fp
 8007cec:	46aa      	mov	sl, r5
 8007cee:	46a9      	mov	r9, r5
 8007cf0:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007cf4:	9501      	str	r5, [sp, #4]
 8007cf6:	68a2      	ldr	r2, [r4, #8]
 8007cf8:	b152      	cbz	r2, 8007d10 <_scanf_float+0x64>
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	781b      	ldrb	r3, [r3, #0]
 8007cfe:	2b4e      	cmp	r3, #78	; 0x4e
 8007d00:	d864      	bhi.n	8007dcc <_scanf_float+0x120>
 8007d02:	2b40      	cmp	r3, #64	; 0x40
 8007d04:	d83c      	bhi.n	8007d80 <_scanf_float+0xd4>
 8007d06:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8007d0a:	b2c8      	uxtb	r0, r1
 8007d0c:	280e      	cmp	r0, #14
 8007d0e:	d93a      	bls.n	8007d86 <_scanf_float+0xda>
 8007d10:	f1b9 0f00 	cmp.w	r9, #0
 8007d14:	d003      	beq.n	8007d1e <_scanf_float+0x72>
 8007d16:	6823      	ldr	r3, [r4, #0]
 8007d18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d1c:	6023      	str	r3, [r4, #0]
 8007d1e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007d22:	f1ba 0f01 	cmp.w	sl, #1
 8007d26:	f200 8113 	bhi.w	8007f50 <_scanf_float+0x2a4>
 8007d2a:	455e      	cmp	r6, fp
 8007d2c:	f200 8105 	bhi.w	8007f3a <_scanf_float+0x28e>
 8007d30:	2501      	movs	r5, #1
 8007d32:	4628      	mov	r0, r5
 8007d34:	b007      	add	sp, #28
 8007d36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d3a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8007d3e:	2a0d      	cmp	r2, #13
 8007d40:	d8e6      	bhi.n	8007d10 <_scanf_float+0x64>
 8007d42:	a101      	add	r1, pc, #4	; (adr r1, 8007d48 <_scanf_float+0x9c>)
 8007d44:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007d48:	08007e87 	.word	0x08007e87
 8007d4c:	08007d11 	.word	0x08007d11
 8007d50:	08007d11 	.word	0x08007d11
 8007d54:	08007d11 	.word	0x08007d11
 8007d58:	08007ee7 	.word	0x08007ee7
 8007d5c:	08007ebf 	.word	0x08007ebf
 8007d60:	08007d11 	.word	0x08007d11
 8007d64:	08007d11 	.word	0x08007d11
 8007d68:	08007e95 	.word	0x08007e95
 8007d6c:	08007d11 	.word	0x08007d11
 8007d70:	08007d11 	.word	0x08007d11
 8007d74:	08007d11 	.word	0x08007d11
 8007d78:	08007d11 	.word	0x08007d11
 8007d7c:	08007e4d 	.word	0x08007e4d
 8007d80:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8007d84:	e7db      	b.n	8007d3e <_scanf_float+0x92>
 8007d86:	290e      	cmp	r1, #14
 8007d88:	d8c2      	bhi.n	8007d10 <_scanf_float+0x64>
 8007d8a:	a001      	add	r0, pc, #4	; (adr r0, 8007d90 <_scanf_float+0xe4>)
 8007d8c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007d90:	08007e3f 	.word	0x08007e3f
 8007d94:	08007d11 	.word	0x08007d11
 8007d98:	08007e3f 	.word	0x08007e3f
 8007d9c:	08007ed3 	.word	0x08007ed3
 8007da0:	08007d11 	.word	0x08007d11
 8007da4:	08007ded 	.word	0x08007ded
 8007da8:	08007e29 	.word	0x08007e29
 8007dac:	08007e29 	.word	0x08007e29
 8007db0:	08007e29 	.word	0x08007e29
 8007db4:	08007e29 	.word	0x08007e29
 8007db8:	08007e29 	.word	0x08007e29
 8007dbc:	08007e29 	.word	0x08007e29
 8007dc0:	08007e29 	.word	0x08007e29
 8007dc4:	08007e29 	.word	0x08007e29
 8007dc8:	08007e29 	.word	0x08007e29
 8007dcc:	2b6e      	cmp	r3, #110	; 0x6e
 8007dce:	d809      	bhi.n	8007de4 <_scanf_float+0x138>
 8007dd0:	2b60      	cmp	r3, #96	; 0x60
 8007dd2:	d8b2      	bhi.n	8007d3a <_scanf_float+0x8e>
 8007dd4:	2b54      	cmp	r3, #84	; 0x54
 8007dd6:	d077      	beq.n	8007ec8 <_scanf_float+0x21c>
 8007dd8:	2b59      	cmp	r3, #89	; 0x59
 8007dda:	d199      	bne.n	8007d10 <_scanf_float+0x64>
 8007ddc:	2d07      	cmp	r5, #7
 8007dde:	d197      	bne.n	8007d10 <_scanf_float+0x64>
 8007de0:	2508      	movs	r5, #8
 8007de2:	e029      	b.n	8007e38 <_scanf_float+0x18c>
 8007de4:	2b74      	cmp	r3, #116	; 0x74
 8007de6:	d06f      	beq.n	8007ec8 <_scanf_float+0x21c>
 8007de8:	2b79      	cmp	r3, #121	; 0x79
 8007dea:	e7f6      	b.n	8007dda <_scanf_float+0x12e>
 8007dec:	6821      	ldr	r1, [r4, #0]
 8007dee:	05c8      	lsls	r0, r1, #23
 8007df0:	d51a      	bpl.n	8007e28 <_scanf_float+0x17c>
 8007df2:	9b02      	ldr	r3, [sp, #8]
 8007df4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007df8:	6021      	str	r1, [r4, #0]
 8007dfa:	f109 0901 	add.w	r9, r9, #1
 8007dfe:	b11b      	cbz	r3, 8007e08 <_scanf_float+0x15c>
 8007e00:	3b01      	subs	r3, #1
 8007e02:	3201      	adds	r2, #1
 8007e04:	9302      	str	r3, [sp, #8]
 8007e06:	60a2      	str	r2, [r4, #8]
 8007e08:	68a3      	ldr	r3, [r4, #8]
 8007e0a:	3b01      	subs	r3, #1
 8007e0c:	60a3      	str	r3, [r4, #8]
 8007e0e:	6923      	ldr	r3, [r4, #16]
 8007e10:	3301      	adds	r3, #1
 8007e12:	6123      	str	r3, [r4, #16]
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	3b01      	subs	r3, #1
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	607b      	str	r3, [r7, #4]
 8007e1c:	f340 8084 	ble.w	8007f28 <_scanf_float+0x27c>
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	3301      	adds	r3, #1
 8007e24:	603b      	str	r3, [r7, #0]
 8007e26:	e766      	b.n	8007cf6 <_scanf_float+0x4a>
 8007e28:	eb1a 0f05 	cmn.w	sl, r5
 8007e2c:	f47f af70 	bne.w	8007d10 <_scanf_float+0x64>
 8007e30:	6822      	ldr	r2, [r4, #0]
 8007e32:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8007e36:	6022      	str	r2, [r4, #0]
 8007e38:	f806 3b01 	strb.w	r3, [r6], #1
 8007e3c:	e7e4      	b.n	8007e08 <_scanf_float+0x15c>
 8007e3e:	6822      	ldr	r2, [r4, #0]
 8007e40:	0610      	lsls	r0, r2, #24
 8007e42:	f57f af65 	bpl.w	8007d10 <_scanf_float+0x64>
 8007e46:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007e4a:	e7f4      	b.n	8007e36 <_scanf_float+0x18a>
 8007e4c:	f1ba 0f00 	cmp.w	sl, #0
 8007e50:	d10e      	bne.n	8007e70 <_scanf_float+0x1c4>
 8007e52:	f1b9 0f00 	cmp.w	r9, #0
 8007e56:	d10e      	bne.n	8007e76 <_scanf_float+0x1ca>
 8007e58:	6822      	ldr	r2, [r4, #0]
 8007e5a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007e5e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007e62:	d108      	bne.n	8007e76 <_scanf_float+0x1ca>
 8007e64:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007e68:	f04f 0a01 	mov.w	sl, #1
 8007e6c:	6022      	str	r2, [r4, #0]
 8007e6e:	e7e3      	b.n	8007e38 <_scanf_float+0x18c>
 8007e70:	f1ba 0f02 	cmp.w	sl, #2
 8007e74:	d055      	beq.n	8007f22 <_scanf_float+0x276>
 8007e76:	2d01      	cmp	r5, #1
 8007e78:	d002      	beq.n	8007e80 <_scanf_float+0x1d4>
 8007e7a:	2d04      	cmp	r5, #4
 8007e7c:	f47f af48 	bne.w	8007d10 <_scanf_float+0x64>
 8007e80:	3501      	adds	r5, #1
 8007e82:	b2ed      	uxtb	r5, r5
 8007e84:	e7d8      	b.n	8007e38 <_scanf_float+0x18c>
 8007e86:	f1ba 0f01 	cmp.w	sl, #1
 8007e8a:	f47f af41 	bne.w	8007d10 <_scanf_float+0x64>
 8007e8e:	f04f 0a02 	mov.w	sl, #2
 8007e92:	e7d1      	b.n	8007e38 <_scanf_float+0x18c>
 8007e94:	b97d      	cbnz	r5, 8007eb6 <_scanf_float+0x20a>
 8007e96:	f1b9 0f00 	cmp.w	r9, #0
 8007e9a:	f47f af3c 	bne.w	8007d16 <_scanf_float+0x6a>
 8007e9e:	6822      	ldr	r2, [r4, #0]
 8007ea0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007ea4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007ea8:	f47f af39 	bne.w	8007d1e <_scanf_float+0x72>
 8007eac:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007eb0:	2501      	movs	r5, #1
 8007eb2:	6022      	str	r2, [r4, #0]
 8007eb4:	e7c0      	b.n	8007e38 <_scanf_float+0x18c>
 8007eb6:	2d03      	cmp	r5, #3
 8007eb8:	d0e2      	beq.n	8007e80 <_scanf_float+0x1d4>
 8007eba:	2d05      	cmp	r5, #5
 8007ebc:	e7de      	b.n	8007e7c <_scanf_float+0x1d0>
 8007ebe:	2d02      	cmp	r5, #2
 8007ec0:	f47f af26 	bne.w	8007d10 <_scanf_float+0x64>
 8007ec4:	2503      	movs	r5, #3
 8007ec6:	e7b7      	b.n	8007e38 <_scanf_float+0x18c>
 8007ec8:	2d06      	cmp	r5, #6
 8007eca:	f47f af21 	bne.w	8007d10 <_scanf_float+0x64>
 8007ece:	2507      	movs	r5, #7
 8007ed0:	e7b2      	b.n	8007e38 <_scanf_float+0x18c>
 8007ed2:	6822      	ldr	r2, [r4, #0]
 8007ed4:	0591      	lsls	r1, r2, #22
 8007ed6:	f57f af1b 	bpl.w	8007d10 <_scanf_float+0x64>
 8007eda:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8007ede:	6022      	str	r2, [r4, #0]
 8007ee0:	f8cd 9004 	str.w	r9, [sp, #4]
 8007ee4:	e7a8      	b.n	8007e38 <_scanf_float+0x18c>
 8007ee6:	6822      	ldr	r2, [r4, #0]
 8007ee8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007eec:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8007ef0:	d006      	beq.n	8007f00 <_scanf_float+0x254>
 8007ef2:	0550      	lsls	r0, r2, #21
 8007ef4:	f57f af0c 	bpl.w	8007d10 <_scanf_float+0x64>
 8007ef8:	f1b9 0f00 	cmp.w	r9, #0
 8007efc:	f43f af0f 	beq.w	8007d1e <_scanf_float+0x72>
 8007f00:	0591      	lsls	r1, r2, #22
 8007f02:	bf58      	it	pl
 8007f04:	9901      	ldrpl	r1, [sp, #4]
 8007f06:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007f0a:	bf58      	it	pl
 8007f0c:	eba9 0101 	subpl.w	r1, r9, r1
 8007f10:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8007f14:	f04f 0900 	mov.w	r9, #0
 8007f18:	bf58      	it	pl
 8007f1a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007f1e:	6022      	str	r2, [r4, #0]
 8007f20:	e78a      	b.n	8007e38 <_scanf_float+0x18c>
 8007f22:	f04f 0a03 	mov.w	sl, #3
 8007f26:	e787      	b.n	8007e38 <_scanf_float+0x18c>
 8007f28:	4639      	mov	r1, r7
 8007f2a:	4640      	mov	r0, r8
 8007f2c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007f30:	4798      	blx	r3
 8007f32:	2800      	cmp	r0, #0
 8007f34:	f43f aedf 	beq.w	8007cf6 <_scanf_float+0x4a>
 8007f38:	e6ea      	b.n	8007d10 <_scanf_float+0x64>
 8007f3a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007f3e:	463a      	mov	r2, r7
 8007f40:	4640      	mov	r0, r8
 8007f42:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007f46:	4798      	blx	r3
 8007f48:	6923      	ldr	r3, [r4, #16]
 8007f4a:	3b01      	subs	r3, #1
 8007f4c:	6123      	str	r3, [r4, #16]
 8007f4e:	e6ec      	b.n	8007d2a <_scanf_float+0x7e>
 8007f50:	1e6b      	subs	r3, r5, #1
 8007f52:	2b06      	cmp	r3, #6
 8007f54:	d825      	bhi.n	8007fa2 <_scanf_float+0x2f6>
 8007f56:	2d02      	cmp	r5, #2
 8007f58:	d836      	bhi.n	8007fc8 <_scanf_float+0x31c>
 8007f5a:	455e      	cmp	r6, fp
 8007f5c:	f67f aee8 	bls.w	8007d30 <_scanf_float+0x84>
 8007f60:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007f64:	463a      	mov	r2, r7
 8007f66:	4640      	mov	r0, r8
 8007f68:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007f6c:	4798      	blx	r3
 8007f6e:	6923      	ldr	r3, [r4, #16]
 8007f70:	3b01      	subs	r3, #1
 8007f72:	6123      	str	r3, [r4, #16]
 8007f74:	e7f1      	b.n	8007f5a <_scanf_float+0x2ae>
 8007f76:	9802      	ldr	r0, [sp, #8]
 8007f78:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007f7c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007f80:	463a      	mov	r2, r7
 8007f82:	9002      	str	r0, [sp, #8]
 8007f84:	4640      	mov	r0, r8
 8007f86:	4798      	blx	r3
 8007f88:	6923      	ldr	r3, [r4, #16]
 8007f8a:	3b01      	subs	r3, #1
 8007f8c:	6123      	str	r3, [r4, #16]
 8007f8e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007f92:	fa5f fa8a 	uxtb.w	sl, sl
 8007f96:	f1ba 0f02 	cmp.w	sl, #2
 8007f9a:	d1ec      	bne.n	8007f76 <_scanf_float+0x2ca>
 8007f9c:	3d03      	subs	r5, #3
 8007f9e:	b2ed      	uxtb	r5, r5
 8007fa0:	1b76      	subs	r6, r6, r5
 8007fa2:	6823      	ldr	r3, [r4, #0]
 8007fa4:	05da      	lsls	r2, r3, #23
 8007fa6:	d52f      	bpl.n	8008008 <_scanf_float+0x35c>
 8007fa8:	055b      	lsls	r3, r3, #21
 8007faa:	d510      	bpl.n	8007fce <_scanf_float+0x322>
 8007fac:	455e      	cmp	r6, fp
 8007fae:	f67f aebf 	bls.w	8007d30 <_scanf_float+0x84>
 8007fb2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007fb6:	463a      	mov	r2, r7
 8007fb8:	4640      	mov	r0, r8
 8007fba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007fbe:	4798      	blx	r3
 8007fc0:	6923      	ldr	r3, [r4, #16]
 8007fc2:	3b01      	subs	r3, #1
 8007fc4:	6123      	str	r3, [r4, #16]
 8007fc6:	e7f1      	b.n	8007fac <_scanf_float+0x300>
 8007fc8:	46aa      	mov	sl, r5
 8007fca:	9602      	str	r6, [sp, #8]
 8007fcc:	e7df      	b.n	8007f8e <_scanf_float+0x2e2>
 8007fce:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007fd2:	6923      	ldr	r3, [r4, #16]
 8007fd4:	2965      	cmp	r1, #101	; 0x65
 8007fd6:	f103 33ff 	add.w	r3, r3, #4294967295
 8007fda:	f106 35ff 	add.w	r5, r6, #4294967295
 8007fde:	6123      	str	r3, [r4, #16]
 8007fe0:	d00c      	beq.n	8007ffc <_scanf_float+0x350>
 8007fe2:	2945      	cmp	r1, #69	; 0x45
 8007fe4:	d00a      	beq.n	8007ffc <_scanf_float+0x350>
 8007fe6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007fea:	463a      	mov	r2, r7
 8007fec:	4640      	mov	r0, r8
 8007fee:	4798      	blx	r3
 8007ff0:	6923      	ldr	r3, [r4, #16]
 8007ff2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007ff6:	3b01      	subs	r3, #1
 8007ff8:	1eb5      	subs	r5, r6, #2
 8007ffa:	6123      	str	r3, [r4, #16]
 8007ffc:	463a      	mov	r2, r7
 8007ffe:	4640      	mov	r0, r8
 8008000:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008004:	4798      	blx	r3
 8008006:	462e      	mov	r6, r5
 8008008:	6825      	ldr	r5, [r4, #0]
 800800a:	f015 0510 	ands.w	r5, r5, #16
 800800e:	d155      	bne.n	80080bc <_scanf_float+0x410>
 8008010:	7035      	strb	r5, [r6, #0]
 8008012:	6823      	ldr	r3, [r4, #0]
 8008014:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008018:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800801c:	d11b      	bne.n	8008056 <_scanf_float+0x3aa>
 800801e:	9b01      	ldr	r3, [sp, #4]
 8008020:	454b      	cmp	r3, r9
 8008022:	eba3 0209 	sub.w	r2, r3, r9
 8008026:	d123      	bne.n	8008070 <_scanf_float+0x3c4>
 8008028:	2200      	movs	r2, #0
 800802a:	4659      	mov	r1, fp
 800802c:	4640      	mov	r0, r8
 800802e:	f000 fe8b 	bl	8008d48 <_strtod_r>
 8008032:	6822      	ldr	r2, [r4, #0]
 8008034:	9b03      	ldr	r3, [sp, #12]
 8008036:	f012 0f02 	tst.w	r2, #2
 800803a:	4606      	mov	r6, r0
 800803c:	460f      	mov	r7, r1
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	d021      	beq.n	8008086 <_scanf_float+0x3da>
 8008042:	1d1a      	adds	r2, r3, #4
 8008044:	9903      	ldr	r1, [sp, #12]
 8008046:	600a      	str	r2, [r1, #0]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	e9c3 6700 	strd	r6, r7, [r3]
 800804e:	68e3      	ldr	r3, [r4, #12]
 8008050:	3301      	adds	r3, #1
 8008052:	60e3      	str	r3, [r4, #12]
 8008054:	e66d      	b.n	8007d32 <_scanf_float+0x86>
 8008056:	9b04      	ldr	r3, [sp, #16]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d0e5      	beq.n	8008028 <_scanf_float+0x37c>
 800805c:	9905      	ldr	r1, [sp, #20]
 800805e:	230a      	movs	r3, #10
 8008060:	462a      	mov	r2, r5
 8008062:	4640      	mov	r0, r8
 8008064:	3101      	adds	r1, #1
 8008066:	f000 fef1 	bl	8008e4c <_strtol_r>
 800806a:	9b04      	ldr	r3, [sp, #16]
 800806c:	9e05      	ldr	r6, [sp, #20]
 800806e:	1ac2      	subs	r2, r0, r3
 8008070:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008074:	429e      	cmp	r6, r3
 8008076:	bf28      	it	cs
 8008078:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800807c:	4630      	mov	r0, r6
 800807e:	4910      	ldr	r1, [pc, #64]	; (80080c0 <_scanf_float+0x414>)
 8008080:	f000 f836 	bl	80080f0 <siprintf>
 8008084:	e7d0      	b.n	8008028 <_scanf_float+0x37c>
 8008086:	f012 0f04 	tst.w	r2, #4
 800808a:	f103 0204 	add.w	r2, r3, #4
 800808e:	d1d9      	bne.n	8008044 <_scanf_float+0x398>
 8008090:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8008094:	f8cc 2000 	str.w	r2, [ip]
 8008098:	f8d3 8000 	ldr.w	r8, [r3]
 800809c:	4602      	mov	r2, r0
 800809e:	460b      	mov	r3, r1
 80080a0:	f7f8 fcb4 	bl	8000a0c <__aeabi_dcmpun>
 80080a4:	b128      	cbz	r0, 80080b2 <_scanf_float+0x406>
 80080a6:	4807      	ldr	r0, [pc, #28]	; (80080c4 <_scanf_float+0x418>)
 80080a8:	f000 f81e 	bl	80080e8 <nanf>
 80080ac:	f8c8 0000 	str.w	r0, [r8]
 80080b0:	e7cd      	b.n	800804e <_scanf_float+0x3a2>
 80080b2:	4630      	mov	r0, r6
 80080b4:	4639      	mov	r1, r7
 80080b6:	f7f8 fd07 	bl	8000ac8 <__aeabi_d2f>
 80080ba:	e7f7      	b.n	80080ac <_scanf_float+0x400>
 80080bc:	2500      	movs	r5, #0
 80080be:	e638      	b.n	8007d32 <_scanf_float+0x86>
 80080c0:	0800bc38 	.word	0x0800bc38
 80080c4:	0800c040 	.word	0x0800c040

080080c8 <_sbrk_r>:
 80080c8:	b538      	push	{r3, r4, r5, lr}
 80080ca:	2300      	movs	r3, #0
 80080cc:	4d05      	ldr	r5, [pc, #20]	; (80080e4 <_sbrk_r+0x1c>)
 80080ce:	4604      	mov	r4, r0
 80080d0:	4608      	mov	r0, r1
 80080d2:	602b      	str	r3, [r5, #0]
 80080d4:	f7f9 ff0e 	bl	8001ef4 <_sbrk>
 80080d8:	1c43      	adds	r3, r0, #1
 80080da:	d102      	bne.n	80080e2 <_sbrk_r+0x1a>
 80080dc:	682b      	ldr	r3, [r5, #0]
 80080de:	b103      	cbz	r3, 80080e2 <_sbrk_r+0x1a>
 80080e0:	6023      	str	r3, [r4, #0]
 80080e2:	bd38      	pop	{r3, r4, r5, pc}
 80080e4:	200010ec 	.word	0x200010ec

080080e8 <nanf>:
 80080e8:	4800      	ldr	r0, [pc, #0]	; (80080ec <nanf+0x4>)
 80080ea:	4770      	bx	lr
 80080ec:	7fc00000 	.word	0x7fc00000

080080f0 <siprintf>:
 80080f0:	b40e      	push	{r1, r2, r3}
 80080f2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80080f6:	b500      	push	{lr}
 80080f8:	b09c      	sub	sp, #112	; 0x70
 80080fa:	ab1d      	add	r3, sp, #116	; 0x74
 80080fc:	9002      	str	r0, [sp, #8]
 80080fe:	9006      	str	r0, [sp, #24]
 8008100:	9107      	str	r1, [sp, #28]
 8008102:	9104      	str	r1, [sp, #16]
 8008104:	4808      	ldr	r0, [pc, #32]	; (8008128 <siprintf+0x38>)
 8008106:	4909      	ldr	r1, [pc, #36]	; (800812c <siprintf+0x3c>)
 8008108:	f853 2b04 	ldr.w	r2, [r3], #4
 800810c:	9105      	str	r1, [sp, #20]
 800810e:	6800      	ldr	r0, [r0, #0]
 8008110:	a902      	add	r1, sp, #8
 8008112:	9301      	str	r3, [sp, #4]
 8008114:	f002 fdd4 	bl	800acc0 <_svfiprintf_r>
 8008118:	2200      	movs	r2, #0
 800811a:	9b02      	ldr	r3, [sp, #8]
 800811c:	701a      	strb	r2, [r3, #0]
 800811e:	b01c      	add	sp, #112	; 0x70
 8008120:	f85d eb04 	ldr.w	lr, [sp], #4
 8008124:	b003      	add	sp, #12
 8008126:	4770      	bx	lr
 8008128:	20000028 	.word	0x20000028
 800812c:	ffff0208 	.word	0xffff0208

08008130 <sulp>:
 8008130:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008134:	460f      	mov	r7, r1
 8008136:	4690      	mov	r8, r2
 8008138:	f002 fc0a 	bl	800a950 <__ulp>
 800813c:	4604      	mov	r4, r0
 800813e:	460d      	mov	r5, r1
 8008140:	f1b8 0f00 	cmp.w	r8, #0
 8008144:	d011      	beq.n	800816a <sulp+0x3a>
 8008146:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800814a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800814e:	2b00      	cmp	r3, #0
 8008150:	dd0b      	ble.n	800816a <sulp+0x3a>
 8008152:	2400      	movs	r4, #0
 8008154:	051b      	lsls	r3, r3, #20
 8008156:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800815a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800815e:	4622      	mov	r2, r4
 8008160:	462b      	mov	r3, r5
 8008162:	f7f8 f9b9 	bl	80004d8 <__aeabi_dmul>
 8008166:	4604      	mov	r4, r0
 8008168:	460d      	mov	r5, r1
 800816a:	4620      	mov	r0, r4
 800816c:	4629      	mov	r1, r5
 800816e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008172:	0000      	movs	r0, r0
 8008174:	0000      	movs	r0, r0
	...

08008178 <_strtod_l>:
 8008178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800817c:	469b      	mov	fp, r3
 800817e:	2300      	movs	r3, #0
 8008180:	b09f      	sub	sp, #124	; 0x7c
 8008182:	931a      	str	r3, [sp, #104]	; 0x68
 8008184:	4b9e      	ldr	r3, [pc, #632]	; (8008400 <_strtod_l+0x288>)
 8008186:	4682      	mov	sl, r0
 8008188:	681f      	ldr	r7, [r3, #0]
 800818a:	460e      	mov	r6, r1
 800818c:	4638      	mov	r0, r7
 800818e:	9215      	str	r2, [sp, #84]	; 0x54
 8008190:	f7f7 ffde 	bl	8000150 <strlen>
 8008194:	f04f 0800 	mov.w	r8, #0
 8008198:	4604      	mov	r4, r0
 800819a:	f04f 0900 	mov.w	r9, #0
 800819e:	9619      	str	r6, [sp, #100]	; 0x64
 80081a0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80081a2:	781a      	ldrb	r2, [r3, #0]
 80081a4:	2a2b      	cmp	r2, #43	; 0x2b
 80081a6:	d04c      	beq.n	8008242 <_strtod_l+0xca>
 80081a8:	d83a      	bhi.n	8008220 <_strtod_l+0xa8>
 80081aa:	2a0d      	cmp	r2, #13
 80081ac:	d833      	bhi.n	8008216 <_strtod_l+0x9e>
 80081ae:	2a08      	cmp	r2, #8
 80081b0:	d833      	bhi.n	800821a <_strtod_l+0xa2>
 80081b2:	2a00      	cmp	r2, #0
 80081b4:	d03d      	beq.n	8008232 <_strtod_l+0xba>
 80081b6:	2300      	movs	r3, #0
 80081b8:	930a      	str	r3, [sp, #40]	; 0x28
 80081ba:	9d19      	ldr	r5, [sp, #100]	; 0x64
 80081bc:	782b      	ldrb	r3, [r5, #0]
 80081be:	2b30      	cmp	r3, #48	; 0x30
 80081c0:	f040 80aa 	bne.w	8008318 <_strtod_l+0x1a0>
 80081c4:	786b      	ldrb	r3, [r5, #1]
 80081c6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80081ca:	2b58      	cmp	r3, #88	; 0x58
 80081cc:	d166      	bne.n	800829c <_strtod_l+0x124>
 80081ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081d0:	4650      	mov	r0, sl
 80081d2:	9301      	str	r3, [sp, #4]
 80081d4:	ab1a      	add	r3, sp, #104	; 0x68
 80081d6:	9300      	str	r3, [sp, #0]
 80081d8:	4a8a      	ldr	r2, [pc, #552]	; (8008404 <_strtod_l+0x28c>)
 80081da:	f8cd b008 	str.w	fp, [sp, #8]
 80081de:	ab1b      	add	r3, sp, #108	; 0x6c
 80081e0:	a919      	add	r1, sp, #100	; 0x64
 80081e2:	f001 fd17 	bl	8009c14 <__gethex>
 80081e6:	f010 0607 	ands.w	r6, r0, #7
 80081ea:	4604      	mov	r4, r0
 80081ec:	d005      	beq.n	80081fa <_strtod_l+0x82>
 80081ee:	2e06      	cmp	r6, #6
 80081f0:	d129      	bne.n	8008246 <_strtod_l+0xce>
 80081f2:	2300      	movs	r3, #0
 80081f4:	3501      	adds	r5, #1
 80081f6:	9519      	str	r5, [sp, #100]	; 0x64
 80081f8:	930a      	str	r3, [sp, #40]	; 0x28
 80081fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	f040 858a 	bne.w	8008d16 <_strtod_l+0xb9e>
 8008202:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008204:	b1d3      	cbz	r3, 800823c <_strtod_l+0xc4>
 8008206:	4642      	mov	r2, r8
 8008208:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800820c:	4610      	mov	r0, r2
 800820e:	4619      	mov	r1, r3
 8008210:	b01f      	add	sp, #124	; 0x7c
 8008212:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008216:	2a20      	cmp	r2, #32
 8008218:	d1cd      	bne.n	80081b6 <_strtod_l+0x3e>
 800821a:	3301      	adds	r3, #1
 800821c:	9319      	str	r3, [sp, #100]	; 0x64
 800821e:	e7bf      	b.n	80081a0 <_strtod_l+0x28>
 8008220:	2a2d      	cmp	r2, #45	; 0x2d
 8008222:	d1c8      	bne.n	80081b6 <_strtod_l+0x3e>
 8008224:	2201      	movs	r2, #1
 8008226:	920a      	str	r2, [sp, #40]	; 0x28
 8008228:	1c5a      	adds	r2, r3, #1
 800822a:	9219      	str	r2, [sp, #100]	; 0x64
 800822c:	785b      	ldrb	r3, [r3, #1]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d1c3      	bne.n	80081ba <_strtod_l+0x42>
 8008232:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008234:	9619      	str	r6, [sp, #100]	; 0x64
 8008236:	2b00      	cmp	r3, #0
 8008238:	f040 856b 	bne.w	8008d12 <_strtod_l+0xb9a>
 800823c:	4642      	mov	r2, r8
 800823e:	464b      	mov	r3, r9
 8008240:	e7e4      	b.n	800820c <_strtod_l+0x94>
 8008242:	2200      	movs	r2, #0
 8008244:	e7ef      	b.n	8008226 <_strtod_l+0xae>
 8008246:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008248:	b13a      	cbz	r2, 800825a <_strtod_l+0xe2>
 800824a:	2135      	movs	r1, #53	; 0x35
 800824c:	a81c      	add	r0, sp, #112	; 0x70
 800824e:	f002 fc83 	bl	800ab58 <__copybits>
 8008252:	4650      	mov	r0, sl
 8008254:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008256:	f002 f84b 	bl	800a2f0 <_Bfree>
 800825a:	3e01      	subs	r6, #1
 800825c:	2e04      	cmp	r6, #4
 800825e:	d806      	bhi.n	800826e <_strtod_l+0xf6>
 8008260:	e8df f006 	tbb	[pc, r6]
 8008264:	1714030a 	.word	0x1714030a
 8008268:	0a          	.byte	0x0a
 8008269:	00          	.byte	0x00
 800826a:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800826e:	0721      	lsls	r1, r4, #28
 8008270:	d5c3      	bpl.n	80081fa <_strtod_l+0x82>
 8008272:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8008276:	e7c0      	b.n	80081fa <_strtod_l+0x82>
 8008278:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800827a:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800827e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008282:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008286:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800828a:	e7f0      	b.n	800826e <_strtod_l+0xf6>
 800828c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8008408 <_strtod_l+0x290>
 8008290:	e7ed      	b.n	800826e <_strtod_l+0xf6>
 8008292:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8008296:	f04f 38ff 	mov.w	r8, #4294967295
 800829a:	e7e8      	b.n	800826e <_strtod_l+0xf6>
 800829c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800829e:	1c5a      	adds	r2, r3, #1
 80082a0:	9219      	str	r2, [sp, #100]	; 0x64
 80082a2:	785b      	ldrb	r3, [r3, #1]
 80082a4:	2b30      	cmp	r3, #48	; 0x30
 80082a6:	d0f9      	beq.n	800829c <_strtod_l+0x124>
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d0a6      	beq.n	80081fa <_strtod_l+0x82>
 80082ac:	2301      	movs	r3, #1
 80082ae:	9307      	str	r3, [sp, #28]
 80082b0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80082b2:	220a      	movs	r2, #10
 80082b4:	9308      	str	r3, [sp, #32]
 80082b6:	2300      	movs	r3, #0
 80082b8:	469b      	mov	fp, r3
 80082ba:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80082be:	9819      	ldr	r0, [sp, #100]	; 0x64
 80082c0:	7805      	ldrb	r5, [r0, #0]
 80082c2:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 80082c6:	b2d9      	uxtb	r1, r3
 80082c8:	2909      	cmp	r1, #9
 80082ca:	d927      	bls.n	800831c <_strtod_l+0x1a4>
 80082cc:	4622      	mov	r2, r4
 80082ce:	4639      	mov	r1, r7
 80082d0:	f002 fdfc 	bl	800aecc <strncmp>
 80082d4:	2800      	cmp	r0, #0
 80082d6:	d033      	beq.n	8008340 <_strtod_l+0x1c8>
 80082d8:	2000      	movs	r0, #0
 80082da:	462a      	mov	r2, r5
 80082dc:	465c      	mov	r4, fp
 80082de:	4603      	mov	r3, r0
 80082e0:	9004      	str	r0, [sp, #16]
 80082e2:	2a65      	cmp	r2, #101	; 0x65
 80082e4:	d001      	beq.n	80082ea <_strtod_l+0x172>
 80082e6:	2a45      	cmp	r2, #69	; 0x45
 80082e8:	d114      	bne.n	8008314 <_strtod_l+0x19c>
 80082ea:	b91c      	cbnz	r4, 80082f4 <_strtod_l+0x17c>
 80082ec:	9a07      	ldr	r2, [sp, #28]
 80082ee:	4302      	orrs	r2, r0
 80082f0:	d09f      	beq.n	8008232 <_strtod_l+0xba>
 80082f2:	2400      	movs	r4, #0
 80082f4:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80082f6:	1c72      	adds	r2, r6, #1
 80082f8:	9219      	str	r2, [sp, #100]	; 0x64
 80082fa:	7872      	ldrb	r2, [r6, #1]
 80082fc:	2a2b      	cmp	r2, #43	; 0x2b
 80082fe:	d079      	beq.n	80083f4 <_strtod_l+0x27c>
 8008300:	2a2d      	cmp	r2, #45	; 0x2d
 8008302:	f000 8083 	beq.w	800840c <_strtod_l+0x294>
 8008306:	2700      	movs	r7, #0
 8008308:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800830c:	2909      	cmp	r1, #9
 800830e:	f240 8083 	bls.w	8008418 <_strtod_l+0x2a0>
 8008312:	9619      	str	r6, [sp, #100]	; 0x64
 8008314:	2500      	movs	r5, #0
 8008316:	e09f      	b.n	8008458 <_strtod_l+0x2e0>
 8008318:	2300      	movs	r3, #0
 800831a:	e7c8      	b.n	80082ae <_strtod_l+0x136>
 800831c:	f1bb 0f08 	cmp.w	fp, #8
 8008320:	bfd5      	itete	le
 8008322:	9906      	ldrle	r1, [sp, #24]
 8008324:	9905      	ldrgt	r1, [sp, #20]
 8008326:	fb02 3301 	mlale	r3, r2, r1, r3
 800832a:	fb02 3301 	mlagt	r3, r2, r1, r3
 800832e:	f100 0001 	add.w	r0, r0, #1
 8008332:	bfd4      	ite	le
 8008334:	9306      	strle	r3, [sp, #24]
 8008336:	9305      	strgt	r3, [sp, #20]
 8008338:	f10b 0b01 	add.w	fp, fp, #1
 800833c:	9019      	str	r0, [sp, #100]	; 0x64
 800833e:	e7be      	b.n	80082be <_strtod_l+0x146>
 8008340:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008342:	191a      	adds	r2, r3, r4
 8008344:	9219      	str	r2, [sp, #100]	; 0x64
 8008346:	5d1a      	ldrb	r2, [r3, r4]
 8008348:	f1bb 0f00 	cmp.w	fp, #0
 800834c:	d036      	beq.n	80083bc <_strtod_l+0x244>
 800834e:	465c      	mov	r4, fp
 8008350:	9004      	str	r0, [sp, #16]
 8008352:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008356:	2b09      	cmp	r3, #9
 8008358:	d912      	bls.n	8008380 <_strtod_l+0x208>
 800835a:	2301      	movs	r3, #1
 800835c:	e7c1      	b.n	80082e2 <_strtod_l+0x16a>
 800835e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008360:	3001      	adds	r0, #1
 8008362:	1c5a      	adds	r2, r3, #1
 8008364:	9219      	str	r2, [sp, #100]	; 0x64
 8008366:	785a      	ldrb	r2, [r3, #1]
 8008368:	2a30      	cmp	r2, #48	; 0x30
 800836a:	d0f8      	beq.n	800835e <_strtod_l+0x1e6>
 800836c:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008370:	2b08      	cmp	r3, #8
 8008372:	f200 84d5 	bhi.w	8008d20 <_strtod_l+0xba8>
 8008376:	9004      	str	r0, [sp, #16]
 8008378:	2000      	movs	r0, #0
 800837a:	4604      	mov	r4, r0
 800837c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800837e:	9308      	str	r3, [sp, #32]
 8008380:	3a30      	subs	r2, #48	; 0x30
 8008382:	f100 0301 	add.w	r3, r0, #1
 8008386:	d013      	beq.n	80083b0 <_strtod_l+0x238>
 8008388:	9904      	ldr	r1, [sp, #16]
 800838a:	1905      	adds	r5, r0, r4
 800838c:	4419      	add	r1, r3
 800838e:	9104      	str	r1, [sp, #16]
 8008390:	4623      	mov	r3, r4
 8008392:	210a      	movs	r1, #10
 8008394:	42ab      	cmp	r3, r5
 8008396:	d113      	bne.n	80083c0 <_strtod_l+0x248>
 8008398:	1823      	adds	r3, r4, r0
 800839a:	2b08      	cmp	r3, #8
 800839c:	f104 0401 	add.w	r4, r4, #1
 80083a0:	4404      	add	r4, r0
 80083a2:	dc1b      	bgt.n	80083dc <_strtod_l+0x264>
 80083a4:	230a      	movs	r3, #10
 80083a6:	9906      	ldr	r1, [sp, #24]
 80083a8:	fb03 2301 	mla	r3, r3, r1, r2
 80083ac:	9306      	str	r3, [sp, #24]
 80083ae:	2300      	movs	r3, #0
 80083b0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80083b2:	4618      	mov	r0, r3
 80083b4:	1c51      	adds	r1, r2, #1
 80083b6:	9119      	str	r1, [sp, #100]	; 0x64
 80083b8:	7852      	ldrb	r2, [r2, #1]
 80083ba:	e7ca      	b.n	8008352 <_strtod_l+0x1da>
 80083bc:	4658      	mov	r0, fp
 80083be:	e7d3      	b.n	8008368 <_strtod_l+0x1f0>
 80083c0:	2b08      	cmp	r3, #8
 80083c2:	dc04      	bgt.n	80083ce <_strtod_l+0x256>
 80083c4:	9f06      	ldr	r7, [sp, #24]
 80083c6:	434f      	muls	r7, r1
 80083c8:	9706      	str	r7, [sp, #24]
 80083ca:	3301      	adds	r3, #1
 80083cc:	e7e2      	b.n	8008394 <_strtod_l+0x21c>
 80083ce:	1c5f      	adds	r7, r3, #1
 80083d0:	2f10      	cmp	r7, #16
 80083d2:	bfde      	ittt	le
 80083d4:	9f05      	ldrle	r7, [sp, #20]
 80083d6:	434f      	mulle	r7, r1
 80083d8:	9705      	strle	r7, [sp, #20]
 80083da:	e7f6      	b.n	80083ca <_strtod_l+0x252>
 80083dc:	2c10      	cmp	r4, #16
 80083de:	bfdf      	itttt	le
 80083e0:	230a      	movle	r3, #10
 80083e2:	9905      	ldrle	r1, [sp, #20]
 80083e4:	fb03 2301 	mlale	r3, r3, r1, r2
 80083e8:	9305      	strle	r3, [sp, #20]
 80083ea:	e7e0      	b.n	80083ae <_strtod_l+0x236>
 80083ec:	2300      	movs	r3, #0
 80083ee:	9304      	str	r3, [sp, #16]
 80083f0:	2301      	movs	r3, #1
 80083f2:	e77b      	b.n	80082ec <_strtod_l+0x174>
 80083f4:	2700      	movs	r7, #0
 80083f6:	1cb2      	adds	r2, r6, #2
 80083f8:	9219      	str	r2, [sp, #100]	; 0x64
 80083fa:	78b2      	ldrb	r2, [r6, #2]
 80083fc:	e784      	b.n	8008308 <_strtod_l+0x190>
 80083fe:	bf00      	nop
 8008400:	0800be88 	.word	0x0800be88
 8008404:	0800bc40 	.word	0x0800bc40
 8008408:	7ff00000 	.word	0x7ff00000
 800840c:	2701      	movs	r7, #1
 800840e:	e7f2      	b.n	80083f6 <_strtod_l+0x27e>
 8008410:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008412:	1c51      	adds	r1, r2, #1
 8008414:	9119      	str	r1, [sp, #100]	; 0x64
 8008416:	7852      	ldrb	r2, [r2, #1]
 8008418:	2a30      	cmp	r2, #48	; 0x30
 800841a:	d0f9      	beq.n	8008410 <_strtod_l+0x298>
 800841c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008420:	2908      	cmp	r1, #8
 8008422:	f63f af77 	bhi.w	8008314 <_strtod_l+0x19c>
 8008426:	f04f 0e0a 	mov.w	lr, #10
 800842a:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800842e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008430:	9209      	str	r2, [sp, #36]	; 0x24
 8008432:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008434:	1c51      	adds	r1, r2, #1
 8008436:	9119      	str	r1, [sp, #100]	; 0x64
 8008438:	7852      	ldrb	r2, [r2, #1]
 800843a:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800843e:	2d09      	cmp	r5, #9
 8008440:	d935      	bls.n	80084ae <_strtod_l+0x336>
 8008442:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008444:	1b49      	subs	r1, r1, r5
 8008446:	2908      	cmp	r1, #8
 8008448:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800844c:	dc02      	bgt.n	8008454 <_strtod_l+0x2dc>
 800844e:	4565      	cmp	r5, ip
 8008450:	bfa8      	it	ge
 8008452:	4665      	movge	r5, ip
 8008454:	b107      	cbz	r7, 8008458 <_strtod_l+0x2e0>
 8008456:	426d      	negs	r5, r5
 8008458:	2c00      	cmp	r4, #0
 800845a:	d14c      	bne.n	80084f6 <_strtod_l+0x37e>
 800845c:	9907      	ldr	r1, [sp, #28]
 800845e:	4301      	orrs	r1, r0
 8008460:	f47f aecb 	bne.w	80081fa <_strtod_l+0x82>
 8008464:	2b00      	cmp	r3, #0
 8008466:	f47f aee4 	bne.w	8008232 <_strtod_l+0xba>
 800846a:	2a69      	cmp	r2, #105	; 0x69
 800846c:	d026      	beq.n	80084bc <_strtod_l+0x344>
 800846e:	dc23      	bgt.n	80084b8 <_strtod_l+0x340>
 8008470:	2a49      	cmp	r2, #73	; 0x49
 8008472:	d023      	beq.n	80084bc <_strtod_l+0x344>
 8008474:	2a4e      	cmp	r2, #78	; 0x4e
 8008476:	f47f aedc 	bne.w	8008232 <_strtod_l+0xba>
 800847a:	499d      	ldr	r1, [pc, #628]	; (80086f0 <_strtod_l+0x578>)
 800847c:	a819      	add	r0, sp, #100	; 0x64
 800847e:	f001 fe17 	bl	800a0b0 <__match>
 8008482:	2800      	cmp	r0, #0
 8008484:	f43f aed5 	beq.w	8008232 <_strtod_l+0xba>
 8008488:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800848a:	781b      	ldrb	r3, [r3, #0]
 800848c:	2b28      	cmp	r3, #40	; 0x28
 800848e:	d12c      	bne.n	80084ea <_strtod_l+0x372>
 8008490:	4998      	ldr	r1, [pc, #608]	; (80086f4 <_strtod_l+0x57c>)
 8008492:	aa1c      	add	r2, sp, #112	; 0x70
 8008494:	a819      	add	r0, sp, #100	; 0x64
 8008496:	f001 fe1f 	bl	800a0d8 <__hexnan>
 800849a:	2805      	cmp	r0, #5
 800849c:	d125      	bne.n	80084ea <_strtod_l+0x372>
 800849e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80084a0:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 80084a4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80084a8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80084ac:	e6a5      	b.n	80081fa <_strtod_l+0x82>
 80084ae:	fb0e 2c0c 	mla	ip, lr, ip, r2
 80084b2:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 80084b6:	e7bc      	b.n	8008432 <_strtod_l+0x2ba>
 80084b8:	2a6e      	cmp	r2, #110	; 0x6e
 80084ba:	e7dc      	b.n	8008476 <_strtod_l+0x2fe>
 80084bc:	498e      	ldr	r1, [pc, #568]	; (80086f8 <_strtod_l+0x580>)
 80084be:	a819      	add	r0, sp, #100	; 0x64
 80084c0:	f001 fdf6 	bl	800a0b0 <__match>
 80084c4:	2800      	cmp	r0, #0
 80084c6:	f43f aeb4 	beq.w	8008232 <_strtod_l+0xba>
 80084ca:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80084cc:	498b      	ldr	r1, [pc, #556]	; (80086fc <_strtod_l+0x584>)
 80084ce:	3b01      	subs	r3, #1
 80084d0:	a819      	add	r0, sp, #100	; 0x64
 80084d2:	9319      	str	r3, [sp, #100]	; 0x64
 80084d4:	f001 fdec 	bl	800a0b0 <__match>
 80084d8:	b910      	cbnz	r0, 80084e0 <_strtod_l+0x368>
 80084da:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80084dc:	3301      	adds	r3, #1
 80084de:	9319      	str	r3, [sp, #100]	; 0x64
 80084e0:	f04f 0800 	mov.w	r8, #0
 80084e4:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8008700 <_strtod_l+0x588>
 80084e8:	e687      	b.n	80081fa <_strtod_l+0x82>
 80084ea:	4886      	ldr	r0, [pc, #536]	; (8008704 <_strtod_l+0x58c>)
 80084ec:	f002 fce8 	bl	800aec0 <nan>
 80084f0:	4680      	mov	r8, r0
 80084f2:	4689      	mov	r9, r1
 80084f4:	e681      	b.n	80081fa <_strtod_l+0x82>
 80084f6:	9b04      	ldr	r3, [sp, #16]
 80084f8:	f1bb 0f00 	cmp.w	fp, #0
 80084fc:	bf08      	it	eq
 80084fe:	46a3      	moveq	fp, r4
 8008500:	1aeb      	subs	r3, r5, r3
 8008502:	2c10      	cmp	r4, #16
 8008504:	9806      	ldr	r0, [sp, #24]
 8008506:	4626      	mov	r6, r4
 8008508:	9307      	str	r3, [sp, #28]
 800850a:	bfa8      	it	ge
 800850c:	2610      	movge	r6, #16
 800850e:	f7f7 ff69 	bl	80003e4 <__aeabi_ui2d>
 8008512:	2c09      	cmp	r4, #9
 8008514:	4680      	mov	r8, r0
 8008516:	4689      	mov	r9, r1
 8008518:	dd13      	ble.n	8008542 <_strtod_l+0x3ca>
 800851a:	4b7b      	ldr	r3, [pc, #492]	; (8008708 <_strtod_l+0x590>)
 800851c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008520:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008524:	f7f7 ffd8 	bl	80004d8 <__aeabi_dmul>
 8008528:	4680      	mov	r8, r0
 800852a:	9805      	ldr	r0, [sp, #20]
 800852c:	4689      	mov	r9, r1
 800852e:	f7f7 ff59 	bl	80003e4 <__aeabi_ui2d>
 8008532:	4602      	mov	r2, r0
 8008534:	460b      	mov	r3, r1
 8008536:	4640      	mov	r0, r8
 8008538:	4649      	mov	r1, r9
 800853a:	f7f7 fe17 	bl	800016c <__adddf3>
 800853e:	4680      	mov	r8, r0
 8008540:	4689      	mov	r9, r1
 8008542:	2c0f      	cmp	r4, #15
 8008544:	dc36      	bgt.n	80085b4 <_strtod_l+0x43c>
 8008546:	9b07      	ldr	r3, [sp, #28]
 8008548:	2b00      	cmp	r3, #0
 800854a:	f43f ae56 	beq.w	80081fa <_strtod_l+0x82>
 800854e:	dd22      	ble.n	8008596 <_strtod_l+0x41e>
 8008550:	2b16      	cmp	r3, #22
 8008552:	dc09      	bgt.n	8008568 <_strtod_l+0x3f0>
 8008554:	496c      	ldr	r1, [pc, #432]	; (8008708 <_strtod_l+0x590>)
 8008556:	4642      	mov	r2, r8
 8008558:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800855c:	464b      	mov	r3, r9
 800855e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008562:	f7f7 ffb9 	bl	80004d8 <__aeabi_dmul>
 8008566:	e7c3      	b.n	80084f0 <_strtod_l+0x378>
 8008568:	9a07      	ldr	r2, [sp, #28]
 800856a:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800856e:	4293      	cmp	r3, r2
 8008570:	db20      	blt.n	80085b4 <_strtod_l+0x43c>
 8008572:	4d65      	ldr	r5, [pc, #404]	; (8008708 <_strtod_l+0x590>)
 8008574:	f1c4 040f 	rsb	r4, r4, #15
 8008578:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800857c:	4642      	mov	r2, r8
 800857e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008582:	464b      	mov	r3, r9
 8008584:	f7f7 ffa8 	bl	80004d8 <__aeabi_dmul>
 8008588:	9b07      	ldr	r3, [sp, #28]
 800858a:	1b1c      	subs	r4, r3, r4
 800858c:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8008590:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008594:	e7e5      	b.n	8008562 <_strtod_l+0x3ea>
 8008596:	9b07      	ldr	r3, [sp, #28]
 8008598:	3316      	adds	r3, #22
 800859a:	db0b      	blt.n	80085b4 <_strtod_l+0x43c>
 800859c:	9b04      	ldr	r3, [sp, #16]
 800859e:	4640      	mov	r0, r8
 80085a0:	1b5d      	subs	r5, r3, r5
 80085a2:	4b59      	ldr	r3, [pc, #356]	; (8008708 <_strtod_l+0x590>)
 80085a4:	4649      	mov	r1, r9
 80085a6:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80085aa:	e9d5 2300 	ldrd	r2, r3, [r5]
 80085ae:	f7f8 f8bd 	bl	800072c <__aeabi_ddiv>
 80085b2:	e79d      	b.n	80084f0 <_strtod_l+0x378>
 80085b4:	9b07      	ldr	r3, [sp, #28]
 80085b6:	1ba6      	subs	r6, r4, r6
 80085b8:	441e      	add	r6, r3
 80085ba:	2e00      	cmp	r6, #0
 80085bc:	dd74      	ble.n	80086a8 <_strtod_l+0x530>
 80085be:	f016 030f 	ands.w	r3, r6, #15
 80085c2:	d00a      	beq.n	80085da <_strtod_l+0x462>
 80085c4:	4950      	ldr	r1, [pc, #320]	; (8008708 <_strtod_l+0x590>)
 80085c6:	4642      	mov	r2, r8
 80085c8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80085cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80085d0:	464b      	mov	r3, r9
 80085d2:	f7f7 ff81 	bl	80004d8 <__aeabi_dmul>
 80085d6:	4680      	mov	r8, r0
 80085d8:	4689      	mov	r9, r1
 80085da:	f036 060f 	bics.w	r6, r6, #15
 80085de:	d052      	beq.n	8008686 <_strtod_l+0x50e>
 80085e0:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 80085e4:	dd27      	ble.n	8008636 <_strtod_l+0x4be>
 80085e6:	f04f 0b00 	mov.w	fp, #0
 80085ea:	f8cd b010 	str.w	fp, [sp, #16]
 80085ee:	f8cd b020 	str.w	fp, [sp, #32]
 80085f2:	f8cd b018 	str.w	fp, [sp, #24]
 80085f6:	2322      	movs	r3, #34	; 0x22
 80085f8:	f04f 0800 	mov.w	r8, #0
 80085fc:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8008700 <_strtod_l+0x588>
 8008600:	f8ca 3000 	str.w	r3, [sl]
 8008604:	9b08      	ldr	r3, [sp, #32]
 8008606:	2b00      	cmp	r3, #0
 8008608:	f43f adf7 	beq.w	80081fa <_strtod_l+0x82>
 800860c:	4650      	mov	r0, sl
 800860e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008610:	f001 fe6e 	bl	800a2f0 <_Bfree>
 8008614:	4650      	mov	r0, sl
 8008616:	9906      	ldr	r1, [sp, #24]
 8008618:	f001 fe6a 	bl	800a2f0 <_Bfree>
 800861c:	4650      	mov	r0, sl
 800861e:	9904      	ldr	r1, [sp, #16]
 8008620:	f001 fe66 	bl	800a2f0 <_Bfree>
 8008624:	4650      	mov	r0, sl
 8008626:	9908      	ldr	r1, [sp, #32]
 8008628:	f001 fe62 	bl	800a2f0 <_Bfree>
 800862c:	4659      	mov	r1, fp
 800862e:	4650      	mov	r0, sl
 8008630:	f001 fe5e 	bl	800a2f0 <_Bfree>
 8008634:	e5e1      	b.n	80081fa <_strtod_l+0x82>
 8008636:	4b35      	ldr	r3, [pc, #212]	; (800870c <_strtod_l+0x594>)
 8008638:	4640      	mov	r0, r8
 800863a:	9305      	str	r3, [sp, #20]
 800863c:	2300      	movs	r3, #0
 800863e:	4649      	mov	r1, r9
 8008640:	461f      	mov	r7, r3
 8008642:	1136      	asrs	r6, r6, #4
 8008644:	2e01      	cmp	r6, #1
 8008646:	dc21      	bgt.n	800868c <_strtod_l+0x514>
 8008648:	b10b      	cbz	r3, 800864e <_strtod_l+0x4d6>
 800864a:	4680      	mov	r8, r0
 800864c:	4689      	mov	r9, r1
 800864e:	4b2f      	ldr	r3, [pc, #188]	; (800870c <_strtod_l+0x594>)
 8008650:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8008654:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008658:	4642      	mov	r2, r8
 800865a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800865e:	464b      	mov	r3, r9
 8008660:	f7f7 ff3a 	bl	80004d8 <__aeabi_dmul>
 8008664:	4b26      	ldr	r3, [pc, #152]	; (8008700 <_strtod_l+0x588>)
 8008666:	460a      	mov	r2, r1
 8008668:	400b      	ands	r3, r1
 800866a:	4929      	ldr	r1, [pc, #164]	; (8008710 <_strtod_l+0x598>)
 800866c:	4680      	mov	r8, r0
 800866e:	428b      	cmp	r3, r1
 8008670:	d8b9      	bhi.n	80085e6 <_strtod_l+0x46e>
 8008672:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008676:	428b      	cmp	r3, r1
 8008678:	bf86      	itte	hi
 800867a:	f04f 38ff 	movhi.w	r8, #4294967295
 800867e:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8008714 <_strtod_l+0x59c>
 8008682:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8008686:	2300      	movs	r3, #0
 8008688:	9305      	str	r3, [sp, #20]
 800868a:	e07f      	b.n	800878c <_strtod_l+0x614>
 800868c:	07f2      	lsls	r2, r6, #31
 800868e:	d505      	bpl.n	800869c <_strtod_l+0x524>
 8008690:	9b05      	ldr	r3, [sp, #20]
 8008692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008696:	f7f7 ff1f 	bl	80004d8 <__aeabi_dmul>
 800869a:	2301      	movs	r3, #1
 800869c:	9a05      	ldr	r2, [sp, #20]
 800869e:	3701      	adds	r7, #1
 80086a0:	3208      	adds	r2, #8
 80086a2:	1076      	asrs	r6, r6, #1
 80086a4:	9205      	str	r2, [sp, #20]
 80086a6:	e7cd      	b.n	8008644 <_strtod_l+0x4cc>
 80086a8:	d0ed      	beq.n	8008686 <_strtod_l+0x50e>
 80086aa:	4276      	negs	r6, r6
 80086ac:	f016 020f 	ands.w	r2, r6, #15
 80086b0:	d00a      	beq.n	80086c8 <_strtod_l+0x550>
 80086b2:	4b15      	ldr	r3, [pc, #84]	; (8008708 <_strtod_l+0x590>)
 80086b4:	4640      	mov	r0, r8
 80086b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80086ba:	4649      	mov	r1, r9
 80086bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086c0:	f7f8 f834 	bl	800072c <__aeabi_ddiv>
 80086c4:	4680      	mov	r8, r0
 80086c6:	4689      	mov	r9, r1
 80086c8:	1136      	asrs	r6, r6, #4
 80086ca:	d0dc      	beq.n	8008686 <_strtod_l+0x50e>
 80086cc:	2e1f      	cmp	r6, #31
 80086ce:	dd23      	ble.n	8008718 <_strtod_l+0x5a0>
 80086d0:	f04f 0b00 	mov.w	fp, #0
 80086d4:	f8cd b010 	str.w	fp, [sp, #16]
 80086d8:	f8cd b020 	str.w	fp, [sp, #32]
 80086dc:	f8cd b018 	str.w	fp, [sp, #24]
 80086e0:	2322      	movs	r3, #34	; 0x22
 80086e2:	f04f 0800 	mov.w	r8, #0
 80086e6:	f04f 0900 	mov.w	r9, #0
 80086ea:	f8ca 3000 	str.w	r3, [sl]
 80086ee:	e789      	b.n	8008604 <_strtod_l+0x48c>
 80086f0:	0800bc11 	.word	0x0800bc11
 80086f4:	0800bc54 	.word	0x0800bc54
 80086f8:	0800bc09 	.word	0x0800bc09
 80086fc:	0800bd94 	.word	0x0800bd94
 8008700:	7ff00000 	.word	0x7ff00000
 8008704:	0800c040 	.word	0x0800c040
 8008708:	0800bf20 	.word	0x0800bf20
 800870c:	0800bef8 	.word	0x0800bef8
 8008710:	7ca00000 	.word	0x7ca00000
 8008714:	7fefffff 	.word	0x7fefffff
 8008718:	f016 0310 	ands.w	r3, r6, #16
 800871c:	bf18      	it	ne
 800871e:	236a      	movne	r3, #106	; 0x6a
 8008720:	4640      	mov	r0, r8
 8008722:	9305      	str	r3, [sp, #20]
 8008724:	4649      	mov	r1, r9
 8008726:	2300      	movs	r3, #0
 8008728:	4fb0      	ldr	r7, [pc, #704]	; (80089ec <_strtod_l+0x874>)
 800872a:	07f2      	lsls	r2, r6, #31
 800872c:	d504      	bpl.n	8008738 <_strtod_l+0x5c0>
 800872e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008732:	f7f7 fed1 	bl	80004d8 <__aeabi_dmul>
 8008736:	2301      	movs	r3, #1
 8008738:	1076      	asrs	r6, r6, #1
 800873a:	f107 0708 	add.w	r7, r7, #8
 800873e:	d1f4      	bne.n	800872a <_strtod_l+0x5b2>
 8008740:	b10b      	cbz	r3, 8008746 <_strtod_l+0x5ce>
 8008742:	4680      	mov	r8, r0
 8008744:	4689      	mov	r9, r1
 8008746:	9b05      	ldr	r3, [sp, #20]
 8008748:	b1c3      	cbz	r3, 800877c <_strtod_l+0x604>
 800874a:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800874e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008752:	2b00      	cmp	r3, #0
 8008754:	4649      	mov	r1, r9
 8008756:	dd11      	ble.n	800877c <_strtod_l+0x604>
 8008758:	2b1f      	cmp	r3, #31
 800875a:	f340 8127 	ble.w	80089ac <_strtod_l+0x834>
 800875e:	2b34      	cmp	r3, #52	; 0x34
 8008760:	bfd8      	it	le
 8008762:	f04f 33ff 	movle.w	r3, #4294967295
 8008766:	f04f 0800 	mov.w	r8, #0
 800876a:	bfcf      	iteee	gt
 800876c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008770:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008774:	fa03 f202 	lslle.w	r2, r3, r2
 8008778:	ea02 0901 	andle.w	r9, r2, r1
 800877c:	2200      	movs	r2, #0
 800877e:	2300      	movs	r3, #0
 8008780:	4640      	mov	r0, r8
 8008782:	4649      	mov	r1, r9
 8008784:	f7f8 f910 	bl	80009a8 <__aeabi_dcmpeq>
 8008788:	2800      	cmp	r0, #0
 800878a:	d1a1      	bne.n	80086d0 <_strtod_l+0x558>
 800878c:	9b06      	ldr	r3, [sp, #24]
 800878e:	465a      	mov	r2, fp
 8008790:	9300      	str	r3, [sp, #0]
 8008792:	4650      	mov	r0, sl
 8008794:	4623      	mov	r3, r4
 8008796:	9908      	ldr	r1, [sp, #32]
 8008798:	f001 fe12 	bl	800a3c0 <__s2b>
 800879c:	9008      	str	r0, [sp, #32]
 800879e:	2800      	cmp	r0, #0
 80087a0:	f43f af21 	beq.w	80085e6 <_strtod_l+0x46e>
 80087a4:	9b04      	ldr	r3, [sp, #16]
 80087a6:	f04f 0b00 	mov.w	fp, #0
 80087aa:	1b5d      	subs	r5, r3, r5
 80087ac:	9b07      	ldr	r3, [sp, #28]
 80087ae:	f8cd b010 	str.w	fp, [sp, #16]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	bfb4      	ite	lt
 80087b6:	462b      	movlt	r3, r5
 80087b8:	2300      	movge	r3, #0
 80087ba:	930e      	str	r3, [sp, #56]	; 0x38
 80087bc:	9b07      	ldr	r3, [sp, #28]
 80087be:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80087c2:	9314      	str	r3, [sp, #80]	; 0x50
 80087c4:	9b08      	ldr	r3, [sp, #32]
 80087c6:	4650      	mov	r0, sl
 80087c8:	6859      	ldr	r1, [r3, #4]
 80087ca:	f001 fd51 	bl	800a270 <_Balloc>
 80087ce:	9006      	str	r0, [sp, #24]
 80087d0:	2800      	cmp	r0, #0
 80087d2:	f43f af10 	beq.w	80085f6 <_strtod_l+0x47e>
 80087d6:	9b08      	ldr	r3, [sp, #32]
 80087d8:	300c      	adds	r0, #12
 80087da:	691a      	ldr	r2, [r3, #16]
 80087dc:	f103 010c 	add.w	r1, r3, #12
 80087e0:	3202      	adds	r2, #2
 80087e2:	0092      	lsls	r2, r2, #2
 80087e4:	f7fe fd10 	bl	8007208 <memcpy>
 80087e8:	ab1c      	add	r3, sp, #112	; 0x70
 80087ea:	9301      	str	r3, [sp, #4]
 80087ec:	ab1b      	add	r3, sp, #108	; 0x6c
 80087ee:	9300      	str	r3, [sp, #0]
 80087f0:	4642      	mov	r2, r8
 80087f2:	464b      	mov	r3, r9
 80087f4:	4650      	mov	r0, sl
 80087f6:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 80087fa:	f002 f923 	bl	800aa44 <__d2b>
 80087fe:	901a      	str	r0, [sp, #104]	; 0x68
 8008800:	2800      	cmp	r0, #0
 8008802:	f43f aef8 	beq.w	80085f6 <_strtod_l+0x47e>
 8008806:	2101      	movs	r1, #1
 8008808:	4650      	mov	r0, sl
 800880a:	f001 fe71 	bl	800a4f0 <__i2b>
 800880e:	4603      	mov	r3, r0
 8008810:	9004      	str	r0, [sp, #16]
 8008812:	2800      	cmp	r0, #0
 8008814:	f43f aeef 	beq.w	80085f6 <_strtod_l+0x47e>
 8008818:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800881a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800881c:	2d00      	cmp	r5, #0
 800881e:	bfab      	itete	ge
 8008820:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8008822:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 8008824:	18ee      	addge	r6, r5, r3
 8008826:	1b5c      	sublt	r4, r3, r5
 8008828:	9b05      	ldr	r3, [sp, #20]
 800882a:	bfa8      	it	ge
 800882c:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 800882e:	eba5 0503 	sub.w	r5, r5, r3
 8008832:	4415      	add	r5, r2
 8008834:	4b6e      	ldr	r3, [pc, #440]	; (80089f0 <_strtod_l+0x878>)
 8008836:	f105 35ff 	add.w	r5, r5, #4294967295
 800883a:	bfb8      	it	lt
 800883c:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800883e:	429d      	cmp	r5, r3
 8008840:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008844:	f280 80c4 	bge.w	80089d0 <_strtod_l+0x858>
 8008848:	1b5b      	subs	r3, r3, r5
 800884a:	2b1f      	cmp	r3, #31
 800884c:	f04f 0701 	mov.w	r7, #1
 8008850:	eba2 0203 	sub.w	r2, r2, r3
 8008854:	f300 80b1 	bgt.w	80089ba <_strtod_l+0x842>
 8008858:	2500      	movs	r5, #0
 800885a:	fa07 f303 	lsl.w	r3, r7, r3
 800885e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008860:	18b7      	adds	r7, r6, r2
 8008862:	9b05      	ldr	r3, [sp, #20]
 8008864:	42be      	cmp	r6, r7
 8008866:	4414      	add	r4, r2
 8008868:	441c      	add	r4, r3
 800886a:	4633      	mov	r3, r6
 800886c:	bfa8      	it	ge
 800886e:	463b      	movge	r3, r7
 8008870:	42a3      	cmp	r3, r4
 8008872:	bfa8      	it	ge
 8008874:	4623      	movge	r3, r4
 8008876:	2b00      	cmp	r3, #0
 8008878:	bfc2      	ittt	gt
 800887a:	1aff      	subgt	r7, r7, r3
 800887c:	1ae4      	subgt	r4, r4, r3
 800887e:	1af6      	subgt	r6, r6, r3
 8008880:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008882:	2b00      	cmp	r3, #0
 8008884:	dd17      	ble.n	80088b6 <_strtod_l+0x73e>
 8008886:	461a      	mov	r2, r3
 8008888:	4650      	mov	r0, sl
 800888a:	9904      	ldr	r1, [sp, #16]
 800888c:	f001 feee 	bl	800a66c <__pow5mult>
 8008890:	9004      	str	r0, [sp, #16]
 8008892:	2800      	cmp	r0, #0
 8008894:	f43f aeaf 	beq.w	80085f6 <_strtod_l+0x47e>
 8008898:	4601      	mov	r1, r0
 800889a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800889c:	4650      	mov	r0, sl
 800889e:	f001 fe3d 	bl	800a51c <__multiply>
 80088a2:	9009      	str	r0, [sp, #36]	; 0x24
 80088a4:	2800      	cmp	r0, #0
 80088a6:	f43f aea6 	beq.w	80085f6 <_strtod_l+0x47e>
 80088aa:	4650      	mov	r0, sl
 80088ac:	991a      	ldr	r1, [sp, #104]	; 0x68
 80088ae:	f001 fd1f 	bl	800a2f0 <_Bfree>
 80088b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088b4:	931a      	str	r3, [sp, #104]	; 0x68
 80088b6:	2f00      	cmp	r7, #0
 80088b8:	f300 808e 	bgt.w	80089d8 <_strtod_l+0x860>
 80088bc:	9b07      	ldr	r3, [sp, #28]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	dd08      	ble.n	80088d4 <_strtod_l+0x75c>
 80088c2:	4650      	mov	r0, sl
 80088c4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80088c6:	9906      	ldr	r1, [sp, #24]
 80088c8:	f001 fed0 	bl	800a66c <__pow5mult>
 80088cc:	9006      	str	r0, [sp, #24]
 80088ce:	2800      	cmp	r0, #0
 80088d0:	f43f ae91 	beq.w	80085f6 <_strtod_l+0x47e>
 80088d4:	2c00      	cmp	r4, #0
 80088d6:	dd08      	ble.n	80088ea <_strtod_l+0x772>
 80088d8:	4622      	mov	r2, r4
 80088da:	4650      	mov	r0, sl
 80088dc:	9906      	ldr	r1, [sp, #24]
 80088de:	f001 ff1f 	bl	800a720 <__lshift>
 80088e2:	9006      	str	r0, [sp, #24]
 80088e4:	2800      	cmp	r0, #0
 80088e6:	f43f ae86 	beq.w	80085f6 <_strtod_l+0x47e>
 80088ea:	2e00      	cmp	r6, #0
 80088ec:	dd08      	ble.n	8008900 <_strtod_l+0x788>
 80088ee:	4632      	mov	r2, r6
 80088f0:	4650      	mov	r0, sl
 80088f2:	9904      	ldr	r1, [sp, #16]
 80088f4:	f001 ff14 	bl	800a720 <__lshift>
 80088f8:	9004      	str	r0, [sp, #16]
 80088fa:	2800      	cmp	r0, #0
 80088fc:	f43f ae7b 	beq.w	80085f6 <_strtod_l+0x47e>
 8008900:	4650      	mov	r0, sl
 8008902:	9a06      	ldr	r2, [sp, #24]
 8008904:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008906:	f001 ff97 	bl	800a838 <__mdiff>
 800890a:	4683      	mov	fp, r0
 800890c:	2800      	cmp	r0, #0
 800890e:	f43f ae72 	beq.w	80085f6 <_strtod_l+0x47e>
 8008912:	2400      	movs	r4, #0
 8008914:	68c3      	ldr	r3, [r0, #12]
 8008916:	9904      	ldr	r1, [sp, #16]
 8008918:	60c4      	str	r4, [r0, #12]
 800891a:	930b      	str	r3, [sp, #44]	; 0x2c
 800891c:	f001 ff70 	bl	800a800 <__mcmp>
 8008920:	42a0      	cmp	r0, r4
 8008922:	da6b      	bge.n	80089fc <_strtod_l+0x884>
 8008924:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008926:	ea53 0308 	orrs.w	r3, r3, r8
 800892a:	f040 8091 	bne.w	8008a50 <_strtod_l+0x8d8>
 800892e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008932:	2b00      	cmp	r3, #0
 8008934:	f040 808c 	bne.w	8008a50 <_strtod_l+0x8d8>
 8008938:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800893c:	0d1b      	lsrs	r3, r3, #20
 800893e:	051b      	lsls	r3, r3, #20
 8008940:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008944:	f240 8084 	bls.w	8008a50 <_strtod_l+0x8d8>
 8008948:	f8db 3014 	ldr.w	r3, [fp, #20]
 800894c:	b91b      	cbnz	r3, 8008956 <_strtod_l+0x7de>
 800894e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8008952:	2b01      	cmp	r3, #1
 8008954:	dd7c      	ble.n	8008a50 <_strtod_l+0x8d8>
 8008956:	4659      	mov	r1, fp
 8008958:	2201      	movs	r2, #1
 800895a:	4650      	mov	r0, sl
 800895c:	f001 fee0 	bl	800a720 <__lshift>
 8008960:	9904      	ldr	r1, [sp, #16]
 8008962:	4683      	mov	fp, r0
 8008964:	f001 ff4c 	bl	800a800 <__mcmp>
 8008968:	2800      	cmp	r0, #0
 800896a:	dd71      	ble.n	8008a50 <_strtod_l+0x8d8>
 800896c:	9905      	ldr	r1, [sp, #20]
 800896e:	464b      	mov	r3, r9
 8008970:	4a20      	ldr	r2, [pc, #128]	; (80089f4 <_strtod_l+0x87c>)
 8008972:	2900      	cmp	r1, #0
 8008974:	f000 808c 	beq.w	8008a90 <_strtod_l+0x918>
 8008978:	ea02 0109 	and.w	r1, r2, r9
 800897c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008980:	f300 8086 	bgt.w	8008a90 <_strtod_l+0x918>
 8008984:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008988:	f77f aeaa 	ble.w	80086e0 <_strtod_l+0x568>
 800898c:	4640      	mov	r0, r8
 800898e:	4649      	mov	r1, r9
 8008990:	4b19      	ldr	r3, [pc, #100]	; (80089f8 <_strtod_l+0x880>)
 8008992:	2200      	movs	r2, #0
 8008994:	f7f7 fda0 	bl	80004d8 <__aeabi_dmul>
 8008998:	460b      	mov	r3, r1
 800899a:	4303      	orrs	r3, r0
 800899c:	bf08      	it	eq
 800899e:	2322      	moveq	r3, #34	; 0x22
 80089a0:	4680      	mov	r8, r0
 80089a2:	4689      	mov	r9, r1
 80089a4:	bf08      	it	eq
 80089a6:	f8ca 3000 	streq.w	r3, [sl]
 80089aa:	e62f      	b.n	800860c <_strtod_l+0x494>
 80089ac:	f04f 32ff 	mov.w	r2, #4294967295
 80089b0:	fa02 f303 	lsl.w	r3, r2, r3
 80089b4:	ea03 0808 	and.w	r8, r3, r8
 80089b8:	e6e0      	b.n	800877c <_strtod_l+0x604>
 80089ba:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80089be:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80089c2:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 80089c6:	35e2      	adds	r5, #226	; 0xe2
 80089c8:	fa07 f505 	lsl.w	r5, r7, r5
 80089cc:	970f      	str	r7, [sp, #60]	; 0x3c
 80089ce:	e747      	b.n	8008860 <_strtod_l+0x6e8>
 80089d0:	2301      	movs	r3, #1
 80089d2:	2500      	movs	r5, #0
 80089d4:	930f      	str	r3, [sp, #60]	; 0x3c
 80089d6:	e743      	b.n	8008860 <_strtod_l+0x6e8>
 80089d8:	463a      	mov	r2, r7
 80089da:	4650      	mov	r0, sl
 80089dc:	991a      	ldr	r1, [sp, #104]	; 0x68
 80089de:	f001 fe9f 	bl	800a720 <__lshift>
 80089e2:	901a      	str	r0, [sp, #104]	; 0x68
 80089e4:	2800      	cmp	r0, #0
 80089e6:	f47f af69 	bne.w	80088bc <_strtod_l+0x744>
 80089ea:	e604      	b.n	80085f6 <_strtod_l+0x47e>
 80089ec:	0800bc68 	.word	0x0800bc68
 80089f0:	fffffc02 	.word	0xfffffc02
 80089f4:	7ff00000 	.word	0x7ff00000
 80089f8:	39500000 	.word	0x39500000
 80089fc:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008a00:	d165      	bne.n	8008ace <_strtod_l+0x956>
 8008a02:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008a04:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008a08:	b35a      	cbz	r2, 8008a62 <_strtod_l+0x8ea>
 8008a0a:	4a99      	ldr	r2, [pc, #612]	; (8008c70 <_strtod_l+0xaf8>)
 8008a0c:	4293      	cmp	r3, r2
 8008a0e:	d12b      	bne.n	8008a68 <_strtod_l+0x8f0>
 8008a10:	9b05      	ldr	r3, [sp, #20]
 8008a12:	4641      	mov	r1, r8
 8008a14:	b303      	cbz	r3, 8008a58 <_strtod_l+0x8e0>
 8008a16:	464a      	mov	r2, r9
 8008a18:	4b96      	ldr	r3, [pc, #600]	; (8008c74 <_strtod_l+0xafc>)
 8008a1a:	4013      	ands	r3, r2
 8008a1c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008a20:	f04f 32ff 	mov.w	r2, #4294967295
 8008a24:	d81b      	bhi.n	8008a5e <_strtod_l+0x8e6>
 8008a26:	0d1b      	lsrs	r3, r3, #20
 8008a28:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8008a30:	4299      	cmp	r1, r3
 8008a32:	d119      	bne.n	8008a68 <_strtod_l+0x8f0>
 8008a34:	4b90      	ldr	r3, [pc, #576]	; (8008c78 <_strtod_l+0xb00>)
 8008a36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a38:	429a      	cmp	r2, r3
 8008a3a:	d102      	bne.n	8008a42 <_strtod_l+0x8ca>
 8008a3c:	3101      	adds	r1, #1
 8008a3e:	f43f adda 	beq.w	80085f6 <_strtod_l+0x47e>
 8008a42:	f04f 0800 	mov.w	r8, #0
 8008a46:	4b8b      	ldr	r3, [pc, #556]	; (8008c74 <_strtod_l+0xafc>)
 8008a48:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a4a:	401a      	ands	r2, r3
 8008a4c:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8008a50:	9b05      	ldr	r3, [sp, #20]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d19a      	bne.n	800898c <_strtod_l+0x814>
 8008a56:	e5d9      	b.n	800860c <_strtod_l+0x494>
 8008a58:	f04f 33ff 	mov.w	r3, #4294967295
 8008a5c:	e7e8      	b.n	8008a30 <_strtod_l+0x8b8>
 8008a5e:	4613      	mov	r3, r2
 8008a60:	e7e6      	b.n	8008a30 <_strtod_l+0x8b8>
 8008a62:	ea53 0308 	orrs.w	r3, r3, r8
 8008a66:	d081      	beq.n	800896c <_strtod_l+0x7f4>
 8008a68:	b1e5      	cbz	r5, 8008aa4 <_strtod_l+0x92c>
 8008a6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a6c:	421d      	tst	r5, r3
 8008a6e:	d0ef      	beq.n	8008a50 <_strtod_l+0x8d8>
 8008a70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a72:	4640      	mov	r0, r8
 8008a74:	4649      	mov	r1, r9
 8008a76:	9a05      	ldr	r2, [sp, #20]
 8008a78:	b1c3      	cbz	r3, 8008aac <_strtod_l+0x934>
 8008a7a:	f7ff fb59 	bl	8008130 <sulp>
 8008a7e:	4602      	mov	r2, r0
 8008a80:	460b      	mov	r3, r1
 8008a82:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008a86:	f7f7 fb71 	bl	800016c <__adddf3>
 8008a8a:	4680      	mov	r8, r0
 8008a8c:	4689      	mov	r9, r1
 8008a8e:	e7df      	b.n	8008a50 <_strtod_l+0x8d8>
 8008a90:	4013      	ands	r3, r2
 8008a92:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008a96:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8008a9a:	f04f 38ff 	mov.w	r8, #4294967295
 8008a9e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8008aa2:	e7d5      	b.n	8008a50 <_strtod_l+0x8d8>
 8008aa4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008aa6:	ea13 0f08 	tst.w	r3, r8
 8008aaa:	e7e0      	b.n	8008a6e <_strtod_l+0x8f6>
 8008aac:	f7ff fb40 	bl	8008130 <sulp>
 8008ab0:	4602      	mov	r2, r0
 8008ab2:	460b      	mov	r3, r1
 8008ab4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008ab8:	f7f7 fb56 	bl	8000168 <__aeabi_dsub>
 8008abc:	2200      	movs	r2, #0
 8008abe:	2300      	movs	r3, #0
 8008ac0:	4680      	mov	r8, r0
 8008ac2:	4689      	mov	r9, r1
 8008ac4:	f7f7 ff70 	bl	80009a8 <__aeabi_dcmpeq>
 8008ac8:	2800      	cmp	r0, #0
 8008aca:	d0c1      	beq.n	8008a50 <_strtod_l+0x8d8>
 8008acc:	e608      	b.n	80086e0 <_strtod_l+0x568>
 8008ace:	4658      	mov	r0, fp
 8008ad0:	9904      	ldr	r1, [sp, #16]
 8008ad2:	f002 f813 	bl	800aafc <__ratio>
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008adc:	4606      	mov	r6, r0
 8008ade:	460f      	mov	r7, r1
 8008ae0:	f7f7 ff76 	bl	80009d0 <__aeabi_dcmple>
 8008ae4:	2800      	cmp	r0, #0
 8008ae6:	d070      	beq.n	8008bca <_strtod_l+0xa52>
 8008ae8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d042      	beq.n	8008b74 <_strtod_l+0x9fc>
 8008aee:	2600      	movs	r6, #0
 8008af0:	4f62      	ldr	r7, [pc, #392]	; (8008c7c <_strtod_l+0xb04>)
 8008af2:	4d62      	ldr	r5, [pc, #392]	; (8008c7c <_strtod_l+0xb04>)
 8008af4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008af6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008afa:	0d1b      	lsrs	r3, r3, #20
 8008afc:	051b      	lsls	r3, r3, #20
 8008afe:	930f      	str	r3, [sp, #60]	; 0x3c
 8008b00:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008b02:	4b5f      	ldr	r3, [pc, #380]	; (8008c80 <_strtod_l+0xb08>)
 8008b04:	429a      	cmp	r2, r3
 8008b06:	f040 80c3 	bne.w	8008c90 <_strtod_l+0xb18>
 8008b0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b0c:	4640      	mov	r0, r8
 8008b0e:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8008b12:	4649      	mov	r1, r9
 8008b14:	f001 ff1c 	bl	800a950 <__ulp>
 8008b18:	4602      	mov	r2, r0
 8008b1a:	460b      	mov	r3, r1
 8008b1c:	4630      	mov	r0, r6
 8008b1e:	4639      	mov	r1, r7
 8008b20:	f7f7 fcda 	bl	80004d8 <__aeabi_dmul>
 8008b24:	4642      	mov	r2, r8
 8008b26:	464b      	mov	r3, r9
 8008b28:	f7f7 fb20 	bl	800016c <__adddf3>
 8008b2c:	460b      	mov	r3, r1
 8008b2e:	4951      	ldr	r1, [pc, #324]	; (8008c74 <_strtod_l+0xafc>)
 8008b30:	4a54      	ldr	r2, [pc, #336]	; (8008c84 <_strtod_l+0xb0c>)
 8008b32:	4019      	ands	r1, r3
 8008b34:	4291      	cmp	r1, r2
 8008b36:	4680      	mov	r8, r0
 8008b38:	d95d      	bls.n	8008bf6 <_strtod_l+0xa7e>
 8008b3a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008b3c:	4b4e      	ldr	r3, [pc, #312]	; (8008c78 <_strtod_l+0xb00>)
 8008b3e:	429a      	cmp	r2, r3
 8008b40:	d103      	bne.n	8008b4a <_strtod_l+0x9d2>
 8008b42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b44:	3301      	adds	r3, #1
 8008b46:	f43f ad56 	beq.w	80085f6 <_strtod_l+0x47e>
 8008b4a:	f04f 38ff 	mov.w	r8, #4294967295
 8008b4e:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8008c78 <_strtod_l+0xb00>
 8008b52:	4650      	mov	r0, sl
 8008b54:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008b56:	f001 fbcb 	bl	800a2f0 <_Bfree>
 8008b5a:	4650      	mov	r0, sl
 8008b5c:	9906      	ldr	r1, [sp, #24]
 8008b5e:	f001 fbc7 	bl	800a2f0 <_Bfree>
 8008b62:	4650      	mov	r0, sl
 8008b64:	9904      	ldr	r1, [sp, #16]
 8008b66:	f001 fbc3 	bl	800a2f0 <_Bfree>
 8008b6a:	4659      	mov	r1, fp
 8008b6c:	4650      	mov	r0, sl
 8008b6e:	f001 fbbf 	bl	800a2f0 <_Bfree>
 8008b72:	e627      	b.n	80087c4 <_strtod_l+0x64c>
 8008b74:	f1b8 0f00 	cmp.w	r8, #0
 8008b78:	d119      	bne.n	8008bae <_strtod_l+0xa36>
 8008b7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b80:	b9e3      	cbnz	r3, 8008bbc <_strtod_l+0xa44>
 8008b82:	2200      	movs	r2, #0
 8008b84:	4630      	mov	r0, r6
 8008b86:	4639      	mov	r1, r7
 8008b88:	4b3c      	ldr	r3, [pc, #240]	; (8008c7c <_strtod_l+0xb04>)
 8008b8a:	f7f7 ff17 	bl	80009bc <__aeabi_dcmplt>
 8008b8e:	b9c8      	cbnz	r0, 8008bc4 <_strtod_l+0xa4c>
 8008b90:	2200      	movs	r2, #0
 8008b92:	4630      	mov	r0, r6
 8008b94:	4639      	mov	r1, r7
 8008b96:	4b3c      	ldr	r3, [pc, #240]	; (8008c88 <_strtod_l+0xb10>)
 8008b98:	f7f7 fc9e 	bl	80004d8 <__aeabi_dmul>
 8008b9c:	4604      	mov	r4, r0
 8008b9e:	460d      	mov	r5, r1
 8008ba0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8008ba4:	9416      	str	r4, [sp, #88]	; 0x58
 8008ba6:	9317      	str	r3, [sp, #92]	; 0x5c
 8008ba8:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8008bac:	e7a2      	b.n	8008af4 <_strtod_l+0x97c>
 8008bae:	f1b8 0f01 	cmp.w	r8, #1
 8008bb2:	d103      	bne.n	8008bbc <_strtod_l+0xa44>
 8008bb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	f43f ad92 	beq.w	80086e0 <_strtod_l+0x568>
 8008bbc:	2600      	movs	r6, #0
 8008bbe:	2400      	movs	r4, #0
 8008bc0:	4f32      	ldr	r7, [pc, #200]	; (8008c8c <_strtod_l+0xb14>)
 8008bc2:	e796      	b.n	8008af2 <_strtod_l+0x97a>
 8008bc4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008bc6:	4d30      	ldr	r5, [pc, #192]	; (8008c88 <_strtod_l+0xb10>)
 8008bc8:	e7ea      	b.n	8008ba0 <_strtod_l+0xa28>
 8008bca:	4b2f      	ldr	r3, [pc, #188]	; (8008c88 <_strtod_l+0xb10>)
 8008bcc:	2200      	movs	r2, #0
 8008bce:	4630      	mov	r0, r6
 8008bd0:	4639      	mov	r1, r7
 8008bd2:	f7f7 fc81 	bl	80004d8 <__aeabi_dmul>
 8008bd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008bd8:	4604      	mov	r4, r0
 8008bda:	460d      	mov	r5, r1
 8008bdc:	b933      	cbnz	r3, 8008bec <_strtod_l+0xa74>
 8008bde:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008be2:	9010      	str	r0, [sp, #64]	; 0x40
 8008be4:	9311      	str	r3, [sp, #68]	; 0x44
 8008be6:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008bea:	e783      	b.n	8008af4 <_strtod_l+0x97c>
 8008bec:	4602      	mov	r2, r0
 8008bee:	460b      	mov	r3, r1
 8008bf0:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008bf4:	e7f7      	b.n	8008be6 <_strtod_l+0xa6e>
 8008bf6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8008bfa:	9b05      	ldr	r3, [sp, #20]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d1a8      	bne.n	8008b52 <_strtod_l+0x9da>
 8008c00:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008c04:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008c06:	0d1b      	lsrs	r3, r3, #20
 8008c08:	051b      	lsls	r3, r3, #20
 8008c0a:	429a      	cmp	r2, r3
 8008c0c:	d1a1      	bne.n	8008b52 <_strtod_l+0x9da>
 8008c0e:	4620      	mov	r0, r4
 8008c10:	4629      	mov	r1, r5
 8008c12:	f7f8 fa7d 	bl	8001110 <__aeabi_d2lz>
 8008c16:	f7f7 fc31 	bl	800047c <__aeabi_l2d>
 8008c1a:	4602      	mov	r2, r0
 8008c1c:	460b      	mov	r3, r1
 8008c1e:	4620      	mov	r0, r4
 8008c20:	4629      	mov	r1, r5
 8008c22:	f7f7 faa1 	bl	8000168 <__aeabi_dsub>
 8008c26:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008c28:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008c2c:	ea43 0308 	orr.w	r3, r3, r8
 8008c30:	4313      	orrs	r3, r2
 8008c32:	4604      	mov	r4, r0
 8008c34:	460d      	mov	r5, r1
 8008c36:	d066      	beq.n	8008d06 <_strtod_l+0xb8e>
 8008c38:	a309      	add	r3, pc, #36	; (adr r3, 8008c60 <_strtod_l+0xae8>)
 8008c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c3e:	f7f7 febd 	bl	80009bc <__aeabi_dcmplt>
 8008c42:	2800      	cmp	r0, #0
 8008c44:	f47f ace2 	bne.w	800860c <_strtod_l+0x494>
 8008c48:	a307      	add	r3, pc, #28	; (adr r3, 8008c68 <_strtod_l+0xaf0>)
 8008c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c4e:	4620      	mov	r0, r4
 8008c50:	4629      	mov	r1, r5
 8008c52:	f7f7 fed1 	bl	80009f8 <__aeabi_dcmpgt>
 8008c56:	2800      	cmp	r0, #0
 8008c58:	f43f af7b 	beq.w	8008b52 <_strtod_l+0x9da>
 8008c5c:	e4d6      	b.n	800860c <_strtod_l+0x494>
 8008c5e:	bf00      	nop
 8008c60:	94a03595 	.word	0x94a03595
 8008c64:	3fdfffff 	.word	0x3fdfffff
 8008c68:	35afe535 	.word	0x35afe535
 8008c6c:	3fe00000 	.word	0x3fe00000
 8008c70:	000fffff 	.word	0x000fffff
 8008c74:	7ff00000 	.word	0x7ff00000
 8008c78:	7fefffff 	.word	0x7fefffff
 8008c7c:	3ff00000 	.word	0x3ff00000
 8008c80:	7fe00000 	.word	0x7fe00000
 8008c84:	7c9fffff 	.word	0x7c9fffff
 8008c88:	3fe00000 	.word	0x3fe00000
 8008c8c:	bff00000 	.word	0xbff00000
 8008c90:	9b05      	ldr	r3, [sp, #20]
 8008c92:	b313      	cbz	r3, 8008cda <_strtod_l+0xb62>
 8008c94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c96:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008c9a:	d81e      	bhi.n	8008cda <_strtod_l+0xb62>
 8008c9c:	a326      	add	r3, pc, #152	; (adr r3, 8008d38 <_strtod_l+0xbc0>)
 8008c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ca2:	4620      	mov	r0, r4
 8008ca4:	4629      	mov	r1, r5
 8008ca6:	f7f7 fe93 	bl	80009d0 <__aeabi_dcmple>
 8008caa:	b190      	cbz	r0, 8008cd2 <_strtod_l+0xb5a>
 8008cac:	4629      	mov	r1, r5
 8008cae:	4620      	mov	r0, r4
 8008cb0:	f7f7 feea 	bl	8000a88 <__aeabi_d2uiz>
 8008cb4:	2801      	cmp	r0, #1
 8008cb6:	bf38      	it	cc
 8008cb8:	2001      	movcc	r0, #1
 8008cba:	f7f7 fb93 	bl	80003e4 <__aeabi_ui2d>
 8008cbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cc0:	4604      	mov	r4, r0
 8008cc2:	460d      	mov	r5, r1
 8008cc4:	b9d3      	cbnz	r3, 8008cfc <_strtod_l+0xb84>
 8008cc6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008cca:	9012      	str	r0, [sp, #72]	; 0x48
 8008ccc:	9313      	str	r3, [sp, #76]	; 0x4c
 8008cce:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8008cd2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008cd4:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8008cd8:	1a9f      	subs	r7, r3, r2
 8008cda:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008cde:	f001 fe37 	bl	800a950 <__ulp>
 8008ce2:	4602      	mov	r2, r0
 8008ce4:	460b      	mov	r3, r1
 8008ce6:	4630      	mov	r0, r6
 8008ce8:	4639      	mov	r1, r7
 8008cea:	f7f7 fbf5 	bl	80004d8 <__aeabi_dmul>
 8008cee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008cf2:	f7f7 fa3b 	bl	800016c <__adddf3>
 8008cf6:	4680      	mov	r8, r0
 8008cf8:	4689      	mov	r9, r1
 8008cfa:	e77e      	b.n	8008bfa <_strtod_l+0xa82>
 8008cfc:	4602      	mov	r2, r0
 8008cfe:	460b      	mov	r3, r1
 8008d00:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8008d04:	e7e3      	b.n	8008cce <_strtod_l+0xb56>
 8008d06:	a30e      	add	r3, pc, #56	; (adr r3, 8008d40 <_strtod_l+0xbc8>)
 8008d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d0c:	f7f7 fe56 	bl	80009bc <__aeabi_dcmplt>
 8008d10:	e7a1      	b.n	8008c56 <_strtod_l+0xade>
 8008d12:	2300      	movs	r3, #0
 8008d14:	930a      	str	r3, [sp, #40]	; 0x28
 8008d16:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008d18:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008d1a:	6013      	str	r3, [r2, #0]
 8008d1c:	f7ff ba71 	b.w	8008202 <_strtod_l+0x8a>
 8008d20:	2a65      	cmp	r2, #101	; 0x65
 8008d22:	f43f ab63 	beq.w	80083ec <_strtod_l+0x274>
 8008d26:	2a45      	cmp	r2, #69	; 0x45
 8008d28:	f43f ab60 	beq.w	80083ec <_strtod_l+0x274>
 8008d2c:	2301      	movs	r3, #1
 8008d2e:	f7ff bb95 	b.w	800845c <_strtod_l+0x2e4>
 8008d32:	bf00      	nop
 8008d34:	f3af 8000 	nop.w
 8008d38:	ffc00000 	.word	0xffc00000
 8008d3c:	41dfffff 	.word	0x41dfffff
 8008d40:	94a03595 	.word	0x94a03595
 8008d44:	3fcfffff 	.word	0x3fcfffff

08008d48 <_strtod_r>:
 8008d48:	4b01      	ldr	r3, [pc, #4]	; (8008d50 <_strtod_r+0x8>)
 8008d4a:	f7ff ba15 	b.w	8008178 <_strtod_l>
 8008d4e:	bf00      	nop
 8008d50:	20000090 	.word	0x20000090

08008d54 <_strtol_l.constprop.0>:
 8008d54:	2b01      	cmp	r3, #1
 8008d56:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d5a:	4680      	mov	r8, r0
 8008d5c:	d001      	beq.n	8008d62 <_strtol_l.constprop.0+0xe>
 8008d5e:	2b24      	cmp	r3, #36	; 0x24
 8008d60:	d906      	bls.n	8008d70 <_strtol_l.constprop.0+0x1c>
 8008d62:	f7fe fa17 	bl	8007194 <__errno>
 8008d66:	2316      	movs	r3, #22
 8008d68:	6003      	str	r3, [r0, #0]
 8008d6a:	2000      	movs	r0, #0
 8008d6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d70:	460d      	mov	r5, r1
 8008d72:	4f35      	ldr	r7, [pc, #212]	; (8008e48 <_strtol_l.constprop.0+0xf4>)
 8008d74:	4628      	mov	r0, r5
 8008d76:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008d7a:	5de6      	ldrb	r6, [r4, r7]
 8008d7c:	f016 0608 	ands.w	r6, r6, #8
 8008d80:	d1f8      	bne.n	8008d74 <_strtol_l.constprop.0+0x20>
 8008d82:	2c2d      	cmp	r4, #45	; 0x2d
 8008d84:	d12f      	bne.n	8008de6 <_strtol_l.constprop.0+0x92>
 8008d86:	2601      	movs	r6, #1
 8008d88:	782c      	ldrb	r4, [r5, #0]
 8008d8a:	1c85      	adds	r5, r0, #2
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d057      	beq.n	8008e40 <_strtol_l.constprop.0+0xec>
 8008d90:	2b10      	cmp	r3, #16
 8008d92:	d109      	bne.n	8008da8 <_strtol_l.constprop.0+0x54>
 8008d94:	2c30      	cmp	r4, #48	; 0x30
 8008d96:	d107      	bne.n	8008da8 <_strtol_l.constprop.0+0x54>
 8008d98:	7828      	ldrb	r0, [r5, #0]
 8008d9a:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8008d9e:	2858      	cmp	r0, #88	; 0x58
 8008da0:	d149      	bne.n	8008e36 <_strtol_l.constprop.0+0xe2>
 8008da2:	2310      	movs	r3, #16
 8008da4:	786c      	ldrb	r4, [r5, #1]
 8008da6:	3502      	adds	r5, #2
 8008da8:	2700      	movs	r7, #0
 8008daa:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8008dae:	f10e 3eff 	add.w	lr, lr, #4294967295
 8008db2:	fbbe f9f3 	udiv	r9, lr, r3
 8008db6:	4638      	mov	r0, r7
 8008db8:	fb03 ea19 	mls	sl, r3, r9, lr
 8008dbc:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008dc0:	f1bc 0f09 	cmp.w	ip, #9
 8008dc4:	d814      	bhi.n	8008df0 <_strtol_l.constprop.0+0x9c>
 8008dc6:	4664      	mov	r4, ip
 8008dc8:	42a3      	cmp	r3, r4
 8008dca:	dd22      	ble.n	8008e12 <_strtol_l.constprop.0+0xbe>
 8008dcc:	2f00      	cmp	r7, #0
 8008dce:	db1d      	blt.n	8008e0c <_strtol_l.constprop.0+0xb8>
 8008dd0:	4581      	cmp	r9, r0
 8008dd2:	d31b      	bcc.n	8008e0c <_strtol_l.constprop.0+0xb8>
 8008dd4:	d101      	bne.n	8008dda <_strtol_l.constprop.0+0x86>
 8008dd6:	45a2      	cmp	sl, r4
 8008dd8:	db18      	blt.n	8008e0c <_strtol_l.constprop.0+0xb8>
 8008dda:	2701      	movs	r7, #1
 8008ddc:	fb00 4003 	mla	r0, r0, r3, r4
 8008de0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008de4:	e7ea      	b.n	8008dbc <_strtol_l.constprop.0+0x68>
 8008de6:	2c2b      	cmp	r4, #43	; 0x2b
 8008de8:	bf04      	itt	eq
 8008dea:	782c      	ldrbeq	r4, [r5, #0]
 8008dec:	1c85      	addeq	r5, r0, #2
 8008dee:	e7cd      	b.n	8008d8c <_strtol_l.constprop.0+0x38>
 8008df0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8008df4:	f1bc 0f19 	cmp.w	ip, #25
 8008df8:	d801      	bhi.n	8008dfe <_strtol_l.constprop.0+0xaa>
 8008dfa:	3c37      	subs	r4, #55	; 0x37
 8008dfc:	e7e4      	b.n	8008dc8 <_strtol_l.constprop.0+0x74>
 8008dfe:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8008e02:	f1bc 0f19 	cmp.w	ip, #25
 8008e06:	d804      	bhi.n	8008e12 <_strtol_l.constprop.0+0xbe>
 8008e08:	3c57      	subs	r4, #87	; 0x57
 8008e0a:	e7dd      	b.n	8008dc8 <_strtol_l.constprop.0+0x74>
 8008e0c:	f04f 37ff 	mov.w	r7, #4294967295
 8008e10:	e7e6      	b.n	8008de0 <_strtol_l.constprop.0+0x8c>
 8008e12:	2f00      	cmp	r7, #0
 8008e14:	da07      	bge.n	8008e26 <_strtol_l.constprop.0+0xd2>
 8008e16:	2322      	movs	r3, #34	; 0x22
 8008e18:	4670      	mov	r0, lr
 8008e1a:	f8c8 3000 	str.w	r3, [r8]
 8008e1e:	2a00      	cmp	r2, #0
 8008e20:	d0a4      	beq.n	8008d6c <_strtol_l.constprop.0+0x18>
 8008e22:	1e69      	subs	r1, r5, #1
 8008e24:	e005      	b.n	8008e32 <_strtol_l.constprop.0+0xde>
 8008e26:	b106      	cbz	r6, 8008e2a <_strtol_l.constprop.0+0xd6>
 8008e28:	4240      	negs	r0, r0
 8008e2a:	2a00      	cmp	r2, #0
 8008e2c:	d09e      	beq.n	8008d6c <_strtol_l.constprop.0+0x18>
 8008e2e:	2f00      	cmp	r7, #0
 8008e30:	d1f7      	bne.n	8008e22 <_strtol_l.constprop.0+0xce>
 8008e32:	6011      	str	r1, [r2, #0]
 8008e34:	e79a      	b.n	8008d6c <_strtol_l.constprop.0+0x18>
 8008e36:	2430      	movs	r4, #48	; 0x30
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d1b5      	bne.n	8008da8 <_strtol_l.constprop.0+0x54>
 8008e3c:	2308      	movs	r3, #8
 8008e3e:	e7b3      	b.n	8008da8 <_strtol_l.constprop.0+0x54>
 8008e40:	2c30      	cmp	r4, #48	; 0x30
 8008e42:	d0a9      	beq.n	8008d98 <_strtol_l.constprop.0+0x44>
 8008e44:	230a      	movs	r3, #10
 8008e46:	e7af      	b.n	8008da8 <_strtol_l.constprop.0+0x54>
 8008e48:	0800bc91 	.word	0x0800bc91

08008e4c <_strtol_r>:
 8008e4c:	f7ff bf82 	b.w	8008d54 <_strtol_l.constprop.0>

08008e50 <quorem>:
 8008e50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e54:	6903      	ldr	r3, [r0, #16]
 8008e56:	690c      	ldr	r4, [r1, #16]
 8008e58:	4607      	mov	r7, r0
 8008e5a:	42a3      	cmp	r3, r4
 8008e5c:	f2c0 8082 	blt.w	8008f64 <quorem+0x114>
 8008e60:	3c01      	subs	r4, #1
 8008e62:	f100 0514 	add.w	r5, r0, #20
 8008e66:	f101 0814 	add.w	r8, r1, #20
 8008e6a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008e6e:	9301      	str	r3, [sp, #4]
 8008e70:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008e74:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008e78:	3301      	adds	r3, #1
 8008e7a:	429a      	cmp	r2, r3
 8008e7c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008e80:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008e84:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008e88:	d331      	bcc.n	8008eee <quorem+0x9e>
 8008e8a:	f04f 0e00 	mov.w	lr, #0
 8008e8e:	4640      	mov	r0, r8
 8008e90:	46ac      	mov	ip, r5
 8008e92:	46f2      	mov	sl, lr
 8008e94:	f850 2b04 	ldr.w	r2, [r0], #4
 8008e98:	b293      	uxth	r3, r2
 8008e9a:	fb06 e303 	mla	r3, r6, r3, lr
 8008e9e:	0c12      	lsrs	r2, r2, #16
 8008ea0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008ea4:	b29b      	uxth	r3, r3
 8008ea6:	fb06 e202 	mla	r2, r6, r2, lr
 8008eaa:	ebaa 0303 	sub.w	r3, sl, r3
 8008eae:	f8dc a000 	ldr.w	sl, [ip]
 8008eb2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008eb6:	fa1f fa8a 	uxth.w	sl, sl
 8008eba:	4453      	add	r3, sl
 8008ebc:	f8dc a000 	ldr.w	sl, [ip]
 8008ec0:	b292      	uxth	r2, r2
 8008ec2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008ec6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008eca:	b29b      	uxth	r3, r3
 8008ecc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008ed0:	4581      	cmp	r9, r0
 8008ed2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008ed6:	f84c 3b04 	str.w	r3, [ip], #4
 8008eda:	d2db      	bcs.n	8008e94 <quorem+0x44>
 8008edc:	f855 300b 	ldr.w	r3, [r5, fp]
 8008ee0:	b92b      	cbnz	r3, 8008eee <quorem+0x9e>
 8008ee2:	9b01      	ldr	r3, [sp, #4]
 8008ee4:	3b04      	subs	r3, #4
 8008ee6:	429d      	cmp	r5, r3
 8008ee8:	461a      	mov	r2, r3
 8008eea:	d32f      	bcc.n	8008f4c <quorem+0xfc>
 8008eec:	613c      	str	r4, [r7, #16]
 8008eee:	4638      	mov	r0, r7
 8008ef0:	f001 fc86 	bl	800a800 <__mcmp>
 8008ef4:	2800      	cmp	r0, #0
 8008ef6:	db25      	blt.n	8008f44 <quorem+0xf4>
 8008ef8:	4628      	mov	r0, r5
 8008efa:	f04f 0c00 	mov.w	ip, #0
 8008efe:	3601      	adds	r6, #1
 8008f00:	f858 1b04 	ldr.w	r1, [r8], #4
 8008f04:	f8d0 e000 	ldr.w	lr, [r0]
 8008f08:	b28b      	uxth	r3, r1
 8008f0a:	ebac 0303 	sub.w	r3, ip, r3
 8008f0e:	fa1f f28e 	uxth.w	r2, lr
 8008f12:	4413      	add	r3, r2
 8008f14:	0c0a      	lsrs	r2, r1, #16
 8008f16:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008f1a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008f1e:	b29b      	uxth	r3, r3
 8008f20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f24:	45c1      	cmp	r9, r8
 8008f26:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008f2a:	f840 3b04 	str.w	r3, [r0], #4
 8008f2e:	d2e7      	bcs.n	8008f00 <quorem+0xb0>
 8008f30:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008f34:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008f38:	b922      	cbnz	r2, 8008f44 <quorem+0xf4>
 8008f3a:	3b04      	subs	r3, #4
 8008f3c:	429d      	cmp	r5, r3
 8008f3e:	461a      	mov	r2, r3
 8008f40:	d30a      	bcc.n	8008f58 <quorem+0x108>
 8008f42:	613c      	str	r4, [r7, #16]
 8008f44:	4630      	mov	r0, r6
 8008f46:	b003      	add	sp, #12
 8008f48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f4c:	6812      	ldr	r2, [r2, #0]
 8008f4e:	3b04      	subs	r3, #4
 8008f50:	2a00      	cmp	r2, #0
 8008f52:	d1cb      	bne.n	8008eec <quorem+0x9c>
 8008f54:	3c01      	subs	r4, #1
 8008f56:	e7c6      	b.n	8008ee6 <quorem+0x96>
 8008f58:	6812      	ldr	r2, [r2, #0]
 8008f5a:	3b04      	subs	r3, #4
 8008f5c:	2a00      	cmp	r2, #0
 8008f5e:	d1f0      	bne.n	8008f42 <quorem+0xf2>
 8008f60:	3c01      	subs	r4, #1
 8008f62:	e7eb      	b.n	8008f3c <quorem+0xec>
 8008f64:	2000      	movs	r0, #0
 8008f66:	e7ee      	b.n	8008f46 <quorem+0xf6>

08008f68 <_dtoa_r>:
 8008f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f6c:	4616      	mov	r6, r2
 8008f6e:	461f      	mov	r7, r3
 8008f70:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008f72:	b099      	sub	sp, #100	; 0x64
 8008f74:	4605      	mov	r5, r0
 8008f76:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008f7a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8008f7e:	b974      	cbnz	r4, 8008f9e <_dtoa_r+0x36>
 8008f80:	2010      	movs	r0, #16
 8008f82:	f7fe f931 	bl	80071e8 <malloc>
 8008f86:	4602      	mov	r2, r0
 8008f88:	6268      	str	r0, [r5, #36]	; 0x24
 8008f8a:	b920      	cbnz	r0, 8008f96 <_dtoa_r+0x2e>
 8008f8c:	21ea      	movs	r1, #234	; 0xea
 8008f8e:	4ba8      	ldr	r3, [pc, #672]	; (8009230 <_dtoa_r+0x2c8>)
 8008f90:	48a8      	ldr	r0, [pc, #672]	; (8009234 <_dtoa_r+0x2cc>)
 8008f92:	f001 ffbd 	bl	800af10 <__assert_func>
 8008f96:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008f9a:	6004      	str	r4, [r0, #0]
 8008f9c:	60c4      	str	r4, [r0, #12]
 8008f9e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008fa0:	6819      	ldr	r1, [r3, #0]
 8008fa2:	b151      	cbz	r1, 8008fba <_dtoa_r+0x52>
 8008fa4:	685a      	ldr	r2, [r3, #4]
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	4093      	lsls	r3, r2
 8008faa:	604a      	str	r2, [r1, #4]
 8008fac:	608b      	str	r3, [r1, #8]
 8008fae:	4628      	mov	r0, r5
 8008fb0:	f001 f99e 	bl	800a2f0 <_Bfree>
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008fb8:	601a      	str	r2, [r3, #0]
 8008fba:	1e3b      	subs	r3, r7, #0
 8008fbc:	bfaf      	iteee	ge
 8008fbe:	2300      	movge	r3, #0
 8008fc0:	2201      	movlt	r2, #1
 8008fc2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008fc6:	9305      	strlt	r3, [sp, #20]
 8008fc8:	bfa8      	it	ge
 8008fca:	f8c8 3000 	strge.w	r3, [r8]
 8008fce:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8008fd2:	4b99      	ldr	r3, [pc, #612]	; (8009238 <_dtoa_r+0x2d0>)
 8008fd4:	bfb8      	it	lt
 8008fd6:	f8c8 2000 	strlt.w	r2, [r8]
 8008fda:	ea33 0309 	bics.w	r3, r3, r9
 8008fde:	d119      	bne.n	8009014 <_dtoa_r+0xac>
 8008fe0:	f242 730f 	movw	r3, #9999	; 0x270f
 8008fe4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008fe6:	6013      	str	r3, [r2, #0]
 8008fe8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008fec:	4333      	orrs	r3, r6
 8008fee:	f000 857f 	beq.w	8009af0 <_dtoa_r+0xb88>
 8008ff2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008ff4:	b953      	cbnz	r3, 800900c <_dtoa_r+0xa4>
 8008ff6:	4b91      	ldr	r3, [pc, #580]	; (800923c <_dtoa_r+0x2d4>)
 8008ff8:	e022      	b.n	8009040 <_dtoa_r+0xd8>
 8008ffa:	4b91      	ldr	r3, [pc, #580]	; (8009240 <_dtoa_r+0x2d8>)
 8008ffc:	9303      	str	r3, [sp, #12]
 8008ffe:	3308      	adds	r3, #8
 8009000:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009002:	6013      	str	r3, [r2, #0]
 8009004:	9803      	ldr	r0, [sp, #12]
 8009006:	b019      	add	sp, #100	; 0x64
 8009008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800900c:	4b8b      	ldr	r3, [pc, #556]	; (800923c <_dtoa_r+0x2d4>)
 800900e:	9303      	str	r3, [sp, #12]
 8009010:	3303      	adds	r3, #3
 8009012:	e7f5      	b.n	8009000 <_dtoa_r+0x98>
 8009014:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8009018:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800901c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009020:	2200      	movs	r2, #0
 8009022:	2300      	movs	r3, #0
 8009024:	f7f7 fcc0 	bl	80009a8 <__aeabi_dcmpeq>
 8009028:	4680      	mov	r8, r0
 800902a:	b158      	cbz	r0, 8009044 <_dtoa_r+0xdc>
 800902c:	2301      	movs	r3, #1
 800902e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009030:	6013      	str	r3, [r2, #0]
 8009032:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009034:	2b00      	cmp	r3, #0
 8009036:	f000 8558 	beq.w	8009aea <_dtoa_r+0xb82>
 800903a:	4882      	ldr	r0, [pc, #520]	; (8009244 <_dtoa_r+0x2dc>)
 800903c:	6018      	str	r0, [r3, #0]
 800903e:	1e43      	subs	r3, r0, #1
 8009040:	9303      	str	r3, [sp, #12]
 8009042:	e7df      	b.n	8009004 <_dtoa_r+0x9c>
 8009044:	ab16      	add	r3, sp, #88	; 0x58
 8009046:	9301      	str	r3, [sp, #4]
 8009048:	ab17      	add	r3, sp, #92	; 0x5c
 800904a:	9300      	str	r3, [sp, #0]
 800904c:	4628      	mov	r0, r5
 800904e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009052:	f001 fcf7 	bl	800aa44 <__d2b>
 8009056:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800905a:	4683      	mov	fp, r0
 800905c:	2c00      	cmp	r4, #0
 800905e:	d07f      	beq.n	8009160 <_dtoa_r+0x1f8>
 8009060:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009064:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009066:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800906a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800906e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8009072:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8009076:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800907a:	2200      	movs	r2, #0
 800907c:	4b72      	ldr	r3, [pc, #456]	; (8009248 <_dtoa_r+0x2e0>)
 800907e:	f7f7 f873 	bl	8000168 <__aeabi_dsub>
 8009082:	a365      	add	r3, pc, #404	; (adr r3, 8009218 <_dtoa_r+0x2b0>)
 8009084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009088:	f7f7 fa26 	bl	80004d8 <__aeabi_dmul>
 800908c:	a364      	add	r3, pc, #400	; (adr r3, 8009220 <_dtoa_r+0x2b8>)
 800908e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009092:	f7f7 f86b 	bl	800016c <__adddf3>
 8009096:	4606      	mov	r6, r0
 8009098:	4620      	mov	r0, r4
 800909a:	460f      	mov	r7, r1
 800909c:	f7f7 f9b2 	bl	8000404 <__aeabi_i2d>
 80090a0:	a361      	add	r3, pc, #388	; (adr r3, 8009228 <_dtoa_r+0x2c0>)
 80090a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090a6:	f7f7 fa17 	bl	80004d8 <__aeabi_dmul>
 80090aa:	4602      	mov	r2, r0
 80090ac:	460b      	mov	r3, r1
 80090ae:	4630      	mov	r0, r6
 80090b0:	4639      	mov	r1, r7
 80090b2:	f7f7 f85b 	bl	800016c <__adddf3>
 80090b6:	4606      	mov	r6, r0
 80090b8:	460f      	mov	r7, r1
 80090ba:	f7f7 fcbd 	bl	8000a38 <__aeabi_d2iz>
 80090be:	2200      	movs	r2, #0
 80090c0:	4682      	mov	sl, r0
 80090c2:	2300      	movs	r3, #0
 80090c4:	4630      	mov	r0, r6
 80090c6:	4639      	mov	r1, r7
 80090c8:	f7f7 fc78 	bl	80009bc <__aeabi_dcmplt>
 80090cc:	b148      	cbz	r0, 80090e2 <_dtoa_r+0x17a>
 80090ce:	4650      	mov	r0, sl
 80090d0:	f7f7 f998 	bl	8000404 <__aeabi_i2d>
 80090d4:	4632      	mov	r2, r6
 80090d6:	463b      	mov	r3, r7
 80090d8:	f7f7 fc66 	bl	80009a8 <__aeabi_dcmpeq>
 80090dc:	b908      	cbnz	r0, 80090e2 <_dtoa_r+0x17a>
 80090de:	f10a 3aff 	add.w	sl, sl, #4294967295
 80090e2:	f1ba 0f16 	cmp.w	sl, #22
 80090e6:	d858      	bhi.n	800919a <_dtoa_r+0x232>
 80090e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80090ec:	4b57      	ldr	r3, [pc, #348]	; (800924c <_dtoa_r+0x2e4>)
 80090ee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80090f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090f6:	f7f7 fc61 	bl	80009bc <__aeabi_dcmplt>
 80090fa:	2800      	cmp	r0, #0
 80090fc:	d04f      	beq.n	800919e <_dtoa_r+0x236>
 80090fe:	2300      	movs	r3, #0
 8009100:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009104:	930f      	str	r3, [sp, #60]	; 0x3c
 8009106:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009108:	1b1c      	subs	r4, r3, r4
 800910a:	1e63      	subs	r3, r4, #1
 800910c:	9309      	str	r3, [sp, #36]	; 0x24
 800910e:	bf49      	itett	mi
 8009110:	f1c4 0301 	rsbmi	r3, r4, #1
 8009114:	2300      	movpl	r3, #0
 8009116:	9306      	strmi	r3, [sp, #24]
 8009118:	2300      	movmi	r3, #0
 800911a:	bf54      	ite	pl
 800911c:	9306      	strpl	r3, [sp, #24]
 800911e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8009120:	f1ba 0f00 	cmp.w	sl, #0
 8009124:	db3d      	blt.n	80091a2 <_dtoa_r+0x23a>
 8009126:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009128:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800912c:	4453      	add	r3, sl
 800912e:	9309      	str	r3, [sp, #36]	; 0x24
 8009130:	2300      	movs	r3, #0
 8009132:	930a      	str	r3, [sp, #40]	; 0x28
 8009134:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009136:	2b09      	cmp	r3, #9
 8009138:	f200 808c 	bhi.w	8009254 <_dtoa_r+0x2ec>
 800913c:	2b05      	cmp	r3, #5
 800913e:	bfc4      	itt	gt
 8009140:	3b04      	subgt	r3, #4
 8009142:	9322      	strgt	r3, [sp, #136]	; 0x88
 8009144:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009146:	bfc8      	it	gt
 8009148:	2400      	movgt	r4, #0
 800914a:	f1a3 0302 	sub.w	r3, r3, #2
 800914e:	bfd8      	it	le
 8009150:	2401      	movle	r4, #1
 8009152:	2b03      	cmp	r3, #3
 8009154:	f200 808a 	bhi.w	800926c <_dtoa_r+0x304>
 8009158:	e8df f003 	tbb	[pc, r3]
 800915c:	5b4d4f2d 	.word	0x5b4d4f2d
 8009160:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8009164:	441c      	add	r4, r3
 8009166:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800916a:	2b20      	cmp	r3, #32
 800916c:	bfc3      	ittte	gt
 800916e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009172:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8009176:	fa09 f303 	lslgt.w	r3, r9, r3
 800917a:	f1c3 0320 	rsble	r3, r3, #32
 800917e:	bfc6      	itte	gt
 8009180:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009184:	4318      	orrgt	r0, r3
 8009186:	fa06 f003 	lslle.w	r0, r6, r3
 800918a:	f7f7 f92b 	bl	80003e4 <__aeabi_ui2d>
 800918e:	2301      	movs	r3, #1
 8009190:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8009194:	3c01      	subs	r4, #1
 8009196:	9313      	str	r3, [sp, #76]	; 0x4c
 8009198:	e76f      	b.n	800907a <_dtoa_r+0x112>
 800919a:	2301      	movs	r3, #1
 800919c:	e7b2      	b.n	8009104 <_dtoa_r+0x19c>
 800919e:	900f      	str	r0, [sp, #60]	; 0x3c
 80091a0:	e7b1      	b.n	8009106 <_dtoa_r+0x19e>
 80091a2:	9b06      	ldr	r3, [sp, #24]
 80091a4:	eba3 030a 	sub.w	r3, r3, sl
 80091a8:	9306      	str	r3, [sp, #24]
 80091aa:	f1ca 0300 	rsb	r3, sl, #0
 80091ae:	930a      	str	r3, [sp, #40]	; 0x28
 80091b0:	2300      	movs	r3, #0
 80091b2:	930e      	str	r3, [sp, #56]	; 0x38
 80091b4:	e7be      	b.n	8009134 <_dtoa_r+0x1cc>
 80091b6:	2300      	movs	r3, #0
 80091b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80091ba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80091bc:	2b00      	cmp	r3, #0
 80091be:	dc58      	bgt.n	8009272 <_dtoa_r+0x30a>
 80091c0:	f04f 0901 	mov.w	r9, #1
 80091c4:	464b      	mov	r3, r9
 80091c6:	f8cd 9020 	str.w	r9, [sp, #32]
 80091ca:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 80091ce:	2200      	movs	r2, #0
 80091d0:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80091d2:	6042      	str	r2, [r0, #4]
 80091d4:	2204      	movs	r2, #4
 80091d6:	f102 0614 	add.w	r6, r2, #20
 80091da:	429e      	cmp	r6, r3
 80091dc:	6841      	ldr	r1, [r0, #4]
 80091de:	d94e      	bls.n	800927e <_dtoa_r+0x316>
 80091e0:	4628      	mov	r0, r5
 80091e2:	f001 f845 	bl	800a270 <_Balloc>
 80091e6:	9003      	str	r0, [sp, #12]
 80091e8:	2800      	cmp	r0, #0
 80091ea:	d14c      	bne.n	8009286 <_dtoa_r+0x31e>
 80091ec:	4602      	mov	r2, r0
 80091ee:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80091f2:	4b17      	ldr	r3, [pc, #92]	; (8009250 <_dtoa_r+0x2e8>)
 80091f4:	e6cc      	b.n	8008f90 <_dtoa_r+0x28>
 80091f6:	2301      	movs	r3, #1
 80091f8:	e7de      	b.n	80091b8 <_dtoa_r+0x250>
 80091fa:	2300      	movs	r3, #0
 80091fc:	930b      	str	r3, [sp, #44]	; 0x2c
 80091fe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009200:	eb0a 0903 	add.w	r9, sl, r3
 8009204:	f109 0301 	add.w	r3, r9, #1
 8009208:	2b01      	cmp	r3, #1
 800920a:	9308      	str	r3, [sp, #32]
 800920c:	bfb8      	it	lt
 800920e:	2301      	movlt	r3, #1
 8009210:	e7dd      	b.n	80091ce <_dtoa_r+0x266>
 8009212:	2301      	movs	r3, #1
 8009214:	e7f2      	b.n	80091fc <_dtoa_r+0x294>
 8009216:	bf00      	nop
 8009218:	636f4361 	.word	0x636f4361
 800921c:	3fd287a7 	.word	0x3fd287a7
 8009220:	8b60c8b3 	.word	0x8b60c8b3
 8009224:	3fc68a28 	.word	0x3fc68a28
 8009228:	509f79fb 	.word	0x509f79fb
 800922c:	3fd34413 	.word	0x3fd34413
 8009230:	0800bd9e 	.word	0x0800bd9e
 8009234:	0800bdb5 	.word	0x0800bdb5
 8009238:	7ff00000 	.word	0x7ff00000
 800923c:	0800bd9a 	.word	0x0800bd9a
 8009240:	0800bd91 	.word	0x0800bd91
 8009244:	0800bc15 	.word	0x0800bc15
 8009248:	3ff80000 	.word	0x3ff80000
 800924c:	0800bf20 	.word	0x0800bf20
 8009250:	0800be10 	.word	0x0800be10
 8009254:	2401      	movs	r4, #1
 8009256:	2300      	movs	r3, #0
 8009258:	940b      	str	r4, [sp, #44]	; 0x2c
 800925a:	9322      	str	r3, [sp, #136]	; 0x88
 800925c:	f04f 39ff 	mov.w	r9, #4294967295
 8009260:	2200      	movs	r2, #0
 8009262:	2312      	movs	r3, #18
 8009264:	f8cd 9020 	str.w	r9, [sp, #32]
 8009268:	9223      	str	r2, [sp, #140]	; 0x8c
 800926a:	e7b0      	b.n	80091ce <_dtoa_r+0x266>
 800926c:	2301      	movs	r3, #1
 800926e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009270:	e7f4      	b.n	800925c <_dtoa_r+0x2f4>
 8009272:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8009276:	464b      	mov	r3, r9
 8009278:	f8cd 9020 	str.w	r9, [sp, #32]
 800927c:	e7a7      	b.n	80091ce <_dtoa_r+0x266>
 800927e:	3101      	adds	r1, #1
 8009280:	6041      	str	r1, [r0, #4]
 8009282:	0052      	lsls	r2, r2, #1
 8009284:	e7a7      	b.n	80091d6 <_dtoa_r+0x26e>
 8009286:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009288:	9a03      	ldr	r2, [sp, #12]
 800928a:	601a      	str	r2, [r3, #0]
 800928c:	9b08      	ldr	r3, [sp, #32]
 800928e:	2b0e      	cmp	r3, #14
 8009290:	f200 80a8 	bhi.w	80093e4 <_dtoa_r+0x47c>
 8009294:	2c00      	cmp	r4, #0
 8009296:	f000 80a5 	beq.w	80093e4 <_dtoa_r+0x47c>
 800929a:	f1ba 0f00 	cmp.w	sl, #0
 800929e:	dd34      	ble.n	800930a <_dtoa_r+0x3a2>
 80092a0:	4a9a      	ldr	r2, [pc, #616]	; (800950c <_dtoa_r+0x5a4>)
 80092a2:	f00a 030f 	and.w	r3, sl, #15
 80092a6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80092aa:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80092ae:	e9d3 3400 	ldrd	r3, r4, [r3]
 80092b2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80092b6:	ea4f 142a 	mov.w	r4, sl, asr #4
 80092ba:	d016      	beq.n	80092ea <_dtoa_r+0x382>
 80092bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80092c0:	4b93      	ldr	r3, [pc, #588]	; (8009510 <_dtoa_r+0x5a8>)
 80092c2:	2703      	movs	r7, #3
 80092c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80092c8:	f7f7 fa30 	bl	800072c <__aeabi_ddiv>
 80092cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80092d0:	f004 040f 	and.w	r4, r4, #15
 80092d4:	4e8e      	ldr	r6, [pc, #568]	; (8009510 <_dtoa_r+0x5a8>)
 80092d6:	b954      	cbnz	r4, 80092ee <_dtoa_r+0x386>
 80092d8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80092dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80092e0:	f7f7 fa24 	bl	800072c <__aeabi_ddiv>
 80092e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80092e8:	e029      	b.n	800933e <_dtoa_r+0x3d6>
 80092ea:	2702      	movs	r7, #2
 80092ec:	e7f2      	b.n	80092d4 <_dtoa_r+0x36c>
 80092ee:	07e1      	lsls	r1, r4, #31
 80092f0:	d508      	bpl.n	8009304 <_dtoa_r+0x39c>
 80092f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80092f6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80092fa:	f7f7 f8ed 	bl	80004d8 <__aeabi_dmul>
 80092fe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009302:	3701      	adds	r7, #1
 8009304:	1064      	asrs	r4, r4, #1
 8009306:	3608      	adds	r6, #8
 8009308:	e7e5      	b.n	80092d6 <_dtoa_r+0x36e>
 800930a:	f000 80a5 	beq.w	8009458 <_dtoa_r+0x4f0>
 800930e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009312:	f1ca 0400 	rsb	r4, sl, #0
 8009316:	4b7d      	ldr	r3, [pc, #500]	; (800950c <_dtoa_r+0x5a4>)
 8009318:	f004 020f 	and.w	r2, r4, #15
 800931c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009324:	f7f7 f8d8 	bl	80004d8 <__aeabi_dmul>
 8009328:	2702      	movs	r7, #2
 800932a:	2300      	movs	r3, #0
 800932c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009330:	4e77      	ldr	r6, [pc, #476]	; (8009510 <_dtoa_r+0x5a8>)
 8009332:	1124      	asrs	r4, r4, #4
 8009334:	2c00      	cmp	r4, #0
 8009336:	f040 8084 	bne.w	8009442 <_dtoa_r+0x4da>
 800933a:	2b00      	cmp	r3, #0
 800933c:	d1d2      	bne.n	80092e4 <_dtoa_r+0x37c>
 800933e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009340:	2b00      	cmp	r3, #0
 8009342:	f000 808b 	beq.w	800945c <_dtoa_r+0x4f4>
 8009346:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800934a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800934e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009352:	2200      	movs	r2, #0
 8009354:	4b6f      	ldr	r3, [pc, #444]	; (8009514 <_dtoa_r+0x5ac>)
 8009356:	f7f7 fb31 	bl	80009bc <__aeabi_dcmplt>
 800935a:	2800      	cmp	r0, #0
 800935c:	d07e      	beq.n	800945c <_dtoa_r+0x4f4>
 800935e:	9b08      	ldr	r3, [sp, #32]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d07b      	beq.n	800945c <_dtoa_r+0x4f4>
 8009364:	f1b9 0f00 	cmp.w	r9, #0
 8009368:	dd38      	ble.n	80093dc <_dtoa_r+0x474>
 800936a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800936e:	2200      	movs	r2, #0
 8009370:	4b69      	ldr	r3, [pc, #420]	; (8009518 <_dtoa_r+0x5b0>)
 8009372:	f7f7 f8b1 	bl	80004d8 <__aeabi_dmul>
 8009376:	464c      	mov	r4, r9
 8009378:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800937c:	f10a 38ff 	add.w	r8, sl, #4294967295
 8009380:	3701      	adds	r7, #1
 8009382:	4638      	mov	r0, r7
 8009384:	f7f7 f83e 	bl	8000404 <__aeabi_i2d>
 8009388:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800938c:	f7f7 f8a4 	bl	80004d8 <__aeabi_dmul>
 8009390:	2200      	movs	r2, #0
 8009392:	4b62      	ldr	r3, [pc, #392]	; (800951c <_dtoa_r+0x5b4>)
 8009394:	f7f6 feea 	bl	800016c <__adddf3>
 8009398:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800939c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80093a0:	9611      	str	r6, [sp, #68]	; 0x44
 80093a2:	2c00      	cmp	r4, #0
 80093a4:	d15d      	bne.n	8009462 <_dtoa_r+0x4fa>
 80093a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093aa:	2200      	movs	r2, #0
 80093ac:	4b5c      	ldr	r3, [pc, #368]	; (8009520 <_dtoa_r+0x5b8>)
 80093ae:	f7f6 fedb 	bl	8000168 <__aeabi_dsub>
 80093b2:	4602      	mov	r2, r0
 80093b4:	460b      	mov	r3, r1
 80093b6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80093ba:	4633      	mov	r3, r6
 80093bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80093be:	f7f7 fb1b 	bl	80009f8 <__aeabi_dcmpgt>
 80093c2:	2800      	cmp	r0, #0
 80093c4:	f040 829c 	bne.w	8009900 <_dtoa_r+0x998>
 80093c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80093ce:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80093d2:	f7f7 faf3 	bl	80009bc <__aeabi_dcmplt>
 80093d6:	2800      	cmp	r0, #0
 80093d8:	f040 8290 	bne.w	80098fc <_dtoa_r+0x994>
 80093dc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80093e0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80093e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	f2c0 8152 	blt.w	8009690 <_dtoa_r+0x728>
 80093ec:	f1ba 0f0e 	cmp.w	sl, #14
 80093f0:	f300 814e 	bgt.w	8009690 <_dtoa_r+0x728>
 80093f4:	4b45      	ldr	r3, [pc, #276]	; (800950c <_dtoa_r+0x5a4>)
 80093f6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80093fa:	e9d3 3400 	ldrd	r3, r4, [r3]
 80093fe:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8009402:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009404:	2b00      	cmp	r3, #0
 8009406:	f280 80db 	bge.w	80095c0 <_dtoa_r+0x658>
 800940a:	9b08      	ldr	r3, [sp, #32]
 800940c:	2b00      	cmp	r3, #0
 800940e:	f300 80d7 	bgt.w	80095c0 <_dtoa_r+0x658>
 8009412:	f040 8272 	bne.w	80098fa <_dtoa_r+0x992>
 8009416:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800941a:	2200      	movs	r2, #0
 800941c:	4b40      	ldr	r3, [pc, #256]	; (8009520 <_dtoa_r+0x5b8>)
 800941e:	f7f7 f85b 	bl	80004d8 <__aeabi_dmul>
 8009422:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009426:	f7f7 fadd 	bl	80009e4 <__aeabi_dcmpge>
 800942a:	9c08      	ldr	r4, [sp, #32]
 800942c:	4626      	mov	r6, r4
 800942e:	2800      	cmp	r0, #0
 8009430:	f040 8248 	bne.w	80098c4 <_dtoa_r+0x95c>
 8009434:	2331      	movs	r3, #49	; 0x31
 8009436:	9f03      	ldr	r7, [sp, #12]
 8009438:	f10a 0a01 	add.w	sl, sl, #1
 800943c:	f807 3b01 	strb.w	r3, [r7], #1
 8009440:	e244      	b.n	80098cc <_dtoa_r+0x964>
 8009442:	07e2      	lsls	r2, r4, #31
 8009444:	d505      	bpl.n	8009452 <_dtoa_r+0x4ea>
 8009446:	e9d6 2300 	ldrd	r2, r3, [r6]
 800944a:	f7f7 f845 	bl	80004d8 <__aeabi_dmul>
 800944e:	2301      	movs	r3, #1
 8009450:	3701      	adds	r7, #1
 8009452:	1064      	asrs	r4, r4, #1
 8009454:	3608      	adds	r6, #8
 8009456:	e76d      	b.n	8009334 <_dtoa_r+0x3cc>
 8009458:	2702      	movs	r7, #2
 800945a:	e770      	b.n	800933e <_dtoa_r+0x3d6>
 800945c:	46d0      	mov	r8, sl
 800945e:	9c08      	ldr	r4, [sp, #32]
 8009460:	e78f      	b.n	8009382 <_dtoa_r+0x41a>
 8009462:	9903      	ldr	r1, [sp, #12]
 8009464:	4b29      	ldr	r3, [pc, #164]	; (800950c <_dtoa_r+0x5a4>)
 8009466:	4421      	add	r1, r4
 8009468:	9112      	str	r1, [sp, #72]	; 0x48
 800946a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800946c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009470:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8009474:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009478:	2900      	cmp	r1, #0
 800947a:	d055      	beq.n	8009528 <_dtoa_r+0x5c0>
 800947c:	2000      	movs	r0, #0
 800947e:	4929      	ldr	r1, [pc, #164]	; (8009524 <_dtoa_r+0x5bc>)
 8009480:	f7f7 f954 	bl	800072c <__aeabi_ddiv>
 8009484:	463b      	mov	r3, r7
 8009486:	4632      	mov	r2, r6
 8009488:	f7f6 fe6e 	bl	8000168 <__aeabi_dsub>
 800948c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009490:	9f03      	ldr	r7, [sp, #12]
 8009492:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009496:	f7f7 facf 	bl	8000a38 <__aeabi_d2iz>
 800949a:	4604      	mov	r4, r0
 800949c:	f7f6 ffb2 	bl	8000404 <__aeabi_i2d>
 80094a0:	4602      	mov	r2, r0
 80094a2:	460b      	mov	r3, r1
 80094a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80094a8:	f7f6 fe5e 	bl	8000168 <__aeabi_dsub>
 80094ac:	4602      	mov	r2, r0
 80094ae:	460b      	mov	r3, r1
 80094b0:	3430      	adds	r4, #48	; 0x30
 80094b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80094b6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80094ba:	f807 4b01 	strb.w	r4, [r7], #1
 80094be:	f7f7 fa7d 	bl	80009bc <__aeabi_dcmplt>
 80094c2:	2800      	cmp	r0, #0
 80094c4:	d174      	bne.n	80095b0 <_dtoa_r+0x648>
 80094c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80094ca:	2000      	movs	r0, #0
 80094cc:	4911      	ldr	r1, [pc, #68]	; (8009514 <_dtoa_r+0x5ac>)
 80094ce:	f7f6 fe4b 	bl	8000168 <__aeabi_dsub>
 80094d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80094d6:	f7f7 fa71 	bl	80009bc <__aeabi_dcmplt>
 80094da:	2800      	cmp	r0, #0
 80094dc:	f040 80b7 	bne.w	800964e <_dtoa_r+0x6e6>
 80094e0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80094e2:	429f      	cmp	r7, r3
 80094e4:	f43f af7a 	beq.w	80093dc <_dtoa_r+0x474>
 80094e8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80094ec:	2200      	movs	r2, #0
 80094ee:	4b0a      	ldr	r3, [pc, #40]	; (8009518 <_dtoa_r+0x5b0>)
 80094f0:	f7f6 fff2 	bl	80004d8 <__aeabi_dmul>
 80094f4:	2200      	movs	r2, #0
 80094f6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80094fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80094fe:	4b06      	ldr	r3, [pc, #24]	; (8009518 <_dtoa_r+0x5b0>)
 8009500:	f7f6 ffea 	bl	80004d8 <__aeabi_dmul>
 8009504:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009508:	e7c3      	b.n	8009492 <_dtoa_r+0x52a>
 800950a:	bf00      	nop
 800950c:	0800bf20 	.word	0x0800bf20
 8009510:	0800bef8 	.word	0x0800bef8
 8009514:	3ff00000 	.word	0x3ff00000
 8009518:	40240000 	.word	0x40240000
 800951c:	401c0000 	.word	0x401c0000
 8009520:	40140000 	.word	0x40140000
 8009524:	3fe00000 	.word	0x3fe00000
 8009528:	4630      	mov	r0, r6
 800952a:	4639      	mov	r1, r7
 800952c:	f7f6 ffd4 	bl	80004d8 <__aeabi_dmul>
 8009530:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009532:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009536:	9c03      	ldr	r4, [sp, #12]
 8009538:	9314      	str	r3, [sp, #80]	; 0x50
 800953a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800953e:	f7f7 fa7b 	bl	8000a38 <__aeabi_d2iz>
 8009542:	9015      	str	r0, [sp, #84]	; 0x54
 8009544:	f7f6 ff5e 	bl	8000404 <__aeabi_i2d>
 8009548:	4602      	mov	r2, r0
 800954a:	460b      	mov	r3, r1
 800954c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009550:	f7f6 fe0a 	bl	8000168 <__aeabi_dsub>
 8009554:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009556:	4606      	mov	r6, r0
 8009558:	3330      	adds	r3, #48	; 0x30
 800955a:	f804 3b01 	strb.w	r3, [r4], #1
 800955e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009560:	460f      	mov	r7, r1
 8009562:	429c      	cmp	r4, r3
 8009564:	f04f 0200 	mov.w	r2, #0
 8009568:	d124      	bne.n	80095b4 <_dtoa_r+0x64c>
 800956a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800956e:	4bb0      	ldr	r3, [pc, #704]	; (8009830 <_dtoa_r+0x8c8>)
 8009570:	f7f6 fdfc 	bl	800016c <__adddf3>
 8009574:	4602      	mov	r2, r0
 8009576:	460b      	mov	r3, r1
 8009578:	4630      	mov	r0, r6
 800957a:	4639      	mov	r1, r7
 800957c:	f7f7 fa3c 	bl	80009f8 <__aeabi_dcmpgt>
 8009580:	2800      	cmp	r0, #0
 8009582:	d163      	bne.n	800964c <_dtoa_r+0x6e4>
 8009584:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009588:	2000      	movs	r0, #0
 800958a:	49a9      	ldr	r1, [pc, #676]	; (8009830 <_dtoa_r+0x8c8>)
 800958c:	f7f6 fdec 	bl	8000168 <__aeabi_dsub>
 8009590:	4602      	mov	r2, r0
 8009592:	460b      	mov	r3, r1
 8009594:	4630      	mov	r0, r6
 8009596:	4639      	mov	r1, r7
 8009598:	f7f7 fa10 	bl	80009bc <__aeabi_dcmplt>
 800959c:	2800      	cmp	r0, #0
 800959e:	f43f af1d 	beq.w	80093dc <_dtoa_r+0x474>
 80095a2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80095a4:	1e7b      	subs	r3, r7, #1
 80095a6:	9314      	str	r3, [sp, #80]	; 0x50
 80095a8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80095ac:	2b30      	cmp	r3, #48	; 0x30
 80095ae:	d0f8      	beq.n	80095a2 <_dtoa_r+0x63a>
 80095b0:	46c2      	mov	sl, r8
 80095b2:	e03b      	b.n	800962c <_dtoa_r+0x6c4>
 80095b4:	4b9f      	ldr	r3, [pc, #636]	; (8009834 <_dtoa_r+0x8cc>)
 80095b6:	f7f6 ff8f 	bl	80004d8 <__aeabi_dmul>
 80095ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80095be:	e7bc      	b.n	800953a <_dtoa_r+0x5d2>
 80095c0:	9f03      	ldr	r7, [sp, #12]
 80095c2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80095c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80095ca:	4640      	mov	r0, r8
 80095cc:	4649      	mov	r1, r9
 80095ce:	f7f7 f8ad 	bl	800072c <__aeabi_ddiv>
 80095d2:	f7f7 fa31 	bl	8000a38 <__aeabi_d2iz>
 80095d6:	4604      	mov	r4, r0
 80095d8:	f7f6 ff14 	bl	8000404 <__aeabi_i2d>
 80095dc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80095e0:	f7f6 ff7a 	bl	80004d8 <__aeabi_dmul>
 80095e4:	4602      	mov	r2, r0
 80095e6:	460b      	mov	r3, r1
 80095e8:	4640      	mov	r0, r8
 80095ea:	4649      	mov	r1, r9
 80095ec:	f7f6 fdbc 	bl	8000168 <__aeabi_dsub>
 80095f0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80095f4:	f807 6b01 	strb.w	r6, [r7], #1
 80095f8:	9e03      	ldr	r6, [sp, #12]
 80095fa:	f8dd c020 	ldr.w	ip, [sp, #32]
 80095fe:	1bbe      	subs	r6, r7, r6
 8009600:	45b4      	cmp	ip, r6
 8009602:	4602      	mov	r2, r0
 8009604:	460b      	mov	r3, r1
 8009606:	d136      	bne.n	8009676 <_dtoa_r+0x70e>
 8009608:	f7f6 fdb0 	bl	800016c <__adddf3>
 800960c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009610:	4680      	mov	r8, r0
 8009612:	4689      	mov	r9, r1
 8009614:	f7f7 f9f0 	bl	80009f8 <__aeabi_dcmpgt>
 8009618:	bb58      	cbnz	r0, 8009672 <_dtoa_r+0x70a>
 800961a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800961e:	4640      	mov	r0, r8
 8009620:	4649      	mov	r1, r9
 8009622:	f7f7 f9c1 	bl	80009a8 <__aeabi_dcmpeq>
 8009626:	b108      	cbz	r0, 800962c <_dtoa_r+0x6c4>
 8009628:	07e1      	lsls	r1, r4, #31
 800962a:	d422      	bmi.n	8009672 <_dtoa_r+0x70a>
 800962c:	4628      	mov	r0, r5
 800962e:	4659      	mov	r1, fp
 8009630:	f000 fe5e 	bl	800a2f0 <_Bfree>
 8009634:	2300      	movs	r3, #0
 8009636:	703b      	strb	r3, [r7, #0]
 8009638:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800963a:	f10a 0001 	add.w	r0, sl, #1
 800963e:	6018      	str	r0, [r3, #0]
 8009640:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009642:	2b00      	cmp	r3, #0
 8009644:	f43f acde 	beq.w	8009004 <_dtoa_r+0x9c>
 8009648:	601f      	str	r7, [r3, #0]
 800964a:	e4db      	b.n	8009004 <_dtoa_r+0x9c>
 800964c:	4627      	mov	r7, r4
 800964e:	463b      	mov	r3, r7
 8009650:	461f      	mov	r7, r3
 8009652:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009656:	2a39      	cmp	r2, #57	; 0x39
 8009658:	d107      	bne.n	800966a <_dtoa_r+0x702>
 800965a:	9a03      	ldr	r2, [sp, #12]
 800965c:	429a      	cmp	r2, r3
 800965e:	d1f7      	bne.n	8009650 <_dtoa_r+0x6e8>
 8009660:	2230      	movs	r2, #48	; 0x30
 8009662:	9903      	ldr	r1, [sp, #12]
 8009664:	f108 0801 	add.w	r8, r8, #1
 8009668:	700a      	strb	r2, [r1, #0]
 800966a:	781a      	ldrb	r2, [r3, #0]
 800966c:	3201      	adds	r2, #1
 800966e:	701a      	strb	r2, [r3, #0]
 8009670:	e79e      	b.n	80095b0 <_dtoa_r+0x648>
 8009672:	46d0      	mov	r8, sl
 8009674:	e7eb      	b.n	800964e <_dtoa_r+0x6e6>
 8009676:	2200      	movs	r2, #0
 8009678:	4b6e      	ldr	r3, [pc, #440]	; (8009834 <_dtoa_r+0x8cc>)
 800967a:	f7f6 ff2d 	bl	80004d8 <__aeabi_dmul>
 800967e:	2200      	movs	r2, #0
 8009680:	2300      	movs	r3, #0
 8009682:	4680      	mov	r8, r0
 8009684:	4689      	mov	r9, r1
 8009686:	f7f7 f98f 	bl	80009a8 <__aeabi_dcmpeq>
 800968a:	2800      	cmp	r0, #0
 800968c:	d09b      	beq.n	80095c6 <_dtoa_r+0x65e>
 800968e:	e7cd      	b.n	800962c <_dtoa_r+0x6c4>
 8009690:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009692:	2a00      	cmp	r2, #0
 8009694:	f000 80d0 	beq.w	8009838 <_dtoa_r+0x8d0>
 8009698:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800969a:	2a01      	cmp	r2, #1
 800969c:	f300 80ae 	bgt.w	80097fc <_dtoa_r+0x894>
 80096a0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80096a2:	2a00      	cmp	r2, #0
 80096a4:	f000 80a6 	beq.w	80097f4 <_dtoa_r+0x88c>
 80096a8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80096ac:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80096ae:	9f06      	ldr	r7, [sp, #24]
 80096b0:	9a06      	ldr	r2, [sp, #24]
 80096b2:	2101      	movs	r1, #1
 80096b4:	441a      	add	r2, r3
 80096b6:	9206      	str	r2, [sp, #24]
 80096b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80096ba:	4628      	mov	r0, r5
 80096bc:	441a      	add	r2, r3
 80096be:	9209      	str	r2, [sp, #36]	; 0x24
 80096c0:	f000 ff16 	bl	800a4f0 <__i2b>
 80096c4:	4606      	mov	r6, r0
 80096c6:	2f00      	cmp	r7, #0
 80096c8:	dd0c      	ble.n	80096e4 <_dtoa_r+0x77c>
 80096ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	dd09      	ble.n	80096e4 <_dtoa_r+0x77c>
 80096d0:	42bb      	cmp	r3, r7
 80096d2:	bfa8      	it	ge
 80096d4:	463b      	movge	r3, r7
 80096d6:	9a06      	ldr	r2, [sp, #24]
 80096d8:	1aff      	subs	r7, r7, r3
 80096da:	1ad2      	subs	r2, r2, r3
 80096dc:	9206      	str	r2, [sp, #24]
 80096de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80096e0:	1ad3      	subs	r3, r2, r3
 80096e2:	9309      	str	r3, [sp, #36]	; 0x24
 80096e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096e6:	b1f3      	cbz	r3, 8009726 <_dtoa_r+0x7be>
 80096e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	f000 80a8 	beq.w	8009840 <_dtoa_r+0x8d8>
 80096f0:	2c00      	cmp	r4, #0
 80096f2:	dd10      	ble.n	8009716 <_dtoa_r+0x7ae>
 80096f4:	4631      	mov	r1, r6
 80096f6:	4622      	mov	r2, r4
 80096f8:	4628      	mov	r0, r5
 80096fa:	f000 ffb7 	bl	800a66c <__pow5mult>
 80096fe:	465a      	mov	r2, fp
 8009700:	4601      	mov	r1, r0
 8009702:	4606      	mov	r6, r0
 8009704:	4628      	mov	r0, r5
 8009706:	f000 ff09 	bl	800a51c <__multiply>
 800970a:	4680      	mov	r8, r0
 800970c:	4659      	mov	r1, fp
 800970e:	4628      	mov	r0, r5
 8009710:	f000 fdee 	bl	800a2f0 <_Bfree>
 8009714:	46c3      	mov	fp, r8
 8009716:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009718:	1b1a      	subs	r2, r3, r4
 800971a:	d004      	beq.n	8009726 <_dtoa_r+0x7be>
 800971c:	4659      	mov	r1, fp
 800971e:	4628      	mov	r0, r5
 8009720:	f000 ffa4 	bl	800a66c <__pow5mult>
 8009724:	4683      	mov	fp, r0
 8009726:	2101      	movs	r1, #1
 8009728:	4628      	mov	r0, r5
 800972a:	f000 fee1 	bl	800a4f0 <__i2b>
 800972e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009730:	4604      	mov	r4, r0
 8009732:	2b00      	cmp	r3, #0
 8009734:	f340 8086 	ble.w	8009844 <_dtoa_r+0x8dc>
 8009738:	461a      	mov	r2, r3
 800973a:	4601      	mov	r1, r0
 800973c:	4628      	mov	r0, r5
 800973e:	f000 ff95 	bl	800a66c <__pow5mult>
 8009742:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009744:	4604      	mov	r4, r0
 8009746:	2b01      	cmp	r3, #1
 8009748:	dd7f      	ble.n	800984a <_dtoa_r+0x8e2>
 800974a:	f04f 0800 	mov.w	r8, #0
 800974e:	6923      	ldr	r3, [r4, #16]
 8009750:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009754:	6918      	ldr	r0, [r3, #16]
 8009756:	f000 fe7d 	bl	800a454 <__hi0bits>
 800975a:	f1c0 0020 	rsb	r0, r0, #32
 800975e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009760:	4418      	add	r0, r3
 8009762:	f010 001f 	ands.w	r0, r0, #31
 8009766:	f000 8092 	beq.w	800988e <_dtoa_r+0x926>
 800976a:	f1c0 0320 	rsb	r3, r0, #32
 800976e:	2b04      	cmp	r3, #4
 8009770:	f340 808a 	ble.w	8009888 <_dtoa_r+0x920>
 8009774:	f1c0 001c 	rsb	r0, r0, #28
 8009778:	9b06      	ldr	r3, [sp, #24]
 800977a:	4407      	add	r7, r0
 800977c:	4403      	add	r3, r0
 800977e:	9306      	str	r3, [sp, #24]
 8009780:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009782:	4403      	add	r3, r0
 8009784:	9309      	str	r3, [sp, #36]	; 0x24
 8009786:	9b06      	ldr	r3, [sp, #24]
 8009788:	2b00      	cmp	r3, #0
 800978a:	dd05      	ble.n	8009798 <_dtoa_r+0x830>
 800978c:	4659      	mov	r1, fp
 800978e:	461a      	mov	r2, r3
 8009790:	4628      	mov	r0, r5
 8009792:	f000 ffc5 	bl	800a720 <__lshift>
 8009796:	4683      	mov	fp, r0
 8009798:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800979a:	2b00      	cmp	r3, #0
 800979c:	dd05      	ble.n	80097aa <_dtoa_r+0x842>
 800979e:	4621      	mov	r1, r4
 80097a0:	461a      	mov	r2, r3
 80097a2:	4628      	mov	r0, r5
 80097a4:	f000 ffbc 	bl	800a720 <__lshift>
 80097a8:	4604      	mov	r4, r0
 80097aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d070      	beq.n	8009892 <_dtoa_r+0x92a>
 80097b0:	4621      	mov	r1, r4
 80097b2:	4658      	mov	r0, fp
 80097b4:	f001 f824 	bl	800a800 <__mcmp>
 80097b8:	2800      	cmp	r0, #0
 80097ba:	da6a      	bge.n	8009892 <_dtoa_r+0x92a>
 80097bc:	2300      	movs	r3, #0
 80097be:	4659      	mov	r1, fp
 80097c0:	220a      	movs	r2, #10
 80097c2:	4628      	mov	r0, r5
 80097c4:	f000 fdb6 	bl	800a334 <__multadd>
 80097c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097ca:	4683      	mov	fp, r0
 80097cc:	f10a 3aff 	add.w	sl, sl, #4294967295
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	f000 8194 	beq.w	8009afe <_dtoa_r+0xb96>
 80097d6:	4631      	mov	r1, r6
 80097d8:	2300      	movs	r3, #0
 80097da:	220a      	movs	r2, #10
 80097dc:	4628      	mov	r0, r5
 80097de:	f000 fda9 	bl	800a334 <__multadd>
 80097e2:	f1b9 0f00 	cmp.w	r9, #0
 80097e6:	4606      	mov	r6, r0
 80097e8:	f300 8093 	bgt.w	8009912 <_dtoa_r+0x9aa>
 80097ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80097ee:	2b02      	cmp	r3, #2
 80097f0:	dc57      	bgt.n	80098a2 <_dtoa_r+0x93a>
 80097f2:	e08e      	b.n	8009912 <_dtoa_r+0x9aa>
 80097f4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80097f6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80097fa:	e757      	b.n	80096ac <_dtoa_r+0x744>
 80097fc:	9b08      	ldr	r3, [sp, #32]
 80097fe:	1e5c      	subs	r4, r3, #1
 8009800:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009802:	42a3      	cmp	r3, r4
 8009804:	bfb7      	itett	lt
 8009806:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009808:	1b1c      	subge	r4, r3, r4
 800980a:	1ae2      	sublt	r2, r4, r3
 800980c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800980e:	bfbe      	ittt	lt
 8009810:	940a      	strlt	r4, [sp, #40]	; 0x28
 8009812:	189b      	addlt	r3, r3, r2
 8009814:	930e      	strlt	r3, [sp, #56]	; 0x38
 8009816:	9b08      	ldr	r3, [sp, #32]
 8009818:	bfb8      	it	lt
 800981a:	2400      	movlt	r4, #0
 800981c:	2b00      	cmp	r3, #0
 800981e:	bfbb      	ittet	lt
 8009820:	9b06      	ldrlt	r3, [sp, #24]
 8009822:	9a08      	ldrlt	r2, [sp, #32]
 8009824:	9f06      	ldrge	r7, [sp, #24]
 8009826:	1a9f      	sublt	r7, r3, r2
 8009828:	bfac      	ite	ge
 800982a:	9b08      	ldrge	r3, [sp, #32]
 800982c:	2300      	movlt	r3, #0
 800982e:	e73f      	b.n	80096b0 <_dtoa_r+0x748>
 8009830:	3fe00000 	.word	0x3fe00000
 8009834:	40240000 	.word	0x40240000
 8009838:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800983a:	9f06      	ldr	r7, [sp, #24]
 800983c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800983e:	e742      	b.n	80096c6 <_dtoa_r+0x75e>
 8009840:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009842:	e76b      	b.n	800971c <_dtoa_r+0x7b4>
 8009844:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009846:	2b01      	cmp	r3, #1
 8009848:	dc19      	bgt.n	800987e <_dtoa_r+0x916>
 800984a:	9b04      	ldr	r3, [sp, #16]
 800984c:	b9bb      	cbnz	r3, 800987e <_dtoa_r+0x916>
 800984e:	9b05      	ldr	r3, [sp, #20]
 8009850:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009854:	b99b      	cbnz	r3, 800987e <_dtoa_r+0x916>
 8009856:	9b05      	ldr	r3, [sp, #20]
 8009858:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800985c:	0d1b      	lsrs	r3, r3, #20
 800985e:	051b      	lsls	r3, r3, #20
 8009860:	b183      	cbz	r3, 8009884 <_dtoa_r+0x91c>
 8009862:	f04f 0801 	mov.w	r8, #1
 8009866:	9b06      	ldr	r3, [sp, #24]
 8009868:	3301      	adds	r3, #1
 800986a:	9306      	str	r3, [sp, #24]
 800986c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800986e:	3301      	adds	r3, #1
 8009870:	9309      	str	r3, [sp, #36]	; 0x24
 8009872:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009874:	2b00      	cmp	r3, #0
 8009876:	f47f af6a 	bne.w	800974e <_dtoa_r+0x7e6>
 800987a:	2001      	movs	r0, #1
 800987c:	e76f      	b.n	800975e <_dtoa_r+0x7f6>
 800987e:	f04f 0800 	mov.w	r8, #0
 8009882:	e7f6      	b.n	8009872 <_dtoa_r+0x90a>
 8009884:	4698      	mov	r8, r3
 8009886:	e7f4      	b.n	8009872 <_dtoa_r+0x90a>
 8009888:	f43f af7d 	beq.w	8009786 <_dtoa_r+0x81e>
 800988c:	4618      	mov	r0, r3
 800988e:	301c      	adds	r0, #28
 8009890:	e772      	b.n	8009778 <_dtoa_r+0x810>
 8009892:	9b08      	ldr	r3, [sp, #32]
 8009894:	2b00      	cmp	r3, #0
 8009896:	dc36      	bgt.n	8009906 <_dtoa_r+0x99e>
 8009898:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800989a:	2b02      	cmp	r3, #2
 800989c:	dd33      	ble.n	8009906 <_dtoa_r+0x99e>
 800989e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80098a2:	f1b9 0f00 	cmp.w	r9, #0
 80098a6:	d10d      	bne.n	80098c4 <_dtoa_r+0x95c>
 80098a8:	4621      	mov	r1, r4
 80098aa:	464b      	mov	r3, r9
 80098ac:	2205      	movs	r2, #5
 80098ae:	4628      	mov	r0, r5
 80098b0:	f000 fd40 	bl	800a334 <__multadd>
 80098b4:	4601      	mov	r1, r0
 80098b6:	4604      	mov	r4, r0
 80098b8:	4658      	mov	r0, fp
 80098ba:	f000 ffa1 	bl	800a800 <__mcmp>
 80098be:	2800      	cmp	r0, #0
 80098c0:	f73f adb8 	bgt.w	8009434 <_dtoa_r+0x4cc>
 80098c4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80098c6:	9f03      	ldr	r7, [sp, #12]
 80098c8:	ea6f 0a03 	mvn.w	sl, r3
 80098cc:	f04f 0800 	mov.w	r8, #0
 80098d0:	4621      	mov	r1, r4
 80098d2:	4628      	mov	r0, r5
 80098d4:	f000 fd0c 	bl	800a2f0 <_Bfree>
 80098d8:	2e00      	cmp	r6, #0
 80098da:	f43f aea7 	beq.w	800962c <_dtoa_r+0x6c4>
 80098de:	f1b8 0f00 	cmp.w	r8, #0
 80098e2:	d005      	beq.n	80098f0 <_dtoa_r+0x988>
 80098e4:	45b0      	cmp	r8, r6
 80098e6:	d003      	beq.n	80098f0 <_dtoa_r+0x988>
 80098e8:	4641      	mov	r1, r8
 80098ea:	4628      	mov	r0, r5
 80098ec:	f000 fd00 	bl	800a2f0 <_Bfree>
 80098f0:	4631      	mov	r1, r6
 80098f2:	4628      	mov	r0, r5
 80098f4:	f000 fcfc 	bl	800a2f0 <_Bfree>
 80098f8:	e698      	b.n	800962c <_dtoa_r+0x6c4>
 80098fa:	2400      	movs	r4, #0
 80098fc:	4626      	mov	r6, r4
 80098fe:	e7e1      	b.n	80098c4 <_dtoa_r+0x95c>
 8009900:	46c2      	mov	sl, r8
 8009902:	4626      	mov	r6, r4
 8009904:	e596      	b.n	8009434 <_dtoa_r+0x4cc>
 8009906:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009908:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800990c:	2b00      	cmp	r3, #0
 800990e:	f000 80fd 	beq.w	8009b0c <_dtoa_r+0xba4>
 8009912:	2f00      	cmp	r7, #0
 8009914:	dd05      	ble.n	8009922 <_dtoa_r+0x9ba>
 8009916:	4631      	mov	r1, r6
 8009918:	463a      	mov	r2, r7
 800991a:	4628      	mov	r0, r5
 800991c:	f000 ff00 	bl	800a720 <__lshift>
 8009920:	4606      	mov	r6, r0
 8009922:	f1b8 0f00 	cmp.w	r8, #0
 8009926:	d05c      	beq.n	80099e2 <_dtoa_r+0xa7a>
 8009928:	4628      	mov	r0, r5
 800992a:	6871      	ldr	r1, [r6, #4]
 800992c:	f000 fca0 	bl	800a270 <_Balloc>
 8009930:	4607      	mov	r7, r0
 8009932:	b928      	cbnz	r0, 8009940 <_dtoa_r+0x9d8>
 8009934:	4602      	mov	r2, r0
 8009936:	f240 21ea 	movw	r1, #746	; 0x2ea
 800993a:	4b7f      	ldr	r3, [pc, #508]	; (8009b38 <_dtoa_r+0xbd0>)
 800993c:	f7ff bb28 	b.w	8008f90 <_dtoa_r+0x28>
 8009940:	6932      	ldr	r2, [r6, #16]
 8009942:	f106 010c 	add.w	r1, r6, #12
 8009946:	3202      	adds	r2, #2
 8009948:	0092      	lsls	r2, r2, #2
 800994a:	300c      	adds	r0, #12
 800994c:	f7fd fc5c 	bl	8007208 <memcpy>
 8009950:	2201      	movs	r2, #1
 8009952:	4639      	mov	r1, r7
 8009954:	4628      	mov	r0, r5
 8009956:	f000 fee3 	bl	800a720 <__lshift>
 800995a:	46b0      	mov	r8, r6
 800995c:	4606      	mov	r6, r0
 800995e:	9b03      	ldr	r3, [sp, #12]
 8009960:	3301      	adds	r3, #1
 8009962:	9308      	str	r3, [sp, #32]
 8009964:	9b03      	ldr	r3, [sp, #12]
 8009966:	444b      	add	r3, r9
 8009968:	930a      	str	r3, [sp, #40]	; 0x28
 800996a:	9b04      	ldr	r3, [sp, #16]
 800996c:	f003 0301 	and.w	r3, r3, #1
 8009970:	9309      	str	r3, [sp, #36]	; 0x24
 8009972:	9b08      	ldr	r3, [sp, #32]
 8009974:	4621      	mov	r1, r4
 8009976:	3b01      	subs	r3, #1
 8009978:	4658      	mov	r0, fp
 800997a:	9304      	str	r3, [sp, #16]
 800997c:	f7ff fa68 	bl	8008e50 <quorem>
 8009980:	4603      	mov	r3, r0
 8009982:	4641      	mov	r1, r8
 8009984:	3330      	adds	r3, #48	; 0x30
 8009986:	9006      	str	r0, [sp, #24]
 8009988:	4658      	mov	r0, fp
 800998a:	930b      	str	r3, [sp, #44]	; 0x2c
 800998c:	f000 ff38 	bl	800a800 <__mcmp>
 8009990:	4632      	mov	r2, r6
 8009992:	4681      	mov	r9, r0
 8009994:	4621      	mov	r1, r4
 8009996:	4628      	mov	r0, r5
 8009998:	f000 ff4e 	bl	800a838 <__mdiff>
 800999c:	68c2      	ldr	r2, [r0, #12]
 800999e:	4607      	mov	r7, r0
 80099a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099a2:	bb02      	cbnz	r2, 80099e6 <_dtoa_r+0xa7e>
 80099a4:	4601      	mov	r1, r0
 80099a6:	4658      	mov	r0, fp
 80099a8:	f000 ff2a 	bl	800a800 <__mcmp>
 80099ac:	4602      	mov	r2, r0
 80099ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099b0:	4639      	mov	r1, r7
 80099b2:	4628      	mov	r0, r5
 80099b4:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80099b8:	f000 fc9a 	bl	800a2f0 <_Bfree>
 80099bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80099be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80099c0:	9f08      	ldr	r7, [sp, #32]
 80099c2:	ea43 0102 	orr.w	r1, r3, r2
 80099c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099c8:	430b      	orrs	r3, r1
 80099ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099cc:	d10d      	bne.n	80099ea <_dtoa_r+0xa82>
 80099ce:	2b39      	cmp	r3, #57	; 0x39
 80099d0:	d029      	beq.n	8009a26 <_dtoa_r+0xabe>
 80099d2:	f1b9 0f00 	cmp.w	r9, #0
 80099d6:	dd01      	ble.n	80099dc <_dtoa_r+0xa74>
 80099d8:	9b06      	ldr	r3, [sp, #24]
 80099da:	3331      	adds	r3, #49	; 0x31
 80099dc:	9a04      	ldr	r2, [sp, #16]
 80099de:	7013      	strb	r3, [r2, #0]
 80099e0:	e776      	b.n	80098d0 <_dtoa_r+0x968>
 80099e2:	4630      	mov	r0, r6
 80099e4:	e7b9      	b.n	800995a <_dtoa_r+0x9f2>
 80099e6:	2201      	movs	r2, #1
 80099e8:	e7e2      	b.n	80099b0 <_dtoa_r+0xa48>
 80099ea:	f1b9 0f00 	cmp.w	r9, #0
 80099ee:	db06      	blt.n	80099fe <_dtoa_r+0xa96>
 80099f0:	9922      	ldr	r1, [sp, #136]	; 0x88
 80099f2:	ea41 0909 	orr.w	r9, r1, r9
 80099f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80099f8:	ea59 0101 	orrs.w	r1, r9, r1
 80099fc:	d120      	bne.n	8009a40 <_dtoa_r+0xad8>
 80099fe:	2a00      	cmp	r2, #0
 8009a00:	ddec      	ble.n	80099dc <_dtoa_r+0xa74>
 8009a02:	4659      	mov	r1, fp
 8009a04:	2201      	movs	r2, #1
 8009a06:	4628      	mov	r0, r5
 8009a08:	9308      	str	r3, [sp, #32]
 8009a0a:	f000 fe89 	bl	800a720 <__lshift>
 8009a0e:	4621      	mov	r1, r4
 8009a10:	4683      	mov	fp, r0
 8009a12:	f000 fef5 	bl	800a800 <__mcmp>
 8009a16:	2800      	cmp	r0, #0
 8009a18:	9b08      	ldr	r3, [sp, #32]
 8009a1a:	dc02      	bgt.n	8009a22 <_dtoa_r+0xaba>
 8009a1c:	d1de      	bne.n	80099dc <_dtoa_r+0xa74>
 8009a1e:	07da      	lsls	r2, r3, #31
 8009a20:	d5dc      	bpl.n	80099dc <_dtoa_r+0xa74>
 8009a22:	2b39      	cmp	r3, #57	; 0x39
 8009a24:	d1d8      	bne.n	80099d8 <_dtoa_r+0xa70>
 8009a26:	2339      	movs	r3, #57	; 0x39
 8009a28:	9a04      	ldr	r2, [sp, #16]
 8009a2a:	7013      	strb	r3, [r2, #0]
 8009a2c:	463b      	mov	r3, r7
 8009a2e:	461f      	mov	r7, r3
 8009a30:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8009a34:	3b01      	subs	r3, #1
 8009a36:	2a39      	cmp	r2, #57	; 0x39
 8009a38:	d050      	beq.n	8009adc <_dtoa_r+0xb74>
 8009a3a:	3201      	adds	r2, #1
 8009a3c:	701a      	strb	r2, [r3, #0]
 8009a3e:	e747      	b.n	80098d0 <_dtoa_r+0x968>
 8009a40:	2a00      	cmp	r2, #0
 8009a42:	dd03      	ble.n	8009a4c <_dtoa_r+0xae4>
 8009a44:	2b39      	cmp	r3, #57	; 0x39
 8009a46:	d0ee      	beq.n	8009a26 <_dtoa_r+0xabe>
 8009a48:	3301      	adds	r3, #1
 8009a4a:	e7c7      	b.n	80099dc <_dtoa_r+0xa74>
 8009a4c:	9a08      	ldr	r2, [sp, #32]
 8009a4e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009a50:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009a54:	428a      	cmp	r2, r1
 8009a56:	d02a      	beq.n	8009aae <_dtoa_r+0xb46>
 8009a58:	4659      	mov	r1, fp
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	220a      	movs	r2, #10
 8009a5e:	4628      	mov	r0, r5
 8009a60:	f000 fc68 	bl	800a334 <__multadd>
 8009a64:	45b0      	cmp	r8, r6
 8009a66:	4683      	mov	fp, r0
 8009a68:	f04f 0300 	mov.w	r3, #0
 8009a6c:	f04f 020a 	mov.w	r2, #10
 8009a70:	4641      	mov	r1, r8
 8009a72:	4628      	mov	r0, r5
 8009a74:	d107      	bne.n	8009a86 <_dtoa_r+0xb1e>
 8009a76:	f000 fc5d 	bl	800a334 <__multadd>
 8009a7a:	4680      	mov	r8, r0
 8009a7c:	4606      	mov	r6, r0
 8009a7e:	9b08      	ldr	r3, [sp, #32]
 8009a80:	3301      	adds	r3, #1
 8009a82:	9308      	str	r3, [sp, #32]
 8009a84:	e775      	b.n	8009972 <_dtoa_r+0xa0a>
 8009a86:	f000 fc55 	bl	800a334 <__multadd>
 8009a8a:	4631      	mov	r1, r6
 8009a8c:	4680      	mov	r8, r0
 8009a8e:	2300      	movs	r3, #0
 8009a90:	220a      	movs	r2, #10
 8009a92:	4628      	mov	r0, r5
 8009a94:	f000 fc4e 	bl	800a334 <__multadd>
 8009a98:	4606      	mov	r6, r0
 8009a9a:	e7f0      	b.n	8009a7e <_dtoa_r+0xb16>
 8009a9c:	f1b9 0f00 	cmp.w	r9, #0
 8009aa0:	bfcc      	ite	gt
 8009aa2:	464f      	movgt	r7, r9
 8009aa4:	2701      	movle	r7, #1
 8009aa6:	f04f 0800 	mov.w	r8, #0
 8009aaa:	9a03      	ldr	r2, [sp, #12]
 8009aac:	4417      	add	r7, r2
 8009aae:	4659      	mov	r1, fp
 8009ab0:	2201      	movs	r2, #1
 8009ab2:	4628      	mov	r0, r5
 8009ab4:	9308      	str	r3, [sp, #32]
 8009ab6:	f000 fe33 	bl	800a720 <__lshift>
 8009aba:	4621      	mov	r1, r4
 8009abc:	4683      	mov	fp, r0
 8009abe:	f000 fe9f 	bl	800a800 <__mcmp>
 8009ac2:	2800      	cmp	r0, #0
 8009ac4:	dcb2      	bgt.n	8009a2c <_dtoa_r+0xac4>
 8009ac6:	d102      	bne.n	8009ace <_dtoa_r+0xb66>
 8009ac8:	9b08      	ldr	r3, [sp, #32]
 8009aca:	07db      	lsls	r3, r3, #31
 8009acc:	d4ae      	bmi.n	8009a2c <_dtoa_r+0xac4>
 8009ace:	463b      	mov	r3, r7
 8009ad0:	461f      	mov	r7, r3
 8009ad2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009ad6:	2a30      	cmp	r2, #48	; 0x30
 8009ad8:	d0fa      	beq.n	8009ad0 <_dtoa_r+0xb68>
 8009ada:	e6f9      	b.n	80098d0 <_dtoa_r+0x968>
 8009adc:	9a03      	ldr	r2, [sp, #12]
 8009ade:	429a      	cmp	r2, r3
 8009ae0:	d1a5      	bne.n	8009a2e <_dtoa_r+0xac6>
 8009ae2:	2331      	movs	r3, #49	; 0x31
 8009ae4:	f10a 0a01 	add.w	sl, sl, #1
 8009ae8:	e779      	b.n	80099de <_dtoa_r+0xa76>
 8009aea:	4b14      	ldr	r3, [pc, #80]	; (8009b3c <_dtoa_r+0xbd4>)
 8009aec:	f7ff baa8 	b.w	8009040 <_dtoa_r+0xd8>
 8009af0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	f47f aa81 	bne.w	8008ffa <_dtoa_r+0x92>
 8009af8:	4b11      	ldr	r3, [pc, #68]	; (8009b40 <_dtoa_r+0xbd8>)
 8009afa:	f7ff baa1 	b.w	8009040 <_dtoa_r+0xd8>
 8009afe:	f1b9 0f00 	cmp.w	r9, #0
 8009b02:	dc03      	bgt.n	8009b0c <_dtoa_r+0xba4>
 8009b04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009b06:	2b02      	cmp	r3, #2
 8009b08:	f73f aecb 	bgt.w	80098a2 <_dtoa_r+0x93a>
 8009b0c:	9f03      	ldr	r7, [sp, #12]
 8009b0e:	4621      	mov	r1, r4
 8009b10:	4658      	mov	r0, fp
 8009b12:	f7ff f99d 	bl	8008e50 <quorem>
 8009b16:	9a03      	ldr	r2, [sp, #12]
 8009b18:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009b1c:	f807 3b01 	strb.w	r3, [r7], #1
 8009b20:	1aba      	subs	r2, r7, r2
 8009b22:	4591      	cmp	r9, r2
 8009b24:	ddba      	ble.n	8009a9c <_dtoa_r+0xb34>
 8009b26:	4659      	mov	r1, fp
 8009b28:	2300      	movs	r3, #0
 8009b2a:	220a      	movs	r2, #10
 8009b2c:	4628      	mov	r0, r5
 8009b2e:	f000 fc01 	bl	800a334 <__multadd>
 8009b32:	4683      	mov	fp, r0
 8009b34:	e7eb      	b.n	8009b0e <_dtoa_r+0xba6>
 8009b36:	bf00      	nop
 8009b38:	0800be10 	.word	0x0800be10
 8009b3c:	0800bc14 	.word	0x0800bc14
 8009b40:	0800bd91 	.word	0x0800bd91

08009b44 <rshift>:
 8009b44:	6903      	ldr	r3, [r0, #16]
 8009b46:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009b4a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009b4e:	f100 0414 	add.w	r4, r0, #20
 8009b52:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009b56:	dd46      	ble.n	8009be6 <rshift+0xa2>
 8009b58:	f011 011f 	ands.w	r1, r1, #31
 8009b5c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009b60:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009b64:	d10c      	bne.n	8009b80 <rshift+0x3c>
 8009b66:	4629      	mov	r1, r5
 8009b68:	f100 0710 	add.w	r7, r0, #16
 8009b6c:	42b1      	cmp	r1, r6
 8009b6e:	d335      	bcc.n	8009bdc <rshift+0x98>
 8009b70:	1a9b      	subs	r3, r3, r2
 8009b72:	009b      	lsls	r3, r3, #2
 8009b74:	1eea      	subs	r2, r5, #3
 8009b76:	4296      	cmp	r6, r2
 8009b78:	bf38      	it	cc
 8009b7a:	2300      	movcc	r3, #0
 8009b7c:	4423      	add	r3, r4
 8009b7e:	e015      	b.n	8009bac <rshift+0x68>
 8009b80:	46a1      	mov	r9, r4
 8009b82:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009b86:	f1c1 0820 	rsb	r8, r1, #32
 8009b8a:	40cf      	lsrs	r7, r1
 8009b8c:	f105 0e04 	add.w	lr, r5, #4
 8009b90:	4576      	cmp	r6, lr
 8009b92:	46f4      	mov	ip, lr
 8009b94:	d816      	bhi.n	8009bc4 <rshift+0x80>
 8009b96:	1a9a      	subs	r2, r3, r2
 8009b98:	0092      	lsls	r2, r2, #2
 8009b9a:	3a04      	subs	r2, #4
 8009b9c:	3501      	adds	r5, #1
 8009b9e:	42ae      	cmp	r6, r5
 8009ba0:	bf38      	it	cc
 8009ba2:	2200      	movcc	r2, #0
 8009ba4:	18a3      	adds	r3, r4, r2
 8009ba6:	50a7      	str	r7, [r4, r2]
 8009ba8:	b107      	cbz	r7, 8009bac <rshift+0x68>
 8009baa:	3304      	adds	r3, #4
 8009bac:	42a3      	cmp	r3, r4
 8009bae:	eba3 0204 	sub.w	r2, r3, r4
 8009bb2:	bf08      	it	eq
 8009bb4:	2300      	moveq	r3, #0
 8009bb6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009bba:	6102      	str	r2, [r0, #16]
 8009bbc:	bf08      	it	eq
 8009bbe:	6143      	streq	r3, [r0, #20]
 8009bc0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009bc4:	f8dc c000 	ldr.w	ip, [ip]
 8009bc8:	fa0c fc08 	lsl.w	ip, ip, r8
 8009bcc:	ea4c 0707 	orr.w	r7, ip, r7
 8009bd0:	f849 7b04 	str.w	r7, [r9], #4
 8009bd4:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009bd8:	40cf      	lsrs	r7, r1
 8009bda:	e7d9      	b.n	8009b90 <rshift+0x4c>
 8009bdc:	f851 cb04 	ldr.w	ip, [r1], #4
 8009be0:	f847 cf04 	str.w	ip, [r7, #4]!
 8009be4:	e7c2      	b.n	8009b6c <rshift+0x28>
 8009be6:	4623      	mov	r3, r4
 8009be8:	e7e0      	b.n	8009bac <rshift+0x68>

08009bea <__hexdig_fun>:
 8009bea:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009bee:	2b09      	cmp	r3, #9
 8009bf0:	d802      	bhi.n	8009bf8 <__hexdig_fun+0xe>
 8009bf2:	3820      	subs	r0, #32
 8009bf4:	b2c0      	uxtb	r0, r0
 8009bf6:	4770      	bx	lr
 8009bf8:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009bfc:	2b05      	cmp	r3, #5
 8009bfe:	d801      	bhi.n	8009c04 <__hexdig_fun+0x1a>
 8009c00:	3847      	subs	r0, #71	; 0x47
 8009c02:	e7f7      	b.n	8009bf4 <__hexdig_fun+0xa>
 8009c04:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009c08:	2b05      	cmp	r3, #5
 8009c0a:	d801      	bhi.n	8009c10 <__hexdig_fun+0x26>
 8009c0c:	3827      	subs	r0, #39	; 0x27
 8009c0e:	e7f1      	b.n	8009bf4 <__hexdig_fun+0xa>
 8009c10:	2000      	movs	r0, #0
 8009c12:	4770      	bx	lr

08009c14 <__gethex>:
 8009c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c18:	b08b      	sub	sp, #44	; 0x2c
 8009c1a:	9305      	str	r3, [sp, #20]
 8009c1c:	4bb2      	ldr	r3, [pc, #712]	; (8009ee8 <__gethex+0x2d4>)
 8009c1e:	9002      	str	r0, [sp, #8]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	468b      	mov	fp, r1
 8009c24:	4618      	mov	r0, r3
 8009c26:	4690      	mov	r8, r2
 8009c28:	9303      	str	r3, [sp, #12]
 8009c2a:	f7f6 fa91 	bl	8000150 <strlen>
 8009c2e:	4682      	mov	sl, r0
 8009c30:	9b03      	ldr	r3, [sp, #12]
 8009c32:	f8db 2000 	ldr.w	r2, [fp]
 8009c36:	4403      	add	r3, r0
 8009c38:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009c3c:	9306      	str	r3, [sp, #24]
 8009c3e:	1c93      	adds	r3, r2, #2
 8009c40:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009c44:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009c48:	32fe      	adds	r2, #254	; 0xfe
 8009c4a:	18d1      	adds	r1, r2, r3
 8009c4c:	461f      	mov	r7, r3
 8009c4e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009c52:	9101      	str	r1, [sp, #4]
 8009c54:	2830      	cmp	r0, #48	; 0x30
 8009c56:	d0f8      	beq.n	8009c4a <__gethex+0x36>
 8009c58:	f7ff ffc7 	bl	8009bea <__hexdig_fun>
 8009c5c:	4604      	mov	r4, r0
 8009c5e:	2800      	cmp	r0, #0
 8009c60:	d13a      	bne.n	8009cd8 <__gethex+0xc4>
 8009c62:	4652      	mov	r2, sl
 8009c64:	4638      	mov	r0, r7
 8009c66:	9903      	ldr	r1, [sp, #12]
 8009c68:	f001 f930 	bl	800aecc <strncmp>
 8009c6c:	4605      	mov	r5, r0
 8009c6e:	2800      	cmp	r0, #0
 8009c70:	d166      	bne.n	8009d40 <__gethex+0x12c>
 8009c72:	f817 000a 	ldrb.w	r0, [r7, sl]
 8009c76:	eb07 060a 	add.w	r6, r7, sl
 8009c7a:	f7ff ffb6 	bl	8009bea <__hexdig_fun>
 8009c7e:	2800      	cmp	r0, #0
 8009c80:	d060      	beq.n	8009d44 <__gethex+0x130>
 8009c82:	4633      	mov	r3, r6
 8009c84:	7818      	ldrb	r0, [r3, #0]
 8009c86:	461f      	mov	r7, r3
 8009c88:	2830      	cmp	r0, #48	; 0x30
 8009c8a:	f103 0301 	add.w	r3, r3, #1
 8009c8e:	d0f9      	beq.n	8009c84 <__gethex+0x70>
 8009c90:	f7ff ffab 	bl	8009bea <__hexdig_fun>
 8009c94:	2301      	movs	r3, #1
 8009c96:	fab0 f480 	clz	r4, r0
 8009c9a:	4635      	mov	r5, r6
 8009c9c:	0964      	lsrs	r4, r4, #5
 8009c9e:	9301      	str	r3, [sp, #4]
 8009ca0:	463a      	mov	r2, r7
 8009ca2:	4616      	mov	r6, r2
 8009ca4:	7830      	ldrb	r0, [r6, #0]
 8009ca6:	3201      	adds	r2, #1
 8009ca8:	f7ff ff9f 	bl	8009bea <__hexdig_fun>
 8009cac:	2800      	cmp	r0, #0
 8009cae:	d1f8      	bne.n	8009ca2 <__gethex+0x8e>
 8009cb0:	4652      	mov	r2, sl
 8009cb2:	4630      	mov	r0, r6
 8009cb4:	9903      	ldr	r1, [sp, #12]
 8009cb6:	f001 f909 	bl	800aecc <strncmp>
 8009cba:	b980      	cbnz	r0, 8009cde <__gethex+0xca>
 8009cbc:	b94d      	cbnz	r5, 8009cd2 <__gethex+0xbe>
 8009cbe:	eb06 050a 	add.w	r5, r6, sl
 8009cc2:	462a      	mov	r2, r5
 8009cc4:	4616      	mov	r6, r2
 8009cc6:	7830      	ldrb	r0, [r6, #0]
 8009cc8:	3201      	adds	r2, #1
 8009cca:	f7ff ff8e 	bl	8009bea <__hexdig_fun>
 8009cce:	2800      	cmp	r0, #0
 8009cd0:	d1f8      	bne.n	8009cc4 <__gethex+0xb0>
 8009cd2:	1bad      	subs	r5, r5, r6
 8009cd4:	00ad      	lsls	r5, r5, #2
 8009cd6:	e004      	b.n	8009ce2 <__gethex+0xce>
 8009cd8:	2400      	movs	r4, #0
 8009cda:	4625      	mov	r5, r4
 8009cdc:	e7e0      	b.n	8009ca0 <__gethex+0x8c>
 8009cde:	2d00      	cmp	r5, #0
 8009ce0:	d1f7      	bne.n	8009cd2 <__gethex+0xbe>
 8009ce2:	7833      	ldrb	r3, [r6, #0]
 8009ce4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009ce8:	2b50      	cmp	r3, #80	; 0x50
 8009cea:	d139      	bne.n	8009d60 <__gethex+0x14c>
 8009cec:	7873      	ldrb	r3, [r6, #1]
 8009cee:	2b2b      	cmp	r3, #43	; 0x2b
 8009cf0:	d02a      	beq.n	8009d48 <__gethex+0x134>
 8009cf2:	2b2d      	cmp	r3, #45	; 0x2d
 8009cf4:	d02c      	beq.n	8009d50 <__gethex+0x13c>
 8009cf6:	f04f 0900 	mov.w	r9, #0
 8009cfa:	1c71      	adds	r1, r6, #1
 8009cfc:	7808      	ldrb	r0, [r1, #0]
 8009cfe:	f7ff ff74 	bl	8009bea <__hexdig_fun>
 8009d02:	1e43      	subs	r3, r0, #1
 8009d04:	b2db      	uxtb	r3, r3
 8009d06:	2b18      	cmp	r3, #24
 8009d08:	d82a      	bhi.n	8009d60 <__gethex+0x14c>
 8009d0a:	f1a0 0210 	sub.w	r2, r0, #16
 8009d0e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009d12:	f7ff ff6a 	bl	8009bea <__hexdig_fun>
 8009d16:	1e43      	subs	r3, r0, #1
 8009d18:	b2db      	uxtb	r3, r3
 8009d1a:	2b18      	cmp	r3, #24
 8009d1c:	d91b      	bls.n	8009d56 <__gethex+0x142>
 8009d1e:	f1b9 0f00 	cmp.w	r9, #0
 8009d22:	d000      	beq.n	8009d26 <__gethex+0x112>
 8009d24:	4252      	negs	r2, r2
 8009d26:	4415      	add	r5, r2
 8009d28:	f8cb 1000 	str.w	r1, [fp]
 8009d2c:	b1d4      	cbz	r4, 8009d64 <__gethex+0x150>
 8009d2e:	9b01      	ldr	r3, [sp, #4]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	bf14      	ite	ne
 8009d34:	2700      	movne	r7, #0
 8009d36:	2706      	moveq	r7, #6
 8009d38:	4638      	mov	r0, r7
 8009d3a:	b00b      	add	sp, #44	; 0x2c
 8009d3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d40:	463e      	mov	r6, r7
 8009d42:	4625      	mov	r5, r4
 8009d44:	2401      	movs	r4, #1
 8009d46:	e7cc      	b.n	8009ce2 <__gethex+0xce>
 8009d48:	f04f 0900 	mov.w	r9, #0
 8009d4c:	1cb1      	adds	r1, r6, #2
 8009d4e:	e7d5      	b.n	8009cfc <__gethex+0xe8>
 8009d50:	f04f 0901 	mov.w	r9, #1
 8009d54:	e7fa      	b.n	8009d4c <__gethex+0x138>
 8009d56:	230a      	movs	r3, #10
 8009d58:	fb03 0202 	mla	r2, r3, r2, r0
 8009d5c:	3a10      	subs	r2, #16
 8009d5e:	e7d6      	b.n	8009d0e <__gethex+0xfa>
 8009d60:	4631      	mov	r1, r6
 8009d62:	e7e1      	b.n	8009d28 <__gethex+0x114>
 8009d64:	4621      	mov	r1, r4
 8009d66:	1bf3      	subs	r3, r6, r7
 8009d68:	3b01      	subs	r3, #1
 8009d6a:	2b07      	cmp	r3, #7
 8009d6c:	dc0a      	bgt.n	8009d84 <__gethex+0x170>
 8009d6e:	9802      	ldr	r0, [sp, #8]
 8009d70:	f000 fa7e 	bl	800a270 <_Balloc>
 8009d74:	4604      	mov	r4, r0
 8009d76:	b940      	cbnz	r0, 8009d8a <__gethex+0x176>
 8009d78:	4602      	mov	r2, r0
 8009d7a:	21de      	movs	r1, #222	; 0xde
 8009d7c:	4b5b      	ldr	r3, [pc, #364]	; (8009eec <__gethex+0x2d8>)
 8009d7e:	485c      	ldr	r0, [pc, #368]	; (8009ef0 <__gethex+0x2dc>)
 8009d80:	f001 f8c6 	bl	800af10 <__assert_func>
 8009d84:	3101      	adds	r1, #1
 8009d86:	105b      	asrs	r3, r3, #1
 8009d88:	e7ef      	b.n	8009d6a <__gethex+0x156>
 8009d8a:	f04f 0b00 	mov.w	fp, #0
 8009d8e:	f100 0914 	add.w	r9, r0, #20
 8009d92:	f1ca 0301 	rsb	r3, sl, #1
 8009d96:	f8cd 9010 	str.w	r9, [sp, #16]
 8009d9a:	f8cd b004 	str.w	fp, [sp, #4]
 8009d9e:	9308      	str	r3, [sp, #32]
 8009da0:	42b7      	cmp	r7, r6
 8009da2:	d33f      	bcc.n	8009e24 <__gethex+0x210>
 8009da4:	9f04      	ldr	r7, [sp, #16]
 8009da6:	9b01      	ldr	r3, [sp, #4]
 8009da8:	f847 3b04 	str.w	r3, [r7], #4
 8009dac:	eba7 0709 	sub.w	r7, r7, r9
 8009db0:	10bf      	asrs	r7, r7, #2
 8009db2:	6127      	str	r7, [r4, #16]
 8009db4:	4618      	mov	r0, r3
 8009db6:	f000 fb4d 	bl	800a454 <__hi0bits>
 8009dba:	017f      	lsls	r7, r7, #5
 8009dbc:	f8d8 6000 	ldr.w	r6, [r8]
 8009dc0:	1a3f      	subs	r7, r7, r0
 8009dc2:	42b7      	cmp	r7, r6
 8009dc4:	dd62      	ble.n	8009e8c <__gethex+0x278>
 8009dc6:	1bbf      	subs	r7, r7, r6
 8009dc8:	4639      	mov	r1, r7
 8009dca:	4620      	mov	r0, r4
 8009dcc:	f000 fee7 	bl	800ab9e <__any_on>
 8009dd0:	4682      	mov	sl, r0
 8009dd2:	b1a8      	cbz	r0, 8009e00 <__gethex+0x1ec>
 8009dd4:	f04f 0a01 	mov.w	sl, #1
 8009dd8:	1e7b      	subs	r3, r7, #1
 8009dda:	1159      	asrs	r1, r3, #5
 8009ddc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009de0:	f003 021f 	and.w	r2, r3, #31
 8009de4:	fa0a f202 	lsl.w	r2, sl, r2
 8009de8:	420a      	tst	r2, r1
 8009dea:	d009      	beq.n	8009e00 <__gethex+0x1ec>
 8009dec:	4553      	cmp	r3, sl
 8009dee:	dd05      	ble.n	8009dfc <__gethex+0x1e8>
 8009df0:	4620      	mov	r0, r4
 8009df2:	1eb9      	subs	r1, r7, #2
 8009df4:	f000 fed3 	bl	800ab9e <__any_on>
 8009df8:	2800      	cmp	r0, #0
 8009dfa:	d144      	bne.n	8009e86 <__gethex+0x272>
 8009dfc:	f04f 0a02 	mov.w	sl, #2
 8009e00:	4639      	mov	r1, r7
 8009e02:	4620      	mov	r0, r4
 8009e04:	f7ff fe9e 	bl	8009b44 <rshift>
 8009e08:	443d      	add	r5, r7
 8009e0a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009e0e:	42ab      	cmp	r3, r5
 8009e10:	da4a      	bge.n	8009ea8 <__gethex+0x294>
 8009e12:	4621      	mov	r1, r4
 8009e14:	9802      	ldr	r0, [sp, #8]
 8009e16:	f000 fa6b 	bl	800a2f0 <_Bfree>
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009e1e:	27a3      	movs	r7, #163	; 0xa3
 8009e20:	6013      	str	r3, [r2, #0]
 8009e22:	e789      	b.n	8009d38 <__gethex+0x124>
 8009e24:	1e73      	subs	r3, r6, #1
 8009e26:	9a06      	ldr	r2, [sp, #24]
 8009e28:	9307      	str	r3, [sp, #28]
 8009e2a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009e2e:	4293      	cmp	r3, r2
 8009e30:	d019      	beq.n	8009e66 <__gethex+0x252>
 8009e32:	f1bb 0f20 	cmp.w	fp, #32
 8009e36:	d107      	bne.n	8009e48 <__gethex+0x234>
 8009e38:	9b04      	ldr	r3, [sp, #16]
 8009e3a:	9a01      	ldr	r2, [sp, #4]
 8009e3c:	f843 2b04 	str.w	r2, [r3], #4
 8009e40:	9304      	str	r3, [sp, #16]
 8009e42:	2300      	movs	r3, #0
 8009e44:	469b      	mov	fp, r3
 8009e46:	9301      	str	r3, [sp, #4]
 8009e48:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009e4c:	f7ff fecd 	bl	8009bea <__hexdig_fun>
 8009e50:	9b01      	ldr	r3, [sp, #4]
 8009e52:	f000 000f 	and.w	r0, r0, #15
 8009e56:	fa00 f00b 	lsl.w	r0, r0, fp
 8009e5a:	4303      	orrs	r3, r0
 8009e5c:	9301      	str	r3, [sp, #4]
 8009e5e:	f10b 0b04 	add.w	fp, fp, #4
 8009e62:	9b07      	ldr	r3, [sp, #28]
 8009e64:	e00d      	b.n	8009e82 <__gethex+0x26e>
 8009e66:	9a08      	ldr	r2, [sp, #32]
 8009e68:	1e73      	subs	r3, r6, #1
 8009e6a:	4413      	add	r3, r2
 8009e6c:	42bb      	cmp	r3, r7
 8009e6e:	d3e0      	bcc.n	8009e32 <__gethex+0x21e>
 8009e70:	4618      	mov	r0, r3
 8009e72:	4652      	mov	r2, sl
 8009e74:	9903      	ldr	r1, [sp, #12]
 8009e76:	9309      	str	r3, [sp, #36]	; 0x24
 8009e78:	f001 f828 	bl	800aecc <strncmp>
 8009e7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e7e:	2800      	cmp	r0, #0
 8009e80:	d1d7      	bne.n	8009e32 <__gethex+0x21e>
 8009e82:	461e      	mov	r6, r3
 8009e84:	e78c      	b.n	8009da0 <__gethex+0x18c>
 8009e86:	f04f 0a03 	mov.w	sl, #3
 8009e8a:	e7b9      	b.n	8009e00 <__gethex+0x1ec>
 8009e8c:	da09      	bge.n	8009ea2 <__gethex+0x28e>
 8009e8e:	1bf7      	subs	r7, r6, r7
 8009e90:	4621      	mov	r1, r4
 8009e92:	463a      	mov	r2, r7
 8009e94:	9802      	ldr	r0, [sp, #8]
 8009e96:	f000 fc43 	bl	800a720 <__lshift>
 8009e9a:	4604      	mov	r4, r0
 8009e9c:	1bed      	subs	r5, r5, r7
 8009e9e:	f100 0914 	add.w	r9, r0, #20
 8009ea2:	f04f 0a00 	mov.w	sl, #0
 8009ea6:	e7b0      	b.n	8009e0a <__gethex+0x1f6>
 8009ea8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009eac:	42a8      	cmp	r0, r5
 8009eae:	dd72      	ble.n	8009f96 <__gethex+0x382>
 8009eb0:	1b45      	subs	r5, r0, r5
 8009eb2:	42ae      	cmp	r6, r5
 8009eb4:	dc35      	bgt.n	8009f22 <__gethex+0x30e>
 8009eb6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009eba:	2b02      	cmp	r3, #2
 8009ebc:	d029      	beq.n	8009f12 <__gethex+0x2fe>
 8009ebe:	2b03      	cmp	r3, #3
 8009ec0:	d02b      	beq.n	8009f1a <__gethex+0x306>
 8009ec2:	2b01      	cmp	r3, #1
 8009ec4:	d11c      	bne.n	8009f00 <__gethex+0x2ec>
 8009ec6:	42ae      	cmp	r6, r5
 8009ec8:	d11a      	bne.n	8009f00 <__gethex+0x2ec>
 8009eca:	2e01      	cmp	r6, #1
 8009ecc:	d112      	bne.n	8009ef4 <__gethex+0x2e0>
 8009ece:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009ed2:	9a05      	ldr	r2, [sp, #20]
 8009ed4:	2762      	movs	r7, #98	; 0x62
 8009ed6:	6013      	str	r3, [r2, #0]
 8009ed8:	2301      	movs	r3, #1
 8009eda:	6123      	str	r3, [r4, #16]
 8009edc:	f8c9 3000 	str.w	r3, [r9]
 8009ee0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009ee2:	601c      	str	r4, [r3, #0]
 8009ee4:	e728      	b.n	8009d38 <__gethex+0x124>
 8009ee6:	bf00      	nop
 8009ee8:	0800be88 	.word	0x0800be88
 8009eec:	0800be10 	.word	0x0800be10
 8009ef0:	0800be21 	.word	0x0800be21
 8009ef4:	4620      	mov	r0, r4
 8009ef6:	1e71      	subs	r1, r6, #1
 8009ef8:	f000 fe51 	bl	800ab9e <__any_on>
 8009efc:	2800      	cmp	r0, #0
 8009efe:	d1e6      	bne.n	8009ece <__gethex+0x2ba>
 8009f00:	4621      	mov	r1, r4
 8009f02:	9802      	ldr	r0, [sp, #8]
 8009f04:	f000 f9f4 	bl	800a2f0 <_Bfree>
 8009f08:	2300      	movs	r3, #0
 8009f0a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009f0c:	2750      	movs	r7, #80	; 0x50
 8009f0e:	6013      	str	r3, [r2, #0]
 8009f10:	e712      	b.n	8009d38 <__gethex+0x124>
 8009f12:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d1f3      	bne.n	8009f00 <__gethex+0x2ec>
 8009f18:	e7d9      	b.n	8009ece <__gethex+0x2ba>
 8009f1a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d1d6      	bne.n	8009ece <__gethex+0x2ba>
 8009f20:	e7ee      	b.n	8009f00 <__gethex+0x2ec>
 8009f22:	1e6f      	subs	r7, r5, #1
 8009f24:	f1ba 0f00 	cmp.w	sl, #0
 8009f28:	d132      	bne.n	8009f90 <__gethex+0x37c>
 8009f2a:	b127      	cbz	r7, 8009f36 <__gethex+0x322>
 8009f2c:	4639      	mov	r1, r7
 8009f2e:	4620      	mov	r0, r4
 8009f30:	f000 fe35 	bl	800ab9e <__any_on>
 8009f34:	4682      	mov	sl, r0
 8009f36:	2101      	movs	r1, #1
 8009f38:	117b      	asrs	r3, r7, #5
 8009f3a:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009f3e:	f007 071f 	and.w	r7, r7, #31
 8009f42:	fa01 f707 	lsl.w	r7, r1, r7
 8009f46:	421f      	tst	r7, r3
 8009f48:	f04f 0702 	mov.w	r7, #2
 8009f4c:	4629      	mov	r1, r5
 8009f4e:	4620      	mov	r0, r4
 8009f50:	bf18      	it	ne
 8009f52:	f04a 0a02 	orrne.w	sl, sl, #2
 8009f56:	1b76      	subs	r6, r6, r5
 8009f58:	f7ff fdf4 	bl	8009b44 <rshift>
 8009f5c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009f60:	f1ba 0f00 	cmp.w	sl, #0
 8009f64:	d048      	beq.n	8009ff8 <__gethex+0x3e4>
 8009f66:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009f6a:	2b02      	cmp	r3, #2
 8009f6c:	d015      	beq.n	8009f9a <__gethex+0x386>
 8009f6e:	2b03      	cmp	r3, #3
 8009f70:	d017      	beq.n	8009fa2 <__gethex+0x38e>
 8009f72:	2b01      	cmp	r3, #1
 8009f74:	d109      	bne.n	8009f8a <__gethex+0x376>
 8009f76:	f01a 0f02 	tst.w	sl, #2
 8009f7a:	d006      	beq.n	8009f8a <__gethex+0x376>
 8009f7c:	f8d9 0000 	ldr.w	r0, [r9]
 8009f80:	ea4a 0a00 	orr.w	sl, sl, r0
 8009f84:	f01a 0f01 	tst.w	sl, #1
 8009f88:	d10e      	bne.n	8009fa8 <__gethex+0x394>
 8009f8a:	f047 0710 	orr.w	r7, r7, #16
 8009f8e:	e033      	b.n	8009ff8 <__gethex+0x3e4>
 8009f90:	f04f 0a01 	mov.w	sl, #1
 8009f94:	e7cf      	b.n	8009f36 <__gethex+0x322>
 8009f96:	2701      	movs	r7, #1
 8009f98:	e7e2      	b.n	8009f60 <__gethex+0x34c>
 8009f9a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f9c:	f1c3 0301 	rsb	r3, r3, #1
 8009fa0:	9315      	str	r3, [sp, #84]	; 0x54
 8009fa2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d0f0      	beq.n	8009f8a <__gethex+0x376>
 8009fa8:	f04f 0c00 	mov.w	ip, #0
 8009fac:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009fb0:	f104 0314 	add.w	r3, r4, #20
 8009fb4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009fb8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fc2:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009fc6:	d01c      	beq.n	800a002 <__gethex+0x3ee>
 8009fc8:	3201      	adds	r2, #1
 8009fca:	6002      	str	r2, [r0, #0]
 8009fcc:	2f02      	cmp	r7, #2
 8009fce:	f104 0314 	add.w	r3, r4, #20
 8009fd2:	d13d      	bne.n	800a050 <__gethex+0x43c>
 8009fd4:	f8d8 2000 	ldr.w	r2, [r8]
 8009fd8:	3a01      	subs	r2, #1
 8009fda:	42b2      	cmp	r2, r6
 8009fdc:	d10a      	bne.n	8009ff4 <__gethex+0x3e0>
 8009fde:	2201      	movs	r2, #1
 8009fe0:	1171      	asrs	r1, r6, #5
 8009fe2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009fe6:	f006 061f 	and.w	r6, r6, #31
 8009fea:	fa02 f606 	lsl.w	r6, r2, r6
 8009fee:	421e      	tst	r6, r3
 8009ff0:	bf18      	it	ne
 8009ff2:	4617      	movne	r7, r2
 8009ff4:	f047 0720 	orr.w	r7, r7, #32
 8009ff8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009ffa:	601c      	str	r4, [r3, #0]
 8009ffc:	9b05      	ldr	r3, [sp, #20]
 8009ffe:	601d      	str	r5, [r3, #0]
 800a000:	e69a      	b.n	8009d38 <__gethex+0x124>
 800a002:	4299      	cmp	r1, r3
 800a004:	f843 cc04 	str.w	ip, [r3, #-4]
 800a008:	d8d8      	bhi.n	8009fbc <__gethex+0x3a8>
 800a00a:	68a3      	ldr	r3, [r4, #8]
 800a00c:	459b      	cmp	fp, r3
 800a00e:	db17      	blt.n	800a040 <__gethex+0x42c>
 800a010:	6861      	ldr	r1, [r4, #4]
 800a012:	9802      	ldr	r0, [sp, #8]
 800a014:	3101      	adds	r1, #1
 800a016:	f000 f92b 	bl	800a270 <_Balloc>
 800a01a:	4681      	mov	r9, r0
 800a01c:	b918      	cbnz	r0, 800a026 <__gethex+0x412>
 800a01e:	4602      	mov	r2, r0
 800a020:	2184      	movs	r1, #132	; 0x84
 800a022:	4b19      	ldr	r3, [pc, #100]	; (800a088 <__gethex+0x474>)
 800a024:	e6ab      	b.n	8009d7e <__gethex+0x16a>
 800a026:	6922      	ldr	r2, [r4, #16]
 800a028:	f104 010c 	add.w	r1, r4, #12
 800a02c:	3202      	adds	r2, #2
 800a02e:	0092      	lsls	r2, r2, #2
 800a030:	300c      	adds	r0, #12
 800a032:	f7fd f8e9 	bl	8007208 <memcpy>
 800a036:	4621      	mov	r1, r4
 800a038:	9802      	ldr	r0, [sp, #8]
 800a03a:	f000 f959 	bl	800a2f0 <_Bfree>
 800a03e:	464c      	mov	r4, r9
 800a040:	6923      	ldr	r3, [r4, #16]
 800a042:	1c5a      	adds	r2, r3, #1
 800a044:	6122      	str	r2, [r4, #16]
 800a046:	2201      	movs	r2, #1
 800a048:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a04c:	615a      	str	r2, [r3, #20]
 800a04e:	e7bd      	b.n	8009fcc <__gethex+0x3b8>
 800a050:	6922      	ldr	r2, [r4, #16]
 800a052:	455a      	cmp	r2, fp
 800a054:	dd0b      	ble.n	800a06e <__gethex+0x45a>
 800a056:	2101      	movs	r1, #1
 800a058:	4620      	mov	r0, r4
 800a05a:	f7ff fd73 	bl	8009b44 <rshift>
 800a05e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a062:	3501      	adds	r5, #1
 800a064:	42ab      	cmp	r3, r5
 800a066:	f6ff aed4 	blt.w	8009e12 <__gethex+0x1fe>
 800a06a:	2701      	movs	r7, #1
 800a06c:	e7c2      	b.n	8009ff4 <__gethex+0x3e0>
 800a06e:	f016 061f 	ands.w	r6, r6, #31
 800a072:	d0fa      	beq.n	800a06a <__gethex+0x456>
 800a074:	4453      	add	r3, sl
 800a076:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a07a:	f000 f9eb 	bl	800a454 <__hi0bits>
 800a07e:	f1c6 0620 	rsb	r6, r6, #32
 800a082:	42b0      	cmp	r0, r6
 800a084:	dbe7      	blt.n	800a056 <__gethex+0x442>
 800a086:	e7f0      	b.n	800a06a <__gethex+0x456>
 800a088:	0800be10 	.word	0x0800be10

0800a08c <L_shift>:
 800a08c:	f1c2 0208 	rsb	r2, r2, #8
 800a090:	0092      	lsls	r2, r2, #2
 800a092:	b570      	push	{r4, r5, r6, lr}
 800a094:	f1c2 0620 	rsb	r6, r2, #32
 800a098:	6843      	ldr	r3, [r0, #4]
 800a09a:	6804      	ldr	r4, [r0, #0]
 800a09c:	fa03 f506 	lsl.w	r5, r3, r6
 800a0a0:	432c      	orrs	r4, r5
 800a0a2:	40d3      	lsrs	r3, r2
 800a0a4:	6004      	str	r4, [r0, #0]
 800a0a6:	f840 3f04 	str.w	r3, [r0, #4]!
 800a0aa:	4288      	cmp	r0, r1
 800a0ac:	d3f4      	bcc.n	800a098 <L_shift+0xc>
 800a0ae:	bd70      	pop	{r4, r5, r6, pc}

0800a0b0 <__match>:
 800a0b0:	b530      	push	{r4, r5, lr}
 800a0b2:	6803      	ldr	r3, [r0, #0]
 800a0b4:	3301      	adds	r3, #1
 800a0b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a0ba:	b914      	cbnz	r4, 800a0c2 <__match+0x12>
 800a0bc:	6003      	str	r3, [r0, #0]
 800a0be:	2001      	movs	r0, #1
 800a0c0:	bd30      	pop	{r4, r5, pc}
 800a0c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a0c6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a0ca:	2d19      	cmp	r5, #25
 800a0cc:	bf98      	it	ls
 800a0ce:	3220      	addls	r2, #32
 800a0d0:	42a2      	cmp	r2, r4
 800a0d2:	d0f0      	beq.n	800a0b6 <__match+0x6>
 800a0d4:	2000      	movs	r0, #0
 800a0d6:	e7f3      	b.n	800a0c0 <__match+0x10>

0800a0d8 <__hexnan>:
 800a0d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0dc:	2500      	movs	r5, #0
 800a0de:	680b      	ldr	r3, [r1, #0]
 800a0e0:	4682      	mov	sl, r0
 800a0e2:	115e      	asrs	r6, r3, #5
 800a0e4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a0e8:	f013 031f 	ands.w	r3, r3, #31
 800a0ec:	bf18      	it	ne
 800a0ee:	3604      	addne	r6, #4
 800a0f0:	1f37      	subs	r7, r6, #4
 800a0f2:	46b9      	mov	r9, r7
 800a0f4:	463c      	mov	r4, r7
 800a0f6:	46ab      	mov	fp, r5
 800a0f8:	b087      	sub	sp, #28
 800a0fa:	4690      	mov	r8, r2
 800a0fc:	6802      	ldr	r2, [r0, #0]
 800a0fe:	9301      	str	r3, [sp, #4]
 800a100:	f846 5c04 	str.w	r5, [r6, #-4]
 800a104:	9502      	str	r5, [sp, #8]
 800a106:	7851      	ldrb	r1, [r2, #1]
 800a108:	1c53      	adds	r3, r2, #1
 800a10a:	9303      	str	r3, [sp, #12]
 800a10c:	b341      	cbz	r1, 800a160 <__hexnan+0x88>
 800a10e:	4608      	mov	r0, r1
 800a110:	9205      	str	r2, [sp, #20]
 800a112:	9104      	str	r1, [sp, #16]
 800a114:	f7ff fd69 	bl	8009bea <__hexdig_fun>
 800a118:	2800      	cmp	r0, #0
 800a11a:	d14f      	bne.n	800a1bc <__hexnan+0xe4>
 800a11c:	9904      	ldr	r1, [sp, #16]
 800a11e:	9a05      	ldr	r2, [sp, #20]
 800a120:	2920      	cmp	r1, #32
 800a122:	d818      	bhi.n	800a156 <__hexnan+0x7e>
 800a124:	9b02      	ldr	r3, [sp, #8]
 800a126:	459b      	cmp	fp, r3
 800a128:	dd13      	ble.n	800a152 <__hexnan+0x7a>
 800a12a:	454c      	cmp	r4, r9
 800a12c:	d206      	bcs.n	800a13c <__hexnan+0x64>
 800a12e:	2d07      	cmp	r5, #7
 800a130:	dc04      	bgt.n	800a13c <__hexnan+0x64>
 800a132:	462a      	mov	r2, r5
 800a134:	4649      	mov	r1, r9
 800a136:	4620      	mov	r0, r4
 800a138:	f7ff ffa8 	bl	800a08c <L_shift>
 800a13c:	4544      	cmp	r4, r8
 800a13e:	d950      	bls.n	800a1e2 <__hexnan+0x10a>
 800a140:	2300      	movs	r3, #0
 800a142:	f1a4 0904 	sub.w	r9, r4, #4
 800a146:	f844 3c04 	str.w	r3, [r4, #-4]
 800a14a:	461d      	mov	r5, r3
 800a14c:	464c      	mov	r4, r9
 800a14e:	f8cd b008 	str.w	fp, [sp, #8]
 800a152:	9a03      	ldr	r2, [sp, #12]
 800a154:	e7d7      	b.n	800a106 <__hexnan+0x2e>
 800a156:	2929      	cmp	r1, #41	; 0x29
 800a158:	d156      	bne.n	800a208 <__hexnan+0x130>
 800a15a:	3202      	adds	r2, #2
 800a15c:	f8ca 2000 	str.w	r2, [sl]
 800a160:	f1bb 0f00 	cmp.w	fp, #0
 800a164:	d050      	beq.n	800a208 <__hexnan+0x130>
 800a166:	454c      	cmp	r4, r9
 800a168:	d206      	bcs.n	800a178 <__hexnan+0xa0>
 800a16a:	2d07      	cmp	r5, #7
 800a16c:	dc04      	bgt.n	800a178 <__hexnan+0xa0>
 800a16e:	462a      	mov	r2, r5
 800a170:	4649      	mov	r1, r9
 800a172:	4620      	mov	r0, r4
 800a174:	f7ff ff8a 	bl	800a08c <L_shift>
 800a178:	4544      	cmp	r4, r8
 800a17a:	d934      	bls.n	800a1e6 <__hexnan+0x10e>
 800a17c:	4623      	mov	r3, r4
 800a17e:	f1a8 0204 	sub.w	r2, r8, #4
 800a182:	f853 1b04 	ldr.w	r1, [r3], #4
 800a186:	429f      	cmp	r7, r3
 800a188:	f842 1f04 	str.w	r1, [r2, #4]!
 800a18c:	d2f9      	bcs.n	800a182 <__hexnan+0xaa>
 800a18e:	1b3b      	subs	r3, r7, r4
 800a190:	f023 0303 	bic.w	r3, r3, #3
 800a194:	3304      	adds	r3, #4
 800a196:	3401      	adds	r4, #1
 800a198:	3e03      	subs	r6, #3
 800a19a:	42b4      	cmp	r4, r6
 800a19c:	bf88      	it	hi
 800a19e:	2304      	movhi	r3, #4
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	4443      	add	r3, r8
 800a1a4:	f843 2b04 	str.w	r2, [r3], #4
 800a1a8:	429f      	cmp	r7, r3
 800a1aa:	d2fb      	bcs.n	800a1a4 <__hexnan+0xcc>
 800a1ac:	683b      	ldr	r3, [r7, #0]
 800a1ae:	b91b      	cbnz	r3, 800a1b8 <__hexnan+0xe0>
 800a1b0:	4547      	cmp	r7, r8
 800a1b2:	d127      	bne.n	800a204 <__hexnan+0x12c>
 800a1b4:	2301      	movs	r3, #1
 800a1b6:	603b      	str	r3, [r7, #0]
 800a1b8:	2005      	movs	r0, #5
 800a1ba:	e026      	b.n	800a20a <__hexnan+0x132>
 800a1bc:	3501      	adds	r5, #1
 800a1be:	2d08      	cmp	r5, #8
 800a1c0:	f10b 0b01 	add.w	fp, fp, #1
 800a1c4:	dd06      	ble.n	800a1d4 <__hexnan+0xfc>
 800a1c6:	4544      	cmp	r4, r8
 800a1c8:	d9c3      	bls.n	800a152 <__hexnan+0x7a>
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	2501      	movs	r5, #1
 800a1ce:	f844 3c04 	str.w	r3, [r4, #-4]
 800a1d2:	3c04      	subs	r4, #4
 800a1d4:	6822      	ldr	r2, [r4, #0]
 800a1d6:	f000 000f 	and.w	r0, r0, #15
 800a1da:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800a1de:	6022      	str	r2, [r4, #0]
 800a1e0:	e7b7      	b.n	800a152 <__hexnan+0x7a>
 800a1e2:	2508      	movs	r5, #8
 800a1e4:	e7b5      	b.n	800a152 <__hexnan+0x7a>
 800a1e6:	9b01      	ldr	r3, [sp, #4]
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d0df      	beq.n	800a1ac <__hexnan+0xd4>
 800a1ec:	f04f 32ff 	mov.w	r2, #4294967295
 800a1f0:	f1c3 0320 	rsb	r3, r3, #32
 800a1f4:	fa22 f303 	lsr.w	r3, r2, r3
 800a1f8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a1fc:	401a      	ands	r2, r3
 800a1fe:	f846 2c04 	str.w	r2, [r6, #-4]
 800a202:	e7d3      	b.n	800a1ac <__hexnan+0xd4>
 800a204:	3f04      	subs	r7, #4
 800a206:	e7d1      	b.n	800a1ac <__hexnan+0xd4>
 800a208:	2004      	movs	r0, #4
 800a20a:	b007      	add	sp, #28
 800a20c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a210 <_localeconv_r>:
 800a210:	4800      	ldr	r0, [pc, #0]	; (800a214 <_localeconv_r+0x4>)
 800a212:	4770      	bx	lr
 800a214:	20000180 	.word	0x20000180

0800a218 <__ascii_mbtowc>:
 800a218:	b082      	sub	sp, #8
 800a21a:	b901      	cbnz	r1, 800a21e <__ascii_mbtowc+0x6>
 800a21c:	a901      	add	r1, sp, #4
 800a21e:	b142      	cbz	r2, 800a232 <__ascii_mbtowc+0x1a>
 800a220:	b14b      	cbz	r3, 800a236 <__ascii_mbtowc+0x1e>
 800a222:	7813      	ldrb	r3, [r2, #0]
 800a224:	600b      	str	r3, [r1, #0]
 800a226:	7812      	ldrb	r2, [r2, #0]
 800a228:	1e10      	subs	r0, r2, #0
 800a22a:	bf18      	it	ne
 800a22c:	2001      	movne	r0, #1
 800a22e:	b002      	add	sp, #8
 800a230:	4770      	bx	lr
 800a232:	4610      	mov	r0, r2
 800a234:	e7fb      	b.n	800a22e <__ascii_mbtowc+0x16>
 800a236:	f06f 0001 	mvn.w	r0, #1
 800a23a:	e7f8      	b.n	800a22e <__ascii_mbtowc+0x16>

0800a23c <memchr>:
 800a23c:	4603      	mov	r3, r0
 800a23e:	b510      	push	{r4, lr}
 800a240:	b2c9      	uxtb	r1, r1
 800a242:	4402      	add	r2, r0
 800a244:	4293      	cmp	r3, r2
 800a246:	4618      	mov	r0, r3
 800a248:	d101      	bne.n	800a24e <memchr+0x12>
 800a24a:	2000      	movs	r0, #0
 800a24c:	e003      	b.n	800a256 <memchr+0x1a>
 800a24e:	7804      	ldrb	r4, [r0, #0]
 800a250:	3301      	adds	r3, #1
 800a252:	428c      	cmp	r4, r1
 800a254:	d1f6      	bne.n	800a244 <memchr+0x8>
 800a256:	bd10      	pop	{r4, pc}

0800a258 <__malloc_lock>:
 800a258:	4801      	ldr	r0, [pc, #4]	; (800a260 <__malloc_lock+0x8>)
 800a25a:	f000 be8a 	b.w	800af72 <__retarget_lock_acquire_recursive>
 800a25e:	bf00      	nop
 800a260:	200010f0 	.word	0x200010f0

0800a264 <__malloc_unlock>:
 800a264:	4801      	ldr	r0, [pc, #4]	; (800a26c <__malloc_unlock+0x8>)
 800a266:	f000 be85 	b.w	800af74 <__retarget_lock_release_recursive>
 800a26a:	bf00      	nop
 800a26c:	200010f0 	.word	0x200010f0

0800a270 <_Balloc>:
 800a270:	b570      	push	{r4, r5, r6, lr}
 800a272:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a274:	4604      	mov	r4, r0
 800a276:	460d      	mov	r5, r1
 800a278:	b976      	cbnz	r6, 800a298 <_Balloc+0x28>
 800a27a:	2010      	movs	r0, #16
 800a27c:	f7fc ffb4 	bl	80071e8 <malloc>
 800a280:	4602      	mov	r2, r0
 800a282:	6260      	str	r0, [r4, #36]	; 0x24
 800a284:	b920      	cbnz	r0, 800a290 <_Balloc+0x20>
 800a286:	2166      	movs	r1, #102	; 0x66
 800a288:	4b17      	ldr	r3, [pc, #92]	; (800a2e8 <_Balloc+0x78>)
 800a28a:	4818      	ldr	r0, [pc, #96]	; (800a2ec <_Balloc+0x7c>)
 800a28c:	f000 fe40 	bl	800af10 <__assert_func>
 800a290:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a294:	6006      	str	r6, [r0, #0]
 800a296:	60c6      	str	r6, [r0, #12]
 800a298:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a29a:	68f3      	ldr	r3, [r6, #12]
 800a29c:	b183      	cbz	r3, 800a2c0 <_Balloc+0x50>
 800a29e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a2a0:	68db      	ldr	r3, [r3, #12]
 800a2a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a2a6:	b9b8      	cbnz	r0, 800a2d8 <_Balloc+0x68>
 800a2a8:	2101      	movs	r1, #1
 800a2aa:	fa01 f605 	lsl.w	r6, r1, r5
 800a2ae:	1d72      	adds	r2, r6, #5
 800a2b0:	4620      	mov	r0, r4
 800a2b2:	0092      	lsls	r2, r2, #2
 800a2b4:	f000 fc94 	bl	800abe0 <_calloc_r>
 800a2b8:	b160      	cbz	r0, 800a2d4 <_Balloc+0x64>
 800a2ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a2be:	e00e      	b.n	800a2de <_Balloc+0x6e>
 800a2c0:	2221      	movs	r2, #33	; 0x21
 800a2c2:	2104      	movs	r1, #4
 800a2c4:	4620      	mov	r0, r4
 800a2c6:	f000 fc8b 	bl	800abe0 <_calloc_r>
 800a2ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a2cc:	60f0      	str	r0, [r6, #12]
 800a2ce:	68db      	ldr	r3, [r3, #12]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d1e4      	bne.n	800a29e <_Balloc+0x2e>
 800a2d4:	2000      	movs	r0, #0
 800a2d6:	bd70      	pop	{r4, r5, r6, pc}
 800a2d8:	6802      	ldr	r2, [r0, #0]
 800a2da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a2de:	2300      	movs	r3, #0
 800a2e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a2e4:	e7f7      	b.n	800a2d6 <_Balloc+0x66>
 800a2e6:	bf00      	nop
 800a2e8:	0800bd9e 	.word	0x0800bd9e
 800a2ec:	0800be9c 	.word	0x0800be9c

0800a2f0 <_Bfree>:
 800a2f0:	b570      	push	{r4, r5, r6, lr}
 800a2f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a2f4:	4605      	mov	r5, r0
 800a2f6:	460c      	mov	r4, r1
 800a2f8:	b976      	cbnz	r6, 800a318 <_Bfree+0x28>
 800a2fa:	2010      	movs	r0, #16
 800a2fc:	f7fc ff74 	bl	80071e8 <malloc>
 800a300:	4602      	mov	r2, r0
 800a302:	6268      	str	r0, [r5, #36]	; 0x24
 800a304:	b920      	cbnz	r0, 800a310 <_Bfree+0x20>
 800a306:	218a      	movs	r1, #138	; 0x8a
 800a308:	4b08      	ldr	r3, [pc, #32]	; (800a32c <_Bfree+0x3c>)
 800a30a:	4809      	ldr	r0, [pc, #36]	; (800a330 <_Bfree+0x40>)
 800a30c:	f000 fe00 	bl	800af10 <__assert_func>
 800a310:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a314:	6006      	str	r6, [r0, #0]
 800a316:	60c6      	str	r6, [r0, #12]
 800a318:	b13c      	cbz	r4, 800a32a <_Bfree+0x3a>
 800a31a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a31c:	6862      	ldr	r2, [r4, #4]
 800a31e:	68db      	ldr	r3, [r3, #12]
 800a320:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a324:	6021      	str	r1, [r4, #0]
 800a326:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a32a:	bd70      	pop	{r4, r5, r6, pc}
 800a32c:	0800bd9e 	.word	0x0800bd9e
 800a330:	0800be9c 	.word	0x0800be9c

0800a334 <__multadd>:
 800a334:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a338:	4607      	mov	r7, r0
 800a33a:	460c      	mov	r4, r1
 800a33c:	461e      	mov	r6, r3
 800a33e:	2000      	movs	r0, #0
 800a340:	690d      	ldr	r5, [r1, #16]
 800a342:	f101 0c14 	add.w	ip, r1, #20
 800a346:	f8dc 3000 	ldr.w	r3, [ip]
 800a34a:	3001      	adds	r0, #1
 800a34c:	b299      	uxth	r1, r3
 800a34e:	fb02 6101 	mla	r1, r2, r1, r6
 800a352:	0c1e      	lsrs	r6, r3, #16
 800a354:	0c0b      	lsrs	r3, r1, #16
 800a356:	fb02 3306 	mla	r3, r2, r6, r3
 800a35a:	b289      	uxth	r1, r1
 800a35c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a360:	4285      	cmp	r5, r0
 800a362:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a366:	f84c 1b04 	str.w	r1, [ip], #4
 800a36a:	dcec      	bgt.n	800a346 <__multadd+0x12>
 800a36c:	b30e      	cbz	r6, 800a3b2 <__multadd+0x7e>
 800a36e:	68a3      	ldr	r3, [r4, #8]
 800a370:	42ab      	cmp	r3, r5
 800a372:	dc19      	bgt.n	800a3a8 <__multadd+0x74>
 800a374:	6861      	ldr	r1, [r4, #4]
 800a376:	4638      	mov	r0, r7
 800a378:	3101      	adds	r1, #1
 800a37a:	f7ff ff79 	bl	800a270 <_Balloc>
 800a37e:	4680      	mov	r8, r0
 800a380:	b928      	cbnz	r0, 800a38e <__multadd+0x5a>
 800a382:	4602      	mov	r2, r0
 800a384:	21b5      	movs	r1, #181	; 0xb5
 800a386:	4b0c      	ldr	r3, [pc, #48]	; (800a3b8 <__multadd+0x84>)
 800a388:	480c      	ldr	r0, [pc, #48]	; (800a3bc <__multadd+0x88>)
 800a38a:	f000 fdc1 	bl	800af10 <__assert_func>
 800a38e:	6922      	ldr	r2, [r4, #16]
 800a390:	f104 010c 	add.w	r1, r4, #12
 800a394:	3202      	adds	r2, #2
 800a396:	0092      	lsls	r2, r2, #2
 800a398:	300c      	adds	r0, #12
 800a39a:	f7fc ff35 	bl	8007208 <memcpy>
 800a39e:	4621      	mov	r1, r4
 800a3a0:	4638      	mov	r0, r7
 800a3a2:	f7ff ffa5 	bl	800a2f0 <_Bfree>
 800a3a6:	4644      	mov	r4, r8
 800a3a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a3ac:	3501      	adds	r5, #1
 800a3ae:	615e      	str	r6, [r3, #20]
 800a3b0:	6125      	str	r5, [r4, #16]
 800a3b2:	4620      	mov	r0, r4
 800a3b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a3b8:	0800be10 	.word	0x0800be10
 800a3bc:	0800be9c 	.word	0x0800be9c

0800a3c0 <__s2b>:
 800a3c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3c4:	4615      	mov	r5, r2
 800a3c6:	2209      	movs	r2, #9
 800a3c8:	461f      	mov	r7, r3
 800a3ca:	3308      	adds	r3, #8
 800a3cc:	460c      	mov	r4, r1
 800a3ce:	fb93 f3f2 	sdiv	r3, r3, r2
 800a3d2:	4606      	mov	r6, r0
 800a3d4:	2201      	movs	r2, #1
 800a3d6:	2100      	movs	r1, #0
 800a3d8:	429a      	cmp	r2, r3
 800a3da:	db09      	blt.n	800a3f0 <__s2b+0x30>
 800a3dc:	4630      	mov	r0, r6
 800a3de:	f7ff ff47 	bl	800a270 <_Balloc>
 800a3e2:	b940      	cbnz	r0, 800a3f6 <__s2b+0x36>
 800a3e4:	4602      	mov	r2, r0
 800a3e6:	21ce      	movs	r1, #206	; 0xce
 800a3e8:	4b18      	ldr	r3, [pc, #96]	; (800a44c <__s2b+0x8c>)
 800a3ea:	4819      	ldr	r0, [pc, #100]	; (800a450 <__s2b+0x90>)
 800a3ec:	f000 fd90 	bl	800af10 <__assert_func>
 800a3f0:	0052      	lsls	r2, r2, #1
 800a3f2:	3101      	adds	r1, #1
 800a3f4:	e7f0      	b.n	800a3d8 <__s2b+0x18>
 800a3f6:	9b08      	ldr	r3, [sp, #32]
 800a3f8:	2d09      	cmp	r5, #9
 800a3fa:	6143      	str	r3, [r0, #20]
 800a3fc:	f04f 0301 	mov.w	r3, #1
 800a400:	6103      	str	r3, [r0, #16]
 800a402:	dd16      	ble.n	800a432 <__s2b+0x72>
 800a404:	f104 0909 	add.w	r9, r4, #9
 800a408:	46c8      	mov	r8, r9
 800a40a:	442c      	add	r4, r5
 800a40c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a410:	4601      	mov	r1, r0
 800a412:	220a      	movs	r2, #10
 800a414:	4630      	mov	r0, r6
 800a416:	3b30      	subs	r3, #48	; 0x30
 800a418:	f7ff ff8c 	bl	800a334 <__multadd>
 800a41c:	45a0      	cmp	r8, r4
 800a41e:	d1f5      	bne.n	800a40c <__s2b+0x4c>
 800a420:	f1a5 0408 	sub.w	r4, r5, #8
 800a424:	444c      	add	r4, r9
 800a426:	1b2d      	subs	r5, r5, r4
 800a428:	1963      	adds	r3, r4, r5
 800a42a:	42bb      	cmp	r3, r7
 800a42c:	db04      	blt.n	800a438 <__s2b+0x78>
 800a42e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a432:	2509      	movs	r5, #9
 800a434:	340a      	adds	r4, #10
 800a436:	e7f6      	b.n	800a426 <__s2b+0x66>
 800a438:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a43c:	4601      	mov	r1, r0
 800a43e:	220a      	movs	r2, #10
 800a440:	4630      	mov	r0, r6
 800a442:	3b30      	subs	r3, #48	; 0x30
 800a444:	f7ff ff76 	bl	800a334 <__multadd>
 800a448:	e7ee      	b.n	800a428 <__s2b+0x68>
 800a44a:	bf00      	nop
 800a44c:	0800be10 	.word	0x0800be10
 800a450:	0800be9c 	.word	0x0800be9c

0800a454 <__hi0bits>:
 800a454:	0c02      	lsrs	r2, r0, #16
 800a456:	0412      	lsls	r2, r2, #16
 800a458:	4603      	mov	r3, r0
 800a45a:	b9ca      	cbnz	r2, 800a490 <__hi0bits+0x3c>
 800a45c:	0403      	lsls	r3, r0, #16
 800a45e:	2010      	movs	r0, #16
 800a460:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a464:	bf04      	itt	eq
 800a466:	021b      	lsleq	r3, r3, #8
 800a468:	3008      	addeq	r0, #8
 800a46a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a46e:	bf04      	itt	eq
 800a470:	011b      	lsleq	r3, r3, #4
 800a472:	3004      	addeq	r0, #4
 800a474:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a478:	bf04      	itt	eq
 800a47a:	009b      	lsleq	r3, r3, #2
 800a47c:	3002      	addeq	r0, #2
 800a47e:	2b00      	cmp	r3, #0
 800a480:	db05      	blt.n	800a48e <__hi0bits+0x3a>
 800a482:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800a486:	f100 0001 	add.w	r0, r0, #1
 800a48a:	bf08      	it	eq
 800a48c:	2020      	moveq	r0, #32
 800a48e:	4770      	bx	lr
 800a490:	2000      	movs	r0, #0
 800a492:	e7e5      	b.n	800a460 <__hi0bits+0xc>

0800a494 <__lo0bits>:
 800a494:	6803      	ldr	r3, [r0, #0]
 800a496:	4602      	mov	r2, r0
 800a498:	f013 0007 	ands.w	r0, r3, #7
 800a49c:	d00b      	beq.n	800a4b6 <__lo0bits+0x22>
 800a49e:	07d9      	lsls	r1, r3, #31
 800a4a0:	d421      	bmi.n	800a4e6 <__lo0bits+0x52>
 800a4a2:	0798      	lsls	r0, r3, #30
 800a4a4:	bf49      	itett	mi
 800a4a6:	085b      	lsrmi	r3, r3, #1
 800a4a8:	089b      	lsrpl	r3, r3, #2
 800a4aa:	2001      	movmi	r0, #1
 800a4ac:	6013      	strmi	r3, [r2, #0]
 800a4ae:	bf5c      	itt	pl
 800a4b0:	2002      	movpl	r0, #2
 800a4b2:	6013      	strpl	r3, [r2, #0]
 800a4b4:	4770      	bx	lr
 800a4b6:	b299      	uxth	r1, r3
 800a4b8:	b909      	cbnz	r1, 800a4be <__lo0bits+0x2a>
 800a4ba:	2010      	movs	r0, #16
 800a4bc:	0c1b      	lsrs	r3, r3, #16
 800a4be:	b2d9      	uxtb	r1, r3
 800a4c0:	b909      	cbnz	r1, 800a4c6 <__lo0bits+0x32>
 800a4c2:	3008      	adds	r0, #8
 800a4c4:	0a1b      	lsrs	r3, r3, #8
 800a4c6:	0719      	lsls	r1, r3, #28
 800a4c8:	bf04      	itt	eq
 800a4ca:	091b      	lsreq	r3, r3, #4
 800a4cc:	3004      	addeq	r0, #4
 800a4ce:	0799      	lsls	r1, r3, #30
 800a4d0:	bf04      	itt	eq
 800a4d2:	089b      	lsreq	r3, r3, #2
 800a4d4:	3002      	addeq	r0, #2
 800a4d6:	07d9      	lsls	r1, r3, #31
 800a4d8:	d403      	bmi.n	800a4e2 <__lo0bits+0x4e>
 800a4da:	085b      	lsrs	r3, r3, #1
 800a4dc:	f100 0001 	add.w	r0, r0, #1
 800a4e0:	d003      	beq.n	800a4ea <__lo0bits+0x56>
 800a4e2:	6013      	str	r3, [r2, #0]
 800a4e4:	4770      	bx	lr
 800a4e6:	2000      	movs	r0, #0
 800a4e8:	4770      	bx	lr
 800a4ea:	2020      	movs	r0, #32
 800a4ec:	4770      	bx	lr
	...

0800a4f0 <__i2b>:
 800a4f0:	b510      	push	{r4, lr}
 800a4f2:	460c      	mov	r4, r1
 800a4f4:	2101      	movs	r1, #1
 800a4f6:	f7ff febb 	bl	800a270 <_Balloc>
 800a4fa:	4602      	mov	r2, r0
 800a4fc:	b928      	cbnz	r0, 800a50a <__i2b+0x1a>
 800a4fe:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a502:	4b04      	ldr	r3, [pc, #16]	; (800a514 <__i2b+0x24>)
 800a504:	4804      	ldr	r0, [pc, #16]	; (800a518 <__i2b+0x28>)
 800a506:	f000 fd03 	bl	800af10 <__assert_func>
 800a50a:	2301      	movs	r3, #1
 800a50c:	6144      	str	r4, [r0, #20]
 800a50e:	6103      	str	r3, [r0, #16]
 800a510:	bd10      	pop	{r4, pc}
 800a512:	bf00      	nop
 800a514:	0800be10 	.word	0x0800be10
 800a518:	0800be9c 	.word	0x0800be9c

0800a51c <__multiply>:
 800a51c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a520:	4691      	mov	r9, r2
 800a522:	690a      	ldr	r2, [r1, #16]
 800a524:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a528:	460c      	mov	r4, r1
 800a52a:	429a      	cmp	r2, r3
 800a52c:	bfbe      	ittt	lt
 800a52e:	460b      	movlt	r3, r1
 800a530:	464c      	movlt	r4, r9
 800a532:	4699      	movlt	r9, r3
 800a534:	6927      	ldr	r7, [r4, #16]
 800a536:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a53a:	68a3      	ldr	r3, [r4, #8]
 800a53c:	6861      	ldr	r1, [r4, #4]
 800a53e:	eb07 060a 	add.w	r6, r7, sl
 800a542:	42b3      	cmp	r3, r6
 800a544:	b085      	sub	sp, #20
 800a546:	bfb8      	it	lt
 800a548:	3101      	addlt	r1, #1
 800a54a:	f7ff fe91 	bl	800a270 <_Balloc>
 800a54e:	b930      	cbnz	r0, 800a55e <__multiply+0x42>
 800a550:	4602      	mov	r2, r0
 800a552:	f240 115d 	movw	r1, #349	; 0x15d
 800a556:	4b43      	ldr	r3, [pc, #268]	; (800a664 <__multiply+0x148>)
 800a558:	4843      	ldr	r0, [pc, #268]	; (800a668 <__multiply+0x14c>)
 800a55a:	f000 fcd9 	bl	800af10 <__assert_func>
 800a55e:	f100 0514 	add.w	r5, r0, #20
 800a562:	462b      	mov	r3, r5
 800a564:	2200      	movs	r2, #0
 800a566:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a56a:	4543      	cmp	r3, r8
 800a56c:	d321      	bcc.n	800a5b2 <__multiply+0x96>
 800a56e:	f104 0314 	add.w	r3, r4, #20
 800a572:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a576:	f109 0314 	add.w	r3, r9, #20
 800a57a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a57e:	9202      	str	r2, [sp, #8]
 800a580:	1b3a      	subs	r2, r7, r4
 800a582:	3a15      	subs	r2, #21
 800a584:	f022 0203 	bic.w	r2, r2, #3
 800a588:	3204      	adds	r2, #4
 800a58a:	f104 0115 	add.w	r1, r4, #21
 800a58e:	428f      	cmp	r7, r1
 800a590:	bf38      	it	cc
 800a592:	2204      	movcc	r2, #4
 800a594:	9201      	str	r2, [sp, #4]
 800a596:	9a02      	ldr	r2, [sp, #8]
 800a598:	9303      	str	r3, [sp, #12]
 800a59a:	429a      	cmp	r2, r3
 800a59c:	d80c      	bhi.n	800a5b8 <__multiply+0x9c>
 800a59e:	2e00      	cmp	r6, #0
 800a5a0:	dd03      	ble.n	800a5aa <__multiply+0x8e>
 800a5a2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d059      	beq.n	800a65e <__multiply+0x142>
 800a5aa:	6106      	str	r6, [r0, #16]
 800a5ac:	b005      	add	sp, #20
 800a5ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5b2:	f843 2b04 	str.w	r2, [r3], #4
 800a5b6:	e7d8      	b.n	800a56a <__multiply+0x4e>
 800a5b8:	f8b3 a000 	ldrh.w	sl, [r3]
 800a5bc:	f1ba 0f00 	cmp.w	sl, #0
 800a5c0:	d023      	beq.n	800a60a <__multiply+0xee>
 800a5c2:	46a9      	mov	r9, r5
 800a5c4:	f04f 0c00 	mov.w	ip, #0
 800a5c8:	f104 0e14 	add.w	lr, r4, #20
 800a5cc:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a5d0:	f8d9 1000 	ldr.w	r1, [r9]
 800a5d4:	fa1f fb82 	uxth.w	fp, r2
 800a5d8:	b289      	uxth	r1, r1
 800a5da:	fb0a 110b 	mla	r1, sl, fp, r1
 800a5de:	4461      	add	r1, ip
 800a5e0:	f8d9 c000 	ldr.w	ip, [r9]
 800a5e4:	0c12      	lsrs	r2, r2, #16
 800a5e6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800a5ea:	fb0a c202 	mla	r2, sl, r2, ip
 800a5ee:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a5f2:	b289      	uxth	r1, r1
 800a5f4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a5f8:	4577      	cmp	r7, lr
 800a5fa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a5fe:	f849 1b04 	str.w	r1, [r9], #4
 800a602:	d8e3      	bhi.n	800a5cc <__multiply+0xb0>
 800a604:	9a01      	ldr	r2, [sp, #4]
 800a606:	f845 c002 	str.w	ip, [r5, r2]
 800a60a:	9a03      	ldr	r2, [sp, #12]
 800a60c:	3304      	adds	r3, #4
 800a60e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a612:	f1b9 0f00 	cmp.w	r9, #0
 800a616:	d020      	beq.n	800a65a <__multiply+0x13e>
 800a618:	46ae      	mov	lr, r5
 800a61a:	f04f 0a00 	mov.w	sl, #0
 800a61e:	6829      	ldr	r1, [r5, #0]
 800a620:	f104 0c14 	add.w	ip, r4, #20
 800a624:	f8bc b000 	ldrh.w	fp, [ip]
 800a628:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a62c:	b289      	uxth	r1, r1
 800a62e:	fb09 220b 	mla	r2, r9, fp, r2
 800a632:	4492      	add	sl, r2
 800a634:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a638:	f84e 1b04 	str.w	r1, [lr], #4
 800a63c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a640:	f8be 1000 	ldrh.w	r1, [lr]
 800a644:	0c12      	lsrs	r2, r2, #16
 800a646:	fb09 1102 	mla	r1, r9, r2, r1
 800a64a:	4567      	cmp	r7, ip
 800a64c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a650:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a654:	d8e6      	bhi.n	800a624 <__multiply+0x108>
 800a656:	9a01      	ldr	r2, [sp, #4]
 800a658:	50a9      	str	r1, [r5, r2]
 800a65a:	3504      	adds	r5, #4
 800a65c:	e79b      	b.n	800a596 <__multiply+0x7a>
 800a65e:	3e01      	subs	r6, #1
 800a660:	e79d      	b.n	800a59e <__multiply+0x82>
 800a662:	bf00      	nop
 800a664:	0800be10 	.word	0x0800be10
 800a668:	0800be9c 	.word	0x0800be9c

0800a66c <__pow5mult>:
 800a66c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a670:	4615      	mov	r5, r2
 800a672:	f012 0203 	ands.w	r2, r2, #3
 800a676:	4606      	mov	r6, r0
 800a678:	460f      	mov	r7, r1
 800a67a:	d007      	beq.n	800a68c <__pow5mult+0x20>
 800a67c:	4c25      	ldr	r4, [pc, #148]	; (800a714 <__pow5mult+0xa8>)
 800a67e:	3a01      	subs	r2, #1
 800a680:	2300      	movs	r3, #0
 800a682:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a686:	f7ff fe55 	bl	800a334 <__multadd>
 800a68a:	4607      	mov	r7, r0
 800a68c:	10ad      	asrs	r5, r5, #2
 800a68e:	d03d      	beq.n	800a70c <__pow5mult+0xa0>
 800a690:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a692:	b97c      	cbnz	r4, 800a6b4 <__pow5mult+0x48>
 800a694:	2010      	movs	r0, #16
 800a696:	f7fc fda7 	bl	80071e8 <malloc>
 800a69a:	4602      	mov	r2, r0
 800a69c:	6270      	str	r0, [r6, #36]	; 0x24
 800a69e:	b928      	cbnz	r0, 800a6ac <__pow5mult+0x40>
 800a6a0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a6a4:	4b1c      	ldr	r3, [pc, #112]	; (800a718 <__pow5mult+0xac>)
 800a6a6:	481d      	ldr	r0, [pc, #116]	; (800a71c <__pow5mult+0xb0>)
 800a6a8:	f000 fc32 	bl	800af10 <__assert_func>
 800a6ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a6b0:	6004      	str	r4, [r0, #0]
 800a6b2:	60c4      	str	r4, [r0, #12]
 800a6b4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a6b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a6bc:	b94c      	cbnz	r4, 800a6d2 <__pow5mult+0x66>
 800a6be:	f240 2171 	movw	r1, #625	; 0x271
 800a6c2:	4630      	mov	r0, r6
 800a6c4:	f7ff ff14 	bl	800a4f0 <__i2b>
 800a6c8:	2300      	movs	r3, #0
 800a6ca:	4604      	mov	r4, r0
 800a6cc:	f8c8 0008 	str.w	r0, [r8, #8]
 800a6d0:	6003      	str	r3, [r0, #0]
 800a6d2:	f04f 0900 	mov.w	r9, #0
 800a6d6:	07eb      	lsls	r3, r5, #31
 800a6d8:	d50a      	bpl.n	800a6f0 <__pow5mult+0x84>
 800a6da:	4639      	mov	r1, r7
 800a6dc:	4622      	mov	r2, r4
 800a6de:	4630      	mov	r0, r6
 800a6e0:	f7ff ff1c 	bl	800a51c <__multiply>
 800a6e4:	4680      	mov	r8, r0
 800a6e6:	4639      	mov	r1, r7
 800a6e8:	4630      	mov	r0, r6
 800a6ea:	f7ff fe01 	bl	800a2f0 <_Bfree>
 800a6ee:	4647      	mov	r7, r8
 800a6f0:	106d      	asrs	r5, r5, #1
 800a6f2:	d00b      	beq.n	800a70c <__pow5mult+0xa0>
 800a6f4:	6820      	ldr	r0, [r4, #0]
 800a6f6:	b938      	cbnz	r0, 800a708 <__pow5mult+0x9c>
 800a6f8:	4622      	mov	r2, r4
 800a6fa:	4621      	mov	r1, r4
 800a6fc:	4630      	mov	r0, r6
 800a6fe:	f7ff ff0d 	bl	800a51c <__multiply>
 800a702:	6020      	str	r0, [r4, #0]
 800a704:	f8c0 9000 	str.w	r9, [r0]
 800a708:	4604      	mov	r4, r0
 800a70a:	e7e4      	b.n	800a6d6 <__pow5mult+0x6a>
 800a70c:	4638      	mov	r0, r7
 800a70e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a712:	bf00      	nop
 800a714:	0800bfe8 	.word	0x0800bfe8
 800a718:	0800bd9e 	.word	0x0800bd9e
 800a71c:	0800be9c 	.word	0x0800be9c

0800a720 <__lshift>:
 800a720:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a724:	460c      	mov	r4, r1
 800a726:	4607      	mov	r7, r0
 800a728:	4691      	mov	r9, r2
 800a72a:	6923      	ldr	r3, [r4, #16]
 800a72c:	6849      	ldr	r1, [r1, #4]
 800a72e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a732:	68a3      	ldr	r3, [r4, #8]
 800a734:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a738:	f108 0601 	add.w	r6, r8, #1
 800a73c:	42b3      	cmp	r3, r6
 800a73e:	db0b      	blt.n	800a758 <__lshift+0x38>
 800a740:	4638      	mov	r0, r7
 800a742:	f7ff fd95 	bl	800a270 <_Balloc>
 800a746:	4605      	mov	r5, r0
 800a748:	b948      	cbnz	r0, 800a75e <__lshift+0x3e>
 800a74a:	4602      	mov	r2, r0
 800a74c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a750:	4b29      	ldr	r3, [pc, #164]	; (800a7f8 <__lshift+0xd8>)
 800a752:	482a      	ldr	r0, [pc, #168]	; (800a7fc <__lshift+0xdc>)
 800a754:	f000 fbdc 	bl	800af10 <__assert_func>
 800a758:	3101      	adds	r1, #1
 800a75a:	005b      	lsls	r3, r3, #1
 800a75c:	e7ee      	b.n	800a73c <__lshift+0x1c>
 800a75e:	2300      	movs	r3, #0
 800a760:	f100 0114 	add.w	r1, r0, #20
 800a764:	f100 0210 	add.w	r2, r0, #16
 800a768:	4618      	mov	r0, r3
 800a76a:	4553      	cmp	r3, sl
 800a76c:	db37      	blt.n	800a7de <__lshift+0xbe>
 800a76e:	6920      	ldr	r0, [r4, #16]
 800a770:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a774:	f104 0314 	add.w	r3, r4, #20
 800a778:	f019 091f 	ands.w	r9, r9, #31
 800a77c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a780:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a784:	d02f      	beq.n	800a7e6 <__lshift+0xc6>
 800a786:	468a      	mov	sl, r1
 800a788:	f04f 0c00 	mov.w	ip, #0
 800a78c:	f1c9 0e20 	rsb	lr, r9, #32
 800a790:	681a      	ldr	r2, [r3, #0]
 800a792:	fa02 f209 	lsl.w	r2, r2, r9
 800a796:	ea42 020c 	orr.w	r2, r2, ip
 800a79a:	f84a 2b04 	str.w	r2, [sl], #4
 800a79e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7a2:	4298      	cmp	r0, r3
 800a7a4:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a7a8:	d8f2      	bhi.n	800a790 <__lshift+0x70>
 800a7aa:	1b03      	subs	r3, r0, r4
 800a7ac:	3b15      	subs	r3, #21
 800a7ae:	f023 0303 	bic.w	r3, r3, #3
 800a7b2:	3304      	adds	r3, #4
 800a7b4:	f104 0215 	add.w	r2, r4, #21
 800a7b8:	4290      	cmp	r0, r2
 800a7ba:	bf38      	it	cc
 800a7bc:	2304      	movcc	r3, #4
 800a7be:	f841 c003 	str.w	ip, [r1, r3]
 800a7c2:	f1bc 0f00 	cmp.w	ip, #0
 800a7c6:	d001      	beq.n	800a7cc <__lshift+0xac>
 800a7c8:	f108 0602 	add.w	r6, r8, #2
 800a7cc:	3e01      	subs	r6, #1
 800a7ce:	4638      	mov	r0, r7
 800a7d0:	4621      	mov	r1, r4
 800a7d2:	612e      	str	r6, [r5, #16]
 800a7d4:	f7ff fd8c 	bl	800a2f0 <_Bfree>
 800a7d8:	4628      	mov	r0, r5
 800a7da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7de:	f842 0f04 	str.w	r0, [r2, #4]!
 800a7e2:	3301      	adds	r3, #1
 800a7e4:	e7c1      	b.n	800a76a <__lshift+0x4a>
 800a7e6:	3904      	subs	r1, #4
 800a7e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7ec:	4298      	cmp	r0, r3
 800a7ee:	f841 2f04 	str.w	r2, [r1, #4]!
 800a7f2:	d8f9      	bhi.n	800a7e8 <__lshift+0xc8>
 800a7f4:	e7ea      	b.n	800a7cc <__lshift+0xac>
 800a7f6:	bf00      	nop
 800a7f8:	0800be10 	.word	0x0800be10
 800a7fc:	0800be9c 	.word	0x0800be9c

0800a800 <__mcmp>:
 800a800:	4603      	mov	r3, r0
 800a802:	690a      	ldr	r2, [r1, #16]
 800a804:	6900      	ldr	r0, [r0, #16]
 800a806:	b530      	push	{r4, r5, lr}
 800a808:	1a80      	subs	r0, r0, r2
 800a80a:	d10d      	bne.n	800a828 <__mcmp+0x28>
 800a80c:	3314      	adds	r3, #20
 800a80e:	3114      	adds	r1, #20
 800a810:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a814:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a818:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a81c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a820:	4295      	cmp	r5, r2
 800a822:	d002      	beq.n	800a82a <__mcmp+0x2a>
 800a824:	d304      	bcc.n	800a830 <__mcmp+0x30>
 800a826:	2001      	movs	r0, #1
 800a828:	bd30      	pop	{r4, r5, pc}
 800a82a:	42a3      	cmp	r3, r4
 800a82c:	d3f4      	bcc.n	800a818 <__mcmp+0x18>
 800a82e:	e7fb      	b.n	800a828 <__mcmp+0x28>
 800a830:	f04f 30ff 	mov.w	r0, #4294967295
 800a834:	e7f8      	b.n	800a828 <__mcmp+0x28>
	...

0800a838 <__mdiff>:
 800a838:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a83c:	460d      	mov	r5, r1
 800a83e:	4607      	mov	r7, r0
 800a840:	4611      	mov	r1, r2
 800a842:	4628      	mov	r0, r5
 800a844:	4614      	mov	r4, r2
 800a846:	f7ff ffdb 	bl	800a800 <__mcmp>
 800a84a:	1e06      	subs	r6, r0, #0
 800a84c:	d111      	bne.n	800a872 <__mdiff+0x3a>
 800a84e:	4631      	mov	r1, r6
 800a850:	4638      	mov	r0, r7
 800a852:	f7ff fd0d 	bl	800a270 <_Balloc>
 800a856:	4602      	mov	r2, r0
 800a858:	b928      	cbnz	r0, 800a866 <__mdiff+0x2e>
 800a85a:	f240 2132 	movw	r1, #562	; 0x232
 800a85e:	4b3a      	ldr	r3, [pc, #232]	; (800a948 <__mdiff+0x110>)
 800a860:	483a      	ldr	r0, [pc, #232]	; (800a94c <__mdiff+0x114>)
 800a862:	f000 fb55 	bl	800af10 <__assert_func>
 800a866:	2301      	movs	r3, #1
 800a868:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800a86c:	4610      	mov	r0, r2
 800a86e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a872:	bfa4      	itt	ge
 800a874:	4623      	movge	r3, r4
 800a876:	462c      	movge	r4, r5
 800a878:	4638      	mov	r0, r7
 800a87a:	6861      	ldr	r1, [r4, #4]
 800a87c:	bfa6      	itte	ge
 800a87e:	461d      	movge	r5, r3
 800a880:	2600      	movge	r6, #0
 800a882:	2601      	movlt	r6, #1
 800a884:	f7ff fcf4 	bl	800a270 <_Balloc>
 800a888:	4602      	mov	r2, r0
 800a88a:	b918      	cbnz	r0, 800a894 <__mdiff+0x5c>
 800a88c:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a890:	4b2d      	ldr	r3, [pc, #180]	; (800a948 <__mdiff+0x110>)
 800a892:	e7e5      	b.n	800a860 <__mdiff+0x28>
 800a894:	f102 0814 	add.w	r8, r2, #20
 800a898:	46c2      	mov	sl, r8
 800a89a:	f04f 0c00 	mov.w	ip, #0
 800a89e:	6927      	ldr	r7, [r4, #16]
 800a8a0:	60c6      	str	r6, [r0, #12]
 800a8a2:	692e      	ldr	r6, [r5, #16]
 800a8a4:	f104 0014 	add.w	r0, r4, #20
 800a8a8:	f105 0914 	add.w	r9, r5, #20
 800a8ac:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800a8b0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a8b4:	3410      	adds	r4, #16
 800a8b6:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800a8ba:	f859 3b04 	ldr.w	r3, [r9], #4
 800a8be:	fa1f f18b 	uxth.w	r1, fp
 800a8c2:	448c      	add	ip, r1
 800a8c4:	b299      	uxth	r1, r3
 800a8c6:	0c1b      	lsrs	r3, r3, #16
 800a8c8:	ebac 0101 	sub.w	r1, ip, r1
 800a8cc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a8d0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a8d4:	b289      	uxth	r1, r1
 800a8d6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a8da:	454e      	cmp	r6, r9
 800a8dc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a8e0:	f84a 3b04 	str.w	r3, [sl], #4
 800a8e4:	d8e7      	bhi.n	800a8b6 <__mdiff+0x7e>
 800a8e6:	1b73      	subs	r3, r6, r5
 800a8e8:	3b15      	subs	r3, #21
 800a8ea:	f023 0303 	bic.w	r3, r3, #3
 800a8ee:	3515      	adds	r5, #21
 800a8f0:	3304      	adds	r3, #4
 800a8f2:	42ae      	cmp	r6, r5
 800a8f4:	bf38      	it	cc
 800a8f6:	2304      	movcc	r3, #4
 800a8f8:	4418      	add	r0, r3
 800a8fa:	4443      	add	r3, r8
 800a8fc:	461e      	mov	r6, r3
 800a8fe:	4605      	mov	r5, r0
 800a900:	4575      	cmp	r5, lr
 800a902:	d30e      	bcc.n	800a922 <__mdiff+0xea>
 800a904:	f10e 0103 	add.w	r1, lr, #3
 800a908:	1a09      	subs	r1, r1, r0
 800a90a:	f021 0103 	bic.w	r1, r1, #3
 800a90e:	3803      	subs	r0, #3
 800a910:	4586      	cmp	lr, r0
 800a912:	bf38      	it	cc
 800a914:	2100      	movcc	r1, #0
 800a916:	4419      	add	r1, r3
 800a918:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800a91c:	b18b      	cbz	r3, 800a942 <__mdiff+0x10a>
 800a91e:	6117      	str	r7, [r2, #16]
 800a920:	e7a4      	b.n	800a86c <__mdiff+0x34>
 800a922:	f855 8b04 	ldr.w	r8, [r5], #4
 800a926:	fa1f f188 	uxth.w	r1, r8
 800a92a:	4461      	add	r1, ip
 800a92c:	140c      	asrs	r4, r1, #16
 800a92e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a932:	b289      	uxth	r1, r1
 800a934:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a938:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800a93c:	f846 1b04 	str.w	r1, [r6], #4
 800a940:	e7de      	b.n	800a900 <__mdiff+0xc8>
 800a942:	3f01      	subs	r7, #1
 800a944:	e7e8      	b.n	800a918 <__mdiff+0xe0>
 800a946:	bf00      	nop
 800a948:	0800be10 	.word	0x0800be10
 800a94c:	0800be9c 	.word	0x0800be9c

0800a950 <__ulp>:
 800a950:	4b11      	ldr	r3, [pc, #68]	; (800a998 <__ulp+0x48>)
 800a952:	400b      	ands	r3, r1
 800a954:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800a958:	2b00      	cmp	r3, #0
 800a95a:	dd02      	ble.n	800a962 <__ulp+0x12>
 800a95c:	2000      	movs	r0, #0
 800a95e:	4619      	mov	r1, r3
 800a960:	4770      	bx	lr
 800a962:	425b      	negs	r3, r3
 800a964:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800a968:	f04f 0000 	mov.w	r0, #0
 800a96c:	f04f 0100 	mov.w	r1, #0
 800a970:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a974:	da04      	bge.n	800a980 <__ulp+0x30>
 800a976:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800a97a:	fa43 f102 	asr.w	r1, r3, r2
 800a97e:	4770      	bx	lr
 800a980:	f1a2 0314 	sub.w	r3, r2, #20
 800a984:	2b1e      	cmp	r3, #30
 800a986:	bfd6      	itet	le
 800a988:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800a98c:	2301      	movgt	r3, #1
 800a98e:	fa22 f303 	lsrle.w	r3, r2, r3
 800a992:	4618      	mov	r0, r3
 800a994:	4770      	bx	lr
 800a996:	bf00      	nop
 800a998:	7ff00000 	.word	0x7ff00000

0800a99c <__b2d>:
 800a99c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9a0:	6907      	ldr	r7, [r0, #16]
 800a9a2:	f100 0914 	add.w	r9, r0, #20
 800a9a6:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800a9aa:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800a9ae:	f1a7 0804 	sub.w	r8, r7, #4
 800a9b2:	4630      	mov	r0, r6
 800a9b4:	f7ff fd4e 	bl	800a454 <__hi0bits>
 800a9b8:	f1c0 0320 	rsb	r3, r0, #32
 800a9bc:	280a      	cmp	r0, #10
 800a9be:	600b      	str	r3, [r1, #0]
 800a9c0:	491f      	ldr	r1, [pc, #124]	; (800aa40 <__b2d+0xa4>)
 800a9c2:	dc17      	bgt.n	800a9f4 <__b2d+0x58>
 800a9c4:	45c1      	cmp	r9, r8
 800a9c6:	bf28      	it	cs
 800a9c8:	2200      	movcs	r2, #0
 800a9ca:	f1c0 0c0b 	rsb	ip, r0, #11
 800a9ce:	fa26 f30c 	lsr.w	r3, r6, ip
 800a9d2:	bf38      	it	cc
 800a9d4:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800a9d8:	ea43 0501 	orr.w	r5, r3, r1
 800a9dc:	f100 0315 	add.w	r3, r0, #21
 800a9e0:	fa06 f303 	lsl.w	r3, r6, r3
 800a9e4:	fa22 f20c 	lsr.w	r2, r2, ip
 800a9e8:	ea43 0402 	orr.w	r4, r3, r2
 800a9ec:	4620      	mov	r0, r4
 800a9ee:	4629      	mov	r1, r5
 800a9f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9f4:	45c1      	cmp	r9, r8
 800a9f6:	bf2e      	itee	cs
 800a9f8:	2200      	movcs	r2, #0
 800a9fa:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800a9fe:	f1a7 0808 	subcc.w	r8, r7, #8
 800aa02:	f1b0 030b 	subs.w	r3, r0, #11
 800aa06:	d016      	beq.n	800aa36 <__b2d+0x9a>
 800aa08:	f1c3 0720 	rsb	r7, r3, #32
 800aa0c:	fa22 f107 	lsr.w	r1, r2, r7
 800aa10:	45c8      	cmp	r8, r9
 800aa12:	fa06 f603 	lsl.w	r6, r6, r3
 800aa16:	ea46 0601 	orr.w	r6, r6, r1
 800aa1a:	bf94      	ite	ls
 800aa1c:	2100      	movls	r1, #0
 800aa1e:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800aa22:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800aa26:	fa02 f003 	lsl.w	r0, r2, r3
 800aa2a:	40f9      	lsrs	r1, r7
 800aa2c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800aa30:	ea40 0401 	orr.w	r4, r0, r1
 800aa34:	e7da      	b.n	800a9ec <__b2d+0x50>
 800aa36:	4614      	mov	r4, r2
 800aa38:	ea46 0501 	orr.w	r5, r6, r1
 800aa3c:	e7d6      	b.n	800a9ec <__b2d+0x50>
 800aa3e:	bf00      	nop
 800aa40:	3ff00000 	.word	0x3ff00000

0800aa44 <__d2b>:
 800aa44:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800aa48:	2101      	movs	r1, #1
 800aa4a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800aa4e:	4690      	mov	r8, r2
 800aa50:	461d      	mov	r5, r3
 800aa52:	f7ff fc0d 	bl	800a270 <_Balloc>
 800aa56:	4604      	mov	r4, r0
 800aa58:	b930      	cbnz	r0, 800aa68 <__d2b+0x24>
 800aa5a:	4602      	mov	r2, r0
 800aa5c:	f240 310a 	movw	r1, #778	; 0x30a
 800aa60:	4b24      	ldr	r3, [pc, #144]	; (800aaf4 <__d2b+0xb0>)
 800aa62:	4825      	ldr	r0, [pc, #148]	; (800aaf8 <__d2b+0xb4>)
 800aa64:	f000 fa54 	bl	800af10 <__assert_func>
 800aa68:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800aa6c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800aa70:	bb2d      	cbnz	r5, 800aabe <__d2b+0x7a>
 800aa72:	9301      	str	r3, [sp, #4]
 800aa74:	f1b8 0300 	subs.w	r3, r8, #0
 800aa78:	d026      	beq.n	800aac8 <__d2b+0x84>
 800aa7a:	4668      	mov	r0, sp
 800aa7c:	9300      	str	r3, [sp, #0]
 800aa7e:	f7ff fd09 	bl	800a494 <__lo0bits>
 800aa82:	9900      	ldr	r1, [sp, #0]
 800aa84:	b1f0      	cbz	r0, 800aac4 <__d2b+0x80>
 800aa86:	9a01      	ldr	r2, [sp, #4]
 800aa88:	f1c0 0320 	rsb	r3, r0, #32
 800aa8c:	fa02 f303 	lsl.w	r3, r2, r3
 800aa90:	430b      	orrs	r3, r1
 800aa92:	40c2      	lsrs	r2, r0
 800aa94:	6163      	str	r3, [r4, #20]
 800aa96:	9201      	str	r2, [sp, #4]
 800aa98:	9b01      	ldr	r3, [sp, #4]
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	bf14      	ite	ne
 800aa9e:	2102      	movne	r1, #2
 800aaa0:	2101      	moveq	r1, #1
 800aaa2:	61a3      	str	r3, [r4, #24]
 800aaa4:	6121      	str	r1, [r4, #16]
 800aaa6:	b1c5      	cbz	r5, 800aada <__d2b+0x96>
 800aaa8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800aaac:	4405      	add	r5, r0
 800aaae:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800aab2:	603d      	str	r5, [r7, #0]
 800aab4:	6030      	str	r0, [r6, #0]
 800aab6:	4620      	mov	r0, r4
 800aab8:	b002      	add	sp, #8
 800aaba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aabe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aac2:	e7d6      	b.n	800aa72 <__d2b+0x2e>
 800aac4:	6161      	str	r1, [r4, #20]
 800aac6:	e7e7      	b.n	800aa98 <__d2b+0x54>
 800aac8:	a801      	add	r0, sp, #4
 800aaca:	f7ff fce3 	bl	800a494 <__lo0bits>
 800aace:	2101      	movs	r1, #1
 800aad0:	9b01      	ldr	r3, [sp, #4]
 800aad2:	6121      	str	r1, [r4, #16]
 800aad4:	6163      	str	r3, [r4, #20]
 800aad6:	3020      	adds	r0, #32
 800aad8:	e7e5      	b.n	800aaa6 <__d2b+0x62>
 800aada:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800aade:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800aae2:	6038      	str	r0, [r7, #0]
 800aae4:	6918      	ldr	r0, [r3, #16]
 800aae6:	f7ff fcb5 	bl	800a454 <__hi0bits>
 800aaea:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800aaee:	6031      	str	r1, [r6, #0]
 800aaf0:	e7e1      	b.n	800aab6 <__d2b+0x72>
 800aaf2:	bf00      	nop
 800aaf4:	0800be10 	.word	0x0800be10
 800aaf8:	0800be9c 	.word	0x0800be9c

0800aafc <__ratio>:
 800aafc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab00:	4688      	mov	r8, r1
 800ab02:	4669      	mov	r1, sp
 800ab04:	4681      	mov	r9, r0
 800ab06:	f7ff ff49 	bl	800a99c <__b2d>
 800ab0a:	460f      	mov	r7, r1
 800ab0c:	4604      	mov	r4, r0
 800ab0e:	460d      	mov	r5, r1
 800ab10:	4640      	mov	r0, r8
 800ab12:	a901      	add	r1, sp, #4
 800ab14:	f7ff ff42 	bl	800a99c <__b2d>
 800ab18:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ab1c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800ab20:	468b      	mov	fp, r1
 800ab22:	eba3 0c02 	sub.w	ip, r3, r2
 800ab26:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ab2a:	1a9b      	subs	r3, r3, r2
 800ab2c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	bfd5      	itete	le
 800ab34:	460a      	movle	r2, r1
 800ab36:	462a      	movgt	r2, r5
 800ab38:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ab3c:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ab40:	bfd8      	it	le
 800ab42:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800ab46:	465b      	mov	r3, fp
 800ab48:	4602      	mov	r2, r0
 800ab4a:	4639      	mov	r1, r7
 800ab4c:	4620      	mov	r0, r4
 800ab4e:	f7f5 fded 	bl	800072c <__aeabi_ddiv>
 800ab52:	b003      	add	sp, #12
 800ab54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ab58 <__copybits>:
 800ab58:	3901      	subs	r1, #1
 800ab5a:	b570      	push	{r4, r5, r6, lr}
 800ab5c:	1149      	asrs	r1, r1, #5
 800ab5e:	6914      	ldr	r4, [r2, #16]
 800ab60:	3101      	adds	r1, #1
 800ab62:	f102 0314 	add.w	r3, r2, #20
 800ab66:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ab6a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ab6e:	1f05      	subs	r5, r0, #4
 800ab70:	42a3      	cmp	r3, r4
 800ab72:	d30c      	bcc.n	800ab8e <__copybits+0x36>
 800ab74:	1aa3      	subs	r3, r4, r2
 800ab76:	3b11      	subs	r3, #17
 800ab78:	f023 0303 	bic.w	r3, r3, #3
 800ab7c:	3211      	adds	r2, #17
 800ab7e:	42a2      	cmp	r2, r4
 800ab80:	bf88      	it	hi
 800ab82:	2300      	movhi	r3, #0
 800ab84:	4418      	add	r0, r3
 800ab86:	2300      	movs	r3, #0
 800ab88:	4288      	cmp	r0, r1
 800ab8a:	d305      	bcc.n	800ab98 <__copybits+0x40>
 800ab8c:	bd70      	pop	{r4, r5, r6, pc}
 800ab8e:	f853 6b04 	ldr.w	r6, [r3], #4
 800ab92:	f845 6f04 	str.w	r6, [r5, #4]!
 800ab96:	e7eb      	b.n	800ab70 <__copybits+0x18>
 800ab98:	f840 3b04 	str.w	r3, [r0], #4
 800ab9c:	e7f4      	b.n	800ab88 <__copybits+0x30>

0800ab9e <__any_on>:
 800ab9e:	f100 0214 	add.w	r2, r0, #20
 800aba2:	6900      	ldr	r0, [r0, #16]
 800aba4:	114b      	asrs	r3, r1, #5
 800aba6:	4298      	cmp	r0, r3
 800aba8:	b510      	push	{r4, lr}
 800abaa:	db11      	blt.n	800abd0 <__any_on+0x32>
 800abac:	dd0a      	ble.n	800abc4 <__any_on+0x26>
 800abae:	f011 011f 	ands.w	r1, r1, #31
 800abb2:	d007      	beq.n	800abc4 <__any_on+0x26>
 800abb4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800abb8:	fa24 f001 	lsr.w	r0, r4, r1
 800abbc:	fa00 f101 	lsl.w	r1, r0, r1
 800abc0:	428c      	cmp	r4, r1
 800abc2:	d10b      	bne.n	800abdc <__any_on+0x3e>
 800abc4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800abc8:	4293      	cmp	r3, r2
 800abca:	d803      	bhi.n	800abd4 <__any_on+0x36>
 800abcc:	2000      	movs	r0, #0
 800abce:	bd10      	pop	{r4, pc}
 800abd0:	4603      	mov	r3, r0
 800abd2:	e7f7      	b.n	800abc4 <__any_on+0x26>
 800abd4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800abd8:	2900      	cmp	r1, #0
 800abda:	d0f5      	beq.n	800abc8 <__any_on+0x2a>
 800abdc:	2001      	movs	r0, #1
 800abde:	e7f6      	b.n	800abce <__any_on+0x30>

0800abe0 <_calloc_r>:
 800abe0:	b570      	push	{r4, r5, r6, lr}
 800abe2:	fba1 5402 	umull	r5, r4, r1, r2
 800abe6:	b934      	cbnz	r4, 800abf6 <_calloc_r+0x16>
 800abe8:	4629      	mov	r1, r5
 800abea:	f7fc fb8b 	bl	8007304 <_malloc_r>
 800abee:	4606      	mov	r6, r0
 800abf0:	b928      	cbnz	r0, 800abfe <_calloc_r+0x1e>
 800abf2:	4630      	mov	r0, r6
 800abf4:	bd70      	pop	{r4, r5, r6, pc}
 800abf6:	220c      	movs	r2, #12
 800abf8:	2600      	movs	r6, #0
 800abfa:	6002      	str	r2, [r0, #0]
 800abfc:	e7f9      	b.n	800abf2 <_calloc_r+0x12>
 800abfe:	462a      	mov	r2, r5
 800ac00:	4621      	mov	r1, r4
 800ac02:	f7fc fb0f 	bl	8007224 <memset>
 800ac06:	e7f4      	b.n	800abf2 <_calloc_r+0x12>

0800ac08 <__ssputs_r>:
 800ac08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac0c:	688e      	ldr	r6, [r1, #8]
 800ac0e:	4682      	mov	sl, r0
 800ac10:	429e      	cmp	r6, r3
 800ac12:	460c      	mov	r4, r1
 800ac14:	4690      	mov	r8, r2
 800ac16:	461f      	mov	r7, r3
 800ac18:	d838      	bhi.n	800ac8c <__ssputs_r+0x84>
 800ac1a:	898a      	ldrh	r2, [r1, #12]
 800ac1c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ac20:	d032      	beq.n	800ac88 <__ssputs_r+0x80>
 800ac22:	6825      	ldr	r5, [r4, #0]
 800ac24:	6909      	ldr	r1, [r1, #16]
 800ac26:	3301      	adds	r3, #1
 800ac28:	eba5 0901 	sub.w	r9, r5, r1
 800ac2c:	6965      	ldr	r5, [r4, #20]
 800ac2e:	444b      	add	r3, r9
 800ac30:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ac34:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ac38:	106d      	asrs	r5, r5, #1
 800ac3a:	429d      	cmp	r5, r3
 800ac3c:	bf38      	it	cc
 800ac3e:	461d      	movcc	r5, r3
 800ac40:	0553      	lsls	r3, r2, #21
 800ac42:	d531      	bpl.n	800aca8 <__ssputs_r+0xa0>
 800ac44:	4629      	mov	r1, r5
 800ac46:	f7fc fb5d 	bl	8007304 <_malloc_r>
 800ac4a:	4606      	mov	r6, r0
 800ac4c:	b950      	cbnz	r0, 800ac64 <__ssputs_r+0x5c>
 800ac4e:	230c      	movs	r3, #12
 800ac50:	f04f 30ff 	mov.w	r0, #4294967295
 800ac54:	f8ca 3000 	str.w	r3, [sl]
 800ac58:	89a3      	ldrh	r3, [r4, #12]
 800ac5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ac5e:	81a3      	strh	r3, [r4, #12]
 800ac60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac64:	464a      	mov	r2, r9
 800ac66:	6921      	ldr	r1, [r4, #16]
 800ac68:	f7fc face 	bl	8007208 <memcpy>
 800ac6c:	89a3      	ldrh	r3, [r4, #12]
 800ac6e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ac72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac76:	81a3      	strh	r3, [r4, #12]
 800ac78:	6126      	str	r6, [r4, #16]
 800ac7a:	444e      	add	r6, r9
 800ac7c:	6026      	str	r6, [r4, #0]
 800ac7e:	463e      	mov	r6, r7
 800ac80:	6165      	str	r5, [r4, #20]
 800ac82:	eba5 0509 	sub.w	r5, r5, r9
 800ac86:	60a5      	str	r5, [r4, #8]
 800ac88:	42be      	cmp	r6, r7
 800ac8a:	d900      	bls.n	800ac8e <__ssputs_r+0x86>
 800ac8c:	463e      	mov	r6, r7
 800ac8e:	4632      	mov	r2, r6
 800ac90:	4641      	mov	r1, r8
 800ac92:	6820      	ldr	r0, [r4, #0]
 800ac94:	f000 f96f 	bl	800af76 <memmove>
 800ac98:	68a3      	ldr	r3, [r4, #8]
 800ac9a:	2000      	movs	r0, #0
 800ac9c:	1b9b      	subs	r3, r3, r6
 800ac9e:	60a3      	str	r3, [r4, #8]
 800aca0:	6823      	ldr	r3, [r4, #0]
 800aca2:	4433      	add	r3, r6
 800aca4:	6023      	str	r3, [r4, #0]
 800aca6:	e7db      	b.n	800ac60 <__ssputs_r+0x58>
 800aca8:	462a      	mov	r2, r5
 800acaa:	f000 f97e 	bl	800afaa <_realloc_r>
 800acae:	4606      	mov	r6, r0
 800acb0:	2800      	cmp	r0, #0
 800acb2:	d1e1      	bne.n	800ac78 <__ssputs_r+0x70>
 800acb4:	4650      	mov	r0, sl
 800acb6:	6921      	ldr	r1, [r4, #16]
 800acb8:	f7fc fabc 	bl	8007234 <_free_r>
 800acbc:	e7c7      	b.n	800ac4e <__ssputs_r+0x46>
	...

0800acc0 <_svfiprintf_r>:
 800acc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acc4:	4698      	mov	r8, r3
 800acc6:	898b      	ldrh	r3, [r1, #12]
 800acc8:	4607      	mov	r7, r0
 800acca:	061b      	lsls	r3, r3, #24
 800accc:	460d      	mov	r5, r1
 800acce:	4614      	mov	r4, r2
 800acd0:	b09d      	sub	sp, #116	; 0x74
 800acd2:	d50e      	bpl.n	800acf2 <_svfiprintf_r+0x32>
 800acd4:	690b      	ldr	r3, [r1, #16]
 800acd6:	b963      	cbnz	r3, 800acf2 <_svfiprintf_r+0x32>
 800acd8:	2140      	movs	r1, #64	; 0x40
 800acda:	f7fc fb13 	bl	8007304 <_malloc_r>
 800acde:	6028      	str	r0, [r5, #0]
 800ace0:	6128      	str	r0, [r5, #16]
 800ace2:	b920      	cbnz	r0, 800acee <_svfiprintf_r+0x2e>
 800ace4:	230c      	movs	r3, #12
 800ace6:	603b      	str	r3, [r7, #0]
 800ace8:	f04f 30ff 	mov.w	r0, #4294967295
 800acec:	e0d1      	b.n	800ae92 <_svfiprintf_r+0x1d2>
 800acee:	2340      	movs	r3, #64	; 0x40
 800acf0:	616b      	str	r3, [r5, #20]
 800acf2:	2300      	movs	r3, #0
 800acf4:	9309      	str	r3, [sp, #36]	; 0x24
 800acf6:	2320      	movs	r3, #32
 800acf8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800acfc:	2330      	movs	r3, #48	; 0x30
 800acfe:	f04f 0901 	mov.w	r9, #1
 800ad02:	f8cd 800c 	str.w	r8, [sp, #12]
 800ad06:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800aeac <_svfiprintf_r+0x1ec>
 800ad0a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ad0e:	4623      	mov	r3, r4
 800ad10:	469a      	mov	sl, r3
 800ad12:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad16:	b10a      	cbz	r2, 800ad1c <_svfiprintf_r+0x5c>
 800ad18:	2a25      	cmp	r2, #37	; 0x25
 800ad1a:	d1f9      	bne.n	800ad10 <_svfiprintf_r+0x50>
 800ad1c:	ebba 0b04 	subs.w	fp, sl, r4
 800ad20:	d00b      	beq.n	800ad3a <_svfiprintf_r+0x7a>
 800ad22:	465b      	mov	r3, fp
 800ad24:	4622      	mov	r2, r4
 800ad26:	4629      	mov	r1, r5
 800ad28:	4638      	mov	r0, r7
 800ad2a:	f7ff ff6d 	bl	800ac08 <__ssputs_r>
 800ad2e:	3001      	adds	r0, #1
 800ad30:	f000 80aa 	beq.w	800ae88 <_svfiprintf_r+0x1c8>
 800ad34:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad36:	445a      	add	r2, fp
 800ad38:	9209      	str	r2, [sp, #36]	; 0x24
 800ad3a:	f89a 3000 	ldrb.w	r3, [sl]
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	f000 80a2 	beq.w	800ae88 <_svfiprintf_r+0x1c8>
 800ad44:	2300      	movs	r3, #0
 800ad46:	f04f 32ff 	mov.w	r2, #4294967295
 800ad4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ad4e:	f10a 0a01 	add.w	sl, sl, #1
 800ad52:	9304      	str	r3, [sp, #16]
 800ad54:	9307      	str	r3, [sp, #28]
 800ad56:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ad5a:	931a      	str	r3, [sp, #104]	; 0x68
 800ad5c:	4654      	mov	r4, sl
 800ad5e:	2205      	movs	r2, #5
 800ad60:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad64:	4851      	ldr	r0, [pc, #324]	; (800aeac <_svfiprintf_r+0x1ec>)
 800ad66:	f7ff fa69 	bl	800a23c <memchr>
 800ad6a:	9a04      	ldr	r2, [sp, #16]
 800ad6c:	b9d8      	cbnz	r0, 800ada6 <_svfiprintf_r+0xe6>
 800ad6e:	06d0      	lsls	r0, r2, #27
 800ad70:	bf44      	itt	mi
 800ad72:	2320      	movmi	r3, #32
 800ad74:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad78:	0711      	lsls	r1, r2, #28
 800ad7a:	bf44      	itt	mi
 800ad7c:	232b      	movmi	r3, #43	; 0x2b
 800ad7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad82:	f89a 3000 	ldrb.w	r3, [sl]
 800ad86:	2b2a      	cmp	r3, #42	; 0x2a
 800ad88:	d015      	beq.n	800adb6 <_svfiprintf_r+0xf6>
 800ad8a:	4654      	mov	r4, sl
 800ad8c:	2000      	movs	r0, #0
 800ad8e:	f04f 0c0a 	mov.w	ip, #10
 800ad92:	9a07      	ldr	r2, [sp, #28]
 800ad94:	4621      	mov	r1, r4
 800ad96:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ad9a:	3b30      	subs	r3, #48	; 0x30
 800ad9c:	2b09      	cmp	r3, #9
 800ad9e:	d94e      	bls.n	800ae3e <_svfiprintf_r+0x17e>
 800ada0:	b1b0      	cbz	r0, 800add0 <_svfiprintf_r+0x110>
 800ada2:	9207      	str	r2, [sp, #28]
 800ada4:	e014      	b.n	800add0 <_svfiprintf_r+0x110>
 800ada6:	eba0 0308 	sub.w	r3, r0, r8
 800adaa:	fa09 f303 	lsl.w	r3, r9, r3
 800adae:	4313      	orrs	r3, r2
 800adb0:	46a2      	mov	sl, r4
 800adb2:	9304      	str	r3, [sp, #16]
 800adb4:	e7d2      	b.n	800ad5c <_svfiprintf_r+0x9c>
 800adb6:	9b03      	ldr	r3, [sp, #12]
 800adb8:	1d19      	adds	r1, r3, #4
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	9103      	str	r1, [sp, #12]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	bfbb      	ittet	lt
 800adc2:	425b      	neglt	r3, r3
 800adc4:	f042 0202 	orrlt.w	r2, r2, #2
 800adc8:	9307      	strge	r3, [sp, #28]
 800adca:	9307      	strlt	r3, [sp, #28]
 800adcc:	bfb8      	it	lt
 800adce:	9204      	strlt	r2, [sp, #16]
 800add0:	7823      	ldrb	r3, [r4, #0]
 800add2:	2b2e      	cmp	r3, #46	; 0x2e
 800add4:	d10c      	bne.n	800adf0 <_svfiprintf_r+0x130>
 800add6:	7863      	ldrb	r3, [r4, #1]
 800add8:	2b2a      	cmp	r3, #42	; 0x2a
 800adda:	d135      	bne.n	800ae48 <_svfiprintf_r+0x188>
 800addc:	9b03      	ldr	r3, [sp, #12]
 800adde:	3402      	adds	r4, #2
 800ade0:	1d1a      	adds	r2, r3, #4
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	9203      	str	r2, [sp, #12]
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	bfb8      	it	lt
 800adea:	f04f 33ff 	movlt.w	r3, #4294967295
 800adee:	9305      	str	r3, [sp, #20]
 800adf0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800aeb0 <_svfiprintf_r+0x1f0>
 800adf4:	2203      	movs	r2, #3
 800adf6:	4650      	mov	r0, sl
 800adf8:	7821      	ldrb	r1, [r4, #0]
 800adfa:	f7ff fa1f 	bl	800a23c <memchr>
 800adfe:	b140      	cbz	r0, 800ae12 <_svfiprintf_r+0x152>
 800ae00:	2340      	movs	r3, #64	; 0x40
 800ae02:	eba0 000a 	sub.w	r0, r0, sl
 800ae06:	fa03 f000 	lsl.w	r0, r3, r0
 800ae0a:	9b04      	ldr	r3, [sp, #16]
 800ae0c:	3401      	adds	r4, #1
 800ae0e:	4303      	orrs	r3, r0
 800ae10:	9304      	str	r3, [sp, #16]
 800ae12:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae16:	2206      	movs	r2, #6
 800ae18:	4826      	ldr	r0, [pc, #152]	; (800aeb4 <_svfiprintf_r+0x1f4>)
 800ae1a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ae1e:	f7ff fa0d 	bl	800a23c <memchr>
 800ae22:	2800      	cmp	r0, #0
 800ae24:	d038      	beq.n	800ae98 <_svfiprintf_r+0x1d8>
 800ae26:	4b24      	ldr	r3, [pc, #144]	; (800aeb8 <_svfiprintf_r+0x1f8>)
 800ae28:	bb1b      	cbnz	r3, 800ae72 <_svfiprintf_r+0x1b2>
 800ae2a:	9b03      	ldr	r3, [sp, #12]
 800ae2c:	3307      	adds	r3, #7
 800ae2e:	f023 0307 	bic.w	r3, r3, #7
 800ae32:	3308      	adds	r3, #8
 800ae34:	9303      	str	r3, [sp, #12]
 800ae36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae38:	4433      	add	r3, r6
 800ae3a:	9309      	str	r3, [sp, #36]	; 0x24
 800ae3c:	e767      	b.n	800ad0e <_svfiprintf_r+0x4e>
 800ae3e:	460c      	mov	r4, r1
 800ae40:	2001      	movs	r0, #1
 800ae42:	fb0c 3202 	mla	r2, ip, r2, r3
 800ae46:	e7a5      	b.n	800ad94 <_svfiprintf_r+0xd4>
 800ae48:	2300      	movs	r3, #0
 800ae4a:	f04f 0c0a 	mov.w	ip, #10
 800ae4e:	4619      	mov	r1, r3
 800ae50:	3401      	adds	r4, #1
 800ae52:	9305      	str	r3, [sp, #20]
 800ae54:	4620      	mov	r0, r4
 800ae56:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae5a:	3a30      	subs	r2, #48	; 0x30
 800ae5c:	2a09      	cmp	r2, #9
 800ae5e:	d903      	bls.n	800ae68 <_svfiprintf_r+0x1a8>
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d0c5      	beq.n	800adf0 <_svfiprintf_r+0x130>
 800ae64:	9105      	str	r1, [sp, #20]
 800ae66:	e7c3      	b.n	800adf0 <_svfiprintf_r+0x130>
 800ae68:	4604      	mov	r4, r0
 800ae6a:	2301      	movs	r3, #1
 800ae6c:	fb0c 2101 	mla	r1, ip, r1, r2
 800ae70:	e7f0      	b.n	800ae54 <_svfiprintf_r+0x194>
 800ae72:	ab03      	add	r3, sp, #12
 800ae74:	9300      	str	r3, [sp, #0]
 800ae76:	462a      	mov	r2, r5
 800ae78:	4638      	mov	r0, r7
 800ae7a:	4b10      	ldr	r3, [pc, #64]	; (800aebc <_svfiprintf_r+0x1fc>)
 800ae7c:	a904      	add	r1, sp, #16
 800ae7e:	f7fc fb53 	bl	8007528 <_printf_float>
 800ae82:	1c42      	adds	r2, r0, #1
 800ae84:	4606      	mov	r6, r0
 800ae86:	d1d6      	bne.n	800ae36 <_svfiprintf_r+0x176>
 800ae88:	89ab      	ldrh	r3, [r5, #12]
 800ae8a:	065b      	lsls	r3, r3, #25
 800ae8c:	f53f af2c 	bmi.w	800ace8 <_svfiprintf_r+0x28>
 800ae90:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ae92:	b01d      	add	sp, #116	; 0x74
 800ae94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae98:	ab03      	add	r3, sp, #12
 800ae9a:	9300      	str	r3, [sp, #0]
 800ae9c:	462a      	mov	r2, r5
 800ae9e:	4638      	mov	r0, r7
 800aea0:	4b06      	ldr	r3, [pc, #24]	; (800aebc <_svfiprintf_r+0x1fc>)
 800aea2:	a904      	add	r1, sp, #16
 800aea4:	f7fc fddc 	bl	8007a60 <_printf_i>
 800aea8:	e7eb      	b.n	800ae82 <_svfiprintf_r+0x1c2>
 800aeaa:	bf00      	nop
 800aeac:	0800bff4 	.word	0x0800bff4
 800aeb0:	0800bffa 	.word	0x0800bffa
 800aeb4:	0800bffe 	.word	0x0800bffe
 800aeb8:	08007529 	.word	0x08007529
 800aebc:	0800ac09 	.word	0x0800ac09

0800aec0 <nan>:
 800aec0:	2000      	movs	r0, #0
 800aec2:	4901      	ldr	r1, [pc, #4]	; (800aec8 <nan+0x8>)
 800aec4:	4770      	bx	lr
 800aec6:	bf00      	nop
 800aec8:	7ff80000 	.word	0x7ff80000

0800aecc <strncmp>:
 800aecc:	4603      	mov	r3, r0
 800aece:	b510      	push	{r4, lr}
 800aed0:	b172      	cbz	r2, 800aef0 <strncmp+0x24>
 800aed2:	3901      	subs	r1, #1
 800aed4:	1884      	adds	r4, r0, r2
 800aed6:	f813 0b01 	ldrb.w	r0, [r3], #1
 800aeda:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800aede:	4290      	cmp	r0, r2
 800aee0:	d101      	bne.n	800aee6 <strncmp+0x1a>
 800aee2:	42a3      	cmp	r3, r4
 800aee4:	d101      	bne.n	800aeea <strncmp+0x1e>
 800aee6:	1a80      	subs	r0, r0, r2
 800aee8:	bd10      	pop	{r4, pc}
 800aeea:	2800      	cmp	r0, #0
 800aeec:	d1f3      	bne.n	800aed6 <strncmp+0xa>
 800aeee:	e7fa      	b.n	800aee6 <strncmp+0x1a>
 800aef0:	4610      	mov	r0, r2
 800aef2:	e7f9      	b.n	800aee8 <strncmp+0x1c>

0800aef4 <__ascii_wctomb>:
 800aef4:	4603      	mov	r3, r0
 800aef6:	4608      	mov	r0, r1
 800aef8:	b141      	cbz	r1, 800af0c <__ascii_wctomb+0x18>
 800aefa:	2aff      	cmp	r2, #255	; 0xff
 800aefc:	d904      	bls.n	800af08 <__ascii_wctomb+0x14>
 800aefe:	228a      	movs	r2, #138	; 0x8a
 800af00:	f04f 30ff 	mov.w	r0, #4294967295
 800af04:	601a      	str	r2, [r3, #0]
 800af06:	4770      	bx	lr
 800af08:	2001      	movs	r0, #1
 800af0a:	700a      	strb	r2, [r1, #0]
 800af0c:	4770      	bx	lr
	...

0800af10 <__assert_func>:
 800af10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800af12:	4614      	mov	r4, r2
 800af14:	461a      	mov	r2, r3
 800af16:	4b09      	ldr	r3, [pc, #36]	; (800af3c <__assert_func+0x2c>)
 800af18:	4605      	mov	r5, r0
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	68d8      	ldr	r0, [r3, #12]
 800af1e:	b14c      	cbz	r4, 800af34 <__assert_func+0x24>
 800af20:	4b07      	ldr	r3, [pc, #28]	; (800af40 <__assert_func+0x30>)
 800af22:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800af26:	9100      	str	r1, [sp, #0]
 800af28:	462b      	mov	r3, r5
 800af2a:	4906      	ldr	r1, [pc, #24]	; (800af44 <__assert_func+0x34>)
 800af2c:	f000 f80e 	bl	800af4c <fiprintf>
 800af30:	f000 fa82 	bl	800b438 <abort>
 800af34:	4b04      	ldr	r3, [pc, #16]	; (800af48 <__assert_func+0x38>)
 800af36:	461c      	mov	r4, r3
 800af38:	e7f3      	b.n	800af22 <__assert_func+0x12>
 800af3a:	bf00      	nop
 800af3c:	20000028 	.word	0x20000028
 800af40:	0800c005 	.word	0x0800c005
 800af44:	0800c012 	.word	0x0800c012
 800af48:	0800c040 	.word	0x0800c040

0800af4c <fiprintf>:
 800af4c:	b40e      	push	{r1, r2, r3}
 800af4e:	b503      	push	{r0, r1, lr}
 800af50:	4601      	mov	r1, r0
 800af52:	ab03      	add	r3, sp, #12
 800af54:	4805      	ldr	r0, [pc, #20]	; (800af6c <fiprintf+0x20>)
 800af56:	f853 2b04 	ldr.w	r2, [r3], #4
 800af5a:	6800      	ldr	r0, [r0, #0]
 800af5c:	9301      	str	r3, [sp, #4]
 800af5e:	f000 f87b 	bl	800b058 <_vfiprintf_r>
 800af62:	b002      	add	sp, #8
 800af64:	f85d eb04 	ldr.w	lr, [sp], #4
 800af68:	b003      	add	sp, #12
 800af6a:	4770      	bx	lr
 800af6c:	20000028 	.word	0x20000028

0800af70 <__retarget_lock_init_recursive>:
 800af70:	4770      	bx	lr

0800af72 <__retarget_lock_acquire_recursive>:
 800af72:	4770      	bx	lr

0800af74 <__retarget_lock_release_recursive>:
 800af74:	4770      	bx	lr

0800af76 <memmove>:
 800af76:	4288      	cmp	r0, r1
 800af78:	b510      	push	{r4, lr}
 800af7a:	eb01 0402 	add.w	r4, r1, r2
 800af7e:	d902      	bls.n	800af86 <memmove+0x10>
 800af80:	4284      	cmp	r4, r0
 800af82:	4623      	mov	r3, r4
 800af84:	d807      	bhi.n	800af96 <memmove+0x20>
 800af86:	1e43      	subs	r3, r0, #1
 800af88:	42a1      	cmp	r1, r4
 800af8a:	d008      	beq.n	800af9e <memmove+0x28>
 800af8c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800af90:	f803 2f01 	strb.w	r2, [r3, #1]!
 800af94:	e7f8      	b.n	800af88 <memmove+0x12>
 800af96:	4601      	mov	r1, r0
 800af98:	4402      	add	r2, r0
 800af9a:	428a      	cmp	r2, r1
 800af9c:	d100      	bne.n	800afa0 <memmove+0x2a>
 800af9e:	bd10      	pop	{r4, pc}
 800afa0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800afa4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800afa8:	e7f7      	b.n	800af9a <memmove+0x24>

0800afaa <_realloc_r>:
 800afaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afae:	4680      	mov	r8, r0
 800afb0:	4614      	mov	r4, r2
 800afb2:	460e      	mov	r6, r1
 800afb4:	b921      	cbnz	r1, 800afc0 <_realloc_r+0x16>
 800afb6:	4611      	mov	r1, r2
 800afb8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800afbc:	f7fc b9a2 	b.w	8007304 <_malloc_r>
 800afc0:	b92a      	cbnz	r2, 800afce <_realloc_r+0x24>
 800afc2:	f7fc f937 	bl	8007234 <_free_r>
 800afc6:	4625      	mov	r5, r4
 800afc8:	4628      	mov	r0, r5
 800afca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afce:	f000 fc53 	bl	800b878 <_malloc_usable_size_r>
 800afd2:	4284      	cmp	r4, r0
 800afd4:	4607      	mov	r7, r0
 800afd6:	d802      	bhi.n	800afde <_realloc_r+0x34>
 800afd8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800afdc:	d812      	bhi.n	800b004 <_realloc_r+0x5a>
 800afde:	4621      	mov	r1, r4
 800afe0:	4640      	mov	r0, r8
 800afe2:	f7fc f98f 	bl	8007304 <_malloc_r>
 800afe6:	4605      	mov	r5, r0
 800afe8:	2800      	cmp	r0, #0
 800afea:	d0ed      	beq.n	800afc8 <_realloc_r+0x1e>
 800afec:	42bc      	cmp	r4, r7
 800afee:	4622      	mov	r2, r4
 800aff0:	4631      	mov	r1, r6
 800aff2:	bf28      	it	cs
 800aff4:	463a      	movcs	r2, r7
 800aff6:	f7fc f907 	bl	8007208 <memcpy>
 800affa:	4631      	mov	r1, r6
 800affc:	4640      	mov	r0, r8
 800affe:	f7fc f919 	bl	8007234 <_free_r>
 800b002:	e7e1      	b.n	800afc8 <_realloc_r+0x1e>
 800b004:	4635      	mov	r5, r6
 800b006:	e7df      	b.n	800afc8 <_realloc_r+0x1e>

0800b008 <__sfputc_r>:
 800b008:	6893      	ldr	r3, [r2, #8]
 800b00a:	b410      	push	{r4}
 800b00c:	3b01      	subs	r3, #1
 800b00e:	2b00      	cmp	r3, #0
 800b010:	6093      	str	r3, [r2, #8]
 800b012:	da07      	bge.n	800b024 <__sfputc_r+0x1c>
 800b014:	6994      	ldr	r4, [r2, #24]
 800b016:	42a3      	cmp	r3, r4
 800b018:	db01      	blt.n	800b01e <__sfputc_r+0x16>
 800b01a:	290a      	cmp	r1, #10
 800b01c:	d102      	bne.n	800b024 <__sfputc_r+0x1c>
 800b01e:	bc10      	pop	{r4}
 800b020:	f000 b94a 	b.w	800b2b8 <__swbuf_r>
 800b024:	6813      	ldr	r3, [r2, #0]
 800b026:	1c58      	adds	r0, r3, #1
 800b028:	6010      	str	r0, [r2, #0]
 800b02a:	7019      	strb	r1, [r3, #0]
 800b02c:	4608      	mov	r0, r1
 800b02e:	bc10      	pop	{r4}
 800b030:	4770      	bx	lr

0800b032 <__sfputs_r>:
 800b032:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b034:	4606      	mov	r6, r0
 800b036:	460f      	mov	r7, r1
 800b038:	4614      	mov	r4, r2
 800b03a:	18d5      	adds	r5, r2, r3
 800b03c:	42ac      	cmp	r4, r5
 800b03e:	d101      	bne.n	800b044 <__sfputs_r+0x12>
 800b040:	2000      	movs	r0, #0
 800b042:	e007      	b.n	800b054 <__sfputs_r+0x22>
 800b044:	463a      	mov	r2, r7
 800b046:	4630      	mov	r0, r6
 800b048:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b04c:	f7ff ffdc 	bl	800b008 <__sfputc_r>
 800b050:	1c43      	adds	r3, r0, #1
 800b052:	d1f3      	bne.n	800b03c <__sfputs_r+0xa>
 800b054:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b058 <_vfiprintf_r>:
 800b058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b05c:	460d      	mov	r5, r1
 800b05e:	4614      	mov	r4, r2
 800b060:	4698      	mov	r8, r3
 800b062:	4606      	mov	r6, r0
 800b064:	b09d      	sub	sp, #116	; 0x74
 800b066:	b118      	cbz	r0, 800b070 <_vfiprintf_r+0x18>
 800b068:	6983      	ldr	r3, [r0, #24]
 800b06a:	b90b      	cbnz	r3, 800b070 <_vfiprintf_r+0x18>
 800b06c:	f000 fb02 	bl	800b674 <__sinit>
 800b070:	4b89      	ldr	r3, [pc, #548]	; (800b298 <_vfiprintf_r+0x240>)
 800b072:	429d      	cmp	r5, r3
 800b074:	d11b      	bne.n	800b0ae <_vfiprintf_r+0x56>
 800b076:	6875      	ldr	r5, [r6, #4]
 800b078:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b07a:	07d9      	lsls	r1, r3, #31
 800b07c:	d405      	bmi.n	800b08a <_vfiprintf_r+0x32>
 800b07e:	89ab      	ldrh	r3, [r5, #12]
 800b080:	059a      	lsls	r2, r3, #22
 800b082:	d402      	bmi.n	800b08a <_vfiprintf_r+0x32>
 800b084:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b086:	f7ff ff74 	bl	800af72 <__retarget_lock_acquire_recursive>
 800b08a:	89ab      	ldrh	r3, [r5, #12]
 800b08c:	071b      	lsls	r3, r3, #28
 800b08e:	d501      	bpl.n	800b094 <_vfiprintf_r+0x3c>
 800b090:	692b      	ldr	r3, [r5, #16]
 800b092:	b9eb      	cbnz	r3, 800b0d0 <_vfiprintf_r+0x78>
 800b094:	4629      	mov	r1, r5
 800b096:	4630      	mov	r0, r6
 800b098:	f000 f960 	bl	800b35c <__swsetup_r>
 800b09c:	b1c0      	cbz	r0, 800b0d0 <_vfiprintf_r+0x78>
 800b09e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b0a0:	07dc      	lsls	r4, r3, #31
 800b0a2:	d50e      	bpl.n	800b0c2 <_vfiprintf_r+0x6a>
 800b0a4:	f04f 30ff 	mov.w	r0, #4294967295
 800b0a8:	b01d      	add	sp, #116	; 0x74
 800b0aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0ae:	4b7b      	ldr	r3, [pc, #492]	; (800b29c <_vfiprintf_r+0x244>)
 800b0b0:	429d      	cmp	r5, r3
 800b0b2:	d101      	bne.n	800b0b8 <_vfiprintf_r+0x60>
 800b0b4:	68b5      	ldr	r5, [r6, #8]
 800b0b6:	e7df      	b.n	800b078 <_vfiprintf_r+0x20>
 800b0b8:	4b79      	ldr	r3, [pc, #484]	; (800b2a0 <_vfiprintf_r+0x248>)
 800b0ba:	429d      	cmp	r5, r3
 800b0bc:	bf08      	it	eq
 800b0be:	68f5      	ldreq	r5, [r6, #12]
 800b0c0:	e7da      	b.n	800b078 <_vfiprintf_r+0x20>
 800b0c2:	89ab      	ldrh	r3, [r5, #12]
 800b0c4:	0598      	lsls	r0, r3, #22
 800b0c6:	d4ed      	bmi.n	800b0a4 <_vfiprintf_r+0x4c>
 800b0c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b0ca:	f7ff ff53 	bl	800af74 <__retarget_lock_release_recursive>
 800b0ce:	e7e9      	b.n	800b0a4 <_vfiprintf_r+0x4c>
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	9309      	str	r3, [sp, #36]	; 0x24
 800b0d4:	2320      	movs	r3, #32
 800b0d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b0da:	2330      	movs	r3, #48	; 0x30
 800b0dc:	f04f 0901 	mov.w	r9, #1
 800b0e0:	f8cd 800c 	str.w	r8, [sp, #12]
 800b0e4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800b2a4 <_vfiprintf_r+0x24c>
 800b0e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b0ec:	4623      	mov	r3, r4
 800b0ee:	469a      	mov	sl, r3
 800b0f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b0f4:	b10a      	cbz	r2, 800b0fa <_vfiprintf_r+0xa2>
 800b0f6:	2a25      	cmp	r2, #37	; 0x25
 800b0f8:	d1f9      	bne.n	800b0ee <_vfiprintf_r+0x96>
 800b0fa:	ebba 0b04 	subs.w	fp, sl, r4
 800b0fe:	d00b      	beq.n	800b118 <_vfiprintf_r+0xc0>
 800b100:	465b      	mov	r3, fp
 800b102:	4622      	mov	r2, r4
 800b104:	4629      	mov	r1, r5
 800b106:	4630      	mov	r0, r6
 800b108:	f7ff ff93 	bl	800b032 <__sfputs_r>
 800b10c:	3001      	adds	r0, #1
 800b10e:	f000 80aa 	beq.w	800b266 <_vfiprintf_r+0x20e>
 800b112:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b114:	445a      	add	r2, fp
 800b116:	9209      	str	r2, [sp, #36]	; 0x24
 800b118:	f89a 3000 	ldrb.w	r3, [sl]
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	f000 80a2 	beq.w	800b266 <_vfiprintf_r+0x20e>
 800b122:	2300      	movs	r3, #0
 800b124:	f04f 32ff 	mov.w	r2, #4294967295
 800b128:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b12c:	f10a 0a01 	add.w	sl, sl, #1
 800b130:	9304      	str	r3, [sp, #16]
 800b132:	9307      	str	r3, [sp, #28]
 800b134:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b138:	931a      	str	r3, [sp, #104]	; 0x68
 800b13a:	4654      	mov	r4, sl
 800b13c:	2205      	movs	r2, #5
 800b13e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b142:	4858      	ldr	r0, [pc, #352]	; (800b2a4 <_vfiprintf_r+0x24c>)
 800b144:	f7ff f87a 	bl	800a23c <memchr>
 800b148:	9a04      	ldr	r2, [sp, #16]
 800b14a:	b9d8      	cbnz	r0, 800b184 <_vfiprintf_r+0x12c>
 800b14c:	06d1      	lsls	r1, r2, #27
 800b14e:	bf44      	itt	mi
 800b150:	2320      	movmi	r3, #32
 800b152:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b156:	0713      	lsls	r3, r2, #28
 800b158:	bf44      	itt	mi
 800b15a:	232b      	movmi	r3, #43	; 0x2b
 800b15c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b160:	f89a 3000 	ldrb.w	r3, [sl]
 800b164:	2b2a      	cmp	r3, #42	; 0x2a
 800b166:	d015      	beq.n	800b194 <_vfiprintf_r+0x13c>
 800b168:	4654      	mov	r4, sl
 800b16a:	2000      	movs	r0, #0
 800b16c:	f04f 0c0a 	mov.w	ip, #10
 800b170:	9a07      	ldr	r2, [sp, #28]
 800b172:	4621      	mov	r1, r4
 800b174:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b178:	3b30      	subs	r3, #48	; 0x30
 800b17a:	2b09      	cmp	r3, #9
 800b17c:	d94e      	bls.n	800b21c <_vfiprintf_r+0x1c4>
 800b17e:	b1b0      	cbz	r0, 800b1ae <_vfiprintf_r+0x156>
 800b180:	9207      	str	r2, [sp, #28]
 800b182:	e014      	b.n	800b1ae <_vfiprintf_r+0x156>
 800b184:	eba0 0308 	sub.w	r3, r0, r8
 800b188:	fa09 f303 	lsl.w	r3, r9, r3
 800b18c:	4313      	orrs	r3, r2
 800b18e:	46a2      	mov	sl, r4
 800b190:	9304      	str	r3, [sp, #16]
 800b192:	e7d2      	b.n	800b13a <_vfiprintf_r+0xe2>
 800b194:	9b03      	ldr	r3, [sp, #12]
 800b196:	1d19      	adds	r1, r3, #4
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	9103      	str	r1, [sp, #12]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	bfbb      	ittet	lt
 800b1a0:	425b      	neglt	r3, r3
 800b1a2:	f042 0202 	orrlt.w	r2, r2, #2
 800b1a6:	9307      	strge	r3, [sp, #28]
 800b1a8:	9307      	strlt	r3, [sp, #28]
 800b1aa:	bfb8      	it	lt
 800b1ac:	9204      	strlt	r2, [sp, #16]
 800b1ae:	7823      	ldrb	r3, [r4, #0]
 800b1b0:	2b2e      	cmp	r3, #46	; 0x2e
 800b1b2:	d10c      	bne.n	800b1ce <_vfiprintf_r+0x176>
 800b1b4:	7863      	ldrb	r3, [r4, #1]
 800b1b6:	2b2a      	cmp	r3, #42	; 0x2a
 800b1b8:	d135      	bne.n	800b226 <_vfiprintf_r+0x1ce>
 800b1ba:	9b03      	ldr	r3, [sp, #12]
 800b1bc:	3402      	adds	r4, #2
 800b1be:	1d1a      	adds	r2, r3, #4
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	9203      	str	r2, [sp, #12]
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	bfb8      	it	lt
 800b1c8:	f04f 33ff 	movlt.w	r3, #4294967295
 800b1cc:	9305      	str	r3, [sp, #20]
 800b1ce:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800b2a8 <_vfiprintf_r+0x250>
 800b1d2:	2203      	movs	r2, #3
 800b1d4:	4650      	mov	r0, sl
 800b1d6:	7821      	ldrb	r1, [r4, #0]
 800b1d8:	f7ff f830 	bl	800a23c <memchr>
 800b1dc:	b140      	cbz	r0, 800b1f0 <_vfiprintf_r+0x198>
 800b1de:	2340      	movs	r3, #64	; 0x40
 800b1e0:	eba0 000a 	sub.w	r0, r0, sl
 800b1e4:	fa03 f000 	lsl.w	r0, r3, r0
 800b1e8:	9b04      	ldr	r3, [sp, #16]
 800b1ea:	3401      	adds	r4, #1
 800b1ec:	4303      	orrs	r3, r0
 800b1ee:	9304      	str	r3, [sp, #16]
 800b1f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1f4:	2206      	movs	r2, #6
 800b1f6:	482d      	ldr	r0, [pc, #180]	; (800b2ac <_vfiprintf_r+0x254>)
 800b1f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b1fc:	f7ff f81e 	bl	800a23c <memchr>
 800b200:	2800      	cmp	r0, #0
 800b202:	d03f      	beq.n	800b284 <_vfiprintf_r+0x22c>
 800b204:	4b2a      	ldr	r3, [pc, #168]	; (800b2b0 <_vfiprintf_r+0x258>)
 800b206:	bb1b      	cbnz	r3, 800b250 <_vfiprintf_r+0x1f8>
 800b208:	9b03      	ldr	r3, [sp, #12]
 800b20a:	3307      	adds	r3, #7
 800b20c:	f023 0307 	bic.w	r3, r3, #7
 800b210:	3308      	adds	r3, #8
 800b212:	9303      	str	r3, [sp, #12]
 800b214:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b216:	443b      	add	r3, r7
 800b218:	9309      	str	r3, [sp, #36]	; 0x24
 800b21a:	e767      	b.n	800b0ec <_vfiprintf_r+0x94>
 800b21c:	460c      	mov	r4, r1
 800b21e:	2001      	movs	r0, #1
 800b220:	fb0c 3202 	mla	r2, ip, r2, r3
 800b224:	e7a5      	b.n	800b172 <_vfiprintf_r+0x11a>
 800b226:	2300      	movs	r3, #0
 800b228:	f04f 0c0a 	mov.w	ip, #10
 800b22c:	4619      	mov	r1, r3
 800b22e:	3401      	adds	r4, #1
 800b230:	9305      	str	r3, [sp, #20]
 800b232:	4620      	mov	r0, r4
 800b234:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b238:	3a30      	subs	r2, #48	; 0x30
 800b23a:	2a09      	cmp	r2, #9
 800b23c:	d903      	bls.n	800b246 <_vfiprintf_r+0x1ee>
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d0c5      	beq.n	800b1ce <_vfiprintf_r+0x176>
 800b242:	9105      	str	r1, [sp, #20]
 800b244:	e7c3      	b.n	800b1ce <_vfiprintf_r+0x176>
 800b246:	4604      	mov	r4, r0
 800b248:	2301      	movs	r3, #1
 800b24a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b24e:	e7f0      	b.n	800b232 <_vfiprintf_r+0x1da>
 800b250:	ab03      	add	r3, sp, #12
 800b252:	9300      	str	r3, [sp, #0]
 800b254:	462a      	mov	r2, r5
 800b256:	4630      	mov	r0, r6
 800b258:	4b16      	ldr	r3, [pc, #88]	; (800b2b4 <_vfiprintf_r+0x25c>)
 800b25a:	a904      	add	r1, sp, #16
 800b25c:	f7fc f964 	bl	8007528 <_printf_float>
 800b260:	4607      	mov	r7, r0
 800b262:	1c78      	adds	r0, r7, #1
 800b264:	d1d6      	bne.n	800b214 <_vfiprintf_r+0x1bc>
 800b266:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b268:	07d9      	lsls	r1, r3, #31
 800b26a:	d405      	bmi.n	800b278 <_vfiprintf_r+0x220>
 800b26c:	89ab      	ldrh	r3, [r5, #12]
 800b26e:	059a      	lsls	r2, r3, #22
 800b270:	d402      	bmi.n	800b278 <_vfiprintf_r+0x220>
 800b272:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b274:	f7ff fe7e 	bl	800af74 <__retarget_lock_release_recursive>
 800b278:	89ab      	ldrh	r3, [r5, #12]
 800b27a:	065b      	lsls	r3, r3, #25
 800b27c:	f53f af12 	bmi.w	800b0a4 <_vfiprintf_r+0x4c>
 800b280:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b282:	e711      	b.n	800b0a8 <_vfiprintf_r+0x50>
 800b284:	ab03      	add	r3, sp, #12
 800b286:	9300      	str	r3, [sp, #0]
 800b288:	462a      	mov	r2, r5
 800b28a:	4630      	mov	r0, r6
 800b28c:	4b09      	ldr	r3, [pc, #36]	; (800b2b4 <_vfiprintf_r+0x25c>)
 800b28e:	a904      	add	r1, sp, #16
 800b290:	f7fc fbe6 	bl	8007a60 <_printf_i>
 800b294:	e7e4      	b.n	800b260 <_vfiprintf_r+0x208>
 800b296:	bf00      	nop
 800b298:	0800c064 	.word	0x0800c064
 800b29c:	0800c084 	.word	0x0800c084
 800b2a0:	0800c044 	.word	0x0800c044
 800b2a4:	0800bff4 	.word	0x0800bff4
 800b2a8:	0800bffa 	.word	0x0800bffa
 800b2ac:	0800bffe 	.word	0x0800bffe
 800b2b0:	08007529 	.word	0x08007529
 800b2b4:	0800b033 	.word	0x0800b033

0800b2b8 <__swbuf_r>:
 800b2b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2ba:	460e      	mov	r6, r1
 800b2bc:	4614      	mov	r4, r2
 800b2be:	4605      	mov	r5, r0
 800b2c0:	b118      	cbz	r0, 800b2ca <__swbuf_r+0x12>
 800b2c2:	6983      	ldr	r3, [r0, #24]
 800b2c4:	b90b      	cbnz	r3, 800b2ca <__swbuf_r+0x12>
 800b2c6:	f000 f9d5 	bl	800b674 <__sinit>
 800b2ca:	4b21      	ldr	r3, [pc, #132]	; (800b350 <__swbuf_r+0x98>)
 800b2cc:	429c      	cmp	r4, r3
 800b2ce:	d12b      	bne.n	800b328 <__swbuf_r+0x70>
 800b2d0:	686c      	ldr	r4, [r5, #4]
 800b2d2:	69a3      	ldr	r3, [r4, #24]
 800b2d4:	60a3      	str	r3, [r4, #8]
 800b2d6:	89a3      	ldrh	r3, [r4, #12]
 800b2d8:	071a      	lsls	r2, r3, #28
 800b2da:	d52f      	bpl.n	800b33c <__swbuf_r+0x84>
 800b2dc:	6923      	ldr	r3, [r4, #16]
 800b2de:	b36b      	cbz	r3, 800b33c <__swbuf_r+0x84>
 800b2e0:	6923      	ldr	r3, [r4, #16]
 800b2e2:	6820      	ldr	r0, [r4, #0]
 800b2e4:	b2f6      	uxtb	r6, r6
 800b2e6:	1ac0      	subs	r0, r0, r3
 800b2e8:	6963      	ldr	r3, [r4, #20]
 800b2ea:	4637      	mov	r7, r6
 800b2ec:	4283      	cmp	r3, r0
 800b2ee:	dc04      	bgt.n	800b2fa <__swbuf_r+0x42>
 800b2f0:	4621      	mov	r1, r4
 800b2f2:	4628      	mov	r0, r5
 800b2f4:	f000 f92a 	bl	800b54c <_fflush_r>
 800b2f8:	bb30      	cbnz	r0, 800b348 <__swbuf_r+0x90>
 800b2fa:	68a3      	ldr	r3, [r4, #8]
 800b2fc:	3001      	adds	r0, #1
 800b2fe:	3b01      	subs	r3, #1
 800b300:	60a3      	str	r3, [r4, #8]
 800b302:	6823      	ldr	r3, [r4, #0]
 800b304:	1c5a      	adds	r2, r3, #1
 800b306:	6022      	str	r2, [r4, #0]
 800b308:	701e      	strb	r6, [r3, #0]
 800b30a:	6963      	ldr	r3, [r4, #20]
 800b30c:	4283      	cmp	r3, r0
 800b30e:	d004      	beq.n	800b31a <__swbuf_r+0x62>
 800b310:	89a3      	ldrh	r3, [r4, #12]
 800b312:	07db      	lsls	r3, r3, #31
 800b314:	d506      	bpl.n	800b324 <__swbuf_r+0x6c>
 800b316:	2e0a      	cmp	r6, #10
 800b318:	d104      	bne.n	800b324 <__swbuf_r+0x6c>
 800b31a:	4621      	mov	r1, r4
 800b31c:	4628      	mov	r0, r5
 800b31e:	f000 f915 	bl	800b54c <_fflush_r>
 800b322:	b988      	cbnz	r0, 800b348 <__swbuf_r+0x90>
 800b324:	4638      	mov	r0, r7
 800b326:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b328:	4b0a      	ldr	r3, [pc, #40]	; (800b354 <__swbuf_r+0x9c>)
 800b32a:	429c      	cmp	r4, r3
 800b32c:	d101      	bne.n	800b332 <__swbuf_r+0x7a>
 800b32e:	68ac      	ldr	r4, [r5, #8]
 800b330:	e7cf      	b.n	800b2d2 <__swbuf_r+0x1a>
 800b332:	4b09      	ldr	r3, [pc, #36]	; (800b358 <__swbuf_r+0xa0>)
 800b334:	429c      	cmp	r4, r3
 800b336:	bf08      	it	eq
 800b338:	68ec      	ldreq	r4, [r5, #12]
 800b33a:	e7ca      	b.n	800b2d2 <__swbuf_r+0x1a>
 800b33c:	4621      	mov	r1, r4
 800b33e:	4628      	mov	r0, r5
 800b340:	f000 f80c 	bl	800b35c <__swsetup_r>
 800b344:	2800      	cmp	r0, #0
 800b346:	d0cb      	beq.n	800b2e0 <__swbuf_r+0x28>
 800b348:	f04f 37ff 	mov.w	r7, #4294967295
 800b34c:	e7ea      	b.n	800b324 <__swbuf_r+0x6c>
 800b34e:	bf00      	nop
 800b350:	0800c064 	.word	0x0800c064
 800b354:	0800c084 	.word	0x0800c084
 800b358:	0800c044 	.word	0x0800c044

0800b35c <__swsetup_r>:
 800b35c:	4b32      	ldr	r3, [pc, #200]	; (800b428 <__swsetup_r+0xcc>)
 800b35e:	b570      	push	{r4, r5, r6, lr}
 800b360:	681d      	ldr	r5, [r3, #0]
 800b362:	4606      	mov	r6, r0
 800b364:	460c      	mov	r4, r1
 800b366:	b125      	cbz	r5, 800b372 <__swsetup_r+0x16>
 800b368:	69ab      	ldr	r3, [r5, #24]
 800b36a:	b913      	cbnz	r3, 800b372 <__swsetup_r+0x16>
 800b36c:	4628      	mov	r0, r5
 800b36e:	f000 f981 	bl	800b674 <__sinit>
 800b372:	4b2e      	ldr	r3, [pc, #184]	; (800b42c <__swsetup_r+0xd0>)
 800b374:	429c      	cmp	r4, r3
 800b376:	d10f      	bne.n	800b398 <__swsetup_r+0x3c>
 800b378:	686c      	ldr	r4, [r5, #4]
 800b37a:	89a3      	ldrh	r3, [r4, #12]
 800b37c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b380:	0719      	lsls	r1, r3, #28
 800b382:	d42c      	bmi.n	800b3de <__swsetup_r+0x82>
 800b384:	06dd      	lsls	r5, r3, #27
 800b386:	d411      	bmi.n	800b3ac <__swsetup_r+0x50>
 800b388:	2309      	movs	r3, #9
 800b38a:	6033      	str	r3, [r6, #0]
 800b38c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b390:	f04f 30ff 	mov.w	r0, #4294967295
 800b394:	81a3      	strh	r3, [r4, #12]
 800b396:	e03e      	b.n	800b416 <__swsetup_r+0xba>
 800b398:	4b25      	ldr	r3, [pc, #148]	; (800b430 <__swsetup_r+0xd4>)
 800b39a:	429c      	cmp	r4, r3
 800b39c:	d101      	bne.n	800b3a2 <__swsetup_r+0x46>
 800b39e:	68ac      	ldr	r4, [r5, #8]
 800b3a0:	e7eb      	b.n	800b37a <__swsetup_r+0x1e>
 800b3a2:	4b24      	ldr	r3, [pc, #144]	; (800b434 <__swsetup_r+0xd8>)
 800b3a4:	429c      	cmp	r4, r3
 800b3a6:	bf08      	it	eq
 800b3a8:	68ec      	ldreq	r4, [r5, #12]
 800b3aa:	e7e6      	b.n	800b37a <__swsetup_r+0x1e>
 800b3ac:	0758      	lsls	r0, r3, #29
 800b3ae:	d512      	bpl.n	800b3d6 <__swsetup_r+0x7a>
 800b3b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b3b2:	b141      	cbz	r1, 800b3c6 <__swsetup_r+0x6a>
 800b3b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b3b8:	4299      	cmp	r1, r3
 800b3ba:	d002      	beq.n	800b3c2 <__swsetup_r+0x66>
 800b3bc:	4630      	mov	r0, r6
 800b3be:	f7fb ff39 	bl	8007234 <_free_r>
 800b3c2:	2300      	movs	r3, #0
 800b3c4:	6363      	str	r3, [r4, #52]	; 0x34
 800b3c6:	89a3      	ldrh	r3, [r4, #12]
 800b3c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b3cc:	81a3      	strh	r3, [r4, #12]
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	6063      	str	r3, [r4, #4]
 800b3d2:	6923      	ldr	r3, [r4, #16]
 800b3d4:	6023      	str	r3, [r4, #0]
 800b3d6:	89a3      	ldrh	r3, [r4, #12]
 800b3d8:	f043 0308 	orr.w	r3, r3, #8
 800b3dc:	81a3      	strh	r3, [r4, #12]
 800b3de:	6923      	ldr	r3, [r4, #16]
 800b3e0:	b94b      	cbnz	r3, 800b3f6 <__swsetup_r+0x9a>
 800b3e2:	89a3      	ldrh	r3, [r4, #12]
 800b3e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b3e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b3ec:	d003      	beq.n	800b3f6 <__swsetup_r+0x9a>
 800b3ee:	4621      	mov	r1, r4
 800b3f0:	4630      	mov	r0, r6
 800b3f2:	f000 fa01 	bl	800b7f8 <__smakebuf_r>
 800b3f6:	89a0      	ldrh	r0, [r4, #12]
 800b3f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b3fc:	f010 0301 	ands.w	r3, r0, #1
 800b400:	d00a      	beq.n	800b418 <__swsetup_r+0xbc>
 800b402:	2300      	movs	r3, #0
 800b404:	60a3      	str	r3, [r4, #8]
 800b406:	6963      	ldr	r3, [r4, #20]
 800b408:	425b      	negs	r3, r3
 800b40a:	61a3      	str	r3, [r4, #24]
 800b40c:	6923      	ldr	r3, [r4, #16]
 800b40e:	b943      	cbnz	r3, 800b422 <__swsetup_r+0xc6>
 800b410:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b414:	d1ba      	bne.n	800b38c <__swsetup_r+0x30>
 800b416:	bd70      	pop	{r4, r5, r6, pc}
 800b418:	0781      	lsls	r1, r0, #30
 800b41a:	bf58      	it	pl
 800b41c:	6963      	ldrpl	r3, [r4, #20]
 800b41e:	60a3      	str	r3, [r4, #8]
 800b420:	e7f4      	b.n	800b40c <__swsetup_r+0xb0>
 800b422:	2000      	movs	r0, #0
 800b424:	e7f7      	b.n	800b416 <__swsetup_r+0xba>
 800b426:	bf00      	nop
 800b428:	20000028 	.word	0x20000028
 800b42c:	0800c064 	.word	0x0800c064
 800b430:	0800c084 	.word	0x0800c084
 800b434:	0800c044 	.word	0x0800c044

0800b438 <abort>:
 800b438:	2006      	movs	r0, #6
 800b43a:	b508      	push	{r3, lr}
 800b43c:	f000 fa4c 	bl	800b8d8 <raise>
 800b440:	2001      	movs	r0, #1
 800b442:	f7f6 fce4 	bl	8001e0e <_exit>
	...

0800b448 <__sflush_r>:
 800b448:	898a      	ldrh	r2, [r1, #12]
 800b44a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b44c:	4605      	mov	r5, r0
 800b44e:	0710      	lsls	r0, r2, #28
 800b450:	460c      	mov	r4, r1
 800b452:	d457      	bmi.n	800b504 <__sflush_r+0xbc>
 800b454:	684b      	ldr	r3, [r1, #4]
 800b456:	2b00      	cmp	r3, #0
 800b458:	dc04      	bgt.n	800b464 <__sflush_r+0x1c>
 800b45a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	dc01      	bgt.n	800b464 <__sflush_r+0x1c>
 800b460:	2000      	movs	r0, #0
 800b462:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b464:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b466:	2e00      	cmp	r6, #0
 800b468:	d0fa      	beq.n	800b460 <__sflush_r+0x18>
 800b46a:	2300      	movs	r3, #0
 800b46c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b470:	682f      	ldr	r7, [r5, #0]
 800b472:	602b      	str	r3, [r5, #0]
 800b474:	d032      	beq.n	800b4dc <__sflush_r+0x94>
 800b476:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b478:	89a3      	ldrh	r3, [r4, #12]
 800b47a:	075a      	lsls	r2, r3, #29
 800b47c:	d505      	bpl.n	800b48a <__sflush_r+0x42>
 800b47e:	6863      	ldr	r3, [r4, #4]
 800b480:	1ac0      	subs	r0, r0, r3
 800b482:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b484:	b10b      	cbz	r3, 800b48a <__sflush_r+0x42>
 800b486:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b488:	1ac0      	subs	r0, r0, r3
 800b48a:	2300      	movs	r3, #0
 800b48c:	4602      	mov	r2, r0
 800b48e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b490:	4628      	mov	r0, r5
 800b492:	6a21      	ldr	r1, [r4, #32]
 800b494:	47b0      	blx	r6
 800b496:	1c43      	adds	r3, r0, #1
 800b498:	89a3      	ldrh	r3, [r4, #12]
 800b49a:	d106      	bne.n	800b4aa <__sflush_r+0x62>
 800b49c:	6829      	ldr	r1, [r5, #0]
 800b49e:	291d      	cmp	r1, #29
 800b4a0:	d82c      	bhi.n	800b4fc <__sflush_r+0xb4>
 800b4a2:	4a29      	ldr	r2, [pc, #164]	; (800b548 <__sflush_r+0x100>)
 800b4a4:	40ca      	lsrs	r2, r1
 800b4a6:	07d6      	lsls	r6, r2, #31
 800b4a8:	d528      	bpl.n	800b4fc <__sflush_r+0xb4>
 800b4aa:	2200      	movs	r2, #0
 800b4ac:	6062      	str	r2, [r4, #4]
 800b4ae:	6922      	ldr	r2, [r4, #16]
 800b4b0:	04d9      	lsls	r1, r3, #19
 800b4b2:	6022      	str	r2, [r4, #0]
 800b4b4:	d504      	bpl.n	800b4c0 <__sflush_r+0x78>
 800b4b6:	1c42      	adds	r2, r0, #1
 800b4b8:	d101      	bne.n	800b4be <__sflush_r+0x76>
 800b4ba:	682b      	ldr	r3, [r5, #0]
 800b4bc:	b903      	cbnz	r3, 800b4c0 <__sflush_r+0x78>
 800b4be:	6560      	str	r0, [r4, #84]	; 0x54
 800b4c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b4c2:	602f      	str	r7, [r5, #0]
 800b4c4:	2900      	cmp	r1, #0
 800b4c6:	d0cb      	beq.n	800b460 <__sflush_r+0x18>
 800b4c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b4cc:	4299      	cmp	r1, r3
 800b4ce:	d002      	beq.n	800b4d6 <__sflush_r+0x8e>
 800b4d0:	4628      	mov	r0, r5
 800b4d2:	f7fb feaf 	bl	8007234 <_free_r>
 800b4d6:	2000      	movs	r0, #0
 800b4d8:	6360      	str	r0, [r4, #52]	; 0x34
 800b4da:	e7c2      	b.n	800b462 <__sflush_r+0x1a>
 800b4dc:	6a21      	ldr	r1, [r4, #32]
 800b4de:	2301      	movs	r3, #1
 800b4e0:	4628      	mov	r0, r5
 800b4e2:	47b0      	blx	r6
 800b4e4:	1c41      	adds	r1, r0, #1
 800b4e6:	d1c7      	bne.n	800b478 <__sflush_r+0x30>
 800b4e8:	682b      	ldr	r3, [r5, #0]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d0c4      	beq.n	800b478 <__sflush_r+0x30>
 800b4ee:	2b1d      	cmp	r3, #29
 800b4f0:	d001      	beq.n	800b4f6 <__sflush_r+0xae>
 800b4f2:	2b16      	cmp	r3, #22
 800b4f4:	d101      	bne.n	800b4fa <__sflush_r+0xb2>
 800b4f6:	602f      	str	r7, [r5, #0]
 800b4f8:	e7b2      	b.n	800b460 <__sflush_r+0x18>
 800b4fa:	89a3      	ldrh	r3, [r4, #12]
 800b4fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b500:	81a3      	strh	r3, [r4, #12]
 800b502:	e7ae      	b.n	800b462 <__sflush_r+0x1a>
 800b504:	690f      	ldr	r7, [r1, #16]
 800b506:	2f00      	cmp	r7, #0
 800b508:	d0aa      	beq.n	800b460 <__sflush_r+0x18>
 800b50a:	0793      	lsls	r3, r2, #30
 800b50c:	bf18      	it	ne
 800b50e:	2300      	movne	r3, #0
 800b510:	680e      	ldr	r6, [r1, #0]
 800b512:	bf08      	it	eq
 800b514:	694b      	ldreq	r3, [r1, #20]
 800b516:	1bf6      	subs	r6, r6, r7
 800b518:	600f      	str	r7, [r1, #0]
 800b51a:	608b      	str	r3, [r1, #8]
 800b51c:	2e00      	cmp	r6, #0
 800b51e:	dd9f      	ble.n	800b460 <__sflush_r+0x18>
 800b520:	4633      	mov	r3, r6
 800b522:	463a      	mov	r2, r7
 800b524:	4628      	mov	r0, r5
 800b526:	6a21      	ldr	r1, [r4, #32]
 800b528:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800b52c:	47e0      	blx	ip
 800b52e:	2800      	cmp	r0, #0
 800b530:	dc06      	bgt.n	800b540 <__sflush_r+0xf8>
 800b532:	89a3      	ldrh	r3, [r4, #12]
 800b534:	f04f 30ff 	mov.w	r0, #4294967295
 800b538:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b53c:	81a3      	strh	r3, [r4, #12]
 800b53e:	e790      	b.n	800b462 <__sflush_r+0x1a>
 800b540:	4407      	add	r7, r0
 800b542:	1a36      	subs	r6, r6, r0
 800b544:	e7ea      	b.n	800b51c <__sflush_r+0xd4>
 800b546:	bf00      	nop
 800b548:	20400001 	.word	0x20400001

0800b54c <_fflush_r>:
 800b54c:	b538      	push	{r3, r4, r5, lr}
 800b54e:	690b      	ldr	r3, [r1, #16]
 800b550:	4605      	mov	r5, r0
 800b552:	460c      	mov	r4, r1
 800b554:	b913      	cbnz	r3, 800b55c <_fflush_r+0x10>
 800b556:	2500      	movs	r5, #0
 800b558:	4628      	mov	r0, r5
 800b55a:	bd38      	pop	{r3, r4, r5, pc}
 800b55c:	b118      	cbz	r0, 800b566 <_fflush_r+0x1a>
 800b55e:	6983      	ldr	r3, [r0, #24]
 800b560:	b90b      	cbnz	r3, 800b566 <_fflush_r+0x1a>
 800b562:	f000 f887 	bl	800b674 <__sinit>
 800b566:	4b14      	ldr	r3, [pc, #80]	; (800b5b8 <_fflush_r+0x6c>)
 800b568:	429c      	cmp	r4, r3
 800b56a:	d11b      	bne.n	800b5a4 <_fflush_r+0x58>
 800b56c:	686c      	ldr	r4, [r5, #4]
 800b56e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b572:	2b00      	cmp	r3, #0
 800b574:	d0ef      	beq.n	800b556 <_fflush_r+0xa>
 800b576:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b578:	07d0      	lsls	r0, r2, #31
 800b57a:	d404      	bmi.n	800b586 <_fflush_r+0x3a>
 800b57c:	0599      	lsls	r1, r3, #22
 800b57e:	d402      	bmi.n	800b586 <_fflush_r+0x3a>
 800b580:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b582:	f7ff fcf6 	bl	800af72 <__retarget_lock_acquire_recursive>
 800b586:	4628      	mov	r0, r5
 800b588:	4621      	mov	r1, r4
 800b58a:	f7ff ff5d 	bl	800b448 <__sflush_r>
 800b58e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b590:	4605      	mov	r5, r0
 800b592:	07da      	lsls	r2, r3, #31
 800b594:	d4e0      	bmi.n	800b558 <_fflush_r+0xc>
 800b596:	89a3      	ldrh	r3, [r4, #12]
 800b598:	059b      	lsls	r3, r3, #22
 800b59a:	d4dd      	bmi.n	800b558 <_fflush_r+0xc>
 800b59c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b59e:	f7ff fce9 	bl	800af74 <__retarget_lock_release_recursive>
 800b5a2:	e7d9      	b.n	800b558 <_fflush_r+0xc>
 800b5a4:	4b05      	ldr	r3, [pc, #20]	; (800b5bc <_fflush_r+0x70>)
 800b5a6:	429c      	cmp	r4, r3
 800b5a8:	d101      	bne.n	800b5ae <_fflush_r+0x62>
 800b5aa:	68ac      	ldr	r4, [r5, #8]
 800b5ac:	e7df      	b.n	800b56e <_fflush_r+0x22>
 800b5ae:	4b04      	ldr	r3, [pc, #16]	; (800b5c0 <_fflush_r+0x74>)
 800b5b0:	429c      	cmp	r4, r3
 800b5b2:	bf08      	it	eq
 800b5b4:	68ec      	ldreq	r4, [r5, #12]
 800b5b6:	e7da      	b.n	800b56e <_fflush_r+0x22>
 800b5b8:	0800c064 	.word	0x0800c064
 800b5bc:	0800c084 	.word	0x0800c084
 800b5c0:	0800c044 	.word	0x0800c044

0800b5c4 <std>:
 800b5c4:	2300      	movs	r3, #0
 800b5c6:	b510      	push	{r4, lr}
 800b5c8:	4604      	mov	r4, r0
 800b5ca:	e9c0 3300 	strd	r3, r3, [r0]
 800b5ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b5d2:	6083      	str	r3, [r0, #8]
 800b5d4:	8181      	strh	r1, [r0, #12]
 800b5d6:	6643      	str	r3, [r0, #100]	; 0x64
 800b5d8:	81c2      	strh	r2, [r0, #14]
 800b5da:	6183      	str	r3, [r0, #24]
 800b5dc:	4619      	mov	r1, r3
 800b5de:	2208      	movs	r2, #8
 800b5e0:	305c      	adds	r0, #92	; 0x5c
 800b5e2:	f7fb fe1f 	bl	8007224 <memset>
 800b5e6:	4b05      	ldr	r3, [pc, #20]	; (800b5fc <std+0x38>)
 800b5e8:	6224      	str	r4, [r4, #32]
 800b5ea:	6263      	str	r3, [r4, #36]	; 0x24
 800b5ec:	4b04      	ldr	r3, [pc, #16]	; (800b600 <std+0x3c>)
 800b5ee:	62a3      	str	r3, [r4, #40]	; 0x28
 800b5f0:	4b04      	ldr	r3, [pc, #16]	; (800b604 <std+0x40>)
 800b5f2:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b5f4:	4b04      	ldr	r3, [pc, #16]	; (800b608 <std+0x44>)
 800b5f6:	6323      	str	r3, [r4, #48]	; 0x30
 800b5f8:	bd10      	pop	{r4, pc}
 800b5fa:	bf00      	nop
 800b5fc:	0800b911 	.word	0x0800b911
 800b600:	0800b933 	.word	0x0800b933
 800b604:	0800b96b 	.word	0x0800b96b
 800b608:	0800b98f 	.word	0x0800b98f

0800b60c <_cleanup_r>:
 800b60c:	4901      	ldr	r1, [pc, #4]	; (800b614 <_cleanup_r+0x8>)
 800b60e:	f000 b8af 	b.w	800b770 <_fwalk_reent>
 800b612:	bf00      	nop
 800b614:	0800b54d 	.word	0x0800b54d

0800b618 <__sfmoreglue>:
 800b618:	2268      	movs	r2, #104	; 0x68
 800b61a:	b570      	push	{r4, r5, r6, lr}
 800b61c:	1e4d      	subs	r5, r1, #1
 800b61e:	4355      	muls	r5, r2
 800b620:	460e      	mov	r6, r1
 800b622:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b626:	f7fb fe6d 	bl	8007304 <_malloc_r>
 800b62a:	4604      	mov	r4, r0
 800b62c:	b140      	cbz	r0, 800b640 <__sfmoreglue+0x28>
 800b62e:	2100      	movs	r1, #0
 800b630:	e9c0 1600 	strd	r1, r6, [r0]
 800b634:	300c      	adds	r0, #12
 800b636:	60a0      	str	r0, [r4, #8]
 800b638:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b63c:	f7fb fdf2 	bl	8007224 <memset>
 800b640:	4620      	mov	r0, r4
 800b642:	bd70      	pop	{r4, r5, r6, pc}

0800b644 <__sfp_lock_acquire>:
 800b644:	4801      	ldr	r0, [pc, #4]	; (800b64c <__sfp_lock_acquire+0x8>)
 800b646:	f7ff bc94 	b.w	800af72 <__retarget_lock_acquire_recursive>
 800b64a:	bf00      	nop
 800b64c:	200010f1 	.word	0x200010f1

0800b650 <__sfp_lock_release>:
 800b650:	4801      	ldr	r0, [pc, #4]	; (800b658 <__sfp_lock_release+0x8>)
 800b652:	f7ff bc8f 	b.w	800af74 <__retarget_lock_release_recursive>
 800b656:	bf00      	nop
 800b658:	200010f1 	.word	0x200010f1

0800b65c <__sinit_lock_acquire>:
 800b65c:	4801      	ldr	r0, [pc, #4]	; (800b664 <__sinit_lock_acquire+0x8>)
 800b65e:	f7ff bc88 	b.w	800af72 <__retarget_lock_acquire_recursive>
 800b662:	bf00      	nop
 800b664:	200010f2 	.word	0x200010f2

0800b668 <__sinit_lock_release>:
 800b668:	4801      	ldr	r0, [pc, #4]	; (800b670 <__sinit_lock_release+0x8>)
 800b66a:	f7ff bc83 	b.w	800af74 <__retarget_lock_release_recursive>
 800b66e:	bf00      	nop
 800b670:	200010f2 	.word	0x200010f2

0800b674 <__sinit>:
 800b674:	b510      	push	{r4, lr}
 800b676:	4604      	mov	r4, r0
 800b678:	f7ff fff0 	bl	800b65c <__sinit_lock_acquire>
 800b67c:	69a3      	ldr	r3, [r4, #24]
 800b67e:	b11b      	cbz	r3, 800b688 <__sinit+0x14>
 800b680:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b684:	f7ff bff0 	b.w	800b668 <__sinit_lock_release>
 800b688:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b68c:	6523      	str	r3, [r4, #80]	; 0x50
 800b68e:	4b13      	ldr	r3, [pc, #76]	; (800b6dc <__sinit+0x68>)
 800b690:	4a13      	ldr	r2, [pc, #76]	; (800b6e0 <__sinit+0x6c>)
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	62a2      	str	r2, [r4, #40]	; 0x28
 800b696:	42a3      	cmp	r3, r4
 800b698:	bf08      	it	eq
 800b69a:	2301      	moveq	r3, #1
 800b69c:	4620      	mov	r0, r4
 800b69e:	bf08      	it	eq
 800b6a0:	61a3      	streq	r3, [r4, #24]
 800b6a2:	f000 f81f 	bl	800b6e4 <__sfp>
 800b6a6:	6060      	str	r0, [r4, #4]
 800b6a8:	4620      	mov	r0, r4
 800b6aa:	f000 f81b 	bl	800b6e4 <__sfp>
 800b6ae:	60a0      	str	r0, [r4, #8]
 800b6b0:	4620      	mov	r0, r4
 800b6b2:	f000 f817 	bl	800b6e4 <__sfp>
 800b6b6:	2200      	movs	r2, #0
 800b6b8:	2104      	movs	r1, #4
 800b6ba:	60e0      	str	r0, [r4, #12]
 800b6bc:	6860      	ldr	r0, [r4, #4]
 800b6be:	f7ff ff81 	bl	800b5c4 <std>
 800b6c2:	2201      	movs	r2, #1
 800b6c4:	2109      	movs	r1, #9
 800b6c6:	68a0      	ldr	r0, [r4, #8]
 800b6c8:	f7ff ff7c 	bl	800b5c4 <std>
 800b6cc:	2202      	movs	r2, #2
 800b6ce:	2112      	movs	r1, #18
 800b6d0:	68e0      	ldr	r0, [r4, #12]
 800b6d2:	f7ff ff77 	bl	800b5c4 <std>
 800b6d6:	2301      	movs	r3, #1
 800b6d8:	61a3      	str	r3, [r4, #24]
 800b6da:	e7d1      	b.n	800b680 <__sinit+0xc>
 800b6dc:	0800bc00 	.word	0x0800bc00
 800b6e0:	0800b60d 	.word	0x0800b60d

0800b6e4 <__sfp>:
 800b6e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6e6:	4607      	mov	r7, r0
 800b6e8:	f7ff ffac 	bl	800b644 <__sfp_lock_acquire>
 800b6ec:	4b1e      	ldr	r3, [pc, #120]	; (800b768 <__sfp+0x84>)
 800b6ee:	681e      	ldr	r6, [r3, #0]
 800b6f0:	69b3      	ldr	r3, [r6, #24]
 800b6f2:	b913      	cbnz	r3, 800b6fa <__sfp+0x16>
 800b6f4:	4630      	mov	r0, r6
 800b6f6:	f7ff ffbd 	bl	800b674 <__sinit>
 800b6fa:	3648      	adds	r6, #72	; 0x48
 800b6fc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b700:	3b01      	subs	r3, #1
 800b702:	d503      	bpl.n	800b70c <__sfp+0x28>
 800b704:	6833      	ldr	r3, [r6, #0]
 800b706:	b30b      	cbz	r3, 800b74c <__sfp+0x68>
 800b708:	6836      	ldr	r6, [r6, #0]
 800b70a:	e7f7      	b.n	800b6fc <__sfp+0x18>
 800b70c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b710:	b9d5      	cbnz	r5, 800b748 <__sfp+0x64>
 800b712:	4b16      	ldr	r3, [pc, #88]	; (800b76c <__sfp+0x88>)
 800b714:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b718:	60e3      	str	r3, [r4, #12]
 800b71a:	6665      	str	r5, [r4, #100]	; 0x64
 800b71c:	f7ff fc28 	bl	800af70 <__retarget_lock_init_recursive>
 800b720:	f7ff ff96 	bl	800b650 <__sfp_lock_release>
 800b724:	2208      	movs	r2, #8
 800b726:	4629      	mov	r1, r5
 800b728:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b72c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b730:	6025      	str	r5, [r4, #0]
 800b732:	61a5      	str	r5, [r4, #24]
 800b734:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b738:	f7fb fd74 	bl	8007224 <memset>
 800b73c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b740:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b744:	4620      	mov	r0, r4
 800b746:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b748:	3468      	adds	r4, #104	; 0x68
 800b74a:	e7d9      	b.n	800b700 <__sfp+0x1c>
 800b74c:	2104      	movs	r1, #4
 800b74e:	4638      	mov	r0, r7
 800b750:	f7ff ff62 	bl	800b618 <__sfmoreglue>
 800b754:	4604      	mov	r4, r0
 800b756:	6030      	str	r0, [r6, #0]
 800b758:	2800      	cmp	r0, #0
 800b75a:	d1d5      	bne.n	800b708 <__sfp+0x24>
 800b75c:	f7ff ff78 	bl	800b650 <__sfp_lock_release>
 800b760:	230c      	movs	r3, #12
 800b762:	603b      	str	r3, [r7, #0]
 800b764:	e7ee      	b.n	800b744 <__sfp+0x60>
 800b766:	bf00      	nop
 800b768:	0800bc00 	.word	0x0800bc00
 800b76c:	ffff0001 	.word	0xffff0001

0800b770 <_fwalk_reent>:
 800b770:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b774:	4606      	mov	r6, r0
 800b776:	4688      	mov	r8, r1
 800b778:	2700      	movs	r7, #0
 800b77a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b77e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b782:	f1b9 0901 	subs.w	r9, r9, #1
 800b786:	d505      	bpl.n	800b794 <_fwalk_reent+0x24>
 800b788:	6824      	ldr	r4, [r4, #0]
 800b78a:	2c00      	cmp	r4, #0
 800b78c:	d1f7      	bne.n	800b77e <_fwalk_reent+0xe>
 800b78e:	4638      	mov	r0, r7
 800b790:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b794:	89ab      	ldrh	r3, [r5, #12]
 800b796:	2b01      	cmp	r3, #1
 800b798:	d907      	bls.n	800b7aa <_fwalk_reent+0x3a>
 800b79a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b79e:	3301      	adds	r3, #1
 800b7a0:	d003      	beq.n	800b7aa <_fwalk_reent+0x3a>
 800b7a2:	4629      	mov	r1, r5
 800b7a4:	4630      	mov	r0, r6
 800b7a6:	47c0      	blx	r8
 800b7a8:	4307      	orrs	r7, r0
 800b7aa:	3568      	adds	r5, #104	; 0x68
 800b7ac:	e7e9      	b.n	800b782 <_fwalk_reent+0x12>

0800b7ae <__swhatbuf_r>:
 800b7ae:	b570      	push	{r4, r5, r6, lr}
 800b7b0:	460e      	mov	r6, r1
 800b7b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b7b6:	4614      	mov	r4, r2
 800b7b8:	2900      	cmp	r1, #0
 800b7ba:	461d      	mov	r5, r3
 800b7bc:	b096      	sub	sp, #88	; 0x58
 800b7be:	da08      	bge.n	800b7d2 <__swhatbuf_r+0x24>
 800b7c0:	2200      	movs	r2, #0
 800b7c2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b7c6:	602a      	str	r2, [r5, #0]
 800b7c8:	061a      	lsls	r2, r3, #24
 800b7ca:	d410      	bmi.n	800b7ee <__swhatbuf_r+0x40>
 800b7cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b7d0:	e00e      	b.n	800b7f0 <__swhatbuf_r+0x42>
 800b7d2:	466a      	mov	r2, sp
 800b7d4:	f000 f902 	bl	800b9dc <_fstat_r>
 800b7d8:	2800      	cmp	r0, #0
 800b7da:	dbf1      	blt.n	800b7c0 <__swhatbuf_r+0x12>
 800b7dc:	9a01      	ldr	r2, [sp, #4]
 800b7de:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b7e2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b7e6:	425a      	negs	r2, r3
 800b7e8:	415a      	adcs	r2, r3
 800b7ea:	602a      	str	r2, [r5, #0]
 800b7ec:	e7ee      	b.n	800b7cc <__swhatbuf_r+0x1e>
 800b7ee:	2340      	movs	r3, #64	; 0x40
 800b7f0:	2000      	movs	r0, #0
 800b7f2:	6023      	str	r3, [r4, #0]
 800b7f4:	b016      	add	sp, #88	; 0x58
 800b7f6:	bd70      	pop	{r4, r5, r6, pc}

0800b7f8 <__smakebuf_r>:
 800b7f8:	898b      	ldrh	r3, [r1, #12]
 800b7fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b7fc:	079d      	lsls	r5, r3, #30
 800b7fe:	4606      	mov	r6, r0
 800b800:	460c      	mov	r4, r1
 800b802:	d507      	bpl.n	800b814 <__smakebuf_r+0x1c>
 800b804:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b808:	6023      	str	r3, [r4, #0]
 800b80a:	6123      	str	r3, [r4, #16]
 800b80c:	2301      	movs	r3, #1
 800b80e:	6163      	str	r3, [r4, #20]
 800b810:	b002      	add	sp, #8
 800b812:	bd70      	pop	{r4, r5, r6, pc}
 800b814:	466a      	mov	r2, sp
 800b816:	ab01      	add	r3, sp, #4
 800b818:	f7ff ffc9 	bl	800b7ae <__swhatbuf_r>
 800b81c:	9900      	ldr	r1, [sp, #0]
 800b81e:	4605      	mov	r5, r0
 800b820:	4630      	mov	r0, r6
 800b822:	f7fb fd6f 	bl	8007304 <_malloc_r>
 800b826:	b948      	cbnz	r0, 800b83c <__smakebuf_r+0x44>
 800b828:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b82c:	059a      	lsls	r2, r3, #22
 800b82e:	d4ef      	bmi.n	800b810 <__smakebuf_r+0x18>
 800b830:	f023 0303 	bic.w	r3, r3, #3
 800b834:	f043 0302 	orr.w	r3, r3, #2
 800b838:	81a3      	strh	r3, [r4, #12]
 800b83a:	e7e3      	b.n	800b804 <__smakebuf_r+0xc>
 800b83c:	4b0d      	ldr	r3, [pc, #52]	; (800b874 <__smakebuf_r+0x7c>)
 800b83e:	62b3      	str	r3, [r6, #40]	; 0x28
 800b840:	89a3      	ldrh	r3, [r4, #12]
 800b842:	6020      	str	r0, [r4, #0]
 800b844:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b848:	81a3      	strh	r3, [r4, #12]
 800b84a:	9b00      	ldr	r3, [sp, #0]
 800b84c:	6120      	str	r0, [r4, #16]
 800b84e:	6163      	str	r3, [r4, #20]
 800b850:	9b01      	ldr	r3, [sp, #4]
 800b852:	b15b      	cbz	r3, 800b86c <__smakebuf_r+0x74>
 800b854:	4630      	mov	r0, r6
 800b856:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b85a:	f000 f8d1 	bl	800ba00 <_isatty_r>
 800b85e:	b128      	cbz	r0, 800b86c <__smakebuf_r+0x74>
 800b860:	89a3      	ldrh	r3, [r4, #12]
 800b862:	f023 0303 	bic.w	r3, r3, #3
 800b866:	f043 0301 	orr.w	r3, r3, #1
 800b86a:	81a3      	strh	r3, [r4, #12]
 800b86c:	89a0      	ldrh	r0, [r4, #12]
 800b86e:	4305      	orrs	r5, r0
 800b870:	81a5      	strh	r5, [r4, #12]
 800b872:	e7cd      	b.n	800b810 <__smakebuf_r+0x18>
 800b874:	0800b60d 	.word	0x0800b60d

0800b878 <_malloc_usable_size_r>:
 800b878:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b87c:	1f18      	subs	r0, r3, #4
 800b87e:	2b00      	cmp	r3, #0
 800b880:	bfbc      	itt	lt
 800b882:	580b      	ldrlt	r3, [r1, r0]
 800b884:	18c0      	addlt	r0, r0, r3
 800b886:	4770      	bx	lr

0800b888 <_raise_r>:
 800b888:	291f      	cmp	r1, #31
 800b88a:	b538      	push	{r3, r4, r5, lr}
 800b88c:	4604      	mov	r4, r0
 800b88e:	460d      	mov	r5, r1
 800b890:	d904      	bls.n	800b89c <_raise_r+0x14>
 800b892:	2316      	movs	r3, #22
 800b894:	6003      	str	r3, [r0, #0]
 800b896:	f04f 30ff 	mov.w	r0, #4294967295
 800b89a:	bd38      	pop	{r3, r4, r5, pc}
 800b89c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b89e:	b112      	cbz	r2, 800b8a6 <_raise_r+0x1e>
 800b8a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b8a4:	b94b      	cbnz	r3, 800b8ba <_raise_r+0x32>
 800b8a6:	4620      	mov	r0, r4
 800b8a8:	f000 f830 	bl	800b90c <_getpid_r>
 800b8ac:	462a      	mov	r2, r5
 800b8ae:	4601      	mov	r1, r0
 800b8b0:	4620      	mov	r0, r4
 800b8b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b8b6:	f000 b817 	b.w	800b8e8 <_kill_r>
 800b8ba:	2b01      	cmp	r3, #1
 800b8bc:	d00a      	beq.n	800b8d4 <_raise_r+0x4c>
 800b8be:	1c59      	adds	r1, r3, #1
 800b8c0:	d103      	bne.n	800b8ca <_raise_r+0x42>
 800b8c2:	2316      	movs	r3, #22
 800b8c4:	6003      	str	r3, [r0, #0]
 800b8c6:	2001      	movs	r0, #1
 800b8c8:	e7e7      	b.n	800b89a <_raise_r+0x12>
 800b8ca:	2400      	movs	r4, #0
 800b8cc:	4628      	mov	r0, r5
 800b8ce:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b8d2:	4798      	blx	r3
 800b8d4:	2000      	movs	r0, #0
 800b8d6:	e7e0      	b.n	800b89a <_raise_r+0x12>

0800b8d8 <raise>:
 800b8d8:	4b02      	ldr	r3, [pc, #8]	; (800b8e4 <raise+0xc>)
 800b8da:	4601      	mov	r1, r0
 800b8dc:	6818      	ldr	r0, [r3, #0]
 800b8de:	f7ff bfd3 	b.w	800b888 <_raise_r>
 800b8e2:	bf00      	nop
 800b8e4:	20000028 	.word	0x20000028

0800b8e8 <_kill_r>:
 800b8e8:	b538      	push	{r3, r4, r5, lr}
 800b8ea:	2300      	movs	r3, #0
 800b8ec:	4d06      	ldr	r5, [pc, #24]	; (800b908 <_kill_r+0x20>)
 800b8ee:	4604      	mov	r4, r0
 800b8f0:	4608      	mov	r0, r1
 800b8f2:	4611      	mov	r1, r2
 800b8f4:	602b      	str	r3, [r5, #0]
 800b8f6:	f7f6 fa7a 	bl	8001dee <_kill>
 800b8fa:	1c43      	adds	r3, r0, #1
 800b8fc:	d102      	bne.n	800b904 <_kill_r+0x1c>
 800b8fe:	682b      	ldr	r3, [r5, #0]
 800b900:	b103      	cbz	r3, 800b904 <_kill_r+0x1c>
 800b902:	6023      	str	r3, [r4, #0]
 800b904:	bd38      	pop	{r3, r4, r5, pc}
 800b906:	bf00      	nop
 800b908:	200010ec 	.word	0x200010ec

0800b90c <_getpid_r>:
 800b90c:	f7f6 ba68 	b.w	8001de0 <_getpid>

0800b910 <__sread>:
 800b910:	b510      	push	{r4, lr}
 800b912:	460c      	mov	r4, r1
 800b914:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b918:	f000 f894 	bl	800ba44 <_read_r>
 800b91c:	2800      	cmp	r0, #0
 800b91e:	bfab      	itete	ge
 800b920:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b922:	89a3      	ldrhlt	r3, [r4, #12]
 800b924:	181b      	addge	r3, r3, r0
 800b926:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b92a:	bfac      	ite	ge
 800b92c:	6563      	strge	r3, [r4, #84]	; 0x54
 800b92e:	81a3      	strhlt	r3, [r4, #12]
 800b930:	bd10      	pop	{r4, pc}

0800b932 <__swrite>:
 800b932:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b936:	461f      	mov	r7, r3
 800b938:	898b      	ldrh	r3, [r1, #12]
 800b93a:	4605      	mov	r5, r0
 800b93c:	05db      	lsls	r3, r3, #23
 800b93e:	460c      	mov	r4, r1
 800b940:	4616      	mov	r6, r2
 800b942:	d505      	bpl.n	800b950 <__swrite+0x1e>
 800b944:	2302      	movs	r3, #2
 800b946:	2200      	movs	r2, #0
 800b948:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b94c:	f000 f868 	bl	800ba20 <_lseek_r>
 800b950:	89a3      	ldrh	r3, [r4, #12]
 800b952:	4632      	mov	r2, r6
 800b954:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b958:	81a3      	strh	r3, [r4, #12]
 800b95a:	4628      	mov	r0, r5
 800b95c:	463b      	mov	r3, r7
 800b95e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b962:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b966:	f000 b817 	b.w	800b998 <_write_r>

0800b96a <__sseek>:
 800b96a:	b510      	push	{r4, lr}
 800b96c:	460c      	mov	r4, r1
 800b96e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b972:	f000 f855 	bl	800ba20 <_lseek_r>
 800b976:	1c43      	adds	r3, r0, #1
 800b978:	89a3      	ldrh	r3, [r4, #12]
 800b97a:	bf15      	itete	ne
 800b97c:	6560      	strne	r0, [r4, #84]	; 0x54
 800b97e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b982:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b986:	81a3      	strheq	r3, [r4, #12]
 800b988:	bf18      	it	ne
 800b98a:	81a3      	strhne	r3, [r4, #12]
 800b98c:	bd10      	pop	{r4, pc}

0800b98e <__sclose>:
 800b98e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b992:	f000 b813 	b.w	800b9bc <_close_r>
	...

0800b998 <_write_r>:
 800b998:	b538      	push	{r3, r4, r5, lr}
 800b99a:	4604      	mov	r4, r0
 800b99c:	4608      	mov	r0, r1
 800b99e:	4611      	mov	r1, r2
 800b9a0:	2200      	movs	r2, #0
 800b9a2:	4d05      	ldr	r5, [pc, #20]	; (800b9b8 <_write_r+0x20>)
 800b9a4:	602a      	str	r2, [r5, #0]
 800b9a6:	461a      	mov	r2, r3
 800b9a8:	f7f6 fa58 	bl	8001e5c <_write>
 800b9ac:	1c43      	adds	r3, r0, #1
 800b9ae:	d102      	bne.n	800b9b6 <_write_r+0x1e>
 800b9b0:	682b      	ldr	r3, [r5, #0]
 800b9b2:	b103      	cbz	r3, 800b9b6 <_write_r+0x1e>
 800b9b4:	6023      	str	r3, [r4, #0]
 800b9b6:	bd38      	pop	{r3, r4, r5, pc}
 800b9b8:	200010ec 	.word	0x200010ec

0800b9bc <_close_r>:
 800b9bc:	b538      	push	{r3, r4, r5, lr}
 800b9be:	2300      	movs	r3, #0
 800b9c0:	4d05      	ldr	r5, [pc, #20]	; (800b9d8 <_close_r+0x1c>)
 800b9c2:	4604      	mov	r4, r0
 800b9c4:	4608      	mov	r0, r1
 800b9c6:	602b      	str	r3, [r5, #0]
 800b9c8:	f7f6 fa64 	bl	8001e94 <_close>
 800b9cc:	1c43      	adds	r3, r0, #1
 800b9ce:	d102      	bne.n	800b9d6 <_close_r+0x1a>
 800b9d0:	682b      	ldr	r3, [r5, #0]
 800b9d2:	b103      	cbz	r3, 800b9d6 <_close_r+0x1a>
 800b9d4:	6023      	str	r3, [r4, #0]
 800b9d6:	bd38      	pop	{r3, r4, r5, pc}
 800b9d8:	200010ec 	.word	0x200010ec

0800b9dc <_fstat_r>:
 800b9dc:	b538      	push	{r3, r4, r5, lr}
 800b9de:	2300      	movs	r3, #0
 800b9e0:	4d06      	ldr	r5, [pc, #24]	; (800b9fc <_fstat_r+0x20>)
 800b9e2:	4604      	mov	r4, r0
 800b9e4:	4608      	mov	r0, r1
 800b9e6:	4611      	mov	r1, r2
 800b9e8:	602b      	str	r3, [r5, #0]
 800b9ea:	f7f6 fa5e 	bl	8001eaa <_fstat>
 800b9ee:	1c43      	adds	r3, r0, #1
 800b9f0:	d102      	bne.n	800b9f8 <_fstat_r+0x1c>
 800b9f2:	682b      	ldr	r3, [r5, #0]
 800b9f4:	b103      	cbz	r3, 800b9f8 <_fstat_r+0x1c>
 800b9f6:	6023      	str	r3, [r4, #0]
 800b9f8:	bd38      	pop	{r3, r4, r5, pc}
 800b9fa:	bf00      	nop
 800b9fc:	200010ec 	.word	0x200010ec

0800ba00 <_isatty_r>:
 800ba00:	b538      	push	{r3, r4, r5, lr}
 800ba02:	2300      	movs	r3, #0
 800ba04:	4d05      	ldr	r5, [pc, #20]	; (800ba1c <_isatty_r+0x1c>)
 800ba06:	4604      	mov	r4, r0
 800ba08:	4608      	mov	r0, r1
 800ba0a:	602b      	str	r3, [r5, #0]
 800ba0c:	f7f6 fa5c 	bl	8001ec8 <_isatty>
 800ba10:	1c43      	adds	r3, r0, #1
 800ba12:	d102      	bne.n	800ba1a <_isatty_r+0x1a>
 800ba14:	682b      	ldr	r3, [r5, #0]
 800ba16:	b103      	cbz	r3, 800ba1a <_isatty_r+0x1a>
 800ba18:	6023      	str	r3, [r4, #0]
 800ba1a:	bd38      	pop	{r3, r4, r5, pc}
 800ba1c:	200010ec 	.word	0x200010ec

0800ba20 <_lseek_r>:
 800ba20:	b538      	push	{r3, r4, r5, lr}
 800ba22:	4604      	mov	r4, r0
 800ba24:	4608      	mov	r0, r1
 800ba26:	4611      	mov	r1, r2
 800ba28:	2200      	movs	r2, #0
 800ba2a:	4d05      	ldr	r5, [pc, #20]	; (800ba40 <_lseek_r+0x20>)
 800ba2c:	602a      	str	r2, [r5, #0]
 800ba2e:	461a      	mov	r2, r3
 800ba30:	f7f6 fa54 	bl	8001edc <_lseek>
 800ba34:	1c43      	adds	r3, r0, #1
 800ba36:	d102      	bne.n	800ba3e <_lseek_r+0x1e>
 800ba38:	682b      	ldr	r3, [r5, #0]
 800ba3a:	b103      	cbz	r3, 800ba3e <_lseek_r+0x1e>
 800ba3c:	6023      	str	r3, [r4, #0]
 800ba3e:	bd38      	pop	{r3, r4, r5, pc}
 800ba40:	200010ec 	.word	0x200010ec

0800ba44 <_read_r>:
 800ba44:	b538      	push	{r3, r4, r5, lr}
 800ba46:	4604      	mov	r4, r0
 800ba48:	4608      	mov	r0, r1
 800ba4a:	4611      	mov	r1, r2
 800ba4c:	2200      	movs	r2, #0
 800ba4e:	4d05      	ldr	r5, [pc, #20]	; (800ba64 <_read_r+0x20>)
 800ba50:	602a      	str	r2, [r5, #0]
 800ba52:	461a      	mov	r2, r3
 800ba54:	f7f6 f9e5 	bl	8001e22 <_read>
 800ba58:	1c43      	adds	r3, r0, #1
 800ba5a:	d102      	bne.n	800ba62 <_read_r+0x1e>
 800ba5c:	682b      	ldr	r3, [r5, #0]
 800ba5e:	b103      	cbz	r3, 800ba62 <_read_r+0x1e>
 800ba60:	6023      	str	r3, [r4, #0]
 800ba62:	bd38      	pop	{r3, r4, r5, pc}
 800ba64:	200010ec 	.word	0x200010ec

0800ba68 <_init>:
 800ba68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba6a:	bf00      	nop
 800ba6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba6e:	bc08      	pop	{r3}
 800ba70:	469e      	mov	lr, r3
 800ba72:	4770      	bx	lr

0800ba74 <_fini>:
 800ba74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba76:	bf00      	nop
 800ba78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba7a:	bc08      	pop	{r3}
 800ba7c:	469e      	mov	lr, r3
 800ba7e:	4770      	bx	lr
