<profile>

<section name = "Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s'" level="0">
<item name = "Date">Wed Apr  3 21:43:46 2024
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.535 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">12, 12, 60.000 ns, 60.000 ns, 13, 13, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203">dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1, 10, 10, 50.000 ns, 50.000 ns, 11, 11, function</column>
<column name="call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234">shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 348, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 3, 4919, 5458, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 239, -</column>
<column name="Register">-, -, 1217, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, 5, 11, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203">dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1, 0, 3, 4534, 5266, 0</column>
<column name="call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_234">shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s, 0, 0, 385, 192, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln321_fu_708_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln323_fu_720_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln326_fu_664_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln328_fu_676_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln289_1_fu_646_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln289_2_fu_652_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln289_fu_640_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_156">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1648">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1649">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1653">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1659">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op158">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln289_1_fu_594_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln289_7_fu_614_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln289_8_fu_634_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln289_fu_584_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln313_fu_658_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="icmp_ln317_fu_702_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="select_ln323_fu_726_p3">select, 0, 0, 32, 1, 2</column>
<column name="select_ln328_fu_682_p3">select, 0, 0, 32, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">59, 14, 1, 14</column>
<column name="pX_3">9, 2, 32, 64</column>
<column name="pY_3">9, 2, 32, 64</column>
<column name="res_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_10_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_11_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_12_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_13_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_14_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_15_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_8_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_9_V_blk_n">9, 2, 1, 2</column>
<column name="sX_3">9, 2, 32, 64</column>
<column name="storemerge_reg_192">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln289_2_reg_950">1, 0, 1, 0</column>
<column name="ap_CS_fsm">13, 0, 13, 0</column>
<column name="grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_203_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln313_reg_954">1, 0, 1, 0</column>
<column name="icmp_ln317_reg_963">1, 0, 1, 0</column>
<column name="kernel_data_V_2_0_ret_reg_855">16, 0, 16, 0</column>
<column name="kernel_data_V_2_10_ret_reg_835">16, 0, 16, 0</column>
<column name="kernel_data_V_2_11_ret_reg_830">16, 0, 16, 0</column>
<column name="kernel_data_V_2_12">16, 0, 16, 0</column>
<column name="kernel_data_V_2_12_ret_reg_890">16, 0, 16, 0</column>
<column name="kernel_data_V_2_13">16, 0, 16, 0</column>
<column name="kernel_data_V_2_13_ret_reg_895">16, 0, 16, 0</column>
<column name="kernel_data_V_2_14">16, 0, 16, 0</column>
<column name="kernel_data_V_2_14_ret_reg_900">16, 0, 16, 0</column>
<column name="kernel_data_V_2_15">16, 0, 16, 0</column>
<column name="kernel_data_V_2_15_ret_reg_905">16, 0, 16, 0</column>
<column name="kernel_data_V_2_16">16, 0, 16, 0</column>
<column name="kernel_data_V_2_16_ret_reg_910">16, 0, 16, 0</column>
<column name="kernel_data_V_2_17">16, 0, 16, 0</column>
<column name="kernel_data_V_2_17_ret_reg_915">16, 0, 16, 0</column>
<column name="kernel_data_V_2_18_ret_reg_825">16, 0, 16, 0</column>
<column name="kernel_data_V_2_19_ret_reg_820">16, 0, 16, 0</column>
<column name="kernel_data_V_2_1_ret_reg_850">16, 0, 16, 0</column>
<column name="kernel_data_V_2_20_ret_reg_815">16, 0, 16, 0</column>
<column name="kernel_data_V_2_21">16, 0, 16, 0</column>
<column name="kernel_data_V_2_21_ret_reg_920">16, 0, 16, 0</column>
<column name="kernel_data_V_2_22">16, 0, 16, 0</column>
<column name="kernel_data_V_2_22_ret_reg_925">16, 0, 16, 0</column>
<column name="kernel_data_V_2_23">16, 0, 16, 0</column>
<column name="kernel_data_V_2_23_ret_reg_930">16, 0, 16, 0</column>
<column name="kernel_data_V_2_24">16, 0, 16, 0</column>
<column name="kernel_data_V_2_24_ret_reg_935">16, 0, 16, 0</column>
<column name="kernel_data_V_2_25">16, 0, 16, 0</column>
<column name="kernel_data_V_2_25_ret_reg_940">16, 0, 16, 0</column>
<column name="kernel_data_V_2_26">16, 0, 16, 0</column>
<column name="kernel_data_V_2_26_ret_reg_945">16, 0, 16, 0</column>
<column name="kernel_data_V_2_2_ret_reg_845">16, 0, 16, 0</column>
<column name="kernel_data_V_2_3">16, 0, 16, 0</column>
<column name="kernel_data_V_2_3_ret_reg_860">16, 0, 16, 0</column>
<column name="kernel_data_V_2_4">16, 0, 16, 0</column>
<column name="kernel_data_V_2_4_ret_reg_865">16, 0, 16, 0</column>
<column name="kernel_data_V_2_5">16, 0, 16, 0</column>
<column name="kernel_data_V_2_5_ret_reg_870">16, 0, 16, 0</column>
<column name="kernel_data_V_2_6">16, 0, 16, 0</column>
<column name="kernel_data_V_2_6_ret_reg_875">16, 0, 16, 0</column>
<column name="kernel_data_V_2_7">16, 0, 16, 0</column>
<column name="kernel_data_V_2_7_ret_reg_880">16, 0, 16, 0</column>
<column name="kernel_data_V_2_8">16, 0, 16, 0</column>
<column name="kernel_data_V_2_8_ret_reg_885">16, 0, 16, 0</column>
<column name="kernel_data_V_2_9_ret_reg_840">16, 0, 16, 0</column>
<column name="pX_3">32, 0, 32, 0</column>
<column name="pY_3">32, 0, 32, 0</column>
<column name="sX_3">32, 0, 32, 0</column>
<column name="sY_3">32, 0, 32, 0</column>
<column name="select_ln323_reg_967">32, 0, 32, 0</column>
<column name="select_ln328_reg_958">32, 0, 32, 0</column>
<column name="storemerge_reg_192">32, 0, 32, 0</column>
<column name="tmp_data_0_V_reg_972">16, 0, 16, 0</column>
<column name="tmp_data_10_V_reg_1022">16, 0, 16, 0</column>
<column name="tmp_data_11_V_reg_1027">16, 0, 16, 0</column>
<column name="tmp_data_12_V_reg_1032">16, 0, 16, 0</column>
<column name="tmp_data_13_V_reg_1037">16, 0, 16, 0</column>
<column name="tmp_data_14_V_reg_1042">16, 0, 16, 0</column>
<column name="tmp_data_15_V_reg_1047">16, 0, 16, 0</column>
<column name="tmp_data_1_V_reg_977">16, 0, 16, 0</column>
<column name="tmp_data_2_V_reg_982">16, 0, 16, 0</column>
<column name="tmp_data_3_V_reg_987">16, 0, 16, 0</column>
<column name="tmp_data_4_V_reg_992">16, 0, 16, 0</column>
<column name="tmp_data_5_V_reg_997">16, 0, 16, 0</column>
<column name="tmp_data_6_V_reg_1002">16, 0, 16, 0</column>
<column name="tmp_data_7_V_reg_1007">16, 0, 16, 0</column>
<column name="tmp_data_8_V_reg_1012">16, 0, 16, 0</column>
<column name="tmp_data_9_V_reg_1017">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="res_stream_V_data_0_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="res_stream_V_data_1_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="res_stream_V_data_2_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="res_stream_V_data_3_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="res_stream_V_data_4_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="res_stream_V_data_5_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="res_stream_V_data_6_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="res_stream_V_data_7_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="res_stream_V_data_8_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="res_stream_V_data_9_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="res_stream_V_data_10_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="res_stream_V_data_11_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="res_stream_V_data_12_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="res_stream_V_data_13_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="res_stream_V_data_14_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="res_stream_V_data_15_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="in_elem_data_0_V_read">in, 16, ap_none, in_elem_data_0_V_read, scalar</column>
<column name="in_elem_data_1_V_read">in, 16, ap_none, in_elem_data_1_V_read, scalar</column>
<column name="in_elem_data_2_V_read">in, 16, ap_none, in_elem_data_2_V_read, scalar</column>
<column name="res_stream_V_data_0_V_din">out, 16, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_full_n">in, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_write">out, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_1_V_din">out, 16, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_full_n">in, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_write">out, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_2_V_din">out, 16, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_full_n">in, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_write">out, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_3_V_din">out, 16, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_full_n">in, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_write">out, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_4_V_din">out, 16, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_full_n">in, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_write">out, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_5_V_din">out, 16, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_full_n">in, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_write">out, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_6_V_din">out, 16, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_full_n">in, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_write">out, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_7_V_din">out, 16, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_full_n">in, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_write">out, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_8_V_din">out, 16, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_8_V_full_n">in, 1, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_8_V_write">out, 1, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_9_V_din">out, 16, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_9_V_full_n">in, 1, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_9_V_write">out, 1, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_10_V_din">out, 16, ap_fifo, res_stream_V_data_10_V, pointer</column>
<column name="res_stream_V_data_10_V_full_n">in, 1, ap_fifo, res_stream_V_data_10_V, pointer</column>
<column name="res_stream_V_data_10_V_write">out, 1, ap_fifo, res_stream_V_data_10_V, pointer</column>
<column name="res_stream_V_data_11_V_din">out, 16, ap_fifo, res_stream_V_data_11_V, pointer</column>
<column name="res_stream_V_data_11_V_full_n">in, 1, ap_fifo, res_stream_V_data_11_V, pointer</column>
<column name="res_stream_V_data_11_V_write">out, 1, ap_fifo, res_stream_V_data_11_V, pointer</column>
<column name="res_stream_V_data_12_V_din">out, 16, ap_fifo, res_stream_V_data_12_V, pointer</column>
<column name="res_stream_V_data_12_V_full_n">in, 1, ap_fifo, res_stream_V_data_12_V, pointer</column>
<column name="res_stream_V_data_12_V_write">out, 1, ap_fifo, res_stream_V_data_12_V, pointer</column>
<column name="res_stream_V_data_13_V_din">out, 16, ap_fifo, res_stream_V_data_13_V, pointer</column>
<column name="res_stream_V_data_13_V_full_n">in, 1, ap_fifo, res_stream_V_data_13_V, pointer</column>
<column name="res_stream_V_data_13_V_write">out, 1, ap_fifo, res_stream_V_data_13_V, pointer</column>
<column name="res_stream_V_data_14_V_din">out, 16, ap_fifo, res_stream_V_data_14_V, pointer</column>
<column name="res_stream_V_data_14_V_full_n">in, 1, ap_fifo, res_stream_V_data_14_V, pointer</column>
<column name="res_stream_V_data_14_V_write">out, 1, ap_fifo, res_stream_V_data_14_V, pointer</column>
<column name="res_stream_V_data_15_V_din">out, 16, ap_fifo, res_stream_V_data_15_V, pointer</column>
<column name="res_stream_V_data_15_V_full_n">in, 1, ap_fifo, res_stream_V_data_15_V, pointer</column>
<column name="res_stream_V_data_15_V_write">out, 1, ap_fifo, res_stream_V_data_15_V, pointer</column>
</table>
</item>
</section>
</profile>
