$comment
	File created using the following command:
		vcd file MIPS.msim.vcd -direction
$end
$date
	Thu May 13 17:55:48 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module mips_vhd_vec_tst $end
$var wire 1 ! addrOUT [31] $end
$var wire 1 " addrOUT [30] $end
$var wire 1 # addrOUT [29] $end
$var wire 1 $ addrOUT [28] $end
$var wire 1 % addrOUT [27] $end
$var wire 1 & addrOUT [26] $end
$var wire 1 ' addrOUT [25] $end
$var wire 1 ( addrOUT [24] $end
$var wire 1 ) addrOUT [23] $end
$var wire 1 * addrOUT [22] $end
$var wire 1 + addrOUT [21] $end
$var wire 1 , addrOUT [20] $end
$var wire 1 - addrOUT [19] $end
$var wire 1 . addrOUT [18] $end
$var wire 1 / addrOUT [17] $end
$var wire 1 0 addrOUT [16] $end
$var wire 1 1 addrOUT [15] $end
$var wire 1 2 addrOUT [14] $end
$var wire 1 3 addrOUT [13] $end
$var wire 1 4 addrOUT [12] $end
$var wire 1 5 addrOUT [11] $end
$var wire 1 6 addrOUT [10] $end
$var wire 1 7 addrOUT [9] $end
$var wire 1 8 addrOUT [8] $end
$var wire 1 9 addrOUT [7] $end
$var wire 1 : addrOUT [6] $end
$var wire 1 ; addrOUT [5] $end
$var wire 1 < addrOUT [4] $end
$var wire 1 = addrOUT [3] $end
$var wire 1 > addrOUT [2] $end
$var wire 1 ? addrOUT [1] $end
$var wire 1 @ addrOUT [0] $end
$var wire 1 A clk $end
$var wire 1 B countPC [31] $end
$var wire 1 C countPC [30] $end
$var wire 1 D countPC [29] $end
$var wire 1 E countPC [28] $end
$var wire 1 F countPC [27] $end
$var wire 1 G countPC [26] $end
$var wire 1 H countPC [25] $end
$var wire 1 I countPC [24] $end
$var wire 1 J countPC [23] $end
$var wire 1 K countPC [22] $end
$var wire 1 L countPC [21] $end
$var wire 1 M countPC [20] $end
$var wire 1 N countPC [19] $end
$var wire 1 O countPC [18] $end
$var wire 1 P countPC [17] $end
$var wire 1 Q countPC [16] $end
$var wire 1 R countPC [15] $end
$var wire 1 S countPC [14] $end
$var wire 1 T countPC [13] $end
$var wire 1 U countPC [12] $end
$var wire 1 V countPC [11] $end
$var wire 1 W countPC [10] $end
$var wire 1 X countPC [9] $end
$var wire 1 Y countPC [8] $end
$var wire 1 Z countPC [7] $end
$var wire 1 [ countPC [6] $end
$var wire 1 \ countPC [5] $end
$var wire 1 ] countPC [4] $end
$var wire 1 ^ countPC [3] $end
$var wire 1 _ countPC [2] $end
$var wire 1 ` countPC [1] $end
$var wire 1 a countPC [0] $end
$var wire 1 b dataRead [31] $end
$var wire 1 c dataRead [30] $end
$var wire 1 d dataRead [29] $end
$var wire 1 e dataRead [28] $end
$var wire 1 f dataRead [27] $end
$var wire 1 g dataRead [26] $end
$var wire 1 h dataRead [25] $end
$var wire 1 i dataRead [24] $end
$var wire 1 j dataRead [23] $end
$var wire 1 k dataRead [22] $end
$var wire 1 l dataRead [21] $end
$var wire 1 m dataRead [20] $end
$var wire 1 n dataRead [19] $end
$var wire 1 o dataRead [18] $end
$var wire 1 p dataRead [17] $end
$var wire 1 q dataRead [16] $end
$var wire 1 r dataRead [15] $end
$var wire 1 s dataRead [14] $end
$var wire 1 t dataRead [13] $end
$var wire 1 u dataRead [12] $end
$var wire 1 v dataRead [11] $end
$var wire 1 w dataRead [10] $end
$var wire 1 x dataRead [9] $end
$var wire 1 y dataRead [8] $end
$var wire 1 z dataRead [7] $end
$var wire 1 { dataRead [6] $end
$var wire 1 | dataRead [5] $end
$var wire 1 } dataRead [4] $end
$var wire 1 ~ dataRead [3] $end
$var wire 1 !! dataRead [2] $end
$var wire 1 "! dataRead [1] $end
$var wire 1 #! dataRead [0] $end
$var wire 1 $! dataWrite [31] $end
$var wire 1 %! dataWrite [30] $end
$var wire 1 &! dataWrite [29] $end
$var wire 1 '! dataWrite [28] $end
$var wire 1 (! dataWrite [27] $end
$var wire 1 )! dataWrite [26] $end
$var wire 1 *! dataWrite [25] $end
$var wire 1 +! dataWrite [24] $end
$var wire 1 ,! dataWrite [23] $end
$var wire 1 -! dataWrite [22] $end
$var wire 1 .! dataWrite [21] $end
$var wire 1 /! dataWrite [20] $end
$var wire 1 0! dataWrite [19] $end
$var wire 1 1! dataWrite [18] $end
$var wire 1 2! dataWrite [17] $end
$var wire 1 3! dataWrite [16] $end
$var wire 1 4! dataWrite [15] $end
$var wire 1 5! dataWrite [14] $end
$var wire 1 6! dataWrite [13] $end
$var wire 1 7! dataWrite [12] $end
$var wire 1 8! dataWrite [11] $end
$var wire 1 9! dataWrite [10] $end
$var wire 1 :! dataWrite [9] $end
$var wire 1 ;! dataWrite [8] $end
$var wire 1 <! dataWrite [7] $end
$var wire 1 =! dataWrite [6] $end
$var wire 1 >! dataWrite [5] $end
$var wire 1 ?! dataWrite [4] $end
$var wire 1 @! dataWrite [3] $end
$var wire 1 A! dataWrite [2] $end
$var wire 1 B! dataWrite [1] $end
$var wire 1 C! dataWrite [0] $end

$scope module i1 $end
$var wire 1 D! gnd $end
$var wire 1 E! vcc $end
$var wire 1 F! unknown $end
$var wire 1 G! devoe $end
$var wire 1 H! devclrn $end
$var wire 1 I! devpor $end
$var wire 1 J! ww_devoe $end
$var wire 1 K! ww_devclrn $end
$var wire 1 L! ww_devpor $end
$var wire 1 M! ww_clk $end
$var wire 1 N! ww_addrOUT [31] $end
$var wire 1 O! ww_addrOUT [30] $end
$var wire 1 P! ww_addrOUT [29] $end
$var wire 1 Q! ww_addrOUT [28] $end
$var wire 1 R! ww_addrOUT [27] $end
$var wire 1 S! ww_addrOUT [26] $end
$var wire 1 T! ww_addrOUT [25] $end
$var wire 1 U! ww_addrOUT [24] $end
$var wire 1 V! ww_addrOUT [23] $end
$var wire 1 W! ww_addrOUT [22] $end
$var wire 1 X! ww_addrOUT [21] $end
$var wire 1 Y! ww_addrOUT [20] $end
$var wire 1 Z! ww_addrOUT [19] $end
$var wire 1 [! ww_addrOUT [18] $end
$var wire 1 \! ww_addrOUT [17] $end
$var wire 1 ]! ww_addrOUT [16] $end
$var wire 1 ^! ww_addrOUT [15] $end
$var wire 1 _! ww_addrOUT [14] $end
$var wire 1 `! ww_addrOUT [13] $end
$var wire 1 a! ww_addrOUT [12] $end
$var wire 1 b! ww_addrOUT [11] $end
$var wire 1 c! ww_addrOUT [10] $end
$var wire 1 d! ww_addrOUT [9] $end
$var wire 1 e! ww_addrOUT [8] $end
$var wire 1 f! ww_addrOUT [7] $end
$var wire 1 g! ww_addrOUT [6] $end
$var wire 1 h! ww_addrOUT [5] $end
$var wire 1 i! ww_addrOUT [4] $end
$var wire 1 j! ww_addrOUT [3] $end
$var wire 1 k! ww_addrOUT [2] $end
$var wire 1 l! ww_addrOUT [1] $end
$var wire 1 m! ww_addrOUT [0] $end
$var wire 1 n! ww_countPC [31] $end
$var wire 1 o! ww_countPC [30] $end
$var wire 1 p! ww_countPC [29] $end
$var wire 1 q! ww_countPC [28] $end
$var wire 1 r! ww_countPC [27] $end
$var wire 1 s! ww_countPC [26] $end
$var wire 1 t! ww_countPC [25] $end
$var wire 1 u! ww_countPC [24] $end
$var wire 1 v! ww_countPC [23] $end
$var wire 1 w! ww_countPC [22] $end
$var wire 1 x! ww_countPC [21] $end
$var wire 1 y! ww_countPC [20] $end
$var wire 1 z! ww_countPC [19] $end
$var wire 1 {! ww_countPC [18] $end
$var wire 1 |! ww_countPC [17] $end
$var wire 1 }! ww_countPC [16] $end
$var wire 1 ~! ww_countPC [15] $end
$var wire 1 !" ww_countPC [14] $end
$var wire 1 "" ww_countPC [13] $end
$var wire 1 #" ww_countPC [12] $end
$var wire 1 $" ww_countPC [11] $end
$var wire 1 %" ww_countPC [10] $end
$var wire 1 &" ww_countPC [9] $end
$var wire 1 '" ww_countPC [8] $end
$var wire 1 (" ww_countPC [7] $end
$var wire 1 )" ww_countPC [6] $end
$var wire 1 *" ww_countPC [5] $end
$var wire 1 +" ww_countPC [4] $end
$var wire 1 ," ww_countPC [3] $end
$var wire 1 -" ww_countPC [2] $end
$var wire 1 ." ww_countPC [1] $end
$var wire 1 /" ww_countPC [0] $end
$var wire 1 0" ww_dataRead [31] $end
$var wire 1 1" ww_dataRead [30] $end
$var wire 1 2" ww_dataRead [29] $end
$var wire 1 3" ww_dataRead [28] $end
$var wire 1 4" ww_dataRead [27] $end
$var wire 1 5" ww_dataRead [26] $end
$var wire 1 6" ww_dataRead [25] $end
$var wire 1 7" ww_dataRead [24] $end
$var wire 1 8" ww_dataRead [23] $end
$var wire 1 9" ww_dataRead [22] $end
$var wire 1 :" ww_dataRead [21] $end
$var wire 1 ;" ww_dataRead [20] $end
$var wire 1 <" ww_dataRead [19] $end
$var wire 1 =" ww_dataRead [18] $end
$var wire 1 >" ww_dataRead [17] $end
$var wire 1 ?" ww_dataRead [16] $end
$var wire 1 @" ww_dataRead [15] $end
$var wire 1 A" ww_dataRead [14] $end
$var wire 1 B" ww_dataRead [13] $end
$var wire 1 C" ww_dataRead [12] $end
$var wire 1 D" ww_dataRead [11] $end
$var wire 1 E" ww_dataRead [10] $end
$var wire 1 F" ww_dataRead [9] $end
$var wire 1 G" ww_dataRead [8] $end
$var wire 1 H" ww_dataRead [7] $end
$var wire 1 I" ww_dataRead [6] $end
$var wire 1 J" ww_dataRead [5] $end
$var wire 1 K" ww_dataRead [4] $end
$var wire 1 L" ww_dataRead [3] $end
$var wire 1 M" ww_dataRead [2] $end
$var wire 1 N" ww_dataRead [1] $end
$var wire 1 O" ww_dataRead [0] $end
$var wire 1 P" ww_dataWrite [31] $end
$var wire 1 Q" ww_dataWrite [30] $end
$var wire 1 R" ww_dataWrite [29] $end
$var wire 1 S" ww_dataWrite [28] $end
$var wire 1 T" ww_dataWrite [27] $end
$var wire 1 U" ww_dataWrite [26] $end
$var wire 1 V" ww_dataWrite [25] $end
$var wire 1 W" ww_dataWrite [24] $end
$var wire 1 X" ww_dataWrite [23] $end
$var wire 1 Y" ww_dataWrite [22] $end
$var wire 1 Z" ww_dataWrite [21] $end
$var wire 1 [" ww_dataWrite [20] $end
$var wire 1 \" ww_dataWrite [19] $end
$var wire 1 ]" ww_dataWrite [18] $end
$var wire 1 ^" ww_dataWrite [17] $end
$var wire 1 _" ww_dataWrite [16] $end
$var wire 1 `" ww_dataWrite [15] $end
$var wire 1 a" ww_dataWrite [14] $end
$var wire 1 b" ww_dataWrite [13] $end
$var wire 1 c" ww_dataWrite [12] $end
$var wire 1 d" ww_dataWrite [11] $end
$var wire 1 e" ww_dataWrite [10] $end
$var wire 1 f" ww_dataWrite [9] $end
$var wire 1 g" ww_dataWrite [8] $end
$var wire 1 h" ww_dataWrite [7] $end
$var wire 1 i" ww_dataWrite [6] $end
$var wire 1 j" ww_dataWrite [5] $end
$var wire 1 k" ww_dataWrite [4] $end
$var wire 1 l" ww_dataWrite [3] $end
$var wire 1 m" ww_dataWrite [2] $end
$var wire 1 n" ww_dataWrite [1] $end
$var wire 1 o" ww_dataWrite [0] $end
$var wire 1 p" \addrOUT[0]~output_o\ $end
$var wire 1 q" \addrOUT[1]~output_o\ $end
$var wire 1 r" \addrOUT[2]~output_o\ $end
$var wire 1 s" \addrOUT[3]~output_o\ $end
$var wire 1 t" \addrOUT[4]~output_o\ $end
$var wire 1 u" \addrOUT[5]~output_o\ $end
$var wire 1 v" \addrOUT[6]~output_o\ $end
$var wire 1 w" \addrOUT[7]~output_o\ $end
$var wire 1 x" \addrOUT[8]~output_o\ $end
$var wire 1 y" \addrOUT[9]~output_o\ $end
$var wire 1 z" \addrOUT[10]~output_o\ $end
$var wire 1 {" \addrOUT[11]~output_o\ $end
$var wire 1 |" \addrOUT[12]~output_o\ $end
$var wire 1 }" \addrOUT[13]~output_o\ $end
$var wire 1 ~" \addrOUT[14]~output_o\ $end
$var wire 1 !# \addrOUT[15]~output_o\ $end
$var wire 1 "# \addrOUT[16]~output_o\ $end
$var wire 1 ## \addrOUT[17]~output_o\ $end
$var wire 1 $# \addrOUT[18]~output_o\ $end
$var wire 1 %# \addrOUT[19]~output_o\ $end
$var wire 1 &# \addrOUT[20]~output_o\ $end
$var wire 1 '# \addrOUT[21]~output_o\ $end
$var wire 1 (# \addrOUT[22]~output_o\ $end
$var wire 1 )# \addrOUT[23]~output_o\ $end
$var wire 1 *# \addrOUT[24]~output_o\ $end
$var wire 1 +# \addrOUT[25]~output_o\ $end
$var wire 1 ,# \addrOUT[26]~output_o\ $end
$var wire 1 -# \addrOUT[27]~output_o\ $end
$var wire 1 .# \addrOUT[28]~output_o\ $end
$var wire 1 /# \addrOUT[29]~output_o\ $end
$var wire 1 0# \addrOUT[30]~output_o\ $end
$var wire 1 1# \addrOUT[31]~output_o\ $end
$var wire 1 2# \countPC[0]~output_o\ $end
$var wire 1 3# \countPC[1]~output_o\ $end
$var wire 1 4# \countPC[2]~output_o\ $end
$var wire 1 5# \countPC[3]~output_o\ $end
$var wire 1 6# \countPC[4]~output_o\ $end
$var wire 1 7# \countPC[5]~output_o\ $end
$var wire 1 8# \countPC[6]~output_o\ $end
$var wire 1 9# \countPC[7]~output_o\ $end
$var wire 1 :# \countPC[8]~output_o\ $end
$var wire 1 ;# \countPC[9]~output_o\ $end
$var wire 1 <# \countPC[10]~output_o\ $end
$var wire 1 =# \countPC[11]~output_o\ $end
$var wire 1 ># \countPC[12]~output_o\ $end
$var wire 1 ?# \countPC[13]~output_o\ $end
$var wire 1 @# \countPC[14]~output_o\ $end
$var wire 1 A# \countPC[15]~output_o\ $end
$var wire 1 B# \countPC[16]~output_o\ $end
$var wire 1 C# \countPC[17]~output_o\ $end
$var wire 1 D# \countPC[18]~output_o\ $end
$var wire 1 E# \countPC[19]~output_o\ $end
$var wire 1 F# \countPC[20]~output_o\ $end
$var wire 1 G# \countPC[21]~output_o\ $end
$var wire 1 H# \countPC[22]~output_o\ $end
$var wire 1 I# \countPC[23]~output_o\ $end
$var wire 1 J# \countPC[24]~output_o\ $end
$var wire 1 K# \countPC[25]~output_o\ $end
$var wire 1 L# \countPC[26]~output_o\ $end
$var wire 1 M# \countPC[27]~output_o\ $end
$var wire 1 N# \countPC[28]~output_o\ $end
$var wire 1 O# \countPC[29]~output_o\ $end
$var wire 1 P# \countPC[30]~output_o\ $end
$var wire 1 Q# \countPC[31]~output_o\ $end
$var wire 1 R# \dataRead[0]~output_o\ $end
$var wire 1 S# \dataRead[1]~output_o\ $end
$var wire 1 T# \dataRead[2]~output_o\ $end
$var wire 1 U# \dataRead[3]~output_o\ $end
$var wire 1 V# \dataRead[4]~output_o\ $end
$var wire 1 W# \dataRead[5]~output_o\ $end
$var wire 1 X# \dataRead[6]~output_o\ $end
$var wire 1 Y# \dataRead[7]~output_o\ $end
$var wire 1 Z# \dataRead[8]~output_o\ $end
$var wire 1 [# \dataRead[9]~output_o\ $end
$var wire 1 \# \dataRead[10]~output_o\ $end
$var wire 1 ]# \dataRead[11]~output_o\ $end
$var wire 1 ^# \dataRead[12]~output_o\ $end
$var wire 1 _# \dataRead[13]~output_o\ $end
$var wire 1 `# \dataRead[14]~output_o\ $end
$var wire 1 a# \dataRead[15]~output_o\ $end
$var wire 1 b# \dataRead[16]~output_o\ $end
$var wire 1 c# \dataRead[17]~output_o\ $end
$var wire 1 d# \dataRead[18]~output_o\ $end
$var wire 1 e# \dataRead[19]~output_o\ $end
$var wire 1 f# \dataRead[20]~output_o\ $end
$var wire 1 g# \dataRead[21]~output_o\ $end
$var wire 1 h# \dataRead[22]~output_o\ $end
$var wire 1 i# \dataRead[23]~output_o\ $end
$var wire 1 j# \dataRead[24]~output_o\ $end
$var wire 1 k# \dataRead[25]~output_o\ $end
$var wire 1 l# \dataRead[26]~output_o\ $end
$var wire 1 m# \dataRead[27]~output_o\ $end
$var wire 1 n# \dataRead[28]~output_o\ $end
$var wire 1 o# \dataRead[29]~output_o\ $end
$var wire 1 p# \dataRead[30]~output_o\ $end
$var wire 1 q# \dataRead[31]~output_o\ $end
$var wire 1 r# \dataWrite[0]~output_o\ $end
$var wire 1 s# \dataWrite[1]~output_o\ $end
$var wire 1 t# \dataWrite[2]~output_o\ $end
$var wire 1 u# \dataWrite[3]~output_o\ $end
$var wire 1 v# \dataWrite[4]~output_o\ $end
$var wire 1 w# \dataWrite[5]~output_o\ $end
$var wire 1 x# \dataWrite[6]~output_o\ $end
$var wire 1 y# \dataWrite[7]~output_o\ $end
$var wire 1 z# \dataWrite[8]~output_o\ $end
$var wire 1 {# \dataWrite[9]~output_o\ $end
$var wire 1 |# \dataWrite[10]~output_o\ $end
$var wire 1 }# \dataWrite[11]~output_o\ $end
$var wire 1 ~# \dataWrite[12]~output_o\ $end
$var wire 1 !$ \dataWrite[13]~output_o\ $end
$var wire 1 "$ \dataWrite[14]~output_o\ $end
$var wire 1 #$ \dataWrite[15]~output_o\ $end
$var wire 1 $$ \dataWrite[16]~output_o\ $end
$var wire 1 %$ \dataWrite[17]~output_o\ $end
$var wire 1 &$ \dataWrite[18]~output_o\ $end
$var wire 1 '$ \dataWrite[19]~output_o\ $end
$var wire 1 ($ \dataWrite[20]~output_o\ $end
$var wire 1 )$ \dataWrite[21]~output_o\ $end
$var wire 1 *$ \dataWrite[22]~output_o\ $end
$var wire 1 +$ \dataWrite[23]~output_o\ $end
$var wire 1 ,$ \dataWrite[24]~output_o\ $end
$var wire 1 -$ \dataWrite[25]~output_o\ $end
$var wire 1 .$ \dataWrite[26]~output_o\ $end
$var wire 1 /$ \dataWrite[27]~output_o\ $end
$var wire 1 0$ \dataWrite[28]~output_o\ $end
$var wire 1 1$ \dataWrite[29]~output_o\ $end
$var wire 1 2$ \dataWrite[30]~output_o\ $end
$var wire 1 3$ \dataWrite[31]~output_o\ $end
$var wire 1 4$ \clk~input_o\ $end
$var wire 1 5$ \somador|Add0~5_sumout\ $end
$var wire 1 6$ \somador|Add0~6\ $end
$var wire 1 7$ \somador|Add0~9_sumout\ $end
$var wire 1 8$ \somador|Add0~10\ $end
$var wire 1 9$ \somador|Add0~13_sumout\ $end
$var wire 1 :$ \somador|Add0~14\ $end
$var wire 1 ;$ \somador|Add0~17_sumout\ $end
$var wire 1 <$ \somador|Add0~18\ $end
$var wire 1 =$ \somador|Add0~1_sumout\ $end
$var wire 1 >$ \rom|memROM~0_combout\ $end
$var wire 1 ?$ \rom|memROM~1_combout\ $end
$var wire 1 @$ \UC|Equal8~0_combout\ $end
$var wire 1 A$ \somador|Add0~2\ $end
$var wire 1 B$ \somador|Add0~21_sumout\ $end
$var wire 1 C$ \rom|memROM~2_combout\ $end
$var wire 1 D$ \rom|memROM~3_combout\ $end
$var wire 1 E$ \UC|controleULA~0_combout\ $end
$var wire 1 F$ \UC|tipo_i~0_combout\ $end
$var wire 1 G$ \bRegistradores|Equal0~0_combout\ $end
$var wire 1 H$ \muxRtImedULA|saida_MUX[0]~31_combout\ $end
$var wire 1 I$ \bRegistradores|registrador~1094_combout\ $end
$var wire 1 J$ \UC|Equal8~1_combout\ $end
$var wire 1 K$ \ULA|Add0~130_cout\ $end
$var wire 1 L$ \ULA|Add0~1_sumout\ $end
$var wire 1 M$ \UC|Equal1~0_combout\ $end
$var wire 1 N$ \rom|memROM~5_combout\ $end
$var wire 1 O$ \bRegistradores|registrador~1091_combout\ $end
$var wire 1 P$ \bRegistradores|registrador~38_q\ $end
$var wire 1 Q$ \muxUlaMemoria|saida_MUX[0]~0_combout\ $end
$var wire 1 R$ \bRegistradores|registrador~1092_combout\ $end
$var wire 1 S$ \bRegistradores|registrador~134_q\ $end
$var wire 1 T$ \bRegistradores|registrador~1093_combout\ $end
$var wire 1 U$ \bRegistradores|registrador~102_q\ $end
$var wire 1 V$ \rom|memROM~4_combout\ $end
$var wire 1 W$ \rom|memROM~6_combout\ $end
$var wire 1 X$ \bRegistradores|registrador~1062_combout\ $end
$var wire 1 Y$ \ULA|saida~0_combout\ $end
$var wire 1 Z$ \ULA|saida[0]~1_combout\ $end
$var wire 1 [$ \bRegistradores|registrador~1095_combout\ $end
$var wire 1 \$ \ULA|Add0~2\ $end
$var wire 1 ]$ \ULA|Add0~5_sumout\ $end
$var wire 1 ^$ \bRegistradores|registrador~39_q\ $end
$var wire 1 _$ \bRegistradores|registrador~135_q\ $end
$var wire 1 `$ \muxUlaMemoria|saida_MUX[1]~1_combout\ $end
$var wire 1 a$ \bRegistradores|registrador~103_q\ $end
$var wire 1 b$ \bRegistradores|registrador~1063_combout\ $end
$var wire 1 c$ \muxRtImedULA|saida_MUX[1]~0_combout\ $end
$var wire 1 d$ \ULA|saida[1]~2_combout\ $end
$var wire 1 e$ \bRegistradores|registrador~1096_combout\ $end
$var wire 1 f$ \ULA|Add0~6\ $end
$var wire 1 g$ \ULA|Add0~9_sumout\ $end
$var wire 1 h$ \bRegistradores|registrador~40_q\ $end
$var wire 1 i$ \muxUlaMemoria|saida_MUX[2]~2_combout\ $end
$var wire 1 j$ \bRegistradores|registrador~136_q\ $end
$var wire 1 k$ \bRegistradores|registrador~104_q\ $end
$var wire 1 l$ \bRegistradores|registrador~1064_combout\ $end
$var wire 1 m$ \muxRtImedULA|saida_MUX[2]~1_combout\ $end
$var wire 1 n$ \ULA|saida[2]~3_combout\ $end
$var wire 1 o$ \bRegistradores|registrador~1097_combout\ $end
$var wire 1 p$ \ULA|Add0~10\ $end
$var wire 1 q$ \ULA|Add0~13_sumout\ $end
$var wire 1 r$ \bRegistradores|registrador~41_q\ $end
$var wire 1 s$ \muxUlaMemoria|saida_MUX[3]~3_combout\ $end
$var wire 1 t$ \bRegistradores|registrador~137_q\ $end
$var wire 1 u$ \bRegistradores|registrador~105_q\ $end
$var wire 1 v$ \bRegistradores|registrador~1065_combout\ $end
$var wire 1 w$ \muxRtImedULA|saida_MUX[3]~2_combout\ $end
$var wire 1 x$ \ULA|saida[3]~4_combout\ $end
$var wire 1 y$ \bRegistradores|registrador~1098_combout\ $end
$var wire 1 z$ \ULA|Add0~14\ $end
$var wire 1 {$ \ULA|Add0~17_sumout\ $end
$var wire 1 |$ \bRegistradores|registrador~42_q\ $end
$var wire 1 }$ \muxUlaMemoria|saida_MUX[4]~4_combout\ $end
$var wire 1 ~$ \bRegistradores|registrador~138_q\ $end
$var wire 1 !% \bRegistradores|registrador~106_q\ $end
$var wire 1 "% \bRegistradores|registrador~1066_combout\ $end
$var wire 1 #% \muxRtImedULA|saida_MUX[4]~3_combout\ $end
$var wire 1 $% \ULA|saida[4]~5_combout\ $end
$var wire 1 %% \bRegistradores|registrador~1099_combout\ $end
$var wire 1 &% \ULA|Add0~18\ $end
$var wire 1 '% \ULA|Add0~21_sumout\ $end
$var wire 1 (% \bRegistradores|registrador~43_q\ $end
$var wire 1 )% \muxUlaMemoria|saida_MUX[5]~5_combout\ $end
$var wire 1 *% \bRegistradores|registrador~139_q\ $end
$var wire 1 +% \bRegistradores|registrador~107_q\ $end
$var wire 1 ,% \bRegistradores|registrador~1067_combout\ $end
$var wire 1 -% \muxRtImedULA|saida_MUX[5]~4_combout\ $end
$var wire 1 .% \ULA|saida[5]~6_combout\ $end
$var wire 1 /% \bRegistradores|registrador~1100_combout\ $end
$var wire 1 0% \ULA|Add0~22\ $end
$var wire 1 1% \ULA|Add0~25_sumout\ $end
$var wire 1 2% \bRegistradores|registrador~44_q\ $end
$var wire 1 3% \muxUlaMemoria|saida_MUX[6]~6_combout\ $end
$var wire 1 4% \bRegistradores|registrador~140_q\ $end
$var wire 1 5% \bRegistradores|registrador~108_q\ $end
$var wire 1 6% \bRegistradores|registrador~1068_combout\ $end
$var wire 1 7% \muxRtImedULA|saida_MUX[6]~5_combout\ $end
$var wire 1 8% \ULA|saida[6]~7_combout\ $end
$var wire 1 9% \bRegistradores|registrador~1101_combout\ $end
$var wire 1 :% \ULA|Add0~26\ $end
$var wire 1 ;% \ULA|Add0~29_sumout\ $end
$var wire 1 <% \bRegistradores|registrador~45_q\ $end
$var wire 1 =% \muxUlaMemoria|saida_MUX[7]~7_combout\ $end
$var wire 1 >% \bRegistradores|registrador~141_q\ $end
$var wire 1 ?% \bRegistradores|registrador~109_q\ $end
$var wire 1 @% \bRegistradores|registrador~1069_combout\ $end
$var wire 1 A% \muxRtImedULA|saida_MUX[7]~6_combout\ $end
$var wire 1 B% \ULA|saida[7]~8_combout\ $end
$var wire 1 C% \bRegistradores|registrador~1102_combout\ $end
$var wire 1 D% \ULA|Add0~30\ $end
$var wire 1 E% \ULA|Add0~33_sumout\ $end
$var wire 1 F% \bRegistradores|registrador~46_q\ $end
$var wire 1 G% \bRegistradores|registrador~142_q\ $end
$var wire 1 H% \bRegistradores|registrador~110_q\ $end
$var wire 1 I% \bRegistradores|registrador~1070_combout\ $end
$var wire 1 J% \muxRtImedULA|saida_MUX[8]~7_combout\ $end
$var wire 1 K% \ULA|saida[8]~9_combout\ $end
$var wire 1 L% \bRegistradores|registrador~1103_combout\ $end
$var wire 1 M% \ULA|Add0~34\ $end
$var wire 1 N% \ULA|Add0~37_sumout\ $end
$var wire 1 O% \bRegistradores|registrador~47_q\ $end
$var wire 1 P% \bRegistradores|registrador~143_q\ $end
$var wire 1 Q% \bRegistradores|registrador~111_q\ $end
$var wire 1 R% \bRegistradores|registrador~1071_combout\ $end
$var wire 1 S% \muxRtImedULA|saida_MUX[9]~8_combout\ $end
$var wire 1 T% \ULA|saida[9]~10_combout\ $end
$var wire 1 U% \bRegistradores|registrador~1104_combout\ $end
$var wire 1 V% \ULA|Add0~38\ $end
$var wire 1 W% \ULA|Add0~41_sumout\ $end
$var wire 1 X% \bRegistradores|registrador~48_q\ $end
$var wire 1 Y% \bRegistradores|registrador~144_q\ $end
$var wire 1 Z% \bRegistradores|registrador~112_q\ $end
$var wire 1 [% \bRegistradores|registrador~1072_combout\ $end
$var wire 1 \% \muxRtImedULA|saida_MUX[10]~9_combout\ $end
$var wire 1 ]% \ULA|saida[10]~11_combout\ $end
$var wire 1 ^% \bRegistradores|registrador~1105_combout\ $end
$var wire 1 _% \ULA|Add0~42\ $end
$var wire 1 `% \ULA|Add0~45_sumout\ $end
$var wire 1 a% \bRegistradores|registrador~49_q\ $end
$var wire 1 b% \bRegistradores|registrador~145_q\ $end
$var wire 1 c% \bRegistradores|registrador~113_q\ $end
$var wire 1 d% \bRegistradores|registrador~1073_combout\ $end
$var wire 1 e% \muxRtImedULA|saida_MUX[11]~10_combout\ $end
$var wire 1 f% \ULA|saida[11]~12_combout\ $end
$var wire 1 g% \bRegistradores|registrador~1106_combout\ $end
$var wire 1 h% \ULA|Add0~46\ $end
$var wire 1 i% \ULA|Add0~49_sumout\ $end
$var wire 1 j% \bRegistradores|registrador~50_q\ $end
$var wire 1 k% \bRegistradores|registrador~146_q\ $end
$var wire 1 l% \bRegistradores|registrador~114_q\ $end
$var wire 1 m% \bRegistradores|registrador~1074_combout\ $end
$var wire 1 n% \muxRtImedULA|saida_MUX[12]~11_combout\ $end
$var wire 1 o% \ULA|saida[12]~13_combout\ $end
$var wire 1 p% \bRegistradores|registrador~1107_combout\ $end
$var wire 1 q% \ULA|Add0~50\ $end
$var wire 1 r% \ULA|Add0~53_sumout\ $end
$var wire 1 s% \bRegistradores|registrador~51_q\ $end
$var wire 1 t% \bRegistradores|registrador~147_q\ $end
$var wire 1 u% \bRegistradores|registrador~115_q\ $end
$var wire 1 v% \bRegistradores|registrador~1075_combout\ $end
$var wire 1 w% \muxRtImedULA|saida_MUX[13]~12_combout\ $end
$var wire 1 x% \ULA|saida[13]~14_combout\ $end
$var wire 1 y% \bRegistradores|registrador~1108_combout\ $end
$var wire 1 z% \ULA|Add0~54\ $end
$var wire 1 {% \ULA|Add0~57_sumout\ $end
$var wire 1 |% \bRegistradores|registrador~52_q\ $end
$var wire 1 }% \bRegistradores|registrador~148_q\ $end
$var wire 1 ~% \bRegistradores|registrador~116_q\ $end
$var wire 1 !& \bRegistradores|registrador~1076_combout\ $end
$var wire 1 "& \muxRtImedULA|saida_MUX[14]~13_combout\ $end
$var wire 1 #& \ULA|saida[14]~15_combout\ $end
$var wire 1 $& \bRegistradores|registrador~1109_combout\ $end
$var wire 1 %& \ULA|Add0~58\ $end
$var wire 1 && \ULA|Add0~61_sumout\ $end
$var wire 1 '& \bRegistradores|registrador~53_q\ $end
$var wire 1 (& \bRegistradores|registrador~149_q\ $end
$var wire 1 )& \bRegistradores|registrador~117_q\ $end
$var wire 1 *& \bRegistradores|registrador~1077_combout\ $end
$var wire 1 +& \muxRtImedULA|saida_MUX[15]~14_combout\ $end
$var wire 1 ,& \ULA|saida[15]~16_combout\ $end
$var wire 1 -& \bRegistradores|registrador~1110_combout\ $end
$var wire 1 .& \ULA|Add0~62\ $end
$var wire 1 /& \ULA|Add0~65_sumout\ $end
$var wire 1 0& \bRegistradores|registrador~54_q\ $end
$var wire 1 1& \bRegistradores|registrador~150_q\ $end
$var wire 1 2& \bRegistradores|registrador~118_q\ $end
$var wire 1 3& \bRegistradores|registrador~1078_combout\ $end
$var wire 1 4& \muxRtImedULA|saida_MUX[16]~15_combout\ $end
$var wire 1 5& \ULA|saida[16]~17_combout\ $end
$var wire 1 6& \bRegistradores|registrador~1111_combout\ $end
$var wire 1 7& \ULA|Add0~66\ $end
$var wire 1 8& \ULA|Add0~69_sumout\ $end
$var wire 1 9& \bRegistradores|registrador~55_q\ $end
$var wire 1 :& \bRegistradores|registrador~151_q\ $end
$var wire 1 ;& \bRegistradores|registrador~119_q\ $end
$var wire 1 <& \bRegistradores|registrador~1079_combout\ $end
$var wire 1 =& \muxRtImedULA|saida_MUX[17]~16_combout\ $end
$var wire 1 >& \ULA|saida[17]~18_combout\ $end
$var wire 1 ?& \bRegistradores|registrador~1112_combout\ $end
$var wire 1 @& \ULA|Add0~70\ $end
$var wire 1 A& \ULA|Add0~73_sumout\ $end
$var wire 1 B& \bRegistradores|registrador~56_q\ $end
$var wire 1 C& \bRegistradores|registrador~152_q\ $end
$var wire 1 D& \bRegistradores|registrador~120_q\ $end
$var wire 1 E& \bRegistradores|registrador~1080_combout\ $end
$var wire 1 F& \muxRtImedULA|saida_MUX[18]~17_combout\ $end
$var wire 1 G& \ULA|saida[18]~19_combout\ $end
$var wire 1 H& \bRegistradores|registrador~1113_combout\ $end
$var wire 1 I& \ULA|Add0~74\ $end
$var wire 1 J& \ULA|Add0~77_sumout\ $end
$var wire 1 K& \bRegistradores|registrador~57_q\ $end
$var wire 1 L& \bRegistradores|registrador~153_q\ $end
$var wire 1 M& \bRegistradores|registrador~121_q\ $end
$var wire 1 N& \bRegistradores|registrador~1081_combout\ $end
$var wire 1 O& \muxRtImedULA|saida_MUX[19]~18_combout\ $end
$var wire 1 P& \ULA|saida[19]~20_combout\ $end
$var wire 1 Q& \bRegistradores|registrador~1114_combout\ $end
$var wire 1 R& \ULA|Add0~78\ $end
$var wire 1 S& \ULA|Add0~81_sumout\ $end
$var wire 1 T& \bRegistradores|registrador~58_q\ $end
$var wire 1 U& \bRegistradores|registrador~154_q\ $end
$var wire 1 V& \bRegistradores|registrador~122_q\ $end
$var wire 1 W& \bRegistradores|registrador~1082_combout\ $end
$var wire 1 X& \muxRtImedULA|saida_MUX[20]~19_combout\ $end
$var wire 1 Y& \ULA|saida[20]~21_combout\ $end
$var wire 1 Z& \bRegistradores|registrador~1115_combout\ $end
$var wire 1 [& \ULA|Add0~82\ $end
$var wire 1 \& \ULA|Add0~85_sumout\ $end
$var wire 1 ]& \bRegistradores|registrador~59_q\ $end
$var wire 1 ^& \bRegistradores|registrador~155_q\ $end
$var wire 1 _& \bRegistradores|registrador~123_q\ $end
$var wire 1 `& \bRegistradores|registrador~1083_combout\ $end
$var wire 1 a& \muxRtImedULA|saida_MUX[21]~20_combout\ $end
$var wire 1 b& \ULA|saida[21]~22_combout\ $end
$var wire 1 c& \bRegistradores|registrador~1116_combout\ $end
$var wire 1 d& \ULA|Add0~86\ $end
$var wire 1 e& \ULA|Add0~89_sumout\ $end
$var wire 1 f& \bRegistradores|registrador~60_q\ $end
$var wire 1 g& \bRegistradores|registrador~156_q\ $end
$var wire 1 h& \bRegistradores|registrador~124_q\ $end
$var wire 1 i& \bRegistradores|registrador~1084_combout\ $end
$var wire 1 j& \muxRtImedULA|saida_MUX[22]~21_combout\ $end
$var wire 1 k& \ULA|saida[22]~23_combout\ $end
$var wire 1 l& \bRegistradores|registrador~1117_combout\ $end
$var wire 1 m& \ULA|Add0~90\ $end
$var wire 1 n& \ULA|Add0~93_sumout\ $end
$var wire 1 o& \bRegistradores|registrador~61_q\ $end
$var wire 1 p& \bRegistradores|registrador~157_q\ $end
$var wire 1 q& \bRegistradores|registrador~125_q\ $end
$var wire 1 r& \bRegistradores|registrador~1085_combout\ $end
$var wire 1 s& \muxRtImedULA|saida_MUX[23]~22_combout\ $end
$var wire 1 t& \ULA|saida[23]~24_combout\ $end
$var wire 1 u& \bRegistradores|registrador~1118_combout\ $end
$var wire 1 v& \ULA|Add0~94\ $end
$var wire 1 w& \ULA|Add0~97_sumout\ $end
$var wire 1 x& \bRegistradores|registrador~62_q\ $end
$var wire 1 y& \bRegistradores|registrador~158_q\ $end
$var wire 1 z& \bRegistradores|registrador~126_q\ $end
$var wire 1 {& \bRegistradores|registrador~1086_combout\ $end
$var wire 1 |& \muxRtImedULA|saida_MUX[24]~23_combout\ $end
$var wire 1 }& \ULA|saida[24]~25_combout\ $end
$var wire 1 ~& \bRegistradores|registrador~1119_combout\ $end
$var wire 1 !' \ULA|Add0~98\ $end
$var wire 1 "' \ULA|Add0~101_sumout\ $end
$var wire 1 #' \bRegistradores|registrador~63_q\ $end
$var wire 1 $' \bRegistradores|registrador~159_q\ $end
$var wire 1 %' \bRegistradores|registrador~127_q\ $end
$var wire 1 &' \bRegistradores|registrador~1087_combout\ $end
$var wire 1 '' \muxRtImedULA|saida_MUX[25]~24_combout\ $end
$var wire 1 (' \ULA|saida[25]~26_combout\ $end
$var wire 1 )' \bRegistradores|registrador~1120_combout\ $end
$var wire 1 *' \ULA|Add0~102\ $end
$var wire 1 +' \ULA|Add0~105_sumout\ $end
$var wire 1 ,' \bRegistradores|registrador~64_q\ $end
$var wire 1 -' \bRegistradores|registrador~160_q\ $end
$var wire 1 .' \bRegistradores|registrador~128_q\ $end
$var wire 1 /' \bRegistradores|registrador~1088_combout\ $end
$var wire 1 0' \muxRtImedULA|saida_MUX[26]~25_combout\ $end
$var wire 1 1' \ULA|saida[26]~27_combout\ $end
$var wire 1 2' \bRegistradores|registrador~1121_combout\ $end
$var wire 1 3' \ULA|Add0~106\ $end
$var wire 1 4' \ULA|Add0~109_sumout\ $end
$var wire 1 5' \bRegistradores|registrador~65_q\ $end
$var wire 1 6' \bRegistradores|registrador~161_q\ $end
$var wire 1 7' \bRegistradores|registrador~129_q\ $end
$var wire 1 8' \bRegistradores|registrador~1089_combout\ $end
$var wire 1 9' \muxRtImedULA|saida_MUX[27]~26_combout\ $end
$var wire 1 :' \ULA|saida[27]~28_combout\ $end
$var wire 1 ;' \bRegistradores|registrador~1122_combout\ $end
$var wire 1 <' \ULA|Add0~110\ $end
$var wire 1 =' \ULA|Add0~113_sumout\ $end
$var wire 1 >' \bRegistradores|registrador~66_q\ $end
$var wire 1 ?' \bRegistradores|registrador~162_q\ $end
$var wire 1 @' \bRegistradores|registrador~130_q\ $end
$var wire 1 A' \bRegistradores|registrador~1090_combout\ $end
$var wire 1 B' \muxRtImedULA|saida_MUX[28]~27_combout\ $end
$var wire 1 C' \ULA|saida[28]~29_combout\ $end
$var wire 1 D' \bRegistradores|registrador~1123_combout\ $end
$var wire 1 E' \ULA|Add0~114\ $end
$var wire 1 F' \ULA|Add0~117_sumout\ $end
$var wire 1 G' \bRegistradores|registrador~67_q\ $end
$var wire 1 H' \bRegistradores|registrador~163_q\ $end
$var wire 1 I' \bRegistradores|registrador~131_q\ $end
$var wire 1 J' \bRegistradores|saidaB[29]~0_combout\ $end
$var wire 1 K' \muxRtImedULA|saida_MUX[29]~28_combout\ $end
$var wire 1 L' \ULA|saida[29]~30_combout\ $end
$var wire 1 M' \bRegistradores|registrador~1124_combout\ $end
$var wire 1 N' \ULA|Add0~118\ $end
$var wire 1 O' \ULA|Add0~121_sumout\ $end
$var wire 1 P' \bRegistradores|registrador~68_q\ $end
$var wire 1 Q' \bRegistradores|registrador~164_q\ $end
$var wire 1 R' \bRegistradores|registrador~132_q\ $end
$var wire 1 S' \bRegistradores|saidaB[30]~1_combout\ $end
$var wire 1 T' \muxRtImedULA|saida_MUX[30]~29_combout\ $end
$var wire 1 U' \ULA|saida[30]~31_combout\ $end
$var wire 1 V' \bRegistradores|registrador~1125_combout\ $end
$var wire 1 W' \ULA|Add0~122\ $end
$var wire 1 X' \ULA|Add0~125_sumout\ $end
$var wire 1 Y' \bRegistradores|registrador~69_q\ $end
$var wire 1 Z' \bRegistradores|registrador~165_q\ $end
$var wire 1 [' \bRegistradores|registrador~133_q\ $end
$var wire 1 \' \bRegistradores|saidaB[31]~2_combout\ $end
$var wire 1 ]' \muxRtImedULA|saida_MUX[31]~30_combout\ $end
$var wire 1 ^' \ULA|saida[31]~32_combout\ $end
$var wire 1 _' \somador|Add0~22\ $end
$var wire 1 `' \somador|Add0~25_sumout\ $end
$var wire 1 a' \somador|Add0~26\ $end
$var wire 1 b' \somador|Add0~29_sumout\ $end
$var wire 1 c' \somador|Add0~30\ $end
$var wire 1 d' \somador|Add0~33_sumout\ $end
$var wire 1 e' \somador|Add0~34\ $end
$var wire 1 f' \somador|Add0~37_sumout\ $end
$var wire 1 g' \somador|Add0~38\ $end
$var wire 1 h' \somador|Add0~41_sumout\ $end
$var wire 1 i' \somador|Add0~42\ $end
$var wire 1 j' \somador|Add0~45_sumout\ $end
$var wire 1 k' \somador|Add0~46\ $end
$var wire 1 l' \somador|Add0~49_sumout\ $end
$var wire 1 m' \somador|Add0~50\ $end
$var wire 1 n' \somador|Add0~53_sumout\ $end
$var wire 1 o' \somador|Add0~54\ $end
$var wire 1 p' \somador|Add0~57_sumout\ $end
$var wire 1 q' \somador|Add0~58\ $end
$var wire 1 r' \somador|Add0~61_sumout\ $end
$var wire 1 s' \somador|Add0~62\ $end
$var wire 1 t' \somador|Add0~65_sumout\ $end
$var wire 1 u' \somador|Add0~66\ $end
$var wire 1 v' \somador|Add0~69_sumout\ $end
$var wire 1 w' \somador|Add0~70\ $end
$var wire 1 x' \somador|Add0~73_sumout\ $end
$var wire 1 y' \somador|Add0~74\ $end
$var wire 1 z' \somador|Add0~77_sumout\ $end
$var wire 1 {' \somador|Add0~78\ $end
$var wire 1 |' \somador|Add0~81_sumout\ $end
$var wire 1 }' \somador|Add0~82\ $end
$var wire 1 ~' \somador|Add0~85_sumout\ $end
$var wire 1 !( \somador|Add0~86\ $end
$var wire 1 "( \somador|Add0~89_sumout\ $end
$var wire 1 #( \somador|Add0~90\ $end
$var wire 1 $( \somador|Add0~93_sumout\ $end
$var wire 1 %( \somador|Add0~94\ $end
$var wire 1 &( \somador|Add0~97_sumout\ $end
$var wire 1 '( \somador|Add0~98\ $end
$var wire 1 (( \somador|Add0~101_sumout\ $end
$var wire 1 )( \somador|Add0~102\ $end
$var wire 1 *( \somador|Add0~105_sumout\ $end
$var wire 1 +( \somador|Add0~106\ $end
$var wire 1 ,( \somador|Add0~109_sumout\ $end
$var wire 1 -( \somador|Add0~110\ $end
$var wire 1 .( \somador|Add0~113_sumout\ $end
$var wire 1 /( \somador|Add0~114\ $end
$var wire 1 0( \somador|Add0~117_sumout\ $end
$var wire 1 1( \bRegistradores|saidaB[0]~3_combout\ $end
$var wire 1 2( \bRegistradores|saidaB[1]~4_combout\ $end
$var wire 1 3( \bRegistradores|saidaB[2]~5_combout\ $end
$var wire 1 4( \bRegistradores|saidaB[3]~6_combout\ $end
$var wire 1 5( \bRegistradores|saidaB[4]~7_combout\ $end
$var wire 1 6( \bRegistradores|saidaB[5]~8_combout\ $end
$var wire 1 7( \bRegistradores|saidaB[6]~9_combout\ $end
$var wire 1 8( \bRegistradores|saidaB[7]~10_combout\ $end
$var wire 1 9( \bRegistradores|saidaB[8]~11_combout\ $end
$var wire 1 :( \bRegistradores|saidaB[9]~12_combout\ $end
$var wire 1 ;( \bRegistradores|saidaB[10]~13_combout\ $end
$var wire 1 <( \bRegistradores|saidaB[11]~14_combout\ $end
$var wire 1 =( \bRegistradores|saidaB[12]~15_combout\ $end
$var wire 1 >( \bRegistradores|saidaB[13]~16_combout\ $end
$var wire 1 ?( \bRegistradores|saidaB[14]~17_combout\ $end
$var wire 1 @( \bRegistradores|saidaB[15]~18_combout\ $end
$var wire 1 A( \bRegistradores|saidaB[16]~19_combout\ $end
$var wire 1 B( \bRegistradores|saidaB[17]~20_combout\ $end
$var wire 1 C( \bRegistradores|saidaB[18]~21_combout\ $end
$var wire 1 D( \bRegistradores|saidaB[19]~22_combout\ $end
$var wire 1 E( \bRegistradores|saidaB[20]~23_combout\ $end
$var wire 1 F( \bRegistradores|saidaB[21]~24_combout\ $end
$var wire 1 G( \bRegistradores|saidaB[22]~25_combout\ $end
$var wire 1 H( \bRegistradores|saidaB[23]~26_combout\ $end
$var wire 1 I( \bRegistradores|saidaB[24]~27_combout\ $end
$var wire 1 J( \bRegistradores|saidaB[25]~28_combout\ $end
$var wire 1 K( \bRegistradores|saidaB[26]~29_combout\ $end
$var wire 1 L( \bRegistradores|saidaB[27]~30_combout\ $end
$var wire 1 M( \bRegistradores|saidaB[28]~31_combout\ $end
$var wire 1 N( \PC|DOUT\ [31] $end
$var wire 1 O( \PC|DOUT\ [30] $end
$var wire 1 P( \PC|DOUT\ [29] $end
$var wire 1 Q( \PC|DOUT\ [28] $end
$var wire 1 R( \PC|DOUT\ [27] $end
$var wire 1 S( \PC|DOUT\ [26] $end
$var wire 1 T( \PC|DOUT\ [25] $end
$var wire 1 U( \PC|DOUT\ [24] $end
$var wire 1 V( \PC|DOUT\ [23] $end
$var wire 1 W( \PC|DOUT\ [22] $end
$var wire 1 X( \PC|DOUT\ [21] $end
$var wire 1 Y( \PC|DOUT\ [20] $end
$var wire 1 Z( \PC|DOUT\ [19] $end
$var wire 1 [( \PC|DOUT\ [18] $end
$var wire 1 \( \PC|DOUT\ [17] $end
$var wire 1 ]( \PC|DOUT\ [16] $end
$var wire 1 ^( \PC|DOUT\ [15] $end
$var wire 1 _( \PC|DOUT\ [14] $end
$var wire 1 `( \PC|DOUT\ [13] $end
$var wire 1 a( \PC|DOUT\ [12] $end
$var wire 1 b( \PC|DOUT\ [11] $end
$var wire 1 c( \PC|DOUT\ [10] $end
$var wire 1 d( \PC|DOUT\ [9] $end
$var wire 1 e( \PC|DOUT\ [8] $end
$var wire 1 f( \PC|DOUT\ [7] $end
$var wire 1 g( \PC|DOUT\ [6] $end
$var wire 1 h( \PC|DOUT\ [5] $end
$var wire 1 i( \PC|DOUT\ [4] $end
$var wire 1 j( \PC|DOUT\ [3] $end
$var wire 1 k( \PC|DOUT\ [2] $end
$var wire 1 l( \PC|DOUT\ [1] $end
$var wire 1 m( \PC|DOUT\ [0] $end
$var wire 1 n( \bRegistradores|ALT_INV_registrador~61_q\ $end
$var wire 1 o( \ULA|ALT_INV_Add0~89_sumout\ $end
$var wire 1 p( \bRegistradores|ALT_INV_registrador~124_q\ $end
$var wire 1 q( \bRegistradores|ALT_INV_registrador~156_q\ $end
$var wire 1 r( \bRegistradores|ALT_INV_registrador~60_q\ $end
$var wire 1 s( \ULA|ALT_INV_Add0~85_sumout\ $end
$var wire 1 t( \bRegistradores|ALT_INV_registrador~123_q\ $end
$var wire 1 u( \bRegistradores|ALT_INV_registrador~155_q\ $end
$var wire 1 v( \bRegistradores|ALT_INV_registrador~59_q\ $end
$var wire 1 w( \ULA|ALT_INV_Add0~81_sumout\ $end
$var wire 1 x( \bRegistradores|ALT_INV_registrador~122_q\ $end
$var wire 1 y( \bRegistradores|ALT_INV_registrador~154_q\ $end
$var wire 1 z( \bRegistradores|ALT_INV_registrador~58_q\ $end
$var wire 1 {( \ULA|ALT_INV_Add0~77_sumout\ $end
$var wire 1 |( \bRegistradores|ALT_INV_registrador~121_q\ $end
$var wire 1 }( \bRegistradores|ALT_INV_registrador~153_q\ $end
$var wire 1 ~( \bRegistradores|ALT_INV_registrador~57_q\ $end
$var wire 1 !) \ULA|ALT_INV_Add0~73_sumout\ $end
$var wire 1 ") \bRegistradores|ALT_INV_registrador~120_q\ $end
$var wire 1 #) \bRegistradores|ALT_INV_registrador~152_q\ $end
$var wire 1 $) \bRegistradores|ALT_INV_registrador~56_q\ $end
$var wire 1 %) \ULA|ALT_INV_Add0~69_sumout\ $end
$var wire 1 &) \bRegistradores|ALT_INV_registrador~119_q\ $end
$var wire 1 ') \bRegistradores|ALT_INV_registrador~151_q\ $end
$var wire 1 () \bRegistradores|ALT_INV_registrador~55_q\ $end
$var wire 1 )) \ULA|ALT_INV_Add0~65_sumout\ $end
$var wire 1 *) \bRegistradores|ALT_INV_registrador~118_q\ $end
$var wire 1 +) \bRegistradores|ALT_INV_registrador~150_q\ $end
$var wire 1 ,) \bRegistradores|ALT_INV_registrador~54_q\ $end
$var wire 1 -) \ULA|ALT_INV_Add0~61_sumout\ $end
$var wire 1 .) \bRegistradores|ALT_INV_registrador~117_q\ $end
$var wire 1 /) \bRegistradores|ALT_INV_registrador~149_q\ $end
$var wire 1 0) \bRegistradores|ALT_INV_registrador~53_q\ $end
$var wire 1 1) \ULA|ALT_INV_Add0~57_sumout\ $end
$var wire 1 2) \bRegistradores|ALT_INV_registrador~116_q\ $end
$var wire 1 3) \bRegistradores|ALT_INV_registrador~148_q\ $end
$var wire 1 4) \bRegistradores|ALT_INV_registrador~52_q\ $end
$var wire 1 5) \ULA|ALT_INV_Add0~53_sumout\ $end
$var wire 1 6) \bRegistradores|ALT_INV_registrador~115_q\ $end
$var wire 1 7) \bRegistradores|ALT_INV_registrador~147_q\ $end
$var wire 1 8) \bRegistradores|ALT_INV_registrador~51_q\ $end
$var wire 1 9) \ULA|ALT_INV_Add0~49_sumout\ $end
$var wire 1 :) \bRegistradores|ALT_INV_registrador~114_q\ $end
$var wire 1 ;) \bRegistradores|ALT_INV_registrador~146_q\ $end
$var wire 1 <) \bRegistradores|ALT_INV_registrador~50_q\ $end
$var wire 1 =) \ULA|ALT_INV_Add0~45_sumout\ $end
$var wire 1 >) \bRegistradores|ALT_INV_registrador~113_q\ $end
$var wire 1 ?) \bRegistradores|ALT_INV_registrador~145_q\ $end
$var wire 1 @) \bRegistradores|ALT_INV_registrador~49_q\ $end
$var wire 1 A) \ULA|ALT_INV_Add0~41_sumout\ $end
$var wire 1 B) \bRegistradores|ALT_INV_registrador~112_q\ $end
$var wire 1 C) \bRegistradores|ALT_INV_registrador~144_q\ $end
$var wire 1 D) \bRegistradores|ALT_INV_registrador~48_q\ $end
$var wire 1 E) \ULA|ALT_INV_Add0~37_sumout\ $end
$var wire 1 F) \bRegistradores|ALT_INV_registrador~111_q\ $end
$var wire 1 G) \bRegistradores|ALT_INV_registrador~143_q\ $end
$var wire 1 H) \bRegistradores|ALT_INV_registrador~47_q\ $end
$var wire 1 I) \ULA|ALT_INV_Add0~33_sumout\ $end
$var wire 1 J) \bRegistradores|ALT_INV_registrador~110_q\ $end
$var wire 1 K) \bRegistradores|ALT_INV_registrador~142_q\ $end
$var wire 1 L) \bRegistradores|ALT_INV_registrador~46_q\ $end
$var wire 1 M) \ULA|ALT_INV_Add0~29_sumout\ $end
$var wire 1 N) \bRegistradores|ALT_INV_registrador~109_q\ $end
$var wire 1 O) \bRegistradores|ALT_INV_registrador~45_q\ $end
$var wire 1 P) \ULA|ALT_INV_Add0~25_sumout\ $end
$var wire 1 Q) \bRegistradores|ALT_INV_registrador~108_q\ $end
$var wire 1 R) \bRegistradores|ALT_INV_registrador~44_q\ $end
$var wire 1 S) \ULA|ALT_INV_Add0~21_sumout\ $end
$var wire 1 T) \bRegistradores|ALT_INV_registrador~107_q\ $end
$var wire 1 U) \bRegistradores|ALT_INV_registrador~43_q\ $end
$var wire 1 V) \ULA|ALT_INV_Add0~17_sumout\ $end
$var wire 1 W) \bRegistradores|ALT_INV_registrador~106_q\ $end
$var wire 1 X) \bRegistradores|ALT_INV_registrador~42_q\ $end
$var wire 1 Y) \ULA|ALT_INV_Add0~13_sumout\ $end
$var wire 1 Z) \bRegistradores|ALT_INV_registrador~105_q\ $end
$var wire 1 [) \bRegistradores|ALT_INV_registrador~41_q\ $end
$var wire 1 \) \ULA|ALT_INV_Add0~9_sumout\ $end
$var wire 1 ]) \bRegistradores|ALT_INV_registrador~104_q\ $end
$var wire 1 ^) \bRegistradores|ALT_INV_registrador~40_q\ $end
$var wire 1 _) \ULA|ALT_INV_Add0~5_sumout\ $end
$var wire 1 `) \bRegistradores|ALT_INV_registrador~135_q\ $end
$var wire 1 a) \bRegistradores|ALT_INV_registrador~39_q\ $end
$var wire 1 b) \ULA|ALT_INV_Add0~1_sumout\ $end
$var wire 1 c) \bRegistradores|ALT_INV_registrador~102_q\ $end
$var wire 1 d) \bRegistradores|ALT_INV_registrador~38_q\ $end
$var wire 1 e) \bRegistradores|ALT_INV_registrador~1063_combout\ $end
$var wire 1 f) \bRegistradores|ALT_INV_registrador~103_q\ $end
$var wire 1 g) \ULA|ALT_INV_saida~0_combout\ $end
$var wire 1 h) \bRegistradores|ALT_INV_Equal0~0_combout\ $end
$var wire 1 i) \bRegistradores|ALT_INV_registrador~1062_combout\ $end
$var wire 1 j) \rom|ALT_INV_memROM~6_combout\ $end
$var wire 1 k) \rom|ALT_INV_memROM~5_combout\ $end
$var wire 1 l) \rom|ALT_INV_memROM~4_combout\ $end
$var wire 1 m) \bRegistradores|ALT_INV_registrador~134_q\ $end
$var wire 1 n) \UC|ALT_INV_tipo_i~0_combout\ $end
$var wire 1 o) \UC|ALT_INV_controleULA~0_combout\ $end
$var wire 1 p) \rom|ALT_INV_memROM~3_combout\ $end
$var wire 1 q) \rom|ALT_INV_memROM~2_combout\ $end
$var wire 1 r) \PC|ALT_INV_DOUT\ [31] $end
$var wire 1 s) \PC|ALT_INV_DOUT\ [30] $end
$var wire 1 t) \PC|ALT_INV_DOUT\ [29] $end
$var wire 1 u) \PC|ALT_INV_DOUT\ [28] $end
$var wire 1 v) \PC|ALT_INV_DOUT\ [27] $end
$var wire 1 w) \PC|ALT_INV_DOUT\ [26] $end
$var wire 1 x) \PC|ALT_INV_DOUT\ [25] $end
$var wire 1 y) \PC|ALT_INV_DOUT\ [24] $end
$var wire 1 z) \PC|ALT_INV_DOUT\ [23] $end
$var wire 1 {) \PC|ALT_INV_DOUT\ [22] $end
$var wire 1 |) \PC|ALT_INV_DOUT\ [21] $end
$var wire 1 }) \PC|ALT_INV_DOUT\ [20] $end
$var wire 1 ~) \PC|ALT_INV_DOUT\ [19] $end
$var wire 1 !* \PC|ALT_INV_DOUT\ [18] $end
$var wire 1 "* \PC|ALT_INV_DOUT\ [17] $end
$var wire 1 #* \PC|ALT_INV_DOUT\ [16] $end
$var wire 1 $* \PC|ALT_INV_DOUT\ [15] $end
$var wire 1 %* \PC|ALT_INV_DOUT\ [14] $end
$var wire 1 &* \PC|ALT_INV_DOUT\ [13] $end
$var wire 1 '* \PC|ALT_INV_DOUT\ [12] $end
$var wire 1 (* \PC|ALT_INV_DOUT\ [11] $end
$var wire 1 )* \PC|ALT_INV_DOUT\ [10] $end
$var wire 1 ** \PC|ALT_INV_DOUT\ [9] $end
$var wire 1 +* \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 ,* \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 -* \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 .* \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 /* \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 0* \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 1* \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 2* \UC|ALT_INV_Equal8~0_combout\ $end
$var wire 1 3* \rom|ALT_INV_memROM~1_combout\ $end
$var wire 1 4* \rom|ALT_INV_memROM~0_combout\ $end
$var wire 1 5* \ULA|ALT_INV_Add0~125_sumout\ $end
$var wire 1 6* \bRegistradores|ALT_INV_registrador~133_q\ $end
$var wire 1 7* \bRegistradores|ALT_INV_registrador~165_q\ $end
$var wire 1 8* \bRegistradores|ALT_INV_registrador~69_q\ $end
$var wire 1 9* \ULA|ALT_INV_Add0~121_sumout\ $end
$var wire 1 :* \bRegistradores|ALT_INV_registrador~132_q\ $end
$var wire 1 ;* \bRegistradores|ALT_INV_registrador~164_q\ $end
$var wire 1 <* \bRegistradores|ALT_INV_registrador~68_q\ $end
$var wire 1 =* \ULA|ALT_INV_Add0~117_sumout\ $end
$var wire 1 >* \bRegistradores|ALT_INV_registrador~131_q\ $end
$var wire 1 ?* \bRegistradores|ALT_INV_registrador~163_q\ $end
$var wire 1 @* \bRegistradores|ALT_INV_registrador~67_q\ $end
$var wire 1 A* \ULA|ALT_INV_Add0~113_sumout\ $end
$var wire 1 B* \bRegistradores|ALT_INV_registrador~130_q\ $end
$var wire 1 C* \bRegistradores|ALT_INV_registrador~162_q\ $end
$var wire 1 D* \bRegistradores|ALT_INV_registrador~66_q\ $end
$var wire 1 E* \ULA|ALT_INV_Add0~109_sumout\ $end
$var wire 1 F* \bRegistradores|ALT_INV_registrador~129_q\ $end
$var wire 1 G* \bRegistradores|ALT_INV_registrador~161_q\ $end
$var wire 1 H* \bRegistradores|ALT_INV_registrador~65_q\ $end
$var wire 1 I* \ULA|ALT_INV_Add0~105_sumout\ $end
$var wire 1 J* \bRegistradores|ALT_INV_registrador~128_q\ $end
$var wire 1 K* \bRegistradores|ALT_INV_registrador~160_q\ $end
$var wire 1 L* \bRegistradores|ALT_INV_registrador~64_q\ $end
$var wire 1 M* \ULA|ALT_INV_Add0~101_sumout\ $end
$var wire 1 N* \bRegistradores|ALT_INV_registrador~127_q\ $end
$var wire 1 O* \bRegistradores|ALT_INV_registrador~159_q\ $end
$var wire 1 P* \bRegistradores|ALT_INV_registrador~63_q\ $end
$var wire 1 Q* \ULA|ALT_INV_Add0~97_sumout\ $end
$var wire 1 R* \bRegistradores|ALT_INV_registrador~126_q\ $end
$var wire 1 S* \bRegistradores|ALT_INV_registrador~158_q\ $end
$var wire 1 T* \bRegistradores|ALT_INV_registrador~62_q\ $end
$var wire 1 U* \ULA|ALT_INV_Add0~93_sumout\ $end
$var wire 1 V* \bRegistradores|ALT_INV_registrador~125_q\ $end
$var wire 1 W* \bRegistradores|ALT_INV_registrador~157_q\ $end
$var wire 1 X* \muxRtImedULA|ALT_INV_saida_MUX[31]~30_combout\ $end
$var wire 1 Y* \bRegistradores|ALT_INV_saidaB[31]~2_combout\ $end
$var wire 1 Z* \muxRtImedULA|ALT_INV_saida_MUX[30]~29_combout\ $end
$var wire 1 [* \bRegistradores|ALT_INV_saidaB[30]~1_combout\ $end
$var wire 1 \* \muxRtImedULA|ALT_INV_saida_MUX[29]~28_combout\ $end
$var wire 1 ]* \bRegistradores|ALT_INV_saidaB[29]~0_combout\ $end
$var wire 1 ^* \muxRtImedULA|ALT_INV_saida_MUX[28]~27_combout\ $end
$var wire 1 _* \bRegistradores|ALT_INV_registrador~1090_combout\ $end
$var wire 1 `* \muxRtImedULA|ALT_INV_saida_MUX[27]~26_combout\ $end
$var wire 1 a* \bRegistradores|ALT_INV_registrador~1089_combout\ $end
$var wire 1 b* \muxRtImedULA|ALT_INV_saida_MUX[26]~25_combout\ $end
$var wire 1 c* \bRegistradores|ALT_INV_registrador~1088_combout\ $end
$var wire 1 d* \muxRtImedULA|ALT_INV_saida_MUX[25]~24_combout\ $end
$var wire 1 e* \bRegistradores|ALT_INV_registrador~1087_combout\ $end
$var wire 1 f* \muxRtImedULA|ALT_INV_saida_MUX[24]~23_combout\ $end
$var wire 1 g* \bRegistradores|ALT_INV_registrador~1086_combout\ $end
$var wire 1 h* \muxRtImedULA|ALT_INV_saida_MUX[23]~22_combout\ $end
$var wire 1 i* \bRegistradores|ALT_INV_registrador~1085_combout\ $end
$var wire 1 j* \muxRtImedULA|ALT_INV_saida_MUX[22]~21_combout\ $end
$var wire 1 k* \bRegistradores|ALT_INV_registrador~1084_combout\ $end
$var wire 1 l* \muxRtImedULA|ALT_INV_saida_MUX[21]~20_combout\ $end
$var wire 1 m* \bRegistradores|ALT_INV_registrador~1083_combout\ $end
$var wire 1 n* \muxRtImedULA|ALT_INV_saida_MUX[20]~19_combout\ $end
$var wire 1 o* \bRegistradores|ALT_INV_registrador~1082_combout\ $end
$var wire 1 p* \muxRtImedULA|ALT_INV_saida_MUX[19]~18_combout\ $end
$var wire 1 q* \bRegistradores|ALT_INV_registrador~1081_combout\ $end
$var wire 1 r* \muxRtImedULA|ALT_INV_saida_MUX[18]~17_combout\ $end
$var wire 1 s* \bRegistradores|ALT_INV_registrador~1080_combout\ $end
$var wire 1 t* \muxRtImedULA|ALT_INV_saida_MUX[17]~16_combout\ $end
$var wire 1 u* \bRegistradores|ALT_INV_registrador~1079_combout\ $end
$var wire 1 v* \muxRtImedULA|ALT_INV_saida_MUX[16]~15_combout\ $end
$var wire 1 w* \bRegistradores|ALT_INV_registrador~1078_combout\ $end
$var wire 1 x* \muxRtImedULA|ALT_INV_saida_MUX[15]~14_combout\ $end
$var wire 1 y* \bRegistradores|ALT_INV_registrador~1077_combout\ $end
$var wire 1 z* \muxRtImedULA|ALT_INV_saida_MUX[14]~13_combout\ $end
$var wire 1 {* \bRegistradores|ALT_INV_registrador~1076_combout\ $end
$var wire 1 |* \muxRtImedULA|ALT_INV_saida_MUX[13]~12_combout\ $end
$var wire 1 }* \bRegistradores|ALT_INV_registrador~1075_combout\ $end
$var wire 1 ~* \muxRtImedULA|ALT_INV_saida_MUX[12]~11_combout\ $end
$var wire 1 !+ \bRegistradores|ALT_INV_registrador~1074_combout\ $end
$var wire 1 "+ \muxRtImedULA|ALT_INV_saida_MUX[11]~10_combout\ $end
$var wire 1 #+ \bRegistradores|ALT_INV_registrador~1073_combout\ $end
$var wire 1 $+ \muxRtImedULA|ALT_INV_saida_MUX[10]~9_combout\ $end
$var wire 1 %+ \bRegistradores|ALT_INV_registrador~1072_combout\ $end
$var wire 1 &+ \muxRtImedULA|ALT_INV_saida_MUX[9]~8_combout\ $end
$var wire 1 '+ \bRegistradores|ALT_INV_registrador~1071_combout\ $end
$var wire 1 (+ \muxRtImedULA|ALT_INV_saida_MUX[8]~7_combout\ $end
$var wire 1 )+ \bRegistradores|ALT_INV_registrador~1070_combout\ $end
$var wire 1 *+ \muxRtImedULA|ALT_INV_saida_MUX[7]~6_combout\ $end
$var wire 1 ++ \bRegistradores|ALT_INV_registrador~1069_combout\ $end
$var wire 1 ,+ \bRegistradores|ALT_INV_registrador~141_q\ $end
$var wire 1 -+ \muxRtImedULA|ALT_INV_saida_MUX[6]~5_combout\ $end
$var wire 1 .+ \bRegistradores|ALT_INV_registrador~1068_combout\ $end
$var wire 1 /+ \bRegistradores|ALT_INV_registrador~140_q\ $end
$var wire 1 0+ \muxRtImedULA|ALT_INV_saida_MUX[5]~4_combout\ $end
$var wire 1 1+ \bRegistradores|ALT_INV_registrador~1067_combout\ $end
$var wire 1 2+ \bRegistradores|ALT_INV_registrador~139_q\ $end
$var wire 1 3+ \muxRtImedULA|ALT_INV_saida_MUX[4]~3_combout\ $end
$var wire 1 4+ \bRegistradores|ALT_INV_registrador~1066_combout\ $end
$var wire 1 5+ \bRegistradores|ALT_INV_registrador~138_q\ $end
$var wire 1 6+ \muxRtImedULA|ALT_INV_saida_MUX[3]~2_combout\ $end
$var wire 1 7+ \bRegistradores|ALT_INV_registrador~1065_combout\ $end
$var wire 1 8+ \bRegistradores|ALT_INV_registrador~137_q\ $end
$var wire 1 9+ \muxRtImedULA|ALT_INV_saida_MUX[2]~1_combout\ $end
$var wire 1 :+ \bRegistradores|ALT_INV_registrador~1064_combout\ $end
$var wire 1 ;+ \bRegistradores|ALT_INV_registrador~136_q\ $end
$var wire 1 <+ \muxRtImedULA|ALT_INV_saida_MUX[1]~0_combout\ $end
$var wire 1 =+ \UC|ALT_INV_Equal8~1_combout\ $end
$var wire 1 >+ \bRegistradores|ALT_INV_registrador~1125_combout\ $end
$var wire 1 ?+ \bRegistradores|ALT_INV_registrador~1124_combout\ $end
$var wire 1 @+ \bRegistradores|ALT_INV_registrador~1123_combout\ $end
$var wire 1 A+ \bRegistradores|ALT_INV_registrador~1122_combout\ $end
$var wire 1 B+ \bRegistradores|ALT_INV_registrador~1121_combout\ $end
$var wire 1 C+ \bRegistradores|ALT_INV_registrador~1120_combout\ $end
$var wire 1 D+ \bRegistradores|ALT_INV_registrador~1119_combout\ $end
$var wire 1 E+ \bRegistradores|ALT_INV_registrador~1118_combout\ $end
$var wire 1 F+ \bRegistradores|ALT_INV_registrador~1117_combout\ $end
$var wire 1 G+ \bRegistradores|ALT_INV_registrador~1116_combout\ $end
$var wire 1 H+ \bRegistradores|ALT_INV_registrador~1115_combout\ $end
$var wire 1 I+ \bRegistradores|ALT_INV_registrador~1114_combout\ $end
$var wire 1 J+ \bRegistradores|ALT_INV_registrador~1113_combout\ $end
$var wire 1 K+ \bRegistradores|ALT_INV_registrador~1112_combout\ $end
$var wire 1 L+ \bRegistradores|ALT_INV_registrador~1111_combout\ $end
$var wire 1 M+ \bRegistradores|ALT_INV_registrador~1110_combout\ $end
$var wire 1 N+ \bRegistradores|ALT_INV_registrador~1109_combout\ $end
$var wire 1 O+ \bRegistradores|ALT_INV_registrador~1108_combout\ $end
$var wire 1 P+ \bRegistradores|ALT_INV_registrador~1107_combout\ $end
$var wire 1 Q+ \bRegistradores|ALT_INV_registrador~1106_combout\ $end
$var wire 1 R+ \bRegistradores|ALT_INV_registrador~1105_combout\ $end
$var wire 1 S+ \bRegistradores|ALT_INV_registrador~1104_combout\ $end
$var wire 1 T+ \bRegistradores|ALT_INV_registrador~1103_combout\ $end
$var wire 1 U+ \bRegistradores|ALT_INV_registrador~1102_combout\ $end
$var wire 1 V+ \bRegistradores|ALT_INV_registrador~1101_combout\ $end
$var wire 1 W+ \bRegistradores|ALT_INV_registrador~1100_combout\ $end
$var wire 1 X+ \bRegistradores|ALT_INV_registrador~1099_combout\ $end
$var wire 1 Y+ \bRegistradores|ALT_INV_registrador~1098_combout\ $end
$var wire 1 Z+ \bRegistradores|ALT_INV_registrador~1097_combout\ $end
$var wire 1 [+ \bRegistradores|ALT_INV_registrador~1096_combout\ $end
$var wire 1 \+ \bRegistradores|ALT_INV_registrador~1095_combout\ $end
$var wire 1 ]+ \bRegistradores|ALT_INV_registrador~1094_combout\ $end
$var wire 1 ^+ \muxRtImedULA|ALT_INV_saida_MUX[0]~31_combout\ $end
$var wire 1 _+ \UC|ALT_INV_Equal1~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1A
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
1C!
0D!
1E!
xF!
1G!
1H!
1I!
1J!
1K!
1L!
1M!
1p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
1r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
14$
15$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
1>$
1?$
1@$
0A$
0B$
0C$
0D$
1E$
0F$
1G$
1H$
0I$
1J$
1K$
1L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
1V$
0W$
0X$
1Y$
1Z$
0[$
0\$
1]$
0^$
0_$
1`$
0a$
0b$
0c$
0d$
0e$
0f$
1g$
0h$
1i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
1q$
0r$
1s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
1{$
0|$
1}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
1'%
0(%
1)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
11%
02%
13%
04%
05%
06%
07%
08%
09%
0:%
1;%
0<%
1=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
1E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
1N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
1W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
1`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
1i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
1r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
1{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
1&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
1/&
00&
01&
02&
03&
04&
05&
06&
07&
18&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
1A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
1J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
1S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
1\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
1e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
1n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
1w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
1"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
1+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
14'
05'
06'
07'
08'
09'
0:'
0;'
0<'
1='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
1F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
1O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
1X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
11(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
1n(
0o(
1p(
1q(
1r(
0s(
1t(
1u(
1v(
0w(
1x(
1y(
1z(
0{(
1|(
1}(
1~(
0!)
1")
1#)
1$)
0%)
1&)
1')
1()
0))
1*)
1+)
1,)
0-)
1.)
1/)
10)
01)
12)
13)
14)
05)
16)
17)
18)
09)
1:)
1;)
1<)
0=)
1>)
1?)
1@)
0A)
1B)
1C)
1D)
0E)
1F)
1G)
1H)
0I)
1J)
1K)
1L)
0M)
1N)
1O)
0P)
1Q)
1R)
0S)
1T)
1U)
0V)
1W)
1X)
0Y)
1Z)
1[)
0\)
1])
1^)
0_)
1`)
1a)
0b)
1c)
1d)
1e)
1f)
0g)
0h)
1i)
1j)
1k)
0l)
1m)
1n)
0o)
1p)
1q)
02*
03*
04*
05*
16*
17*
18*
09*
1:*
1;*
1<*
0=*
1>*
1?*
1@*
0A*
1B*
1C*
1D*
0E*
1F*
1G*
1H*
0I*
1J*
1K*
1L*
0M*
1N*
1O*
1P*
0Q*
1R*
1S*
1T*
0U*
1V*
1W*
1X*
1Y*
1Z*
1[*
1\*
1]*
1^*
1_*
1`*
1a*
1b*
1c*
1d*
1e*
1f*
1g*
1h*
1i*
1j*
1k*
1l*
1m*
1n*
1o*
1p*
1q*
1r*
1s*
1t*
1u*
1v*
1w*
1x*
1y*
1z*
1{*
1|*
1}*
1~*
1!+
1"+
1#+
1$+
1%+
1&+
1'+
1(+
1)+
1*+
1++
1,+
1-+
1.+
1/+
10+
11+
12+
13+
14+
15+
16+
17+
18+
19+
1:+
1;+
1<+
0=+
1>+
1?+
1@+
1A+
1B+
1C+
1D+
1E+
1F+
1G+
1H+
1I+
1J+
1K+
1L+
1M+
1N+
1O+
1P+
1Q+
1R+
1S+
1T+
1U+
1V+
1W+
1X+
1Y+
1Z+
1[+
1\+
1]+
0^+
1_+
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
1m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
1o"
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
xl(
xm(
1r)
1s)
1t)
1u)
1v)
1w)
1x)
1y)
1z)
1{)
1|)
1})
1~)
1!*
1"*
1#*
1$*
1%*
1&*
1'*
1(*
1)*
1**
1+*
1,*
1-*
1.*
1/*
10*
11*
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
1@
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
$end
#20000
0A
0M!
04$
#40000
1A
1M!
14$
1k(
01*
05$
16$
0>$
1F$
1N$
0V$
1W$
0j)
1l)
0k)
0n)
14*
14#
17$
1M$
0H$
0Y$
1T$
1X$
1b$
1-"
0e)
0i)
1g)
1^+
0_+
1_
0L$
1\$
1Q$
0Z$
01(
12(
1b)
0]$
1f$
1_)
0g$
1p$
1s#
0r#
0p"
1\)
0q$
1z$
1n"
0o"
0m!
1Y)
0C!
1B!
0@
0{$
1&%
1V)
0'%
10%
1S)
01%
1:%
1P)
0;%
1D%
1M)
0E%
1M%
1I)
0N%
1V%
1E)
0W%
1_%
1A)
0`%
1h%
1=)
0i%
1q%
19)
0r%
1z%
15)
0{%
1%&
11)
0&&
1.&
1-)
0/&
17&
1))
08&
1@&
1%)
0A&
1I&
1!)
0J&
1R&
1{(
0S&
1[&
1w(
0\&
1d&
1s(
0e&
1m&
1o(
0n&
1v&
1U*
0w&
1!'
1Q*
0"'
1*'
1M*
0+'
13'
1I*
04'
1<'
1E*
0='
1E'
1A*
0F'
1N'
1=*
0O'
1W'
19*
0X'
15*
#60000
0A
0M!
04$
#80000
1A
1M!
14$
0k(
1j(
1a$
0f)
00*
11*
15$
06$
07$
18$
0?$
1C$
0F$
0b$
1e)
1n)
0q)
13*
15#
04#
19$
17$
08$
0@$
0J$
0M$
0T$
1D$
1I$
1R$
02(
1,"
0-"
09$
0]+
0p)
1_+
1=+
12*
0_
1^
0E$
0K$
1Y$
1]$
0f$
1g$
0p$
1q$
0z$
1{$
0&%
1'%
00%
11%
0:%
1;%
0D%
1E%
0M%
1N%
0V%
1W%
0_%
1`%
0h%
1i%
0q%
1r%
0z%
1{%
0%&
1&&
0.&
1/&
07&
18&
0@&
1A&
0I&
1J&
0R&
1S&
0[&
1\&
0d&
1e&
0m&
1n&
0v&
1w&
0!'
1"'
0*'
1+'
03'
14'
0<'
1='
0E'
1F'
0N'
1O'
0W'
1X'
05*
09*
0=*
0A*
0E*
0I*
0M*
0Q*
0U*
0o(
0s(
0w(
0{(
0!)
0%)
0))
0-)
01)
05)
09)
0=)
0A)
0E)
0I)
0M)
0P)
0S)
0V)
0Y)
0\)
0_)
0g)
1o)
0s#
0X'
0O'
0F'
0='
04'
0+'
0"'
0w&
0n&
0e&
0\&
0S&
0J&
0A&
08&
0/&
0&&
0{%
0r%
0i%
0`%
0W%
0N%
0E%
0;%
01%
0'%
0{$
0q$
0g$
1L$
0\$
0`$
1d$
0i$
1n$
0s$
1x$
0}$
1$%
0)%
1.%
03%
18%
0=%
1B%
1K%
1T%
1]%
1f%
1o%
1x%
1#&
1,&
15&
1>&
1G&
1P&
1Y&
1b&
1k&
1t&
1}&
1('
11'
1:'
1C'
1L'
1U'
1^'
0b)
1\)
1Y)
1V)
1S)
1P)
1M)
1I)
1E)
1A)
1=)
19)
15)
11)
1-)
1))
1%)
1!)
1{(
1w(
1s(
1o(
1U*
1Q*
1M*
1I*
1E*
1A*
1=*
19*
15*
0n"
0]$
0B!
0^'
0U'
0L'
0C'
0:'
01'
0('
0}&
0t&
0k&
0b&
0Y&
0P&
0G&
0>&
05&
0,&
0#&
0x%
0o%
0f%
0]%
0T%
0K%
1=%
0B%
13%
08%
1)%
0.%
1}$
0$%
1s$
0x$
1i$
0n$
0Q$
1Z$
1_)
1`$
0d$
11#
10#
1/#
1.#
1-#
1,#
1+#
1*#
1)#
1(#
1'#
1&#
1%#
1$#
1##
1"#
1!#
1~"
1}"
1|"
1{"
1z"
1y"
1x"
1w"
1v"
1u"
1t"
1s"
1r"
1q"
1N!
1O!
1P!
1Q!
1R!
1S!
1T!
1U!
1V!
1W!
1X!
1Y!
1Z!
1[!
1\!
1]!
1^!
1_!
1`!
1a!
1b!
1c!
1d!
1e!
1f!
1g!
1h!
1i!
1j!
1k!
1l!
1p"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
1?
1>
1=
1<
1;
1:
19
18
17
16
15
14
13
12
11
10
1/
1.
1-
1,
1+
1*
1)
1(
1'
1&
1%
1$
1#
1"
1!
1m!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0q"
1@
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
0l!
0?
#100000
0A
0M!
04$
#120000
1A
1M!
14$
1k(
1j$
1t$
1~$
1*%
14%
1>%
0,+
0/+
02+
05+
08+
0;+
01*
05$
16$
14#
07$
18$
1-"
19$
1_
#140000
0A
0M!
04$
#160000
1A
1M!
14$
0k(
0j(
1i(
0/*
10*
11*
15$
06$
17$
08$
09$
1:$
16#
05#
04#
1;$
19$
0:$
07$
1+"
0,"
0-"
0;$
0_
0^
1]
#180000
0A
0M!
04$
#200000
1A
1M!
14$
1k(
01*
05$
16$
1>$
1?$
0C$
0N$
1V$
0W$
1j)
0l)
1k)
1q)
03*
04*
14#
17$
1@$
1J$
0D$
0I$
0R$
0X$
1-"
1i)
1]+
1p)
0=+
02*
1_
1E$
1K$
1]$
1g$
1q$
1{$
1'%
11%
1;%
1E%
1N%
1W%
1`%
1i%
1r%
1{%
1&&
1/&
18&
1A&
1J&
1S&
1\&
1e&
1n&
1w&
1"'
1+'
14'
1='
1F'
1O'
1X'
1H$
11(
0^+
05*
09*
0=*
0A*
0E*
0I*
0M*
0Q*
0U*
0o(
0s(
0w(
0{(
0!)
0%)
0))
0-)
01)
05)
09)
0=)
0A)
0E)
0I)
0M)
0P)
0S)
0V)
0Y)
0\)
0_)
0o)
0L$
1\$
1L$
0\$
1b)
0]$
1f$
0b)
1r#
1]$
0f$
1_)
0g$
1p$
0_)
1o"
1g$
0p$
1\)
1C!
0q$
1z$
0\)
1q$
0z$
1Y)
0{$
1&%
0Y)
1{$
0&%
1V)
0'%
10%
0V)
1'%
00%
1S)
01%
1:%
0S)
11%
0:%
1P)
0;%
1D%
0P)
1;%
0D%
1M)
0E%
1M%
0M)
1E%
0M%
1I)
0N%
1V%
0I)
1N%
0V%
1E)
0W%
1_%
0E)
1W%
0_%
1A)
0`%
1h%
0A)
1`%
0h%
1=)
0i%
1q%
0=)
1i%
0q%
19)
0r%
1z%
09)
1r%
0z%
15)
0{%
1%&
05)
1{%
0%&
11)
0&&
1.&
01)
1&&
0.&
1-)
0/&
17&
0-)
1/&
07&
1))
08&
1@&
0))
18&
0@&
1%)
0A&
1I&
0%)
1A&
0I&
1!)
0J&
1R&
0!)
1J&
0R&
1{(
0S&
1[&
0{(
1S&
0[&
1w(
0\&
1d&
0w(
1\&
0d&
1s(
0e&
1m&
0s(
1e&
0m&
1o(
0n&
1v&
0o(
1n&
0v&
1U*
0w&
1!'
0U*
1w&
0!'
1Q*
0"'
1*'
0Q*
1"'
0*'
1M*
0+'
13'
0M*
1+'
03'
1I*
04'
1<'
0I*
14'
0<'
1E*
0='
1E'
0E*
1='
0E'
1A*
0F'
1N'
0A*
1F'
0N'
1=*
0O'
1W'
0=*
1O'
0W'
19*
0X'
09*
1X'
15*
05*
#220000
0A
0M!
04$
#240000
1A
1M!
14$
0k(
1j(
00*
11*
15$
06$
07$
18$
0>$
1F$
1N$
0V$
1W$
0j)
1l)
0k)
0n)
14*
15#
04#
09$
1:$
17$
08$
1M$
0H$
0Y$
1T$
1X$
1,"
0-"
19$
0:$
1;$
0i)
1g)
1^+
0_+
0_
1^
0L$
1\$
1Q$
0Z$
01(
0;$
1b)
0]$
1f$
1_)
0g$
1p$
0r#
0p"
1\)
0q$
1z$
0o"
0m!
1Y)
0C!
0@
0{$
1&%
1V)
0'%
10%
1S)
01%
1:%
1P)
0;%
1D%
1M)
0E%
1M%
1I)
0N%
1V%
1E)
0W%
1_%
1A)
0`%
1h%
1=)
0i%
1q%
19)
0r%
1z%
15)
0{%
1%&
11)
0&&
1.&
1-)
0/&
17&
1))
08&
1@&
1%)
0A&
1I&
1!)
0J&
1R&
1{(
0S&
1[&
1w(
0\&
1d&
1s(
0e&
1m&
1o(
0n&
1v&
1U*
0w&
1!'
1Q*
0"'
1*'
1M*
0+'
13'
1I*
04'
1<'
1E*
0='
1E'
1A*
0F'
1N'
1=*
0O'
1W'
19*
0X'
15*
#260000
0A
0M!
04$
#280000
1A
1M!
14$
1k(
01*
05$
16$
1>$
0F$
0N$
1V$
0W$
1j)
0l)
1k)
1n)
04*
14#
07$
18$
0M$
0T$
0X$
1-"
09$
1:$
1i)
1_+
1_
1H$
1Y$
11(
1;$
0g)
0^+
1L$
0\$
0Q$
1Z$
0b)
1r#
1]$
0f$
0_)
1o"
1g$
0p$
1C!
1p"
0\)
1q$
0z$
1m!
0Y)
1@
1{$
0&%
0V)
1'%
00%
0S)
11%
0:%
0P)
1;%
0D%
0M)
1E%
0M%
0I)
1N%
0V%
0E)
1W%
0_%
0A)
1`%
0h%
0=)
1i%
0q%
09)
1r%
0z%
05)
1{%
0%&
01)
1&&
0.&
0-)
1/&
07&
0))
18&
0@&
0%)
1A&
0I&
0!)
1J&
0R&
0{(
1S&
0[&
0w(
1\&
0d&
0s(
1e&
0m&
0o(
1n&
0v&
0U*
1w&
0!'
0Q*
1"'
0*'
0M*
1+'
03'
0I*
14'
0<'
0E*
1='
0E'
0A*
1F'
0N'
0=*
1O'
0W'
09*
1X'
05*
#300000
0A
0M!
04$
#320000
1A
1M!
14$
0k(
0j(
0i(
1h(
0.*
1/*
10*
11*
15$
06$
17$
08$
19$
0:$
0;$
1<$
0>$
1F$
1N$
0V$
1W$
0j)
1l)
0k)
0n)
14*
17#
06#
05#
04#
1=$
1;$
0<$
09$
07$
1M$
0H$
0Y$
1T$
1X$
1*"
0+"
0,"
0-"
0=$
0i)
1g)
1^+
0_+
0_
0^
0]
1\
0L$
1\$
1Q$
0Z$
01(
1b)
0]$
1f$
1_)
0g$
1p$
0r#
0p"
1\)
0q$
1z$
0o"
0m!
1Y)
0C!
0@
0{$
1&%
1V)
0'%
10%
1S)
01%
1:%
1P)
0;%
1D%
1M)
0E%
1M%
1I)
0N%
1V%
1E)
0W%
1_%
1A)
0`%
1h%
1=)
0i%
1q%
19)
0r%
1z%
15)
0{%
1%&
11)
0&&
1.&
1-)
0/&
17&
1))
08&
1@&
1%)
0A&
1I&
1!)
0J&
1R&
1{(
0S&
1[&
1w(
0\&
1d&
1s(
0e&
1m&
1o(
0n&
1v&
1U*
0w&
1!'
1Q*
0"'
1*'
1M*
0+'
13'
1I*
04'
1<'
1E*
0='
1E'
1A*
0F'
1N'
1=*
0O'
1W'
19*
0X'
15*
#340000
0A
0M!
04$
#360000
1A
1M!
14$
1k(
01*
05$
16$
0?$
0F$
0G$
0N$
0W$
1j)
1k)
1h)
1n)
13*
14#
17$
0@$
0J$
0M$
1O$
0T$
1-"
1_+
1=+
12*
1_
#380000
0A
0M!
04$
#400000
1A
1M!
14$
0k(
1j(
00*
11*
15$
06$
07$
18$
15#
04#
19$
17$
08$
1,"
0-"
09$
0_
1^
#420000
0A
0M!
04$
#440000
1A
1M!
14$
1k(
01*
05$
16$
14#
07$
18$
1-"
19$
1_
#460000
0A
0M!
04$
#480000
1A
1M!
14$
0k(
0j(
1i(
0/*
10*
11*
15$
06$
17$
08$
09$
1:$
16#
05#
04#
0;$
1<$
19$
0:$
07$
1+"
0,"
0-"
1;$
0<$
1=$
0_
0^
1]
0=$
#500000
0A
0M!
04$
#520000
1A
1M!
14$
1k(
01*
05$
16$
14#
17$
1-"
1_
#540000
0A
0M!
04$
#560000
1A
1M!
14$
0k(
1j(
00*
11*
15$
06$
07$
18$
15#
04#
09$
1:$
17$
08$
1,"
0-"
19$
0:$
0;$
1<$
0_
1^
1=$
1;$
0<$
0=$
#580000
0A
0M!
04$
#600000
1A
1M!
14$
1k(
01*
05$
16$
14#
07$
18$
1-"
09$
1:$
1_
0;$
1<$
1=$
#620000
0A
0M!
04$
#640000
1A
1M!
14$
0k(
0j(
0i(
0h(
1g(
0-*
1.*
1/*
10*
11*
15$
06$
17$
08$
19$
0:$
1;$
0<$
1>$
1?$
0=$
1A$
03*
04*
18#
07#
06#
05#
04#
1B$
1=$
0A$
0;$
09$
07$
1J$
1)"
0*"
0+"
0,"
0-"
0B$
0=+
0_
0^
0]
0\
1[
#660000
0A
0M!
04$
#680000
1A
1M!
14$
1k(
01*
05$
16$
0>$
1N$
0k)
14*
14#
17$
1-"
1_
#700000
0A
0M!
04$
#720000
1A
1M!
14$
0k(
1j(
00*
11*
15$
06$
07$
18$
0?$
1C$
0q)
13*
15#
04#
19$
17$
08$
0J$
1,"
0-"
09$
1=+
0_
1^
#740000
0A
0M!
04$
#760000
1A
1M!
14$
1k(
01*
05$
16$
14#
07$
18$
1-"
19$
1_
#780000
0A
0M!
04$
#800000
1A
1M!
14$
0k(
0j(
1i(
0/*
10*
11*
15$
06$
17$
08$
09$
1:$
16#
05#
04#
1;$
19$
0:$
07$
1+"
0,"
0-"
0;$
0_
0^
1]
#820000
0A
0M!
04$
#840000
1A
1M!
14$
1k(
01*
05$
16$
1>$
1?$
0C$
0N$
1k)
1q)
03*
04*
14#
17$
1J$
1-"
0=+
1_
#860000
0A
0M!
04$
#880000
1A
1M!
14$
0k(
1j(
00*
11*
15$
06$
07$
18$
0>$
1N$
0k)
14*
15#
04#
09$
1:$
17$
08$
1,"
0-"
19$
0:$
1;$
0_
1^
0;$
#900000
0A
0M!
04$
#920000
1A
1M!
14$
1k(
01*
05$
16$
1>$
0N$
1k)
04*
14#
07$
18$
1-"
09$
1:$
1_
1;$
#940000
0A
0M!
04$
#960000
1A
1M!
14$
0k(
0j(
0i(
1h(
0.*
1/*
10*
11*
15$
06$
17$
08$
19$
0:$
0;$
1<$
0>$
1N$
0k)
14*
17#
06#
05#
04#
0=$
1A$
1;$
0<$
09$
07$
1*"
0+"
0,"
0-"
1=$
0A$
1B$
0_
0^
0]
1\
0B$
#980000
0A
0M!
04$
#1000000
