# system info sys on 2025.11.14.13:21:19
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1763137275
#
#
# Files generated for sys on 2025.11.14.13:21:19
files:
filepath,kind,attributes,module,is_top
simulation/sys.v,VERILOG,,sys,true
simulation/submodules/sys_DEBUG.v,VERILOG,,sys_DEBUG,false
simulation/submodules/sys_GPIO_0.v,VERILOG,,sys_GPIO_0,false
simulation/submodules/sys_GPIO_EXTRA.v,VERILOG,,sys_GPIO_EXTRA,false
simulation/submodules/altera_avalon_jtag_uart.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
simulation/submodules/altera_avalon_jtag_uart_log_module.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
simulation/submodules/altera_avalon_jtag_uart_scfifo_r.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
simulation/submodules/altera_avalon_jtag_uart_scfifo_w.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
simulation/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
simulation/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv,SYSTEM_VERILOG,,altera_avalon_jtag_uart,false
simulation/submodules/sys_master_0.v,VERILOG,,sys_master_0,false
simulation/submodules/sys_onchip_memory2_0.hex,HEX,,sys_onchip_memory2_0,false
simulation/submodules/sys_onchip_memory2_0.v,VERILOG,,sys_onchip_memory2_0,false
simulation/submodules/sys_pio_in.v,VERILOG,,sys_pio_in,false
simulation/submodules/sys_pio_out.v,VERILOG,,sys_pio_out,false
simulation/submodules/adbg_config.sv,SYSTEM_VERILOG,,core_top,false
simulation/submodules/config.sv,SYSTEM_VERILOG,,core_top,false
simulation/submodules/zeroriscy_config.sv,SYSTEM_VERILOG,,core_top,false
simulation/submodules/apb_bus.sv,SYSTEM_VERILOG,,core_top,false
simulation/submodules/axi_bus.sv,SYSTEM_VERILOG,,core_top,false
simulation/submodules/debug_bus.sv,SYSTEM_VERILOG,,core_top,false
simulation/submodules/cluster_clock_gating.sv,SYSTEM_VERILOG,,core_top,false
simulation/submodules/cluster_clock_inverter.sv,SYSTEM_VERILOG,,core_top,false
simulation/submodules/cluster_clock_mux2.sv,SYSTEM_VERILOG,,core_top,false
simulation/submodules/zeroriscy_defines.sv,SYSTEM_VERILOG,,core_top,false
simulation/submodules/zeroriscy_alu.sv,SYSTEM_VERILOG,,core_top,false
simulation/submodules/zeroriscy_compressed_decoder.sv,SYSTEM_VERILOG,,core_top,false
simulation/submodules/zeroriscy_controller.sv,SYSTEM_VERILOG,,core_top,false
simulation/submodules/zeroriscy_core.sv,SYSTEM_VERILOG,,core_top,false
simulation/submodules/zeroriscy_cs_registers.sv,SYSTEM_VERILOG,,core_top,false
simulation/submodules/zeroriscy_debug_unit.sv,SYSTEM_VERILOG,,core_top,false
simulation/submodules/zeroriscy_decoder.sv,SYSTEM_VERILOG,,core_top,false
simulation/submodules/zeroriscy_ex_block.sv,SYSTEM_VERILOG,,core_top,false
simulation/submodules/zeroriscy_fetch_fifo.sv,SYSTEM_VERILOG,,core_top,false
simulation/submodules/zeroriscy_id_stage.sv,SYSTEM_VERILOG,,core_top,false
simulation/submodules/zeroriscy_if_stage.sv,SYSTEM_VERILOG,,core_top,false
simulation/submodules/zeroriscy_int_controller.sv,SYSTEM_VERILOG,,core_top,false
simulation/submodules/zeroriscy_load_store_unit.sv,SYSTEM_VERILOG,,core_top,false
simulation/submodules/zeroriscy_multdiv_fast.sv,SYSTEM_VERILOG,,core_top,false
simulation/submodules/zeroriscy_multdiv_slow.sv,SYSTEM_VERILOG,,core_top,false
simulation/submodules/zeroriscy_prefetch_buffer.sv,SYSTEM_VERILOG,,core_top,false
simulation/submodules/zeroriscy_register_file_ff.sv,SYSTEM_VERILOG,,core_top,false
simulation/submodules/core_top.sv,SYSTEM_VERILOG,TOP_LEVEL_FILE,core_top,false
simulation/submodules/sys_timer_0.v,VERILOG,,sys_timer_0,false
simulation/submodules/sys_mm_interconnect_0.v,VERILOG,,sys_mm_interconnect_0,false
simulation/submodules/sys_mm_interconnect_1.v,VERILOG,,sys_mm_interconnect_1,false
simulation/submodules/sys_irq_mapper.sv,SYSTEM_VERILOG,,sys_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
simulation/submodules/sys_master_0_timing_adt.sv,SYSTEM_VERILOG,,sys_master_0_timing_adt,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
simulation/submodules/sys_master_0_b2p_adapter.sv,SYSTEM_VERILOG,,sys_master_0_b2p_adapter,false
simulation/submodules/sys_master_0_p2b_adapter.sv,SYSTEM_VERILOG,,sys_master_0_p2b_adapter,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/sys_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,sys_mm_interconnect_1_router,false
simulation/submodules/sys_mm_interconnect_1_router_001.sv,SYSTEM_VERILOG,,sys_mm_interconnect_1_router_001,false
simulation/submodules/sys_mm_interconnect_1_router_002.sv,SYSTEM_VERILOG,,sys_mm_interconnect_1_router_002,false
simulation/submodules/sys_mm_interconnect_1_router_010.sv,SYSTEM_VERILOG,,sys_mm_interconnect_1_router_010,false
simulation/submodules/sys_mm_interconnect_1_router_011.sv,SYSTEM_VERILOG,,sys_mm_interconnect_1_router_011,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/sys_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,sys_mm_interconnect_1_cmd_demux,false
simulation/submodules/sys_mm_interconnect_1_cmd_demux_001.sv,SYSTEM_VERILOG,,sys_mm_interconnect_1_cmd_demux_001,false
simulation/submodules/sys_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,sys_mm_interconnect_1_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sys_mm_interconnect_1_cmd_mux,false
simulation/submodules/sys_mm_interconnect_1_cmd_mux_008.sv,SYSTEM_VERILOG,,sys_mm_interconnect_1_cmd_mux_008,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sys_mm_interconnect_1_cmd_mux_008,false
simulation/submodules/sys_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,sys_mm_interconnect_1_rsp_demux,false
simulation/submodules/sys_mm_interconnect_1_rsp_demux_008.sv,SYSTEM_VERILOG,,sys_mm_interconnect_1_rsp_demux_008,false
simulation/submodules/sys_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,sys_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sys_mm_interconnect_1_rsp_mux,false
simulation/submodules/sys_mm_interconnect_1_rsp_mux_001.sv,SYSTEM_VERILOG,,sys_mm_interconnect_1_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sys_mm_interconnect_1_rsp_mux_001,false
simulation/submodules/sys_mm_interconnect_1_avalon_st_adapter.v,VERILOG,,sys_mm_interconnect_1_avalon_st_adapter,false
simulation/submodules/sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
sys.DEBUG,sys_DEBUG
sys.GPIO_0,sys_GPIO_0
sys.GPIO_1,sys_GPIO_0
sys.GPIO_EXTRA,sys_GPIO_EXTRA
sys.jtag_uart_0,altera_avalon_jtag_uart
sys.master_0,sys_master_0
sys.master_0.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
sys.master_0.timing_adt,sys_master_0_timing_adt
sys.master_0.fifo,altera_avalon_sc_fifo
sys.master_0.b2p,altera_avalon_st_bytes_to_packets
sys.master_0.p2b,altera_avalon_st_packets_to_bytes
sys.master_0.transacto,altera_avalon_packets_to_master
sys.master_0.b2p_adapter,sys_master_0_b2p_adapter
sys.master_0.p2b_adapter,sys_master_0_p2b_adapter
sys.master_0.rst_controller,altera_reset_controller
sys.onchip_memory2_0,sys_onchip_memory2_0
sys.pio_in,sys_pio_in
sys.pio_out,sys_pio_out
sys.pulpino_0,core_top
sys.timer_0,sys_timer_0
sys.mm_interconnect_0,sys_mm_interconnect_0
sys.mm_interconnect_0.pulpino_0_avalon_master_instr_translator,altera_merlin_master_translator
sys.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
sys.mm_interconnect_1,sys_mm_interconnect_1
sys.mm_interconnect_1.pulpino_0_avalon_master_lsu_translator,altera_merlin_master_translator
sys.mm_interconnect_1.master_0_master_translator,altera_merlin_master_translator
sys.mm_interconnect_1.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
sys.mm_interconnect_1.pio_out_s1_translator,altera_merlin_slave_translator
sys.mm_interconnect_1.pio_in_s1_translator,altera_merlin_slave_translator
sys.mm_interconnect_1.timer_0_s1_translator,altera_merlin_slave_translator
sys.mm_interconnect_1.GPIO_0_s1_translator,altera_merlin_slave_translator
sys.mm_interconnect_1.GPIO_1_s1_translator,altera_merlin_slave_translator
sys.mm_interconnect_1.GPIO_EXTRA_s1_translator,altera_merlin_slave_translator
sys.mm_interconnect_1.DEBUG_s1_translator,altera_merlin_slave_translator
sys.mm_interconnect_1.onchip_memory2_0_s2_translator,altera_merlin_slave_translator
sys.mm_interconnect_1.pulpino_0_avalon_slave_debug_translator,altera_merlin_slave_translator
sys.mm_interconnect_1.pulpino_0_avalon_master_lsu_agent,altera_merlin_master_agent
sys.mm_interconnect_1.master_0_master_agent,altera_merlin_master_agent
sys.mm_interconnect_1.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
sys.mm_interconnect_1.pio_out_s1_agent,altera_merlin_slave_agent
sys.mm_interconnect_1.pio_in_s1_agent,altera_merlin_slave_agent
sys.mm_interconnect_1.timer_0_s1_agent,altera_merlin_slave_agent
sys.mm_interconnect_1.GPIO_0_s1_agent,altera_merlin_slave_agent
sys.mm_interconnect_1.GPIO_1_s1_agent,altera_merlin_slave_agent
sys.mm_interconnect_1.GPIO_EXTRA_s1_agent,altera_merlin_slave_agent
sys.mm_interconnect_1.DEBUG_s1_agent,altera_merlin_slave_agent
sys.mm_interconnect_1.onchip_memory2_0_s2_agent,altera_merlin_slave_agent
sys.mm_interconnect_1.pulpino_0_avalon_slave_debug_agent,altera_merlin_slave_agent
sys.mm_interconnect_1.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
sys.mm_interconnect_1.pio_out_s1_agent_rsp_fifo,altera_avalon_sc_fifo
sys.mm_interconnect_1.pio_in_s1_agent_rsp_fifo,altera_avalon_sc_fifo
sys.mm_interconnect_1.timer_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
sys.mm_interconnect_1.GPIO_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
sys.mm_interconnect_1.GPIO_1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
sys.mm_interconnect_1.GPIO_EXTRA_s1_agent_rsp_fifo,altera_avalon_sc_fifo
sys.mm_interconnect_1.DEBUG_s1_agent_rsp_fifo,altera_avalon_sc_fifo
sys.mm_interconnect_1.onchip_memory2_0_s2_agent_rsp_fifo,altera_avalon_sc_fifo
sys.mm_interconnect_1.pulpino_0_avalon_slave_debug_agent_rsp_fifo,altera_avalon_sc_fifo
sys.mm_interconnect_1.router,sys_mm_interconnect_1_router
sys.mm_interconnect_1.router_001,sys_mm_interconnect_1_router_001
sys.mm_interconnect_1.router_002,sys_mm_interconnect_1_router_002
sys.mm_interconnect_1.router_003,sys_mm_interconnect_1_router_002
sys.mm_interconnect_1.router_004,sys_mm_interconnect_1_router_002
sys.mm_interconnect_1.router_005,sys_mm_interconnect_1_router_002
sys.mm_interconnect_1.router_006,sys_mm_interconnect_1_router_002
sys.mm_interconnect_1.router_007,sys_mm_interconnect_1_router_002
sys.mm_interconnect_1.router_008,sys_mm_interconnect_1_router_002
sys.mm_interconnect_1.router_009,sys_mm_interconnect_1_router_002
sys.mm_interconnect_1.router_010,sys_mm_interconnect_1_router_010
sys.mm_interconnect_1.router_011,sys_mm_interconnect_1_router_011
sys.mm_interconnect_1.pulpino_0_avalon_master_lsu_limiter,altera_merlin_traffic_limiter
sys.mm_interconnect_1.master_0_master_limiter,altera_merlin_traffic_limiter
sys.mm_interconnect_1.cmd_demux,sys_mm_interconnect_1_cmd_demux
sys.mm_interconnect_1.cmd_demux_001,sys_mm_interconnect_1_cmd_demux_001
sys.mm_interconnect_1.cmd_mux,sys_mm_interconnect_1_cmd_mux
sys.mm_interconnect_1.cmd_mux_001,sys_mm_interconnect_1_cmd_mux
sys.mm_interconnect_1.cmd_mux_002,sys_mm_interconnect_1_cmd_mux
sys.mm_interconnect_1.cmd_mux_003,sys_mm_interconnect_1_cmd_mux
sys.mm_interconnect_1.cmd_mux_004,sys_mm_interconnect_1_cmd_mux
sys.mm_interconnect_1.cmd_mux_005,sys_mm_interconnect_1_cmd_mux
sys.mm_interconnect_1.cmd_mux_006,sys_mm_interconnect_1_cmd_mux
sys.mm_interconnect_1.cmd_mux_007,sys_mm_interconnect_1_cmd_mux
sys.mm_interconnect_1.cmd_mux_009,sys_mm_interconnect_1_cmd_mux
sys.mm_interconnect_1.cmd_mux_008,sys_mm_interconnect_1_cmd_mux_008
sys.mm_interconnect_1.rsp_demux,sys_mm_interconnect_1_rsp_demux
sys.mm_interconnect_1.rsp_demux_001,sys_mm_interconnect_1_rsp_demux
sys.mm_interconnect_1.rsp_demux_002,sys_mm_interconnect_1_rsp_demux
sys.mm_interconnect_1.rsp_demux_003,sys_mm_interconnect_1_rsp_demux
sys.mm_interconnect_1.rsp_demux_004,sys_mm_interconnect_1_rsp_demux
sys.mm_interconnect_1.rsp_demux_005,sys_mm_interconnect_1_rsp_demux
sys.mm_interconnect_1.rsp_demux_006,sys_mm_interconnect_1_rsp_demux
sys.mm_interconnect_1.rsp_demux_007,sys_mm_interconnect_1_rsp_demux
sys.mm_interconnect_1.rsp_demux_009,sys_mm_interconnect_1_rsp_demux
sys.mm_interconnect_1.rsp_demux_008,sys_mm_interconnect_1_rsp_demux_008
sys.mm_interconnect_1.rsp_mux,sys_mm_interconnect_1_rsp_mux
sys.mm_interconnect_1.rsp_mux_001,sys_mm_interconnect_1_rsp_mux_001
sys.mm_interconnect_1.avalon_st_adapter,sys_mm_interconnect_1_avalon_st_adapter
sys.mm_interconnect_1.avalon_st_adapter.error_adapter_0,sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0
sys.mm_interconnect_1.avalon_st_adapter_001,sys_mm_interconnect_1_avalon_st_adapter
sys.mm_interconnect_1.avalon_st_adapter_001.error_adapter_0,sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0
sys.mm_interconnect_1.avalon_st_adapter_002,sys_mm_interconnect_1_avalon_st_adapter
sys.mm_interconnect_1.avalon_st_adapter_002.error_adapter_0,sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0
sys.mm_interconnect_1.avalon_st_adapter_003,sys_mm_interconnect_1_avalon_st_adapter
sys.mm_interconnect_1.avalon_st_adapter_003.error_adapter_0,sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0
sys.mm_interconnect_1.avalon_st_adapter_004,sys_mm_interconnect_1_avalon_st_adapter
sys.mm_interconnect_1.avalon_st_adapter_004.error_adapter_0,sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0
sys.mm_interconnect_1.avalon_st_adapter_005,sys_mm_interconnect_1_avalon_st_adapter
sys.mm_interconnect_1.avalon_st_adapter_005.error_adapter_0,sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0
sys.mm_interconnect_1.avalon_st_adapter_006,sys_mm_interconnect_1_avalon_st_adapter
sys.mm_interconnect_1.avalon_st_adapter_006.error_adapter_0,sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0
sys.mm_interconnect_1.avalon_st_adapter_007,sys_mm_interconnect_1_avalon_st_adapter
sys.mm_interconnect_1.avalon_st_adapter_007.error_adapter_0,sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0
sys.mm_interconnect_1.avalon_st_adapter_008,sys_mm_interconnect_1_avalon_st_adapter
sys.mm_interconnect_1.avalon_st_adapter_008.error_adapter_0,sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0
sys.mm_interconnect_1.avalon_st_adapter_009,sys_mm_interconnect_1_avalon_st_adapter
sys.mm_interconnect_1.avalon_st_adapter_009.error_adapter_0,sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0
sys.irq_mapper,sys_irq_mapper
sys.rst_controller,altera_reset_controller
