Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon May  2 14:32:18 2022
| Host         : DESKTOP-L16NRCS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Game_timing_summary_routed.rpt -pb Game_timing_summary_routed.pb -rpx Game_timing_summary_routed.rpx -warn_on_violation
| Design       : Game
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line13/nolabel_line10/R_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line20/outsignal_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line21/outsignal_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: nolabel_line22/outsignal_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line23/outsignal_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line26/nolabel_line10/nolabel_line10/OutClock_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line26/nolabel_line11/Signal_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line26/nolabel_line9/out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line48/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line48/FSM_sequential_state_reg_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.082      -34.504                     42                  443        0.101        0.000                      0                  443        4.500        0.000                       0                   207  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.082      -34.504                     42                  443        0.101        0.000                      0                  443        4.500        0.000                       0                   207  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           42  Failing Endpoints,  Worst Slack       -1.082ns,  Total Violation      -34.504ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.082ns  (required time - arrival time)
  Source:                 nolabel_line52/number_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/time1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.416ns  (logic 6.310ns (60.579%)  route 4.106ns (39.421%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.632     5.234    nolabel_line52/counter_reg[0]_0
    SLICE_X11Y100        FDRE                                         r  nolabel_line52/number_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.456     5.690 f  nolabel_line52/number_reg[7]/Q
                         net (fo=5, routed)           0.673     6.363    nolabel_line52/number_reg_n_0_[7]
    SLICE_X11Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.487 r  nolabel_line52/time12_i_3/O
                         net (fo=4, routed)           0.318     6.805    nolabel_line52/time12_i_3_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124     6.929 r  nolabel_line52/time12_i_2/O
                         net (fo=21, routed)          0.389     7.317    nolabel_line52/time12_i_2_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[2]_P[25])
                                                      3.656    10.973 r  nolabel_line52/time12/P[25]
                         net (fo=1, routed)           0.645    11.619    nolabel_line52/time12_n_80
    SLICE_X13Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.275 r  nolabel_line52/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.275    nolabel_line52/time12_inferred__0/i__carry_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.609 r  nolabel_line52/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.706    13.315    nolabel_line52/time120_out[6]
    SLICE_X14Y101        LUT4 (Prop_lut4_I2_O)        0.303    13.618 r  nolabel_line52/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.618    nolabel_line52/time10_carry__2_i_7_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.151 r  nolabel_line52/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.660    14.810    nolabel_line52/time10_carry__2_n_0
    SLICE_X15Y101        LUT5 (Prop_lut5_I3_O)        0.124    14.934 r  nolabel_line52/time1[0]_i_1/O
                         net (fo=32, routed)          0.716    15.651    nolabel_line52/time1[0]_i_1_n_0
    SLICE_X12Y99         FDRE                                         r  nolabel_line52/time1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.525    14.948    nolabel_line52/counter_reg[0]_0
    SLICE_X12Y99         FDRE                                         r  nolabel_line52/time1_reg[4]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X12Y99         FDRE (Setup_fdre_C_R)       -0.524    14.568    nolabel_line52/time1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -15.651    
  -------------------------------------------------------------------
                         slack                                 -1.082    

Slack (VIOLATED) :        -1.082ns  (required time - arrival time)
  Source:                 nolabel_line52/number_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/time1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.416ns  (logic 6.310ns (60.579%)  route 4.106ns (39.421%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.632     5.234    nolabel_line52/counter_reg[0]_0
    SLICE_X11Y100        FDRE                                         r  nolabel_line52/number_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.456     5.690 f  nolabel_line52/number_reg[7]/Q
                         net (fo=5, routed)           0.673     6.363    nolabel_line52/number_reg_n_0_[7]
    SLICE_X11Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.487 r  nolabel_line52/time12_i_3/O
                         net (fo=4, routed)           0.318     6.805    nolabel_line52/time12_i_3_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124     6.929 r  nolabel_line52/time12_i_2/O
                         net (fo=21, routed)          0.389     7.317    nolabel_line52/time12_i_2_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[2]_P[25])
                                                      3.656    10.973 r  nolabel_line52/time12/P[25]
                         net (fo=1, routed)           0.645    11.619    nolabel_line52/time12_n_80
    SLICE_X13Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.275 r  nolabel_line52/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.275    nolabel_line52/time12_inferred__0/i__carry_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.609 r  nolabel_line52/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.706    13.315    nolabel_line52/time120_out[6]
    SLICE_X14Y101        LUT4 (Prop_lut4_I2_O)        0.303    13.618 r  nolabel_line52/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.618    nolabel_line52/time10_carry__2_i_7_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.151 r  nolabel_line52/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.660    14.810    nolabel_line52/time10_carry__2_n_0
    SLICE_X15Y101        LUT5 (Prop_lut5_I3_O)        0.124    14.934 r  nolabel_line52/time1[0]_i_1/O
                         net (fo=32, routed)          0.716    15.651    nolabel_line52/time1[0]_i_1_n_0
    SLICE_X12Y99         FDRE                                         r  nolabel_line52/time1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.525    14.948    nolabel_line52/counter_reg[0]_0
    SLICE_X12Y99         FDRE                                         r  nolabel_line52/time1_reg[5]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X12Y99         FDRE (Setup_fdre_C_R)       -0.524    14.568    nolabel_line52/time1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -15.651    
  -------------------------------------------------------------------
                         slack                                 -1.082    

Slack (VIOLATED) :        -1.082ns  (required time - arrival time)
  Source:                 nolabel_line52/number_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/time1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.416ns  (logic 6.310ns (60.579%)  route 4.106ns (39.421%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.632     5.234    nolabel_line52/counter_reg[0]_0
    SLICE_X11Y100        FDRE                                         r  nolabel_line52/number_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.456     5.690 f  nolabel_line52/number_reg[7]/Q
                         net (fo=5, routed)           0.673     6.363    nolabel_line52/number_reg_n_0_[7]
    SLICE_X11Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.487 r  nolabel_line52/time12_i_3/O
                         net (fo=4, routed)           0.318     6.805    nolabel_line52/time12_i_3_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124     6.929 r  nolabel_line52/time12_i_2/O
                         net (fo=21, routed)          0.389     7.317    nolabel_line52/time12_i_2_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[2]_P[25])
                                                      3.656    10.973 r  nolabel_line52/time12/P[25]
                         net (fo=1, routed)           0.645    11.619    nolabel_line52/time12_n_80
    SLICE_X13Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.275 r  nolabel_line52/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.275    nolabel_line52/time12_inferred__0/i__carry_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.609 r  nolabel_line52/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.706    13.315    nolabel_line52/time120_out[6]
    SLICE_X14Y101        LUT4 (Prop_lut4_I2_O)        0.303    13.618 r  nolabel_line52/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.618    nolabel_line52/time10_carry__2_i_7_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.151 r  nolabel_line52/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.660    14.810    nolabel_line52/time10_carry__2_n_0
    SLICE_X15Y101        LUT5 (Prop_lut5_I3_O)        0.124    14.934 r  nolabel_line52/time1[0]_i_1/O
                         net (fo=32, routed)          0.716    15.651    nolabel_line52/time1[0]_i_1_n_0
    SLICE_X12Y99         FDRE                                         r  nolabel_line52/time1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.525    14.948    nolabel_line52/counter_reg[0]_0
    SLICE_X12Y99         FDRE                                         r  nolabel_line52/time1_reg[6]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X12Y99         FDRE (Setup_fdre_C_R)       -0.524    14.568    nolabel_line52/time1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -15.651    
  -------------------------------------------------------------------
                         slack                                 -1.082    

Slack (VIOLATED) :        -1.082ns  (required time - arrival time)
  Source:                 nolabel_line52/number_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/time1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.416ns  (logic 6.310ns (60.579%)  route 4.106ns (39.421%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.632     5.234    nolabel_line52/counter_reg[0]_0
    SLICE_X11Y100        FDRE                                         r  nolabel_line52/number_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.456     5.690 f  nolabel_line52/number_reg[7]/Q
                         net (fo=5, routed)           0.673     6.363    nolabel_line52/number_reg_n_0_[7]
    SLICE_X11Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.487 r  nolabel_line52/time12_i_3/O
                         net (fo=4, routed)           0.318     6.805    nolabel_line52/time12_i_3_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124     6.929 r  nolabel_line52/time12_i_2/O
                         net (fo=21, routed)          0.389     7.317    nolabel_line52/time12_i_2_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[2]_P[25])
                                                      3.656    10.973 r  nolabel_line52/time12/P[25]
                         net (fo=1, routed)           0.645    11.619    nolabel_line52/time12_n_80
    SLICE_X13Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.275 r  nolabel_line52/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.275    nolabel_line52/time12_inferred__0/i__carry_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.609 r  nolabel_line52/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.706    13.315    nolabel_line52/time120_out[6]
    SLICE_X14Y101        LUT4 (Prop_lut4_I2_O)        0.303    13.618 r  nolabel_line52/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.618    nolabel_line52/time10_carry__2_i_7_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.151 r  nolabel_line52/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.660    14.810    nolabel_line52/time10_carry__2_n_0
    SLICE_X15Y101        LUT5 (Prop_lut5_I3_O)        0.124    14.934 r  nolabel_line52/time1[0]_i_1/O
                         net (fo=32, routed)          0.716    15.651    nolabel_line52/time1[0]_i_1_n_0
    SLICE_X12Y99         FDRE                                         r  nolabel_line52/time1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.525    14.948    nolabel_line52/counter_reg[0]_0
    SLICE_X12Y99         FDRE                                         r  nolabel_line52/time1_reg[7]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X12Y99         FDRE (Setup_fdre_C_R)       -0.524    14.568    nolabel_line52/time1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -15.651    
  -------------------------------------------------------------------
                         slack                                 -1.082    

Slack (VIOLATED) :        -1.046ns  (required time - arrival time)
  Source:                 nolabel_line52/number_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/time1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.380ns  (logic 6.310ns (60.788%)  route 4.070ns (39.212%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.632     5.234    nolabel_line52/counter_reg[0]_0
    SLICE_X11Y100        FDRE                                         r  nolabel_line52/number_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.456     5.690 f  nolabel_line52/number_reg[7]/Q
                         net (fo=5, routed)           0.673     6.363    nolabel_line52/number_reg_n_0_[7]
    SLICE_X11Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.487 r  nolabel_line52/time12_i_3/O
                         net (fo=4, routed)           0.318     6.805    nolabel_line52/time12_i_3_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124     6.929 r  nolabel_line52/time12_i_2/O
                         net (fo=21, routed)          0.389     7.317    nolabel_line52/time12_i_2_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[2]_P[25])
                                                      3.656    10.973 r  nolabel_line52/time12/P[25]
                         net (fo=1, routed)           0.645    11.619    nolabel_line52/time12_n_80
    SLICE_X13Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.275 r  nolabel_line52/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.275    nolabel_line52/time12_inferred__0/i__carry_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.609 r  nolabel_line52/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.706    13.315    nolabel_line52/time120_out[6]
    SLICE_X14Y101        LUT4 (Prop_lut4_I2_O)        0.303    13.618 r  nolabel_line52/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.618    nolabel_line52/time10_carry__2_i_7_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.151 r  nolabel_line52/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.660    14.810    nolabel_line52/time10_carry__2_n_0
    SLICE_X15Y101        LUT5 (Prop_lut5_I3_O)        0.124    14.934 r  nolabel_line52/time1[0]_i_1/O
                         net (fo=32, routed)          0.680    15.615    nolabel_line52/time1[0]_i_1_n_0
    SLICE_X12Y98         FDRE                                         r  nolabel_line52/time1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.525    14.948    nolabel_line52/counter_reg[0]_0
    SLICE_X12Y98         FDRE                                         r  nolabel_line52/time1_reg[0]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X12Y98         FDRE (Setup_fdre_C_R)       -0.524    14.568    nolabel_line52/time1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -15.615    
  -------------------------------------------------------------------
                         slack                                 -1.046    

Slack (VIOLATED) :        -1.046ns  (required time - arrival time)
  Source:                 nolabel_line52/number_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/time1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.380ns  (logic 6.310ns (60.788%)  route 4.070ns (39.212%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.632     5.234    nolabel_line52/counter_reg[0]_0
    SLICE_X11Y100        FDRE                                         r  nolabel_line52/number_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.456     5.690 f  nolabel_line52/number_reg[7]/Q
                         net (fo=5, routed)           0.673     6.363    nolabel_line52/number_reg_n_0_[7]
    SLICE_X11Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.487 r  nolabel_line52/time12_i_3/O
                         net (fo=4, routed)           0.318     6.805    nolabel_line52/time12_i_3_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124     6.929 r  nolabel_line52/time12_i_2/O
                         net (fo=21, routed)          0.389     7.317    nolabel_line52/time12_i_2_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[2]_P[25])
                                                      3.656    10.973 r  nolabel_line52/time12/P[25]
                         net (fo=1, routed)           0.645    11.619    nolabel_line52/time12_n_80
    SLICE_X13Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.275 r  nolabel_line52/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.275    nolabel_line52/time12_inferred__0/i__carry_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.609 r  nolabel_line52/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.706    13.315    nolabel_line52/time120_out[6]
    SLICE_X14Y101        LUT4 (Prop_lut4_I2_O)        0.303    13.618 r  nolabel_line52/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.618    nolabel_line52/time10_carry__2_i_7_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.151 r  nolabel_line52/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.660    14.810    nolabel_line52/time10_carry__2_n_0
    SLICE_X15Y101        LUT5 (Prop_lut5_I3_O)        0.124    14.934 r  nolabel_line52/time1[0]_i_1/O
                         net (fo=32, routed)          0.680    15.615    nolabel_line52/time1[0]_i_1_n_0
    SLICE_X12Y98         FDRE                                         r  nolabel_line52/time1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.525    14.948    nolabel_line52/counter_reg[0]_0
    SLICE_X12Y98         FDRE                                         r  nolabel_line52/time1_reg[1]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X12Y98         FDRE (Setup_fdre_C_R)       -0.524    14.568    nolabel_line52/time1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -15.615    
  -------------------------------------------------------------------
                         slack                                 -1.046    

Slack (VIOLATED) :        -1.046ns  (required time - arrival time)
  Source:                 nolabel_line52/number_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/time1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.380ns  (logic 6.310ns (60.788%)  route 4.070ns (39.212%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.632     5.234    nolabel_line52/counter_reg[0]_0
    SLICE_X11Y100        FDRE                                         r  nolabel_line52/number_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.456     5.690 f  nolabel_line52/number_reg[7]/Q
                         net (fo=5, routed)           0.673     6.363    nolabel_line52/number_reg_n_0_[7]
    SLICE_X11Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.487 r  nolabel_line52/time12_i_3/O
                         net (fo=4, routed)           0.318     6.805    nolabel_line52/time12_i_3_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124     6.929 r  nolabel_line52/time12_i_2/O
                         net (fo=21, routed)          0.389     7.317    nolabel_line52/time12_i_2_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[2]_P[25])
                                                      3.656    10.973 r  nolabel_line52/time12/P[25]
                         net (fo=1, routed)           0.645    11.619    nolabel_line52/time12_n_80
    SLICE_X13Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.275 r  nolabel_line52/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.275    nolabel_line52/time12_inferred__0/i__carry_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.609 r  nolabel_line52/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.706    13.315    nolabel_line52/time120_out[6]
    SLICE_X14Y101        LUT4 (Prop_lut4_I2_O)        0.303    13.618 r  nolabel_line52/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.618    nolabel_line52/time10_carry__2_i_7_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.151 r  nolabel_line52/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.660    14.810    nolabel_line52/time10_carry__2_n_0
    SLICE_X15Y101        LUT5 (Prop_lut5_I3_O)        0.124    14.934 r  nolabel_line52/time1[0]_i_1/O
                         net (fo=32, routed)          0.680    15.615    nolabel_line52/time1[0]_i_1_n_0
    SLICE_X12Y98         FDRE                                         r  nolabel_line52/time1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.525    14.948    nolabel_line52/counter_reg[0]_0
    SLICE_X12Y98         FDRE                                         r  nolabel_line52/time1_reg[2]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X12Y98         FDRE (Setup_fdre_C_R)       -0.524    14.568    nolabel_line52/time1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -15.615    
  -------------------------------------------------------------------
                         slack                                 -1.046    

Slack (VIOLATED) :        -1.046ns  (required time - arrival time)
  Source:                 nolabel_line52/number_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/time1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.380ns  (logic 6.310ns (60.788%)  route 4.070ns (39.212%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.632     5.234    nolabel_line52/counter_reg[0]_0
    SLICE_X11Y100        FDRE                                         r  nolabel_line52/number_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.456     5.690 f  nolabel_line52/number_reg[7]/Q
                         net (fo=5, routed)           0.673     6.363    nolabel_line52/number_reg_n_0_[7]
    SLICE_X11Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.487 r  nolabel_line52/time12_i_3/O
                         net (fo=4, routed)           0.318     6.805    nolabel_line52/time12_i_3_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124     6.929 r  nolabel_line52/time12_i_2/O
                         net (fo=21, routed)          0.389     7.317    nolabel_line52/time12_i_2_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[2]_P[25])
                                                      3.656    10.973 r  nolabel_line52/time12/P[25]
                         net (fo=1, routed)           0.645    11.619    nolabel_line52/time12_n_80
    SLICE_X13Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.275 r  nolabel_line52/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.275    nolabel_line52/time12_inferred__0/i__carry_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.609 r  nolabel_line52/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.706    13.315    nolabel_line52/time120_out[6]
    SLICE_X14Y101        LUT4 (Prop_lut4_I2_O)        0.303    13.618 r  nolabel_line52/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.618    nolabel_line52/time10_carry__2_i_7_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.151 r  nolabel_line52/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.660    14.810    nolabel_line52/time10_carry__2_n_0
    SLICE_X15Y101        LUT5 (Prop_lut5_I3_O)        0.124    14.934 r  nolabel_line52/time1[0]_i_1/O
                         net (fo=32, routed)          0.680    15.615    nolabel_line52/time1[0]_i_1_n_0
    SLICE_X12Y98         FDRE                                         r  nolabel_line52/time1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.525    14.948    nolabel_line52/counter_reg[0]_0
    SLICE_X12Y98         FDRE                                         r  nolabel_line52/time1_reg[3]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X12Y98         FDRE (Setup_fdre_C_R)       -0.524    14.568    nolabel_line52/time1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -15.615    
  -------------------------------------------------------------------
                         slack                                 -1.046    

Slack (VIOLATED) :        -0.988ns  (required time - arrival time)
  Source:                 nolabel_line52/number_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/time1_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.383ns  (logic 6.310ns (60.770%)  route 4.073ns (39.230%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.632     5.234    nolabel_line52/counter_reg[0]_0
    SLICE_X11Y100        FDRE                                         r  nolabel_line52/number_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.456     5.690 f  nolabel_line52/number_reg[7]/Q
                         net (fo=5, routed)           0.673     6.363    nolabel_line52/number_reg_n_0_[7]
    SLICE_X11Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.487 r  nolabel_line52/time12_i_3/O
                         net (fo=4, routed)           0.318     6.805    nolabel_line52/time12_i_3_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124     6.929 r  nolabel_line52/time12_i_2/O
                         net (fo=21, routed)          0.389     7.317    nolabel_line52/time12_i_2_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[2]_P[25])
                                                      3.656    10.973 r  nolabel_line52/time12/P[25]
                         net (fo=1, routed)           0.645    11.619    nolabel_line52/time12_n_80
    SLICE_X13Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.275 r  nolabel_line52/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.275    nolabel_line52/time12_inferred__0/i__carry_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.609 r  nolabel_line52/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.706    13.315    nolabel_line52/time120_out[6]
    SLICE_X14Y101        LUT4 (Prop_lut4_I2_O)        0.303    13.618 r  nolabel_line52/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.618    nolabel_line52/time10_carry__2_i_7_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.151 r  nolabel_line52/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.660    14.810    nolabel_line52/time10_carry__2_n_0
    SLICE_X15Y101        LUT5 (Prop_lut5_I3_O)        0.124    14.934 r  nolabel_line52/time1[0]_i_1/O
                         net (fo=32, routed)          0.684    15.618    nolabel_line52/time1[0]_i_1_n_0
    SLICE_X12Y105        FDRE                                         r  nolabel_line52/time1_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.508    14.930    nolabel_line52/counter_reg[0]_0
    SLICE_X12Y105        FDRE                                         r  nolabel_line52/time1_reg[28]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X12Y105        FDRE (Setup_fdre_C_R)       -0.524    14.630    nolabel_line52/time1_reg[28]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -15.618    
  -------------------------------------------------------------------
                         slack                                 -0.988    

Slack (VIOLATED) :        -0.988ns  (required time - arrival time)
  Source:                 nolabel_line52/number_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/time1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.383ns  (logic 6.310ns (60.770%)  route 4.073ns (39.230%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.632     5.234    nolabel_line52/counter_reg[0]_0
    SLICE_X11Y100        FDRE                                         r  nolabel_line52/number_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.456     5.690 f  nolabel_line52/number_reg[7]/Q
                         net (fo=5, routed)           0.673     6.363    nolabel_line52/number_reg_n_0_[7]
    SLICE_X11Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.487 r  nolabel_line52/time12_i_3/O
                         net (fo=4, routed)           0.318     6.805    nolabel_line52/time12_i_3_n_0
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.124     6.929 r  nolabel_line52/time12_i_2/O
                         net (fo=21, routed)          0.389     7.317    nolabel_line52/time12_i_2_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[2]_P[25])
                                                      3.656    10.973 r  nolabel_line52/time12/P[25]
                         net (fo=1, routed)           0.645    11.619    nolabel_line52/time12_n_80
    SLICE_X13Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.275 r  nolabel_line52/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.275    nolabel_line52/time12_inferred__0/i__carry_n_0
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.609 r  nolabel_line52/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.706    13.315    nolabel_line52/time120_out[6]
    SLICE_X14Y101        LUT4 (Prop_lut4_I2_O)        0.303    13.618 r  nolabel_line52/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    13.618    nolabel_line52/time10_carry__2_i_7_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.151 r  nolabel_line52/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.660    14.810    nolabel_line52/time10_carry__2_n_0
    SLICE_X15Y101        LUT5 (Prop_lut5_I3_O)        0.124    14.934 r  nolabel_line52/time1[0]_i_1/O
                         net (fo=32, routed)          0.684    15.618    nolabel_line52/time1[0]_i_1_n_0
    SLICE_X12Y105        FDRE                                         r  nolabel_line52/time1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.508    14.930    nolabel_line52/counter_reg[0]_0
    SLICE_X12Y105        FDRE                                         r  nolabel_line52/time1_reg[29]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X12Y105        FDRE (Setup_fdre_C_R)       -0.524    14.630    nolabel_line52/time1_reg[29]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -15.618    
  -------------------------------------------------------------------
                         slack                                 -0.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nolabel_line52/time1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/time1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.576     1.495    nolabel_line52/counter_reg[0]_0
    SLICE_X12Y99         FDRE                                         r  nolabel_line52/time1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  nolabel_line52/time1_reg[6]/Q
                         net (fo=3, routed)           0.127     1.786    nolabel_line52/time1_reg[6]
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  nolabel_line52/time1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    nolabel_line52/time1_reg[4]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.996 r  nolabel_line52/time1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.996    nolabel_line52/time1_reg[8]_i_1_n_7
    SLICE_X12Y100        FDRE                                         r  nolabel_line52/time1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.841     2.006    nolabel_line52/counter_reg[0]_0
    SLICE_X12Y100        FDRE                                         r  nolabel_line52/time1_reg[8]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    nolabel_line52/time1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 nolabel_line52/time1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/time1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.576     1.495    nolabel_line52/counter_reg[0]_0
    SLICE_X12Y99         FDRE                                         r  nolabel_line52/time1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  nolabel_line52/time1_reg[6]/Q
                         net (fo=3, routed)           0.127     1.786    nolabel_line52/time1_reg[6]
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  nolabel_line52/time1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    nolabel_line52/time1_reg[4]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.009 r  nolabel_line52/time1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.009    nolabel_line52/time1_reg[8]_i_1_n_5
    SLICE_X12Y100        FDRE                                         r  nolabel_line52/time1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.841     2.006    nolabel_line52/counter_reg[0]_0
    SLICE_X12Y100        FDRE                                         r  nolabel_line52/time1_reg[10]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    nolabel_line52/time1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 nolabel_line52/time1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/time1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.576     1.495    nolabel_line52/counter_reg[0]_0
    SLICE_X12Y99         FDRE                                         r  nolabel_line52/time1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  nolabel_line52/time1_reg[6]/Q
                         net (fo=3, routed)           0.127     1.786    nolabel_line52/time1_reg[6]
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  nolabel_line52/time1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    nolabel_line52/time1_reg[4]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.032 r  nolabel_line52/time1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.032    nolabel_line52/time1_reg[8]_i_1_n_6
    SLICE_X12Y100        FDRE                                         r  nolabel_line52/time1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.841     2.006    nolabel_line52/counter_reg[0]_0
    SLICE_X12Y100        FDRE                                         r  nolabel_line52/time1_reg[9]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    nolabel_line52/time1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 nolabel_line52/time1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/time1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.576     1.495    nolabel_line52/counter_reg[0]_0
    SLICE_X12Y99         FDRE                                         r  nolabel_line52/time1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  nolabel_line52/time1_reg[6]/Q
                         net (fo=3, routed)           0.127     1.786    nolabel_line52/time1_reg[6]
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  nolabel_line52/time1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    nolabel_line52/time1_reg[4]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.034 r  nolabel_line52/time1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.034    nolabel_line52/time1_reg[8]_i_1_n_4
    SLICE_X12Y100        FDRE                                         r  nolabel_line52/time1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.841     2.006    nolabel_line52/counter_reg[0]_0
    SLICE_X12Y100        FDRE                                         r  nolabel_line52/time1_reg[11]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    nolabel_line52/time1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 nolabel_line52/time1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/time1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.576     1.495    nolabel_line52/counter_reg[0]_0
    SLICE_X12Y99         FDRE                                         r  nolabel_line52/time1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  nolabel_line52/time1_reg[6]/Q
                         net (fo=3, routed)           0.127     1.786    nolabel_line52/time1_reg[6]
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  nolabel_line52/time1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    nolabel_line52/time1_reg[4]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.983 r  nolabel_line52/time1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    nolabel_line52/time1_reg[8]_i_1_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.036 r  nolabel_line52/time1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.036    nolabel_line52/time1_reg[12]_i_1_n_7
    SLICE_X12Y101        FDRE                                         r  nolabel_line52/time1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.841     2.006    nolabel_line52/counter_reg[0]_0
    SLICE_X12Y101        FDRE                                         r  nolabel_line52/time1_reg[12]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y101        FDRE (Hold_fdre_C_D)         0.134     1.894    nolabel_line52/time1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 nolabel_line52/time1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/time1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.576     1.495    nolabel_line52/counter_reg[0]_0
    SLICE_X12Y99         FDRE                                         r  nolabel_line52/time1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  nolabel_line52/time1_reg[6]/Q
                         net (fo=3, routed)           0.127     1.786    nolabel_line52/time1_reg[6]
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  nolabel_line52/time1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    nolabel_line52/time1_reg[4]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.983 r  nolabel_line52/time1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    nolabel_line52/time1_reg[8]_i_1_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.049 r  nolabel_line52/time1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.049    nolabel_line52/time1_reg[12]_i_1_n_5
    SLICE_X12Y101        FDRE                                         r  nolabel_line52/time1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.841     2.006    nolabel_line52/counter_reg[0]_0
    SLICE_X12Y101        FDRE                                         r  nolabel_line52/time1_reg[14]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y101        FDRE (Hold_fdre_C_D)         0.134     1.894    nolabel_line52/time1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 nolabel_line13/nolabel_line10/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line13/nolabel_line10/R_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.599     1.518    nolabel_line13/nolabel_line10/CLK
    SLICE_X3Y83          FDCE                                         r  nolabel_line13/nolabel_line10/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  nolabel_line13/nolabel_line10/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=11, routed)          0.121     1.781    nolabel_line13/nolabel_line10/state_reg[1]
    SLICE_X2Y83          LUT5 (Prop_lut5_I3_O)        0.045     1.826 r  nolabel_line13/nolabel_line10/R_i_1/O
                         net (fo=1, routed)           0.000     1.826    nolabel_line13/nolabel_line10/R_i_1_n_0
    SLICE_X2Y83          FDCE                                         r  nolabel_line13/nolabel_line10/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.870     2.035    nolabel_line13/nolabel_line10/CLK
    SLICE_X2Y83          FDCE                                         r  nolabel_line13/nolabel_line10/R_reg/C
                         clock pessimism             -0.503     1.531    
    SLICE_X2Y83          FDCE (Hold_fdce_C_D)         0.120     1.651    nolabel_line13/nolabel_line10/R_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 nolabel_line52/time1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/time1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.915%)  route 0.127ns (22.085%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.576     1.495    nolabel_line52/counter_reg[0]_0
    SLICE_X12Y99         FDRE                                         r  nolabel_line52/time1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  nolabel_line52/time1_reg[6]/Q
                         net (fo=3, routed)           0.127     1.786    nolabel_line52/time1_reg[6]
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  nolabel_line52/time1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    nolabel_line52/time1_reg[4]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.983 r  nolabel_line52/time1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    nolabel_line52/time1_reg[8]_i_1_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.072 r  nolabel_line52/time1_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.072    nolabel_line52/time1_reg[12]_i_1_n_6
    SLICE_X12Y101        FDRE                                         r  nolabel_line52/time1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.841     2.006    nolabel_line52/counter_reg[0]_0
    SLICE_X12Y101        FDRE                                         r  nolabel_line52/time1_reg[13]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y101        FDRE (Hold_fdre_C_D)         0.134     1.894    nolabel_line52/time1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 nolabel_line13/nolabel_line10/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line13/nolabel_line10/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.599     1.518    nolabel_line13/nolabel_line10/CLK
    SLICE_X3Y83          FDCE                                         r  nolabel_line13/nolabel_line10/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  nolabel_line13/nolabel_line10/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=11, routed)          0.125     1.785    nolabel_line13/nolabel_line9/state_reg_0[1]
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.045     1.830 r  nolabel_line13/nolabel_line9/FSM_sequential_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.830    nolabel_line13/nolabel_line10/FSM_sequential_state_reg_reg[0]_0
    SLICE_X2Y83          FDCE                                         r  nolabel_line13/nolabel_line10/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.870     2.035    nolabel_line13/nolabel_line10/CLK
    SLICE_X2Y83          FDCE                                         r  nolabel_line13/nolabel_line10/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X2Y83          FDCE (Hold_fdce_C_D)         0.121     1.652    nolabel_line13/nolabel_line10/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 nolabel_line52/time1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/time1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (77.991%)  route 0.127ns (22.009%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.576     1.495    nolabel_line52/counter_reg[0]_0
    SLICE_X12Y99         FDRE                                         r  nolabel_line52/time1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  nolabel_line52/time1_reg[6]/Q
                         net (fo=3, routed)           0.127     1.786    nolabel_line52/time1_reg[6]
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.942 r  nolabel_line52/time1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.943    nolabel_line52/time1_reg[4]_i_1_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.983 r  nolabel_line52/time1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.983    nolabel_line52/time1_reg[8]_i_1_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.074 r  nolabel_line52/time1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.074    nolabel_line52/time1_reg[12]_i_1_n_4
    SLICE_X12Y101        FDRE                                         r  nolabel_line52/time1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.841     2.006    nolabel_line52/counter_reg[0]_0
    SLICE_X12Y101        FDRE                                         r  nolabel_line52/time1_reg[15]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X12Y101        FDRE (Hold_fdre_C_D)         0.134     1.894    nolabel_line52/time1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y101    nolabel_line52/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y101    nolabel_line52/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y102    nolabel_line52/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y102    nolabel_line52/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y102    nolabel_line52/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y102    nolabel_line52/counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y103    nolabel_line52/counter_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y103    nolabel_line52/counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y98    nolabel_line52/time1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    nolabel_line53/Audio_sd_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     nolabel_line20/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     nolabel_line20/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     nolabel_line20/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     nolabel_line20/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     nolabel_line20/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     nolabel_line20/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     nolabel_line20/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     nolabel_line20/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y103    nolabel_line52/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y98    nolabel_line52/time1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     nolabel_line13/nolabel_line10/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     nolabel_line13/nolabel_line10/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     nolabel_line13/nolabel_line10/R_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     nolabel_line13/nolabel_line10/num_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     nolabel_line13/nolabel_line10/num_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     nolabel_line13/nolabel_line10/num_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     nolabel_line13/nolabel_line10/num_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y98    nolabel_line52/time1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     nolabel_line13/nolabel_line9/FSM_sequential_state_reg_reg[0]/C



