{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1669848741569 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1669848741569 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lhnRISC621_v EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"lhnRISC621_v\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669848741585 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669848741616 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669848741616 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/lhn_pll_3_v_altpll1.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/db/lhn_pll_3_v_altpll1.v" 43 -1 0 } } { "" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1669848741647 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll1:auto_generated\|wire_pll1_clk\[1\] 1 50 30 83333 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 30 degrees (83333 ps) for lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/lhn_pll_3_v_altpll1.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/db/lhn_pll_3_v_altpll1.v" 43 -1 0 } } { "" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1669848741647 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll1:auto_generated\|wire_pll1_clk\[2\] 1 50 60 166667 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 60 degrees (166667 ps) for lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll1:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/lhn_pll_3_v_altpll1.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/db/lhn_pll_3_v_altpll1.v" 43 -1 0 } } { "" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1669848741647 ""}  } { { "db/lhn_pll_3_v_altpll1.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/db/lhn_pll_3_v_altpll1.v" 43 -1 0 } } { "" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1669848741647 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669848741723 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1669848741729 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669848741960 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669848741960 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669848741960 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1669848741960 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 6124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669848741967 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 6126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669848741967 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 6128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669848741967 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 6130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669848741967 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 6132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669848741967 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1669848741967 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1669848741968 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1669848742054 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "128 " "The Timing Analyzer is analyzing 128 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1669848742576 ""}
{ "Info" "ISTA_SDC_FOUND" "lhn_CPU_emu.sdc " "Reading SDC File: 'lhn_CPU_emu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1669848742578 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1669848742584 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -phase 30.00 -duty_cycle 50.00 -name \{my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -phase 30.00 -duty_cycle 50.00 -name \{my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1669848742584 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -phase 60.00 -duty_cycle 50.00 -name \{my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -phase 60.00 -duty_cycle 50.00 -name \{my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1669848742584 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1669848742584 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1669848742584 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1669848742589 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1669848742589 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1669848742589 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1669848742589 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The master clock for this clock assignment could not be derived.  Clock: my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: my_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1669848742589 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1669848742589 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_pin " "Node: Clock_pin was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lhnRISC621_v:risc_inst_0\|stall_mc3 Clock_pin " "Register lhnRISC621_v:risc_inst_0\|stall_mc3 is being clocked by Clock_pin" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1669848742590 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1669848742590 "|FPGA_TopWraper|Clock_pin"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lhnRISC621_v:risc_inst_0\|MAeff\[3\] " "Node: lhnRISC621_v:risc_inst_0\|MAeff\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[0\]\[1\] lhnRISC621_v:risc_inst_0\|MAeff\[3\] " "Latch lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[0\]\[1\] is being clocked by lhnRISC621_v:risc_inst_0\|MAeff\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1669848742590 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1669848742590 "|FPGA_TopWraper|lhnRISC621_v:risc_inst_0|MAeff[3]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1669848742598 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: my_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1669848742599 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: my_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1669848742599 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: my_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1669848742599 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1669848742599 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "Clock_pin " "Virtual clock Clock_pin is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1669848742599 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1669848742599 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1669848742599 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1669848742599 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    Clock_pin " "  20.000    Clock_pin" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1669848742599 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1669848742599 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669848742718 ""}  } { { "db/lhn_pll_3_v_altpll1.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/db/lhn_pll_3_v_altpll1.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669848742718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669848742718 ""}  } { { "db/lhn_pll_3_v_altpll1.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/db/lhn_pll_3_v_altpll1.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669848742718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_4) " "Automatically promoted node lhn_pll_3_v:my_pll\|altpll:altpll_component\|lhn_pll_3_v_altpll1:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669848742718 ""}  } { { "db/lhn_pll_3_v_altpll1.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/db/lhn_pll_3_v_altpll1.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669848742718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|cache_clk  " "Automatically promoted node lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|cache_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669848742718 ""}  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/lhn_cache_2w_v.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669848742718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|mem_clk  " "Automatically promoted node lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|mem_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669848742718 ""}  } { { "lhn_cache_2w_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/lhn_cache_2w_v.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669848742718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[0\]\[7\]~0  " "Automatically promoted node lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[0\]\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669848742718 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 3592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669848742718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[1\]\[7\]~1  " "Automatically promoted node lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[1\]\[7\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669848742718 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 3594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669848742718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[2\]\[7\]~2  " "Automatically promoted node lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[2\]\[7\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669848742718 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 3596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669848742718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[3\]\[3\]~3  " "Automatically promoted node lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[3\]\[3\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669848742718 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 3598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669848742718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[4\]\[0\]~4  " "Automatically promoted node lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[4\]\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669848742718 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 3600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669848742718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[5\]\[0\]~5  " "Automatically promoted node lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[5\]\[0\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669848742718 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 3602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669848742718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[6\]\[0\]~6  " "Automatically promoted node lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[6\]\[0\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669848742718 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 3604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669848742718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[7\]\[0\]~7  " "Automatically promoted node lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam0\|cam_mem\[7\]\[0\]~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669848742718 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 3606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669848742718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[0\]\[7\]~0  " "Automatically promoted node lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[0\]\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669848742718 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 3448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669848742718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[1\]\[7\]~1  " "Automatically promoted node lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[1\]\[7\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669848742718 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 3572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669848742718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[2\]\[7\]~2  " "Automatically promoted node lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[2\]\[7\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669848742718 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 3574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669848742718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[3\]\[3\]~3  " "Automatically promoted node lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[3\]\[3\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669848742718 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 3576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669848742718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[4\]\[0\]~4  " "Automatically promoted node lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[4\]\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669848742719 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 3578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669848742719 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[5\]\[0\]~5  " "Automatically promoted node lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[5\]\[0\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669848742719 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 3580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669848742719 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[6\]\[0\]~6  " "Automatically promoted node lhnRISC621_v:risc_inst_0\|lhn_cache_2w_v:my_cache\|lhn_CAM_v:my_cam1\|cam_mem\[6\]\[0\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669848742719 ""}  } { { "lhn_CAM_v.v" "" { Text "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/lhn_CAM_v.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 0 { 0 ""} 0 3582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669848742719 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1669848742993 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669848742994 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669848742994 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669848742997 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669848742999 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1669848743002 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1669848743041 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "14 Embedded multiplier block " "Packed 14 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1669848743043 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "14 " "Created 14 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1669848743043 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669848743043 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669848743157 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1669848743162 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669848744078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669848744334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1669848744366 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1669848744834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669848744835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1669848745216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1669848746115 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1669848746115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1669848746304 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1669848746304 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1669848746304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669848746305 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1669848746417 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669848746431 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669848746674 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669848746675 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669848747016 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669848747452 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/output_files/lhnRISC621_v.fit.smsg " "Generated suppressed messages file E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_11/lhnRISC621_1core_v_restored/output_files/lhnRISC621_v.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1669848747812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6158 " "Peak virtual memory: 6158 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669848748250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 17:52:28 2022 " "Processing ended: Wed Nov 30 17:52:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669848748250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669848748250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669848748250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669848748250 ""}
