{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462051670209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462051670209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 17:27:50 2016 " "Processing started: Sat Apr 30 17:27:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462051670209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462051670209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462051670209 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462051670521 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios.qsys " "Elaborating Qsys system entity \"nios.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462051678790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.30.17:28:02 Progress: Loading FinalProject/nios.qsys " "2016.04.30.17:28:02 Progress: Loading FinalProject/nios.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051682487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.30.17:28:02 Progress: Reading input file " "2016.04.30.17:28:02 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051682924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.30.17:28:03 Progress: Adding LEDs \[altera_avalon_pio 15.0\] " "2016.04.30.17:28:03 Progress: Adding LEDs \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051683017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.30.17:28:03 Progress: Parameterizing module LEDs " "2016.04.30.17:28:03 Progress: Parameterizing module LEDs" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051683142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.30.17:28:03 Progress: Adding Onchip_Memory \[altera_avalon_onchip_memory2 15.0\] " "2016.04.30.17:28:03 Progress: Adding Onchip_Memory \[altera_avalon_onchip_memory2 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051683142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.30.17:28:03 Progress: Parameterizing module Onchip_Memory " "2016.04.30.17:28:03 Progress: Parameterizing module Onchip_Memory" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051683173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.30.17:28:03 Progress: Adding clk \[clock_source 15.0\] " "2016.04.30.17:28:03 Progress: Adding clk \[clock_source 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051683173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.30.17:28:04 Progress: Parameterizing module clk " "2016.04.30.17:28:04 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051684094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.30.17:28:04 Progress: Adding jtag \[altera_avalon_jtag_uart 15.0\] " "2016.04.30.17:28:04 Progress: Adding jtag \[altera_avalon_jtag_uart 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051684094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.30.17:28:04 Progress: Parameterizing module jtag " "2016.04.30.17:28:04 Progress: Parameterizing module jtag" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051684109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.30.17:28:04 Progress: Adding nios2 \[altera_nios2_gen2 15.0\] " "2016.04.30.17:28:04 Progress: Adding nios2 \[altera_nios2_gen2 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051684109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.30.17:28:04 Progress: Parameterizing module nios2 " "2016.04.30.17:28:04 Progress: Parameterizing module nios2" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051684328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.30.17:28:04 Progress: Adding pio_0 \[altera_avalon_pio 15.0\] " "2016.04.30.17:28:04 Progress: Adding pio_0 \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051684328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.30.17:28:04 Progress: Parameterizing module pio_0 " "2016.04.30.17:28:04 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051684328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.30.17:28:04 Progress: Adding switches \[altera_avalon_pio 15.0\] " "2016.04.30.17:28:04 Progress: Adding switches \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051684328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.30.17:28:04 Progress: Parameterizing module switches " "2016.04.30.17:28:04 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051684328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.30.17:28:04 Progress: Building connections " "2016.04.30.17:28:04 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051684328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.30.17:28:04 Progress: Parameterizing connections " "2016.04.30.17:28:04 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051684390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.30.17:28:04 Progress: Validating " "2016.04.30.17:28:04 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051684390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.30.17:28:05 Progress: Done reading input file " "2016.04.30.17:28:05 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051685435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051685903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios: Generating nios \"nios\" for QUARTUS_SYNTH " "Nios: Generating nios \"nios\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051687635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Starting RTL generation for module 'nios_LEDs' " "LEDs: Starting RTL generation for module 'nios_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051691426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs:   Generation command is \[exec C:/altera/15/quartus/bin64/perl/bin/perl.exe -I C:/altera/15/quartus/bin64/perl/lib -I C:/altera/15/quartus/sopc_builder/bin/europa -I C:/altera/15/quartus/sopc_builder/bin/perl_lib -I C:/altera/15/quartus/sopc_builder/bin -I C:/altera/15/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_LEDs --dir=C:/Users/eweis007/AppData/Local/Temp/alt6921_6989941242259997519.dir/0001_LEDs_gen/ --quartus_dir=C:/altera/15/quartus --verilog --config=C:/Users/eweis007/AppData/Local/Temp/alt6921_6989941242259997519.dir/0001_LEDs_gen//nios_LEDs_component_configuration.pl  --do_build_sim=0  \] " "LEDs:   Generation command is \[exec C:/altera/15/quartus/bin64/perl/bin/perl.exe -I C:/altera/15/quartus/bin64/perl/lib -I C:/altera/15/quartus/sopc_builder/bin/europa -I C:/altera/15/quartus/sopc_builder/bin/perl_lib -I C:/altera/15/quartus/sopc_builder/bin -I C:/altera/15/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_LEDs --dir=C:/Users/eweis007/AppData/Local/Temp/alt6921_6989941242259997519.dir/0001_LEDs_gen/ --quartus_dir=C:/altera/15/quartus --verilog --config=C:/Users/eweis007/AppData/Local/Temp/alt6921_6989941242259997519.dir/0001_LEDs_gen//nios_LEDs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051691426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Done RTL generation for module 'nios_LEDs' " "LEDs: Done RTL generation for module 'nios_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051691582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: \"nios\" instantiated altera_avalon_pio \"LEDs\" " "LEDs: \"nios\" instantiated altera_avalon_pio \"LEDs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051691597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_Memory: Starting RTL generation for module 'nios_Onchip_Memory' " "Onchip_Memory: Starting RTL generation for module 'nios_Onchip_Memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051691613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_Memory:   Generation command is \[exec C:/altera/15/quartus/bin64/perl/bin/perl.exe -I C:/altera/15/quartus/bin64/perl/lib -I C:/altera/15/quartus/sopc_builder/bin/europa -I C:/altera/15/quartus/sopc_builder/bin/perl_lib -I C:/altera/15/quartus/sopc_builder/bin -I C:/altera/15/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_Onchip_Memory --dir=C:/Users/eweis007/AppData/Local/Temp/alt6921_6989941242259997519.dir/0002_Onchip_Memory_gen/ --quartus_dir=C:/altera/15/quartus --verilog --config=C:/Users/eweis007/AppData/Local/Temp/alt6921_6989941242259997519.dir/0002_Onchip_Memory_gen//nios_Onchip_Memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_Memory:   Generation command is \[exec C:/altera/15/quartus/bin64/perl/bin/perl.exe -I C:/altera/15/quartus/bin64/perl/lib -I C:/altera/15/quartus/sopc_builder/bin/europa -I C:/altera/15/quartus/sopc_builder/bin/perl_lib -I C:/altera/15/quartus/sopc_builder/bin -I C:/altera/15/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_Onchip_Memory --dir=C:/Users/eweis007/AppData/Local/Temp/alt6921_6989941242259997519.dir/0002_Onchip_Memory_gen/ --quartus_dir=C:/altera/15/quartus --verilog --config=C:/Users/eweis007/AppData/Local/Temp/alt6921_6989941242259997519.dir/0002_Onchip_Memory_gen//nios_Onchip_Memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051691613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_Memory: Done RTL generation for module 'nios_Onchip_Memory' " "Onchip_Memory: Done RTL generation for module 'nios_Onchip_Memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051691785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_Memory: \"nios\" instantiated altera_avalon_onchip_memory2 \"Onchip_Memory\" " "Onchip_Memory: \"nios\" instantiated altera_avalon_onchip_memory2 \"Onchip_Memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051691800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: Starting RTL generation for module 'nios_jtag' " "Jtag: Starting RTL generation for module 'nios_jtag'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051691816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag:   Generation command is \[exec C:/altera/15/quartus/bin64/perl/bin/perl.exe -I C:/altera/15/quartus/bin64/perl/lib -I C:/altera/15/quartus/sopc_builder/bin/europa -I C:/altera/15/quartus/sopc_builder/bin/perl_lib -I C:/altera/15/quartus/sopc_builder/bin -I C:/altera/15/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag --dir=C:/Users/eweis007/AppData/Local/Temp/alt6921_6989941242259997519.dir/0003_jtag_gen/ --quartus_dir=C:/altera/15/quartus --verilog --config=C:/Users/eweis007/AppData/Local/Temp/alt6921_6989941242259997519.dir/0003_jtag_gen//nios_jtag_component_configuration.pl  --do_build_sim=0  \] " "Jtag:   Generation command is \[exec C:/altera/15/quartus/bin64/perl/bin/perl.exe -I C:/altera/15/quartus/bin64/perl/lib -I C:/altera/15/quartus/sopc_builder/bin/europa -I C:/altera/15/quartus/sopc_builder/bin/perl_lib -I C:/altera/15/quartus/sopc_builder/bin -I C:/altera/15/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag --dir=C:/Users/eweis007/AppData/Local/Temp/alt6921_6989941242259997519.dir/0003_jtag_gen/ --quartus_dir=C:/altera/15/quartus --verilog --config=C:/Users/eweis007/AppData/Local/Temp/alt6921_6989941242259997519.dir/0003_jtag_gen//nios_jtag_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051691816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: Done RTL generation for module 'nios_jtag' " "Jtag: Done RTL generation for module 'nios_jtag'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051692034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: \"nios\" instantiated altera_avalon_jtag_uart \"jtag\" " "Jtag: \"nios\" instantiated altera_avalon_jtag_uart \"jtag\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051692034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: \"nios\" instantiated altera_nios2_gen2 \"nios2\" " "Nios2: \"nios\" instantiated altera_nios2_gen2 \"nios2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051692197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Starting RTL generation for module 'nios_switches' " "Switches: Starting RTL generation for module 'nios_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051692213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches:   Generation command is \[exec C:/altera/15/quartus/bin64/perl/bin/perl.exe -I C:/altera/15/quartus/bin64/perl/lib -I C:/altera/15/quartus/sopc_builder/bin/europa -I C:/altera/15/quartus/sopc_builder/bin/perl_lib -I C:/altera/15/quartus/sopc_builder/bin -I C:/altera/15/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_switches --dir=C:/Users/eweis007/AppData/Local/Temp/alt6921_6989941242259997519.dir/0004_switches_gen/ --quartus_dir=C:/altera/15/quartus --verilog --config=C:/Users/eweis007/AppData/Local/Temp/alt6921_6989941242259997519.dir/0004_switches_gen//nios_switches_component_configuration.pl  --do_build_sim=0  \] " "Switches:   Generation command is \[exec C:/altera/15/quartus/bin64/perl/bin/perl.exe -I C:/altera/15/quartus/bin64/perl/lib -I C:/altera/15/quartus/sopc_builder/bin/europa -I C:/altera/15/quartus/sopc_builder/bin/perl_lib -I C:/altera/15/quartus/sopc_builder/bin -I C:/altera/15/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_switches --dir=C:/Users/eweis007/AppData/Local/Temp/alt6921_6989941242259997519.dir/0004_switches_gen/ --quartus_dir=C:/altera/15/quartus --verilog --config=C:/Users/eweis007/AppData/Local/Temp/alt6921_6989941242259997519.dir/0004_switches_gen//nios_switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051692213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Done RTL generation for module 'nios_switches' " "Switches: Done RTL generation for module 'nios_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051692369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: \"nios\" instantiated altera_avalon_pio \"switches\" " "Switches: \"nios\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051692369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051693503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051693596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051693674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051693768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051693861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051693939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051694705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051694736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051694752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios_nios2_cpu' " "Cpu: Starting RTL generation for module 'nios_nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051694783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/altera/15/quartus/bin64/eperlcmd.exe -I C:/altera/15/quartus/bin64/perl/lib -I C:/altera/15/quartus/sopc_builder/bin/europa -I C:/altera/15/quartus/sopc_builder/bin/perl_lib -I C:/altera/15/quartus/sopc_builder/bin -I C:/altera/15/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_nios2_cpu --dir=C:/Users/eweis007/AppData/Local/Temp/alt6921_6989941242259997519.dir/0007_cpu_gen/ --quartus_bindir=C:/altera/15/quartus/bin64 --verilog --config=C:/Users/eweis007/AppData/Local/Temp/alt6921_6989941242259997519.dir/0007_cpu_gen//nios_nios2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/altera/15/quartus/bin64/eperlcmd.exe -I C:/altera/15/quartus/bin64/perl/lib -I C:/altera/15/quartus/sopc_builder/bin/europa -I C:/altera/15/quartus/sopc_builder/bin/perl_lib -I C:/altera/15/quartus/sopc_builder/bin -I C:/altera/15/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_nios2_cpu --dir=C:/Users/eweis007/AppData/Local/Temp/alt6921_6989941242259997519.dir/0007_cpu_gen/ --quartus_bindir=C:/altera/15/quartus/bin64 --verilog --config=C:/Users/eweis007/AppData/Local/Temp/alt6921_6989941242259997519.dir/0007_cpu_gen//nios_nios2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051694783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.04.30 17:28:15 (*) Starting Nios II generation " "Cpu: # 2016.04.30 17:28:15 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.04.30 17:28:15 (*)   Checking for plaintext license. " "Cpu: # 2016.04.30 17:28:15 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.04.30 17:28:16 (*)   Couldn't query license setup in Quartus directory C:/altera/15/quartus/bin64 " "Cpu: # 2016.04.30 17:28:16 (*)   Couldn't query license setup in Quartus directory C:/altera/15/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.04.30 17:28:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2016.04.30 17:28:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.04.30 17:28:16 (*)   Plaintext license not found. " "Cpu: # 2016.04.30 17:28:16 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.04.30 17:28:16 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2016.04.30 17:28:16 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.04.30 17:28:16 (*)   Elaborating CPU configuration settings " "Cpu: # 2016.04.30 17:28:16 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.04.30 17:28:16 (*)   Creating all objects for CPU " "Cpu: # 2016.04.30 17:28:16 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.04.30 17:28:17 (*)   Generating RTL from CPU objects " "Cpu: # 2016.04.30 17:28:17 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.04.30 17:28:17 (*)   Creating plain-text RTL " "Cpu: # 2016.04.30 17:28:17 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.04.30 17:28:18 (*) Done Nios II generation " "Cpu: # 2016.04.30 17:28:18 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios_nios2_cpu' " "Cpu: Done RTL generation for module 'nios_nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\" " "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_avalon_jtag_slave_translator\" " "Jtag_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\" " "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_avalon_jtag_slave_agent\" " "Jtag_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/altera_merlin_arbitrator.sv " "Reusing file H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/altera_merlin_arbitrator.sv " "Reusing file H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/altera_merlin_arbitrator.sv " "Reusing file H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios: Done \"nios\" with 28 modules, 41 files " "Nios: Done \"nios\" with 28 modules, 41 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1462051698893 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios.qsys " "Finished elaborating Qsys system entity \"nios.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462051700359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_switches " "Found entity 1: nios_switches" {  } { { "nios/synthesis/submodules/nios_switches.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_Onchip_Memory " "Found entity 1: nios_Onchip_Memory" {  } { { "nios/synthesis/submodules/nios_Onchip_Memory.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_Onchip_Memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_cpu_test_bench " "Found entity 1: nios_nios2_cpu_test_bench" {  } { { "nios/synthesis/submodules/nios_nios2_cpu_test_bench.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_cpu_debug_slave_wrapper " "Found entity 1: nios_nios2_cpu_debug_slave_wrapper" {  } { { "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_cpu_debug_slave_tck " "Found entity 1: nios_nios2_cpu_debug_slave_tck" {  } { { "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_tck.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_cpu_debug_slave_sysclk " "Found entity 1: nios_nios2_cpu_debug_slave_sysclk" {  } { { "nios/synthesis/submodules/nios_nios2_cpu_debug_slave_sysclk.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios/synthesis/submodules/nios_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_cpu_register_bank_a_module " "Found entity 1: nios_nios2_cpu_register_bank_a_module" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700702 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_nios2_cpu_register_bank_b_module " "Found entity 2: nios_nios2_cpu_register_bank_b_module" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_nios2_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700702 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_nios2_cpu_nios2_oci_debug " "Found entity 3: nios_nios2_cpu_nios2_oci_debug" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_nios2_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700702 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_nios2_cpu_nios2_oci_break " "Found entity 4: nios_nios2_cpu_nios2_oci_break" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_nios2_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700702 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_nios2_cpu_nios2_oci_xbrk " "Found entity 5: nios_nios2_cpu_nios2_oci_xbrk" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_nios2_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700702 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_nios2_cpu_nios2_oci_dbrk " "Found entity 6: nios_nios2_cpu_nios2_oci_dbrk" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_nios2_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700702 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_nios2_cpu_nios2_oci_itrace " "Found entity 7: nios_nios2_cpu_nios2_oci_itrace" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_nios2_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700702 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_nios2_cpu_nios2_oci_td_mode " "Found entity 8: nios_nios2_cpu_nios2_oci_td_mode" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_nios2_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700702 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_nios2_cpu_nios2_oci_dtrace " "Found entity 9: nios_nios2_cpu_nios2_oci_dtrace" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_nios2_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700702 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_nios2_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700702 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_nios2_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700702 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_nios2_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700702 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_nios2_cpu_nios2_oci_fifo " "Found entity 13: nios_nios2_cpu_nios2_oci_fifo" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_nios2_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700702 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_nios2_cpu_nios2_oci_pib " "Found entity 14: nios_nios2_cpu_nios2_oci_pib" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_nios2_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700702 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_nios2_cpu_nios2_oci_im " "Found entity 15: nios_nios2_cpu_nios2_oci_im" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_nios2_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700702 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_nios2_cpu_nios2_performance_monitors " "Found entity 16: nios_nios2_cpu_nios2_performance_monitors" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_nios2_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700702 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_nios2_cpu_nios2_avalon_reg " "Found entity 17: nios_nios2_cpu_nios2_avalon_reg" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_nios2_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700702 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_nios2_cpu_ociram_sp_ram_module " "Found entity 18: nios_nios2_cpu_ociram_sp_ram_module" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_nios2_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700702 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_nios2_cpu_nios2_ocimem " "Found entity 19: nios_nios2_cpu_nios2_ocimem" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_nios2_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700702 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_nios2_cpu_nios2_oci " "Found entity 20: nios_nios2_cpu_nios2_oci" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_nios2_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700702 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_nios2_cpu " "Found entity 21: nios_nios2_cpu" {  } { { "nios/synthesis/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_nios2_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2 " "Found entity 1: nios_nios2" {  } { { "nios/synthesis/submodules/nios_nios2.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_mm_interconnect_0_rsp_mux_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux " "Found entity 1: nios_mm_interconnect_0_rsp_mux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux " "Found entity 1: nios_mm_interconnect_0_rsp_demux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462051700749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462051700749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_mm_interconnect_0_router_003_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700749 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_003 " "Found entity 2: nios_mm_interconnect_0_router_003" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462051700765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462051700765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_mm_interconnect_0_router_002_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700765 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_002 " "Found entity 2: nios_mm_interconnect_0_router_002" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462051700765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462051700765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_mm_interconnect_0_router_001_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700765 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_001 " "Found entity 2: nios_mm_interconnect_0_router_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462051700780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462051700780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_default_decode " "Found entity 1: nios_mm_interconnect_0_router_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700780 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router " "Found entity 2: nios_mm_interconnect_0_router" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_mm_interconnect_0_cmd_mux_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_001.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux " "Found entity 1: nios_mm_interconnect_0_cmd_mux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_mm_interconnect_0_cmd_demux_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux " "Found entity 1: nios_mm_interconnect_0_cmd_demux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0 " "Found entity 1: nios_mm_interconnect_0" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_LEDs " "Found entity 1: nios_LEDs" {  } { { "nios/synthesis/submodules/nios_LEDs.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file nios/synthesis/submodules/nios_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_jtag_sim_scfifo_w " "Found entity 1: nios_jtag_sim_scfifo_w" {  } { { "nios/synthesis/submodules/nios_jtag.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700889 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_jtag_scfifo_w " "Found entity 2: nios_jtag_scfifo_w" {  } { { "nios/synthesis/submodules/nios_jtag.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_jtag.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700889 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_jtag_sim_scfifo_r " "Found entity 3: nios_jtag_sim_scfifo_r" {  } { { "nios/synthesis/submodules/nios_jtag.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_jtag.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700889 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_jtag_scfifo_r " "Found entity 4: nios_jtag_scfifo_r" {  } { { "nios/synthesis/submodules/nios_jtag.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_jtag.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700889 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_jtag " "Found entity 5: nios_jtag" {  } { { "nios/synthesis/submodules/nios_jtag.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_jtag.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "nios/synthesis/submodules/nios_irq_mapper.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700983 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051700999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051700999 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" nios_inst.vhd(1) " "VHDL syntax error at nios_inst.vhd(1) near text \"component\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "nios/nios_inst.vhd" "" { Text "H:/ECE441/finalproject/FinalProject/nios/nios_inst.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1462051701342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_inst.vhd 0 0 " "Found 0 design units, including 0 entities, in source file nios/nios_inst.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701342 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" nios_inst.v(1) " "Verilog HDL syntax error at nios_inst.v(1) near text \"(\";  expecting \";\"" {  } { { "nios/nios_inst.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/nios_inst.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1462051701357 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects nios_inst.v(1) " "Verilog HDL error at nios_inst.v(1): declaring global objects is a SystemVerilog feature" {  } { { "nios/nios_inst.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/nios_inst.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1462051701357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_inst.v 0 0 " "Found 0 design units, including 0 entities, in source file nios/nios_inst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/nios_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/nios_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "nios/nios_bb.v" "" { Text "H:/ECE441/finalproject/FinalProject/nios/nios_bb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/nios.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "db/ip/nios/nios.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios/submodules/altera_avalon_sc_fifo.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701389 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios/submodules/altera_merlin_master_agent.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios/submodules/altera_merlin_master_translator.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios/submodules/altera_merlin_slave_agent.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios/submodules/altera_merlin_slave_translator.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios/submodules/altera_reset_controller.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios/submodules/altera_reset_synchronizer.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_LEDs " "Found entity 1: nios_LEDs" {  } { { "db/ip/nios/submodules/nios_leds.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_Onchip_Memory " "Found entity 1: nios_Onchip_Memory" {  } { { "db/ip/nios/submodules/nios_onchip_memory.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "db/ip/nios/submodules/nios_irq_mapper.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios/submodules/nios_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_jtag_sim_scfifo_w " "Found entity 1: nios_jtag_sim_scfifo_w" {  } { { "db/ip/nios/submodules/nios_jtag.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701451 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_jtag_scfifo_w " "Found entity 2: nios_jtag_scfifo_w" {  } { { "db/ip/nios/submodules/nios_jtag.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_jtag.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701451 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_jtag_sim_scfifo_r " "Found entity 3: nios_jtag_sim_scfifo_r" {  } { { "db/ip/nios/submodules/nios_jtag.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_jtag.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701451 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_jtag_scfifo_r " "Found entity 4: nios_jtag_scfifo_r" {  } { { "db/ip/nios/submodules/nios_jtag.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_jtag.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701451 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_jtag " "Found entity 5: nios_jtag" {  } { { "db/ip/nios/submodules/nios_jtag.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_jtag.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0 " "Found entity 1: nios_mm_interconnect_0" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux " "Found entity 1: nios_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux " "Found entity 1: nios_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_001.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462051701513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462051701513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_default_decode " "Found entity 1: nios_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701513 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router " "Found entity 2: nios_mm_interconnect_0_router" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462051701513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462051701513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701513 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_001 " "Found entity 2: nios_mm_interconnect_0_router_001" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462051701529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462051701529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701529 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_002 " "Found entity 2: nios_mm_interconnect_0_router_002" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462051701529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462051701529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701529 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_003 " "Found entity 2: nios_mm_interconnect_0_router_003" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux " "Found entity 1: nios_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux " "Found entity 1: nios_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2 " "Found entity 1: nios_nios2" {  } { { "db/ip/nios/submodules/nios_nios2.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/nios/submodules/nios_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_cpu_register_bank_a_module " "Found entity 1: nios_nios2_cpu_register_bank_a_module" {  } { { "db/ip/nios/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701591 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_nios2_cpu_register_bank_b_module " "Found entity 2: nios_nios2_cpu_register_bank_b_module" {  } { { "db/ip/nios/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_nios2_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701591 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_nios2_cpu_nios2_oci_debug " "Found entity 3: nios_nios2_cpu_nios2_oci_debug" {  } { { "db/ip/nios/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_nios2_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701591 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_nios2_cpu_nios2_oci_break " "Found entity 4: nios_nios2_cpu_nios2_oci_break" {  } { { "db/ip/nios/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_nios2_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701591 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_nios2_cpu_nios2_oci_xbrk " "Found entity 5: nios_nios2_cpu_nios2_oci_xbrk" {  } { { "db/ip/nios/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_nios2_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701591 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_nios2_cpu_nios2_oci_dbrk " "Found entity 6: nios_nios2_cpu_nios2_oci_dbrk" {  } { { "db/ip/nios/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_nios2_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701591 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_nios2_cpu_nios2_oci_itrace " "Found entity 7: nios_nios2_cpu_nios2_oci_itrace" {  } { { "db/ip/nios/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_nios2_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701591 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_nios2_cpu_nios2_oci_td_mode " "Found entity 8: nios_nios2_cpu_nios2_oci_td_mode" {  } { { "db/ip/nios/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_nios2_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701591 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_nios2_cpu_nios2_oci_dtrace " "Found entity 9: nios_nios2_cpu_nios2_oci_dtrace" {  } { { "db/ip/nios/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_nios2_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701591 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/nios/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_nios2_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701591 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/nios/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_nios2_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701591 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/nios/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_nios2_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701591 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_nios2_cpu_nios2_oci_fifo " "Found entity 13: nios_nios2_cpu_nios2_oci_fifo" {  } { { "db/ip/nios/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_nios2_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701591 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_nios2_cpu_nios2_oci_pib " "Found entity 14: nios_nios2_cpu_nios2_oci_pib" {  } { { "db/ip/nios/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_nios2_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701591 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_nios2_cpu_nios2_oci_im " "Found entity 15: nios_nios2_cpu_nios2_oci_im" {  } { { "db/ip/nios/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_nios2_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701591 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_nios2_cpu_nios2_performance_monitors " "Found entity 16: nios_nios2_cpu_nios2_performance_monitors" {  } { { "db/ip/nios/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_nios2_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701591 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_nios2_cpu_nios2_avalon_reg " "Found entity 17: nios_nios2_cpu_nios2_avalon_reg" {  } { { "db/ip/nios/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_nios2_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701591 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_nios2_cpu_ociram_sp_ram_module " "Found entity 18: nios_nios2_cpu_ociram_sp_ram_module" {  } { { "db/ip/nios/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_nios2_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701591 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_nios2_cpu_nios2_ocimem " "Found entity 19: nios_nios2_cpu_nios2_ocimem" {  } { { "db/ip/nios/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_nios2_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701591 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_nios2_cpu_nios2_oci " "Found entity 20: nios_nios2_cpu_nios2_oci" {  } { { "db/ip/nios/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_nios2_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701591 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_nios2_cpu " "Found entity 21: nios_nios2_cpu" {  } { { "db/ip/nios/submodules/nios_nios2_cpu.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_nios2_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_cpu_debug_slave_sysclk " "Found entity 1: nios_nios2_cpu_debug_slave_sysclk" {  } { { "db/ip/nios/submodules/nios_nios2_cpu_debug_slave_sysclk.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_cpu_debug_slave_tck " "Found entity 1: nios_nios2_cpu_debug_slave_tck" {  } { { "db/ip/nios/submodules/nios_nios2_cpu_debug_slave_tck.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_cpu_debug_slave_wrapper " "Found entity 1: nios_nios2_cpu_debug_slave_wrapper" {  } { { "db/ip/nios/submodules/nios_nios2_cpu_debug_slave_wrapper.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_cpu_test_bench " "Found entity 1: nios_nios2_cpu_test_bench" {  } { { "db/ip/nios/submodules/nios_nios2_cpu_test_bench.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_switches " "Found entity 1: nios_switches" {  } { { "db/ip/nios/submodules/nios_switches.v" "" { Text "H:/ECE441/finalproject/FinalProject/db/ip/nios/submodules/nios_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462051701623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462051701623 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/ECE441/finalproject/FinalProject/output_files/finalProject.map.smsg " "Generated suppressed messages file H:/ECE441/finalproject/FinalProject/output_files/finalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1462051701747 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "723 " "Peak virtual memory: 723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462051701935 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 30 17:28:21 2016 " "Processing ended: Sat Apr 30 17:28:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462051701935 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462051701935 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462051701935 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462051701935 ""}
