{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677347726588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677347726588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 12:55:26 2023 " "Processing started: Sat Feb 25 12:55:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677347726588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677347726588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677347726589 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677347726866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg32 " "Found entity 1: Reg32" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726910 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Register32.v " "Can't analyze file -- file Register32.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1677347726914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg64.v 1 1 " "Found 1 design units, including 1 entities, in source file reg64.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg64 " "Found entity 1: Reg64" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mybusmux.v 1 1 " "Found 1 design units, including 1 entities, in source file mybusmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmux " "Found entity 1: mybusmux" {  } { { "mybusmux.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/mybusmux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726923 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bus_encoder.v(35) " "Verilog HDL warning at bus_encoder.v(35): extended using \"x\" or \"z\"" {  } { { "bus_encoder.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/bus_encoder.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1677347726925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_encoder " "Found entity 1: bus_encoder" {  } { { "bus_encoder.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/bus_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdmux.v 1 1 " "Found 1 design units, including 1 entities, in source file mdmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDMux " "Found entity 1: MDMux" {  } { { "MDMux.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/MDMux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_or.v 1 1 " "Found 1 design units, including 1 entities, in source file and_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_or " "Found entity 1: and_or" {  } { { "and_or.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/and_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_half.v 1 1 " "Found 1 design units, including 1 entities, in source file add_half.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_half " "Found entity 1: Add_half" {  } { { "Add_half.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_half.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_full.v 1 1 " "Found 1 design units, including 1 entities, in source file add_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_full " "Found entity 1: Add_full" {  } { { "Add_full.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_full.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_4.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_4 " "Found entity 1: Add_rca_4" {  } { { "Add_rca_4.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_16.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_16 " "Found entity 1: Add_rca_16" {  } { { "Add_rca_16.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_32.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_32 " "Found entity 1: Add_rca_32" {  } { { "Add_rca_32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate.v 1 1 " "Found 1 design units, including 1 entities, in source file negate.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate " "Found entity 1: negate" {  } { { "negate.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/negate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_rca_32.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_rca_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sub_rca_32 " "Found entity 1: Sub_rca_32" {  } { { "Sub_rca_32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Sub_rca_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror.v 1 1 " "Found 1 design units, including 1 entities, in source file ror.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror " "Found entity 1: ror" {  } { { "ror.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ror.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol.v 1 1 " "Found 1 design units, including 1 entities, in source file rol.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol " "Found entity 1: rol" {  } { { "rol.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/rol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra.v 1 1 " "Found 1 design units, including 1 entities, in source file shra.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra " "Found entity 1: shra" {  } { { "shra.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/shra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdmuxvhdl.v 1 1 " "Found 1 design units, including 1 entities, in source file mdmuxvhdl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MdMultiplexer " "Found entity 1: MdMultiplexer" {  } { { "MdMuxVHDL.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/MdMuxVHDL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_muxvhdl.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_muxvhdl.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_multiplexer " "Found entity 1: bus_multiplexer" {  } { { "bus_muxVHDL.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/bus_muxVHDL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726971 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "and_datapath_tb.v(46) " "Verilog HDL information at and_datapath_tb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "and_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/and_datapath_tb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677347726973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_datapath_tb " "Found entity 1: and_datapath_tb" {  } { { "and_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/and_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726973 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "or_datapath_tb.v(46) " "Verilog HDL information at or_datapath_tb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "or_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/or_datapath_tb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677347726975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_datapath_tb " "Found entity 1: or_datapath_tb" {  } { { "or_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/or_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726975 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "add_datapath_tb.v(48) " "Verilog HDL information at add_datapath_tb.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "add_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/add_datapath_tb.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677347726977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_datapath_tb " "Found entity 1: add_datapath_tb" {  } { { "add_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/add_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726977 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sub_datapath_tb.v(48) " "Verilog HDL information at sub_datapath_tb.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "sub_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/sub_datapath_tb.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677347726979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_datapath_tb " "Found entity 1: sub_datapath_tb" {  } { { "sub_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/sub_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726979 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mul_datapath_tb.v(47) " "Verilog HDL information at mul_datapath_tb.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "mul_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/mul_datapath_tb.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677347726981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_datapath_tb " "Found entity 1: mul_datapath_tb" {  } { { "mul_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/mul_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726981 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div_datapath_tb.v(47) " "Verilog HDL information at div_datapath_tb.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "div_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/div_datapath_tb.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677347726983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_datapath_tb " "Found entity 1: div_datapath_tb" {  } { { "div_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/div_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726984 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shiftR_datapath_tb.v(48) " "Verilog HDL information at shiftR_datapath_tb.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "shiftR_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/shiftR_datapath_tb.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677347726985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftr_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftr_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftR_datapath_tb " "Found entity 1: shiftR_datapath_tb" {  } { { "shiftR_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/shiftR_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726985 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shra_datapath_tb.v(48) " "Verilog HDL information at shra_datapath_tb.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "shra_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/shra_datapath_tb.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677347726988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra_datapath_tb " "Found entity 1: shra_datapath_tb" {  } { { "shra_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/shra_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726988 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shiftL_datapath_tb.v(48) " "Verilog HDL information at shiftL_datapath_tb.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "shiftL_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/shiftL_datapath_tb.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677347726989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftl_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftl_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftL_datapath_tb " "Found entity 1: shiftL_datapath_tb" {  } { { "shiftL_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/shiftL_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726990 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ror_datapath_tb.v(48) " "Verilog HDL information at ror_datapath_tb.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "ror_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ror_datapath_tb.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677347726992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_datapath_tb " "Found entity 1: ror_datapath_tb" {  } { { "ror_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ror_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726992 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rol_datapath_tb.v(48) " "Verilog HDL information at rol_datapath_tb.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "rol_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/rol_datapath_tb.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677347726993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_datapath_tb " "Found entity 1: rol_datapath_tb" {  } { { "rol_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/rol_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726994 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "neg_datapath_tb.v(48) " "Verilog HDL information at neg_datapath_tb.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "neg_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/neg_datapath_tb.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677347726995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_datapath_tb " "Found entity 1: neg_datapath_tb" {  } { { "neg_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/neg_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677347726995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677347726995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IRotp Datapath.v(42) " "Verilog HDL Implicit Net warning at Datapath.v(42): created implicit net for \"IRotp\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347726995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MARotp Datapath.v(46) " "Verilog HDL Implicit Net warning at Datapath.v(46): created implicit net for \"MARotp\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347726995 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677347727047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg32 Reg32:R0 " "Elaborating entity \"Reg32\" for hierarchy \"Reg32:R0\"" {  } { { "Datapath.v" "R0" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677347727052 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q Reg32.v(9) " "Verilog HDL Always Construct warning at Reg32.v(9): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1677347727052 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] Reg32.v(9) " "Inferred latch for \"Q\[0\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727052 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] Reg32.v(9) " "Inferred latch for \"Q\[1\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727052 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] Reg32.v(9) " "Inferred latch for \"Q\[2\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727052 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] Reg32.v(9) " "Inferred latch for \"Q\[3\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727052 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] Reg32.v(9) " "Inferred latch for \"Q\[4\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727052 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] Reg32.v(9) " "Inferred latch for \"Q\[5\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727052 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] Reg32.v(9) " "Inferred latch for \"Q\[6\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727052 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] Reg32.v(9) " "Inferred latch for \"Q\[7\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727053 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] Reg32.v(9) " "Inferred latch for \"Q\[8\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727053 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] Reg32.v(9) " "Inferred latch for \"Q\[9\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727053 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] Reg32.v(9) " "Inferred latch for \"Q\[10\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727053 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] Reg32.v(9) " "Inferred latch for \"Q\[11\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727053 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] Reg32.v(9) " "Inferred latch for \"Q\[12\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727053 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] Reg32.v(9) " "Inferred latch for \"Q\[13\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727053 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] Reg32.v(9) " "Inferred latch for \"Q\[14\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727053 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] Reg32.v(9) " "Inferred latch for \"Q\[15\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727053 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[16\] Reg32.v(9) " "Inferred latch for \"Q\[16\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727053 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[17\] Reg32.v(9) " "Inferred latch for \"Q\[17\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727053 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[18\] Reg32.v(9) " "Inferred latch for \"Q\[18\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727053 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[19\] Reg32.v(9) " "Inferred latch for \"Q\[19\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727053 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[20\] Reg32.v(9) " "Inferred latch for \"Q\[20\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727053 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[21\] Reg32.v(9) " "Inferred latch for \"Q\[21\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727053 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[22\] Reg32.v(9) " "Inferred latch for \"Q\[22\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727053 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[23\] Reg32.v(9) " "Inferred latch for \"Q\[23\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727053 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[24\] Reg32.v(9) " "Inferred latch for \"Q\[24\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727053 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[25\] Reg32.v(9) " "Inferred latch for \"Q\[25\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727053 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[26\] Reg32.v(9) " "Inferred latch for \"Q\[26\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727053 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[27\] Reg32.v(9) " "Inferred latch for \"Q\[27\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727053 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[28\] Reg32.v(9) " "Inferred latch for \"Q\[28\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727053 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[29\] Reg32.v(9) " "Inferred latch for \"Q\[29\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727053 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[30\] Reg32.v(9) " "Inferred latch for \"Q\[30\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727053 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[31\] Reg32.v(9) " "Inferred latch for \"Q\[31\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727053 "|Datapath|Reg32:R0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MdMultiplexer MdMultiplexer:MMUX " "Elaborating entity \"MdMultiplexer\" for hierarchy \"MdMultiplexer:MMUX\"" {  } { { "Datapath.v" "MMUX" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677347727074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg64 Reg64:Z " "Elaborating entity \"Reg64\" for hierarchy \"Reg64:Z\"" {  } { { "Datapath.v" "Z" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677347727080 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q Reg64.v(9) " "Verilog HDL Always Construct warning at Reg64.v(9): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1677347727081 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] Reg64.v(9) " "Inferred latch for \"Q\[0\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727081 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] Reg64.v(9) " "Inferred latch for \"Q\[1\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727081 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] Reg64.v(9) " "Inferred latch for \"Q\[2\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727081 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] Reg64.v(9) " "Inferred latch for \"Q\[3\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727081 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] Reg64.v(9) " "Inferred latch for \"Q\[4\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727081 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] Reg64.v(9) " "Inferred latch for \"Q\[5\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727081 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] Reg64.v(9) " "Inferred latch for \"Q\[6\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727081 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] Reg64.v(9) " "Inferred latch for \"Q\[7\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727081 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] Reg64.v(9) " "Inferred latch for \"Q\[8\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727081 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] Reg64.v(9) " "Inferred latch for \"Q\[9\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727081 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] Reg64.v(9) " "Inferred latch for \"Q\[10\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727081 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] Reg64.v(9) " "Inferred latch for \"Q\[11\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727081 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] Reg64.v(9) " "Inferred latch for \"Q\[12\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727081 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] Reg64.v(9) " "Inferred latch for \"Q\[13\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727081 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] Reg64.v(9) " "Inferred latch for \"Q\[14\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727081 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] Reg64.v(9) " "Inferred latch for \"Q\[15\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727081 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[16\] Reg64.v(9) " "Inferred latch for \"Q\[16\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727081 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[17\] Reg64.v(9) " "Inferred latch for \"Q\[17\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727081 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[18\] Reg64.v(9) " "Inferred latch for \"Q\[18\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727081 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[19\] Reg64.v(9) " "Inferred latch for \"Q\[19\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727081 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[20\] Reg64.v(9) " "Inferred latch for \"Q\[20\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727081 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[21\] Reg64.v(9) " "Inferred latch for \"Q\[21\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[22\] Reg64.v(9) " "Inferred latch for \"Q\[22\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[23\] Reg64.v(9) " "Inferred latch for \"Q\[23\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[24\] Reg64.v(9) " "Inferred latch for \"Q\[24\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[25\] Reg64.v(9) " "Inferred latch for \"Q\[25\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[26\] Reg64.v(9) " "Inferred latch for \"Q\[26\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[27\] Reg64.v(9) " "Inferred latch for \"Q\[27\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[28\] Reg64.v(9) " "Inferred latch for \"Q\[28\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[29\] Reg64.v(9) " "Inferred latch for \"Q\[29\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[30\] Reg64.v(9) " "Inferred latch for \"Q\[30\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[31\] Reg64.v(9) " "Inferred latch for \"Q\[31\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[32\] Reg64.v(9) " "Inferred latch for \"Q\[32\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[33\] Reg64.v(9) " "Inferred latch for \"Q\[33\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[34\] Reg64.v(9) " "Inferred latch for \"Q\[34\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[35\] Reg64.v(9) " "Inferred latch for \"Q\[35\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[36\] Reg64.v(9) " "Inferred latch for \"Q\[36\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[37\] Reg64.v(9) " "Inferred latch for \"Q\[37\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[38\] Reg64.v(9) " "Inferred latch for \"Q\[38\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[39\] Reg64.v(9) " "Inferred latch for \"Q\[39\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[40\] Reg64.v(9) " "Inferred latch for \"Q\[40\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[41\] Reg64.v(9) " "Inferred latch for \"Q\[41\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[42\] Reg64.v(9) " "Inferred latch for \"Q\[42\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[43\] Reg64.v(9) " "Inferred latch for \"Q\[43\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[44\] Reg64.v(9) " "Inferred latch for \"Q\[44\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[45\] Reg64.v(9) " "Inferred latch for \"Q\[45\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[46\] Reg64.v(9) " "Inferred latch for \"Q\[46\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[47\] Reg64.v(9) " "Inferred latch for \"Q\[47\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[48\] Reg64.v(9) " "Inferred latch for \"Q\[48\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[49\] Reg64.v(9) " "Inferred latch for \"Q\[49\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[50\] Reg64.v(9) " "Inferred latch for \"Q\[50\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[51\] Reg64.v(9) " "Inferred latch for \"Q\[51\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[52\] Reg64.v(9) " "Inferred latch for \"Q\[52\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[53\] Reg64.v(9) " "Inferred latch for \"Q\[53\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727082 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[54\] Reg64.v(9) " "Inferred latch for \"Q\[54\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727083 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[55\] Reg64.v(9) " "Inferred latch for \"Q\[55\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727083 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[56\] Reg64.v(9) " "Inferred latch for \"Q\[56\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727083 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[57\] Reg64.v(9) " "Inferred latch for \"Q\[57\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727083 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[58\] Reg64.v(9) " "Inferred latch for \"Q\[58\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727083 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[59\] Reg64.v(9) " "Inferred latch for \"Q\[59\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727083 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[60\] Reg64.v(9) " "Inferred latch for \"Q\[60\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727083 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[61\] Reg64.v(9) " "Inferred latch for \"Q\[61\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727083 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[62\] Reg64.v(9) " "Inferred latch for \"Q\[62\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727083 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[63\] Reg64.v(9) " "Inferred latch for \"Q\[63\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677347727083 "|Datapath|Reg64:Z"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "Datapath.v" "ALU" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677347727084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_or ALU:ALU\|and_or:and_instance " "Elaborating entity \"and_or\" for hierarchy \"ALU:ALU\|and_or:and_instance\"" {  } { { "ALU.v" "and_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677347727088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_rca_32 ALU:ALU\|Add_rca_32:add_instance " "Elaborating entity \"Add_rca_32\" for hierarchy \"ALU:ALU\|Add_rca_32:add_instance\"" {  } { { "ALU.v" "add_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677347727091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_rca_16 ALU:ALU\|Add_rca_32:add_instance\|Add_rca_16:M1 " "Elaborating entity \"Add_rca_16\" for hierarchy \"ALU:ALU\|Add_rca_32:add_instance\|Add_rca_16:M1\"" {  } { { "Add_rca_32.v" "M1" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_32.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677347727092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_rca_4 ALU:ALU\|Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1 " "Elaborating entity \"Add_rca_4\" for hierarchy \"ALU:ALU\|Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1\"" {  } { { "Add_rca_16.v" "M1" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_16.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677347727094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_full ALU:ALU\|Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1 " "Elaborating entity \"Add_full\" for hierarchy \"ALU:ALU\|Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1\"" {  } { { "Add_rca_4.v" "M1" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_4.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677347727096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_half ALU:ALU\|Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1\|Add_half:M1 " "Elaborating entity \"Add_half\" for hierarchy \"ALU:ALU\|Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1\|Add_half:M1\"" {  } { { "Add_full.v" "M1" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_full.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677347727097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub_rca_32 ALU:ALU\|Sub_rca_32:sub_instance " "Elaborating entity \"Sub_rca_32\" for hierarchy \"ALU:ALU\|Sub_rca_32:sub_instance\"" {  } { { "ALU.v" "sub_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677347727372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate ALU:ALU\|negate:negate_instance " "Elaborating entity \"negate\" for hierarchy \"ALU:ALU\|negate:negate_instance\"" {  } { { "ALU.v" "negate_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677347727511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right ALU:ALU\|shift_right:shift_right_instance " "Elaborating entity \"shift_right\" for hierarchy \"ALU:ALU\|shift_right:shift_right_instance\"" {  } { { "ALU.v" "shift_right_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677347727513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left ALU:ALU\|shift_left:shift_left_instance " "Elaborating entity \"shift_left\" for hierarchy \"ALU:ALU\|shift_left:shift_left_instance\"" {  } { { "ALU.v" "shift_left_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677347727516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror ALU:ALU\|ror:ror_instance " "Elaborating entity \"ror\" for hierarchy \"ALU:ALU\|ror:ror_instance\"" {  } { { "ALU.v" "ror_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677347727518 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp ror.v(5) " "Verilog HDL Always Construct warning at ror.v(5): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ror.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ror.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1677347727520 "|Datapath|ALU:ALU|ror:ror_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol ALU:ALU\|rol:rol_instance " "Elaborating entity \"rol\" for hierarchy \"ALU:ALU\|rol:rol_instance\"" {  } { { "ALU.v" "rol_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677347727522 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp rol.v(5) " "Verilog HDL Always Construct warning at rol.v(5): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "rol.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/rol.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1677347727524 "|Datapath|ALU:ALU|rol:rol_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shra ALU:ALU\|shra:shra_instance " "Elaborating entity \"shra\" for hierarchy \"ALU:ALU\|shra:shra_instance\"" {  } { { "ALU.v" "shra_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677347727525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult ALU:ALU\|mult:mult_instance " "Elaborating entity \"mult\" for hierarchy \"ALU:ALU\|mult:mult_instance\"" {  } { { "ALU.v" "mult_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677347727528 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mult.v(27) " "Verilog HDL Case Statement warning at mult.v(27): case item expression never matches the case expression" {  } { { "mult.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/mult.v" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1677347727531 "|ALU|mult:mult_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mult.v(29) " "Verilog HDL Case Statement warning at mult.v(29): case item expression never matches the case expression" {  } { { "mult.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/mult.v" 29 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1677347727531 "|ALU|mult:mult_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mult.v(31) " "Verilog HDL Case Statement warning at mult.v(31): case item expression never matches the case expression" {  } { { "mult.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/mult.v" 31 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1677347727531 "|ALU|mult:mult_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div ALU:ALU\|div:div_instance " "Elaborating entity \"div\" for hierarchy \"ALU:ALU\|div:div_instance\"" {  } { { "ALU.v" "div_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677347727532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_encoder bus_encoder:Bus_Encoder " "Elaborating entity \"bus_encoder\" for hierarchy \"bus_encoder:Bus_Encoder\"" {  } { { "Datapath.v" "Bus_Encoder" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677347727536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_multiplexer bus_multiplexer:Bus_Multiplexer " "Elaborating entity \"bus_multiplexer\" for hierarchy \"bus_multiplexer:Bus_Multiplexer\"" {  } { { "Datapath.v" "Bus_Multiplexer" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677347727538 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1677347727993 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/ELEC 374/CPUProject/output_files/CPU.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/ELEC 374/CPUProject/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1677347728334 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1677347728440 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728440 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "86 " "Design contains 86 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clr " "No output dependent on input pin \"clr\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|clr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0in " "No output dependent on input pin \"R0in\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R0in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0out " "No output dependent on input pin \"R0out\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R0out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HIin " "No output dependent on input pin \"HIin\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|HIin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HIout " "No output dependent on input pin \"HIout\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|HIout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOin " "No output dependent on input pin \"LOin\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|LOin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOout " "No output dependent on input pin \"LOout\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|LOout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin " "No output dependent on input pin \"PCin\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|PCin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCout " "No output dependent on input pin \"PCout\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|PCout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRin " "No output dependent on input pin \"IRin\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|IRin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Zin " "No output dependent on input pin \"Zin\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Zin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Zhighout " "No output dependent on input pin \"Zhighout\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Zhighout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Zlowout " "No output dependent on input pin \"Zlowout\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Zlowout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Yin " "No output dependent on input pin \"Yin\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Yin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MARin " "No output dependent on input pin \"MARin\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|MARin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRin " "No output dependent on input pin \"MDRin\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|MDRin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRout " "No output dependent on input pin \"MDRout\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|MDRout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Read " "No output dependent on input pin \"Read\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Read"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1in " "No output dependent on input pin \"R1in\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R1in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1out " "No output dependent on input pin \"R1out\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R1out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2in " "No output dependent on input pin \"R2in\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R2in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2out " "No output dependent on input pin \"R2out\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R2out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R3in " "No output dependent on input pin \"R3in\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R3in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R3out " "No output dependent on input pin \"R3out\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R3out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R4in " "No output dependent on input pin \"R4in\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R4in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R4out " "No output dependent on input pin \"R4out\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R4out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R5in " "No output dependent on input pin \"R5in\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R5in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R5out " "No output dependent on input pin \"R5out\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R5out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R6in " "No output dependent on input pin \"R6in\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R6in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R6out " "No output dependent on input pin \"R6out\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R6out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R7in " "No output dependent on input pin \"R7in\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R7in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R7out " "No output dependent on input pin \"R7out\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R7out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R8in " "No output dependent on input pin \"R8in\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R8in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R8out " "No output dependent on input pin \"R8out\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R8out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R9in " "No output dependent on input pin \"R9in\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R9in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R9out " "No output dependent on input pin \"R9out\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R9out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R10in " "No output dependent on input pin \"R10in\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R10in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R10out " "No output dependent on input pin \"R10out\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R10out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R11in " "No output dependent on input pin \"R11in\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R11in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R11out " "No output dependent on input pin \"R11out\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R11out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R12in " "No output dependent on input pin \"R12in\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R12in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R12out " "No output dependent on input pin \"R12out\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R12out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R13in " "No output dependent on input pin \"R13in\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R13in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R13out " "No output dependent on input pin \"R13out\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R13out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R14in " "No output dependent on input pin \"R14in\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R14in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R14out " "No output dependent on input pin \"R14out\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R14out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R15in " "No output dependent on input pin \"R15in\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R15in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R15out " "No output dependent on input pin \"R15out\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|R15out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[0\] " "No output dependent on input pin \"Mdatain\[0\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[1\] " "No output dependent on input pin \"Mdatain\[1\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[2\] " "No output dependent on input pin \"Mdatain\[2\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[3\] " "No output dependent on input pin \"Mdatain\[3\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[4\] " "No output dependent on input pin \"Mdatain\[4\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[5\] " "No output dependent on input pin \"Mdatain\[5\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[6\] " "No output dependent on input pin \"Mdatain\[6\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[7\] " "No output dependent on input pin \"Mdatain\[7\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[8\] " "No output dependent on input pin \"Mdatain\[8\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[9\] " "No output dependent on input pin \"Mdatain\[9\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[10\] " "No output dependent on input pin \"Mdatain\[10\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[11\] " "No output dependent on input pin \"Mdatain\[11\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[12\] " "No output dependent on input pin \"Mdatain\[12\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[13\] " "No output dependent on input pin \"Mdatain\[13\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[14\] " "No output dependent on input pin \"Mdatain\[14\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[15\] " "No output dependent on input pin \"Mdatain\[15\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[16\] " "No output dependent on input pin \"Mdatain\[16\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[17\] " "No output dependent on input pin \"Mdatain\[17\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[18\] " "No output dependent on input pin \"Mdatain\[18\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[19\] " "No output dependent on input pin \"Mdatain\[19\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[20\] " "No output dependent on input pin \"Mdatain\[20\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[21\] " "No output dependent on input pin \"Mdatain\[21\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[22\] " "No output dependent on input pin \"Mdatain\[22\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[23\] " "No output dependent on input pin \"Mdatain\[23\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[24\] " "No output dependent on input pin \"Mdatain\[24\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[25\] " "No output dependent on input pin \"Mdatain\[25\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[26\] " "No output dependent on input pin \"Mdatain\[26\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[27\] " "No output dependent on input pin \"Mdatain\[27\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[28\] " "No output dependent on input pin \"Mdatain\[28\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[29\] " "No output dependent on input pin \"Mdatain\[29\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[30\] " "No output dependent on input pin \"Mdatain\[30\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[31\] " "No output dependent on input pin \"Mdatain\[31\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|Mdatain[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OpCode\[0\] " "No output dependent on input pin \"OpCode\[0\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|OpCode[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OpCode\[1\] " "No output dependent on input pin \"OpCode\[1\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|OpCode[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OpCode\[2\] " "No output dependent on input pin \"OpCode\[2\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|OpCode[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OpCode\[3\] " "No output dependent on input pin \"OpCode\[3\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|OpCode[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OpCode\[4\] " "No output dependent on input pin \"OpCode\[4\]\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677347728468 "|Datapath|OpCode[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1677347728468 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "86 " "Implemented 86 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1677347728472 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1677347728472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1677347728472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677347728496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 12:55:28 2023 " "Processing ended: Sat Feb 25 12:55:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677347728496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677347728496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677347728496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677347728496 ""}
