// Copyright 2025 KU Leuven.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Xiaoling Yi <xiaoling.yi@kuleuven.be>
// This file should be manually synced with snax-versacore-to-lib.c, which is
// used for VERSACORE-TO. Structural equivalence is enforced at build time by
// util/hemaia/check_snax_versacore_lib_sync.py (wired into target/sw/Makefile
// as a prerequisite of `sw` / `single-sw`): every function defined upstream
// must also exist here with the same ordered sequence of csrw_ss / csrr_ss
// CSR accesses (modulo the GEMMX_*→VERSACORE_* rename).
#pragma once

#include <stdbool.h>

#include "bingo_hw_heartbeat.h"
#include "snrt.h"
#include "stdint.h"
#include "streamer_csr_addr_map.h"

// VERSACORE CSR = 4
#define VERSACORE_CSR_ADDR_BASE (STREAMER_PERFORMANCE_COUNTER_CSR + 1)
#define OVERWRITE_ACCUM (VERSACORE_CSR_ADDR_BASE)
#define ACCUM_BOUND (OVERWRITE_ACCUM + 1)
#define OUTPUT_BOUND (ACCUM_BOUND + 1)

#define SUBTRACTIONS (OUTPUT_BOUND + 1)

#define ARRAY_SHAPE_CFG (SUBTRACTIONS + 1)
#define DATA_TYPE_CFG (ARRAY_SHAPE_CFG + 1)

// VERSACORE START CSR
#define VERSACORE_START_CSR (DATA_TYPE_CFG + 1)

// VERSACORE read-only CSR
#define VERSACORE_BUSY (VERSACORE_START_CSR + 1)
#define VERSACORE_PERFORMANCE_COUNTER (VERSACORE_BUSY + 1)

uint32_t gen_subtraction_config(int8_t subtraction_a, int8_t subtraction_b) {
    return (uint32_t)(((uint8_t)subtraction_b << 8) | (uint8_t)subtraction_a);
}

void set_versacore_streamer_csr(
    uint32_t A_addr, uint32_t* Aslstride, uint32_t* Atlbound,
    uint32_t* Atlstride, uint32_t set_addr_remap_index_A, uint32_t transpose_A,
    uint32_t* channel_en_A,

    uint32_t B_addr, uint32_t* Bslstride, uint32_t* Btlbound,
    uint32_t* Btlstride, uint32_t set_addr_remap_index_B, uint32_t transpose_B,
    uint32_t* channel_en_B,

    uint32_t C_addr, uint32_t* Cslstride, uint32_t* Ctlbound,
    uint32_t* Ctlstride, uint32_t set_addr_remap_index_C,
    uint32_t* channel_en_C,

    uint32_t D_addr, uint32_t* D32slstride, uint32_t* D32tlbound,
    uint32_t* D32tlstride, uint32_t set_addr_remap_index_D32,
    uint32_t* channel_en_D, int32_t array_shape, uint32_t quantization_enable,
    uint32_t shift_i, uint32_t multiplier_i, int32_t input_zp_i,
    int32_t output_zp_i, int32_t int32tofp16_enable, int32_t int4_a_enable,
    int32_t int4_b_enable) {

    // ----------------------------------A-----------------------------------
    // ----------------------------------A-----------------------------------
    // ----------------------------------A-----------------------------------
    // base ptr for A
    csrw_ss(BASE_PTR_READER_0_LOW, A_addr);

    // spatial strides for A
    for (int i = 0; i < S_STRIDE_NUM_READER_0; i++) {
        csrw_ss(S_STRIDE_BASE_READER_0 + i, Aslstride[i]);
    }

    // loop bounds, from innermost to outermost, for data mover A
    for (int i = 0; i < T_BOUND_NUM_READER_0; i++) {
        csrw_ss(T_BOUND_BASE_READER_0 + i, Atlbound[i]);
    }

    // temporal strides for A
    for (int i = 0; i < T_STRIDE_NUM_READER_0; i++) {
        csrw_ss(T_STRIDE_BASE_READER_0 + i, Atlstride[i]);
    }

    // set the address remap index for A
#ifdef ADDR_REMAP_INDEX_READER_0
    csrw_ss(ADDR_REMAP_INDEX_READER_0, set_addr_remap_index_A);
#endif

    // set the channel enable
#ifdef ENABLED_CHANNEL_READER_0
    for (int i = 0; i < ENABLED_CHANNEL_READER_0_CSR_NUM; i++) {
        csrw_ss(ENABLED_CHANNEL_READER_0 + i, channel_en_A[i]);
    }
#endif
    // ----------------------------------B-----------------------------------
    // ----------------------------------B-----------------------------------
    // ----------------------------------B-----------------------------------

    // base ptr for B
    csrw_ss(BASE_PTR_READER_1_LOW, B_addr);

    // spatial strides for B
    for (int i = 0; i < S_STRIDE_NUM_READER_1; i++) {
        csrw_ss(S_STRIDE_BASE_READER_1 + i, Bslstride[i]);
    }

    // loop bounds, from innermost to outermost, for data mover B
    for (int i = 0; i < T_BOUND_NUM_READER_1; i++) {
        csrw_ss(T_BOUND_BASE_READER_1 + i, Btlbound[i]);
    }

    // temporal strides for B
    for (int i = 0; i < T_STRIDE_NUM_READER_1; i++) {
        csrw_ss(T_STRIDE_BASE_READER_1 + i, Btlstride[i]);
    }

    // set the address remap index for B
#ifdef ADDR_REMAP_INDEX_READER_1
    csrw_ss(ADDR_REMAP_INDEX_READER_1, set_addr_remap_index_B);
#endif

    // set the channel enable
#ifdef ENABLED_CHANNEL_READER_1
    for (int i = 0; i < ENABLED_CHANNEL_READER_1_CSR_NUM; i++) {
        csrw_ss(ENABLED_CHANNEL_READER_1 + i, channel_en_B[i]);
    }
#endif

    // ----------------------------------C-----------------------------------
    // ----------------------------------C-----------------------------------
    // ----------------------------------C-----------------------------------
    // base ptr for C
    csrw_ss(BASE_PTR_READER_WRITER_0_LOW,
            C_addr);

    // spatial strides for C
    for (int i = 0; i < S_STRIDE_NUM_READER_WRITER_0; i++) {
        csrw_ss(S_STRIDE_BASE_READER_WRITER_0 + i, Cslstride[i]);
    }

    // loop bounds, from innermost to outermost, for data mover C
    for (int i = 0; i < T_BOUND_NUM_READER_WRITER_0; i++) {
        csrw_ss(T_BOUND_BASE_READER_WRITER_0 + i, Ctlbound[i]);
    }

    // temporal strides for C
    for (int i = 0; i < T_STRIDE_NUM_READER_WRITER_0; i++) {
        csrw_ss(T_STRIDE_BASE_READER_WRITER_0 + i, Ctlstride[i]);
    }

    // set the address remap index for C
#ifdef ADDR_REMAP_INDEX_READER_WRITER_0
    csrw_ss(ADDR_REMAP_INDEX_READER_WRITER_0, set_addr_remap_index_C);
#endif

    // set the channel enable
#ifdef ENABLED_CHANNEL_READER_WRITER_0
    for (int i = 0; i < ENABLED_CHANNEL_READER_WRITER_0_CSR_NUM; i++) {
        csrw_ss(ENABLED_CHANNEL_READER_WRITER_0 + i, channel_en_C[i]);
    }
#endif

    // ----------------------------------D32-----------------------------------
    // ----------------------------------D32-----------------------------------
    // ----------------------------------D32-----------------------------------
    // base ptr for D32
    csrw_ss(BASE_PTR_READER_WRITER_1_LOW,
            D_addr);

    // spatial strides for D32
    for (int i = 0; i < S_STRIDE_NUM_READER_WRITER_1; i++) {
        csrw_ss(S_STRIDE_BASE_READER_WRITER_1 + i, D32slstride[i]);
    }

    // for D32, from N to M

    for (int i = 0; i < T_BOUND_NUM_READER_WRITER_1; i++) {
        csrw_ss(T_BOUND_BASE_READER_WRITER_1 + i, D32tlbound[i]);
    }

    // temporal strides for D32
    for (int i = 0; i < T_STRIDE_NUM_READER_WRITER_1; i++) {
        csrw_ss(T_STRIDE_BASE_READER_WRITER_1 + i, D32tlstride[i]);
    }

    // set the address remap index for D32
#ifdef ADDR_REMAP_INDEX_READER_WRITER_1
    csrw_ss(ADDR_REMAP_INDEX_READER_WRITER_1, set_addr_remap_index_D32);
#endif

    // set the channel enable
#ifdef ENABLED_CHANNEL_READER_WRITER_1
    for (int i = 0; i < ENABLED_CHANNEL_READER_WRITER_1_CSR_NUM; i++) {
        csrw_ss(ENABLED_CHANNEL_READER_WRITER_1 + i, channel_en_D[i]);
    }
#endif

    // ------------------------- datapath extension ----------------------------
    // ------------------------- datapath extension ----------------------------
    // ------------------------- datapath extension ----------------------------

    // set the transpose
#ifdef READER_EXTENSION_0_CSR_BASE
    uint32_t cfgA = ((transpose_A & 0x1) << 1) |  // bit 1
                    (int4_a_enable & 0x1);        // bit 0

    csrw_ss(READER_EXTENSION_0_CSR_BASE, cfgA);
    csrw_ss(READER_EXTENSION_0_CSR_BASE + 1, array_shape);
#endif

#ifdef READER_EXTENSION_1_CSR_BASE
    uint32_t cfgB = ((transpose_B & 0x1) << 1) |  // bit 1
                    (int4_b_enable & 0x1);        // bit 0

    csrw_ss(READER_EXTENSION_1_CSR_BASE, cfgB);
    csrw_ss(READER_EXTENSION_1_CSR_BASE + 1, array_shape);
#endif

#ifdef READER_WRITER_EXTENSION_1_CSR_BASE
    csrw_ss(READER_WRITER_EXTENSION_1_CSR_BASE,
            (int32tofp16_enable << 1) | quantization_enable);
    csrw_ss(READER_WRITER_EXTENSION_1_CSR_BASE + 1, input_zp_i);
    csrw_ss(READER_WRITER_EXTENSION_1_CSR_BASE + 2, multiplier_i);
    csrw_ss(READER_WRITER_EXTENSION_1_CSR_BASE + 3, output_zp_i);
    csrw_ss(READER_WRITER_EXTENSION_1_CSR_BASE + 4, shift_i);
    // Select the extra-loop policy by array shape; loop factors are defined in
    // the scala extension params (kept in sync with snax main).
    // In the current array shape implementation, no need to fold extra loop from input,
    // use the default inputwidth/outputwidth is enough
    csrw_ss(READER_WRITER_EXTENSION_1_CSR_BASE + 5, 0);
    csrw_ss(READER_WRITER_EXTENSION_1_CSR_BASE + 6, 0);
#endif

}

void set_minimal_streamer_cfg(uint32_t A_addr, uint32_t B_addr, uint32_t C_addr,
                              uint32_t D_addr) {
    // base ptr for A
    csrw_ss(BASE_PTR_READER_0_LOW, A_addr);
    // base ptr for B
    csrw_ss(BASE_PTR_READER_1_LOW, B_addr);
    // base ptr for C
    csrw_ss(BASE_PTR_READER_WRITER_0_LOW, C_addr);
    // base ptr for D32
    csrw_ss(BASE_PTR_READER_WRITER_1_LOW, D_addr);
}

void start_streamer() { csrw_ss(STREAMER_START_CSR, 1); }
void start_versacore() { csrw_ss(VERSACORE_START_CSR, 1); }

void start_versacore_and_streamer() {
    start_streamer();
    start_versacore();
}

// Set GEMM configuration CSR
void set_versacore_csr(uint32_t take_in_new_c,
                       uint32_t a_b_input_times_one_output,
                       uint32_t output_times, uint32_t subtractions,
                       uint32_t array_shape, uint32_t data_type) {

    csrw_ss(OVERWRITE_ACCUM, take_in_new_c);
    csrw_ss(ACCUM_BOUND, a_b_input_times_one_output);
    csrw_ss(OUTPUT_BOUND, output_times);

    // set subtraction a and b
    csrw_ss(SUBTRACTIONS, subtractions);

    // set array shape
    csrw_ss(ARRAY_SHAPE_CFG, array_shape);
    // set data type
    csrw_ss(DATA_TYPE_CFG, data_type);
}

// Stall until Streamer and VERSACORE accelerator finish
void wait_versacore_and_streamer() {
    csrw_ss(STREAMER_START_CSR, 0);
    csrw_ss(STREAMER_START_CSR, 0);
    csrw_ss(VERSACORE_START_CSR, 0);
    while (csrr_ss(VERSACORE_BUSY)) {
        // Bingo watchdog heartbeat: keep the busy core alive during long GEMM tiles.
        bingo_hw_manager_heartbeat(1);
    }
    while (csrr_ss(STREAMER_BUSY_CSR)) {
        bingo_hw_manager_heartbeat(1);
    }
}

// Stall until the VERSACORE accelerator finishes (streamer not polled).
// Ported from upstream snax-versacore-to-lib.c `wait_versacore()`.
void wait_versacore() {
    csrw_ss(VERSACORE_START_CSR, 0);
    csrw_ss(VERSACORE_START_CSR, 0);
    while (csrr_ss(VERSACORE_BUSY)) {
    }
}

// Read performance counter of the Streamer, a read-only CSR
uint32_t read_versacore_streamer_perf_counter() {
    uint32_t perf_counter = csrr_ss(STREAMER_PERFORMANCE_COUNTER_CSR);
    return perf_counter;
}

// Read performance counter of VERSACORE, a read-only CSR
uint32_t read_versacore_perf_counter() {
    uint32_t perf_counter = csrr_ss(VERSACORE_PERFORMANCE_COUNTER);
    return perf_counter;
}

uint32_t check_versacore_result_D32(int8_t* output, int8_t* output_golden,
                                    int32_t data_length,
                                    bool banked_data_layout) {
    uint32_t err = 0;

    if (banked_data_layout) {
        for (int i = 0; i < data_length / 16; i += 1) {
            for (int j = 0; j < 16; j++) {
                if (*(output + i * (256 / 4) + j) !=
                    output_golden[i * 16 + j]) {
                    err++;
                }
            }
        }
    } else {
        for (int i = 0; i < data_length; i++) {
            if (output[i] != output_golden[i]) {
                err++;
                printf("Unequals. output[%d] = %d, output_golden[%d] = %d\n", i,
                       output[i], i, output_golden[i]);
            }
        }
    }

    return err;
}
