// Seed: 262365306
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output id_4,
    output id_5
);
  logic id_6;
  logic id_7 = 1;
  assign id_0 = 1 ? id_6 : id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output id_11;
  input id_10;
  input id_9;
  output id_8;
  input id_7;
  input id_6;
  output id_5;
  inout id_4;
  output id_3;
  input id_2;
  input id_1;
  type_12(
      1, id_3, 1 == 1
  );
  assign id_0 = id_6;
  assign id_3 = ~id_10;
endmodule
