<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>libopencm3: Timers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>libopencm3</span></a></li>
      <li><a href="pages.html"><span>General&#160;Information</span></a></li>
      <li><a href="../../html/index.html"><span>Back&#160;to&#160;Top</span></a></li>
      <li><a href="../../cm3/html/modules.html"><span>CM3&#160;Core</span></a></li>
      <li><a href="../../usb/html/modules.html"><span>Generic&#160;USB</span></a></li>
      <li><a href="../../stm32f0/html/modules.html"><span>STM32F0</span></a></li>
      <li><a href="../../stm32f1/html/modules.html"><span>STM32F1</span></a></li>
      <li><a href="modules.html"><span>STM32F2</span></a></li>
      <li><a href="../../stm32f3/html/modules.html"><span>STM32F3</span></a></li>
      <li><a href="../../stm32f4/html/modules.html"><span>STM32F4</span></a></li>
      <li><a href="../../stm32l0/html/modules.html"><span>STM32L0</span></a></li>
      <li><a href="../../stm32l1/html/modules.html"><span>STM32L1</span></a></li>
      <li><a href="../../lm3s/html/modules.html"><span>LM3S</span></a></li>
      <li><a href="../../lm4f/html/modules.html"><span>LM4F</span></a></li>
      <li><a href="../../lpc13xx/html/modules.html"><span>LPC13</span></a></li>
      <li><a href="../../lpc17xx/html/modules.html"><span>LPC17</span></a></li>
      <li><a href="../../lpc43xx/html/modules.html"><span>LPC43</span></a></li>
      <li><a href="../../efm32g/html/modules.html"><span>EFM32&#160;Gecko</span></a></li>
      <li><a href="../../efm32gg/html/modules.html"><span>EFM32&#160;Giant&#160;Gecko</span></a></li>
      <li><a href="../../efm32lg/html/modules.html"><span>EFM32&#160;Leopard&#160;Gecko</span></a></li>
      <li><a href="../../efm32tg/html/modules.html"><span>EFM32&#160;Tiny&#160;Gecko</span></a></li>
      <li><a href="../../sam3a/html/modules.html"><span>SAM3A</span></a></li>
      <li><a href="../../sam3n/html/modules.html"><span>SAM3N</span></a></li>
      <li><a href="../../sam3s/html/modules.html"><span>SAM3S</span></a></li>
      <li><a href="../../sam3u/html/modules.html"><span>SAM3U</span></a></li>
      <li><a href="../../sam3x/html/modules.html"><span>SAM3X</span></a></li>
      <li><a href="../../vf6xx/html/modules.html"><span>VF6XX</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__timer__file.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Timers<div class="ingroups"><a class="el" href="group__STM32F2xx.html">STM32F2xx</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><b>libopencm3 STM32F2xx Timers</b>  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for Timers:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__timer__file.png" border="0" alt="" usemap="#group____timer____file"/>
<map name="group____timer____file" id="group____timer____file">
<area shape="rect" id="node1" href="group__STM32F2xx.html" title="Libraries for ST Microelectronics STM32F2xx series. " alt="" coords="5,5,99,32"/></map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga711ae4623ab95c5cad3d35fd10cb2859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga711ae4623ab95c5cad3d35fd10cb2859">ADVANCED_TIMERS</a>&#160;&#160;&#160;(defined(<a class="el" href="memorymap_8h.html#af8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a>) || defined(<a class="el" href="memorymap_8h.html#a5b72f698b7a048a6f9fcfe2efe5bc1db">TIM8_BASE</a>))</td></tr>
<tr class="separator:ga711ae4623ab95c5cad3d35fd10cb2859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93610472688804fb0690d3934a356ba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga93610472688804fb0690d3934a356ba1">TIMER_IS_ADVANCED</a>(periph)&#160;&#160;&#160;(periph == <a class="el" href="group__tim__reg__base.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>)</td></tr>
<tr class="separator:ga93610472688804fb0690d3934a356ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga90cade2e35c32d50534a531903e642be"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga90cade2e35c32d50534a531903e642be">timer_reset</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:ga90cade2e35c32d50534a531903e642be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset a Timer.  <a href="#ga90cade2e35c32d50534a531903e642be">More...</a><br /></td></tr>
<tr class="separator:ga90cade2e35c32d50534a531903e642be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe7ccf1e2f9d2d8be692b58ad4e5b304"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gabe7ccf1e2f9d2d8be692b58ad4e5b304">timer_enable_irq</a> (uint32_t timer_peripheral, uint32_t irq)</td></tr>
<tr class="memdesc:gabe7ccf1e2f9d2d8be692b58ad4e5b304"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Interrupts for a Timer.  <a href="#gabe7ccf1e2f9d2d8be692b58ad4e5b304">More...</a><br /></td></tr>
<tr class="separator:gabe7ccf1e2f9d2d8be692b58ad4e5b304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf653149dc5374ff126d7ab8b63ea6d37"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gaf653149dc5374ff126d7ab8b63ea6d37">timer_disable_irq</a> (uint32_t timer_peripheral, uint32_t irq)</td></tr>
<tr class="memdesc:gaf653149dc5374ff126d7ab8b63ea6d37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Interrupts for a Timer.  <a href="#gaf653149dc5374ff126d7ab8b63ea6d37">More...</a><br /></td></tr>
<tr class="separator:gaf653149dc5374ff126d7ab8b63ea6d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ac041bc0363fbb857b2c783e675fc69"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga5ac041bc0363fbb857b2c783e675fc69">timer_interrupt_source</a> (uint32_t timer_peripheral, uint32_t flag)</td></tr>
<tr class="memdesc:ga5ac041bc0363fbb857b2c783e675fc69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Interrupt Source.  <a href="#ga5ac041bc0363fbb857b2c783e675fc69">More...</a><br /></td></tr>
<tr class="separator:ga5ac041bc0363fbb857b2c783e675fc69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3515ea09b71ac6aad4df293e4d15c540"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga3515ea09b71ac6aad4df293e4d15c540">timer_get_flag</a> (uint32_t timer_peripheral, uint32_t flag)</td></tr>
<tr class="memdesc:ga3515ea09b71ac6aad4df293e4d15c540"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a Status Flag.  <a href="#ga3515ea09b71ac6aad4df293e4d15c540">More...</a><br /></td></tr>
<tr class="separator:ga3515ea09b71ac6aad4df293e4d15c540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3686ed077ae1d79bf34050cb23ee373"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gaf3686ed077ae1d79bf34050cb23ee373">timer_clear_flag</a> (uint32_t timer_peripheral, uint32_t flag)</td></tr>
<tr class="memdesc:gaf3686ed077ae1d79bf34050cb23ee373"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear a Status Flag.  <a href="#gaf3686ed077ae1d79bf34050cb23ee373">More...</a><br /></td></tr>
<tr class="separator:gaf3686ed077ae1d79bf34050cb23ee373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d24e3347572755cc1d95a3ed6307aa8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga3d24e3347572755cc1d95a3ed6307aa8">timer_set_mode</a> (uint32_t timer_peripheral, uint32_t clock_div, uint32_t alignment, uint32_t direction)</td></tr>
<tr class="memdesc:ga3d24e3347572755cc1d95a3ed6307aa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Timer Mode.  <a href="#ga3d24e3347572755cc1d95a3ed6307aa8">More...</a><br /></td></tr>
<tr class="separator:ga3d24e3347572755cc1d95a3ed6307aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7ee4b3730e8989df3b7366ded65ad07"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gaf7ee4b3730e8989df3b7366ded65ad07">timer_set_clock_division</a> (uint32_t timer_peripheral, uint32_t clock_div)</td></tr>
<tr class="memdesc:gaf7ee4b3730e8989df3b7366ded65ad07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Input Filter and Dead-time Clock Divider Ratio.  <a href="#gaf7ee4b3730e8989df3b7366ded65ad07">More...</a><br /></td></tr>
<tr class="separator:gaf7ee4b3730e8989df3b7366ded65ad07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1311e6fc4fcd830db8cacc6f1cab99c3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga1311e6fc4fcd830db8cacc6f1cab99c3">timer_enable_preload</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:ga1311e6fc4fcd830db8cacc6f1cab99c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Auto-Reload Buffering.  <a href="#ga1311e6fc4fcd830db8cacc6f1cab99c3">More...</a><br /></td></tr>
<tr class="separator:ga1311e6fc4fcd830db8cacc6f1cab99c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45cb21df9ad54411ad2cde8eb29f1a9f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga45cb21df9ad54411ad2cde8eb29f1a9f">timer_disable_preload</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:ga45cb21df9ad54411ad2cde8eb29f1a9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Auto-Reload Buffering.  <a href="#ga45cb21df9ad54411ad2cde8eb29f1a9f">More...</a><br /></td></tr>
<tr class="separator:ga45cb21df9ad54411ad2cde8eb29f1a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bda1a80f9b7474a2faea5d8cc8ae9fd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga6bda1a80f9b7474a2faea5d8cc8ae9fd">timer_set_alignment</a> (uint32_t timer_peripheral, uint32_t alignment)</td></tr>
<tr class="memdesc:ga6bda1a80f9b7474a2faea5d8cc8ae9fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify the counter alignment mode.  <a href="#ga6bda1a80f9b7474a2faea5d8cc8ae9fd">More...</a><br /></td></tr>
<tr class="separator:ga6bda1a80f9b7474a2faea5d8cc8ae9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60be2f7fedf3ac0b234eb721a74ec17"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gac60be2f7fedf3ac0b234eb721a74ec17">timer_direction_up</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:gac60be2f7fedf3ac0b234eb721a74ec17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Timer to Count Up.  <a href="#gac60be2f7fedf3ac0b234eb721a74ec17">More...</a><br /></td></tr>
<tr class="separator:gac60be2f7fedf3ac0b234eb721a74ec17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a7db17cdc0078e5f1a4a7f6f72d3e6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gaa9a7db17cdc0078e5f1a4a7f6f72d3e6">timer_direction_down</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:gaa9a7db17cdc0078e5f1a4a7f6f72d3e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Timer to Count Down.  <a href="#gaa9a7db17cdc0078e5f1a4a7f6f72d3e6">More...</a><br /></td></tr>
<tr class="separator:gaa9a7db17cdc0078e5f1a4a7f6f72d3e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1697ca3e864a9cfd07ce47bef8313525"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga1697ca3e864a9cfd07ce47bef8313525">timer_one_shot_mode</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:ga1697ca3e864a9cfd07ce47bef8313525"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the Timer for One Cycle and Stop.  <a href="#ga1697ca3e864a9cfd07ce47bef8313525">More...</a><br /></td></tr>
<tr class="separator:ga1697ca3e864a9cfd07ce47bef8313525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0055340e46362635c32a117c6b2bbe2e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga0055340e46362635c32a117c6b2bbe2e">timer_continuous_mode</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:ga0055340e46362635c32a117c6b2bbe2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the Timer to Run Continuously.  <a href="#ga0055340e46362635c32a117c6b2bbe2e">More...</a><br /></td></tr>
<tr class="separator:ga0055340e46362635c32a117c6b2bbe2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba4fbba9e50b02eac3c909e09d7cdb00"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gaba4fbba9e50b02eac3c909e09d7cdb00">timer_update_on_any</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:gaba4fbba9e50b02eac3c909e09d7cdb00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Timer to Generate Update IRQ or DMA on any Event.  <a href="#gaba4fbba9e50b02eac3c909e09d7cdb00">More...</a><br /></td></tr>
<tr class="separator:gaba4fbba9e50b02eac3c909e09d7cdb00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga279cd24b158ccd2e2209c88d9853d09d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga279cd24b158ccd2e2209c88d9853d09d">timer_update_on_overflow</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:ga279cd24b158ccd2e2209c88d9853d09d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Timer to Generate Update IRQ or DMA only from Under/Overflow Events.  <a href="#ga279cd24b158ccd2e2209c88d9853d09d">More...</a><br /></td></tr>
<tr class="separator:ga279cd24b158ccd2e2209c88d9853d09d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b865bbaba61578793c252cce77e177"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga83b865bbaba61578793c252cce77e177">timer_enable_update_event</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:ga83b865bbaba61578793c252cce77e177"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Timer Update Events.  <a href="#ga83b865bbaba61578793c252cce77e177">More...</a><br /></td></tr>
<tr class="separator:ga83b865bbaba61578793c252cce77e177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd3de4978e884feb8a7ab8d190d9b08b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gacd3de4978e884feb8a7ab8d190d9b08b">timer_disable_update_event</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:gacd3de4978e884feb8a7ab8d190d9b08b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Timer Update Events.  <a href="#gacd3de4978e884feb8a7ab8d190d9b08b">More...</a><br /></td></tr>
<tr class="separator:gacd3de4978e884feb8a7ab8d190d9b08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2e8fb94b1988df5239852f2b3301d6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga8d2e8fb94b1988df5239852f2b3301d6">timer_enable_counter</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:ga8d2e8fb94b1988df5239852f2b3301d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the timer to start counting.  <a href="#ga8d2e8fb94b1988df5239852f2b3301d6">More...</a><br /></td></tr>
<tr class="separator:ga8d2e8fb94b1988df5239852f2b3301d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48290e3b69592031f0d29066fafc780e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga48290e3b69592031f0d29066fafc780e">timer_disable_counter</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:ga48290e3b69592031f0d29066fafc780e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop the timer from counting.  <a href="#ga48290e3b69592031f0d29066fafc780e">More...</a><br /></td></tr>
<tr class="separator:ga48290e3b69592031f0d29066fafc780e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74493385947c60267324ad52658aeaae"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga74493385947c60267324ad52658aeaae">timer_set_output_idle_state</a> (uint32_t timer_peripheral, uint32_t outputs)</td></tr>
<tr class="memdesc:ga74493385947c60267324ad52658aeaae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Timer Output Idle States High.  <a href="#ga74493385947c60267324ad52658aeaae">More...</a><br /></td></tr>
<tr class="separator:ga74493385947c60267324ad52658aeaae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1588d783af458b13957c92d0a61ebc48"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga1588d783af458b13957c92d0a61ebc48">timer_reset_output_idle_state</a> (uint32_t timer_peripheral, uint32_t outputs)</td></tr>
<tr class="memdesc:ga1588d783af458b13957c92d0a61ebc48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Timer Output Idle States Low.  <a href="#ga1588d783af458b13957c92d0a61ebc48">More...</a><br /></td></tr>
<tr class="separator:ga1588d783af458b13957c92d0a61ebc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacddad82e5abc73bdbcf87514c935b9cc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gacddad82e5abc73bdbcf87514c935b9cc">timer_set_ti1_ch123_xor</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:gacddad82e5abc73bdbcf87514c935b9cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Timer 1 Input to XOR of Three Channels.  <a href="#gacddad82e5abc73bdbcf87514c935b9cc">More...</a><br /></td></tr>
<tr class="separator:gacddad82e5abc73bdbcf87514c935b9cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e943f5e6af679422c7eb45a53c1f926"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga9e943f5e6af679422c7eb45a53c1f926">timer_set_ti1_ch1</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:ga9e943f5e6af679422c7eb45a53c1f926"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Timer 1 Input to Channel 1.  <a href="#ga9e943f5e6af679422c7eb45a53c1f926">More...</a><br /></td></tr>
<tr class="separator:ga9e943f5e6af679422c7eb45a53c1f926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17f2e416e48d857ad6ff2dd6b4651b65"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga17f2e416e48d857ad6ff2dd6b4651b65">timer_set_master_mode</a> (uint32_t timer_peripheral, uint32_t mode)</td></tr>
<tr class="memdesc:ga17f2e416e48d857ad6ff2dd6b4651b65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Master Mode.  <a href="#ga17f2e416e48d857ad6ff2dd6b4651b65">More...</a><br /></td></tr>
<tr class="separator:ga17f2e416e48d857ad6ff2dd6b4651b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga222af772ac588e4cce08b4d4c30aade6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga222af772ac588e4cce08b4d4c30aade6">timer_set_dma_on_compare_event</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:ga222af772ac588e4cce08b4d4c30aade6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Timer DMA Requests on Capture/Compare Events.  <a href="#ga222af772ac588e4cce08b4d4c30aade6">More...</a><br /></td></tr>
<tr class="separator:ga222af772ac588e4cce08b4d4c30aade6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c7e3f0358e1747ce7802ccf0ab0519"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga77c7e3f0358e1747ce7802ccf0ab0519">timer_set_dma_on_update_event</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:ga77c7e3f0358e1747ce7802ccf0ab0519"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Timer DMA Requests on Update Events.  <a href="#ga77c7e3f0358e1747ce7802ccf0ab0519">More...</a><br /></td></tr>
<tr class="separator:ga77c7e3f0358e1747ce7802ccf0ab0519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36de90953e6ad0da84ddc353ea451fb8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga36de90953e6ad0da84ddc353ea451fb8">timer_enable_compare_control_update_on_trigger</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:ga36de90953e6ad0da84ddc353ea451fb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Timer Capture/Compare Control Update with Trigger.  <a href="#ga36de90953e6ad0da84ddc353ea451fb8">More...</a><br /></td></tr>
<tr class="separator:ga36de90953e6ad0da84ddc353ea451fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9c3942a9b647d8e92b07275e9dd2c58"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gaa9c3942a9b647d8e92b07275e9dd2c58">timer_disable_compare_control_update_on_trigger</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:gaa9c3942a9b647d8e92b07275e9dd2c58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Timer Capture/Compare Control Update with Trigger.  <a href="#gaa9c3942a9b647d8e92b07275e9dd2c58">More...</a><br /></td></tr>
<tr class="separator:gaa9c3942a9b647d8e92b07275e9dd2c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88dabeaade4785e8711b682cbecc68b3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga88dabeaade4785e8711b682cbecc68b3">timer_enable_preload_complementry_enable_bits</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:ga88dabeaade4785e8711b682cbecc68b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Timer Capture/Compare Control Preload.  <a href="#ga88dabeaade4785e8711b682cbecc68b3">More...</a><br /></td></tr>
<tr class="separator:ga88dabeaade4785e8711b682cbecc68b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d84b1bb9bd6496a09fa2914a3665797"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga1d84b1bb9bd6496a09fa2914a3665797">timer_disable_preload_complementry_enable_bits</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:ga1d84b1bb9bd6496a09fa2914a3665797"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Timer Capture/Compare Control Preload.  <a href="#ga1d84b1bb9bd6496a09fa2914a3665797">More...</a><br /></td></tr>
<tr class="separator:ga1d84b1bb9bd6496a09fa2914a3665797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e2ff5caa76f1baac62985affa04908"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga45e2ff5caa76f1baac62985affa04908">timer_set_prescaler</a> (uint32_t timer_peripheral, uint32_t value)</td></tr>
<tr class="memdesc:ga45e2ff5caa76f1baac62985affa04908"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Value for the Timer Prescaler.  <a href="#ga45e2ff5caa76f1baac62985affa04908">More...</a><br /></td></tr>
<tr class="separator:ga45e2ff5caa76f1baac62985affa04908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeeee34f61f1b5494c96a777502d40bb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gaeeeee34f61f1b5494c96a777502d40bb">timer_set_repetition_counter</a> (uint32_t timer_peripheral, uint32_t value)</td></tr>
<tr class="memdesc:gaeeeee34f61f1b5494c96a777502d40bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Value for the Timer Repetition Counter.  <a href="#gaeeeee34f61f1b5494c96a777502d40bb">More...</a><br /></td></tr>
<tr class="separator:gaeeeee34f61f1b5494c96a777502d40bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea0fda57594cc30e644de916dff31b98"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gaea0fda57594cc30e644de916dff31b98">timer_set_period</a> (uint32_t timer_peripheral, uint32_t period)</td></tr>
<tr class="memdesc:gaea0fda57594cc30e644de916dff31b98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Set Period.  <a href="#gaea0fda57594cc30e644de916dff31b98">More...</a><br /></td></tr>
<tr class="separator:gaea0fda57594cc30e644de916dff31b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c1e08343758db3ed4bceaadceb4360c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga4c1e08343758db3ed4bceaadceb4360c">timer_enable_oc_clear</a> (uint32_t timer_peripheral, enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a> oc_id)</td></tr>
<tr class="memdesc:ga4c1e08343758db3ed4bceaadceb4360c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Enable the Output Compare Clear Function.  <a href="#ga4c1e08343758db3ed4bceaadceb4360c">More...</a><br /></td></tr>
<tr class="separator:ga4c1e08343758db3ed4bceaadceb4360c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga413d13a8ed5f52729ae847b5d51731bd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga413d13a8ed5f52729ae847b5d51731bd">timer_disable_oc_clear</a> (uint32_t timer_peripheral, enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a> oc_id)</td></tr>
<tr class="memdesc:ga413d13a8ed5f52729ae847b5d51731bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Disable the Output Compare Clear Function.  <a href="#ga413d13a8ed5f52729ae847b5d51731bd">More...</a><br /></td></tr>
<tr class="separator:ga413d13a8ed5f52729ae847b5d51731bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23ff68b1e45d180ad74eb04d660e8088"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga23ff68b1e45d180ad74eb04d660e8088">timer_set_oc_fast_mode</a> (uint32_t timer_peripheral, enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a> oc_id)</td></tr>
<tr class="memdesc:ga23ff68b1e45d180ad74eb04d660e8088"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Enable the Output Compare Fast Mode.  <a href="#ga23ff68b1e45d180ad74eb04d660e8088">More...</a><br /></td></tr>
<tr class="separator:ga23ff68b1e45d180ad74eb04d660e8088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga097426b09f737df077536d59f0e8b499"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga097426b09f737df077536d59f0e8b499">timer_set_oc_slow_mode</a> (uint32_t timer_peripheral, enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a> oc_id)</td></tr>
<tr class="memdesc:ga097426b09f737df077536d59f0e8b499"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Enable the Output Compare Slow Mode.  <a href="#ga097426b09f737df077536d59f0e8b499">More...</a><br /></td></tr>
<tr class="separator:ga097426b09f737df077536d59f0e8b499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga518f01cdb7d391eb7e884d49defcc0a1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga518f01cdb7d391eb7e884d49defcc0a1">timer_set_oc_mode</a> (uint32_t timer_peripheral, enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a> oc_id, enum <a class="el" href="group__timer__defines.html#ga9c6be6e4ccd5dcb325f1ebe499ca5216">tim_oc_mode</a> oc_mode)</td></tr>
<tr class="memdesc:ga518f01cdb7d391eb7e884d49defcc0a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Set Output Compare Mode.  <a href="#ga518f01cdb7d391eb7e884d49defcc0a1">More...</a><br /></td></tr>
<tr class="separator:ga518f01cdb7d391eb7e884d49defcc0a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71f1515c2ab3f2ccc74077337ded51ec"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga71f1515c2ab3f2ccc74077337ded51ec">timer_enable_oc_preload</a> (uint32_t timer_peripheral, enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a> oc_id)</td></tr>
<tr class="memdesc:ga71f1515c2ab3f2ccc74077337ded51ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Enable the Output Compare Preload Register.  <a href="#ga71f1515c2ab3f2ccc74077337ded51ec">More...</a><br /></td></tr>
<tr class="separator:ga71f1515c2ab3f2ccc74077337ded51ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89f1b35bc6616d12999b59559f5317c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gaa89f1b35bc6616d12999b59559f5317c">timer_disable_oc_preload</a> (uint32_t timer_peripheral, enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a> oc_id)</td></tr>
<tr class="memdesc:gaa89f1b35bc6616d12999b59559f5317c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Disable the Output Compare Preload Register.  <a href="#gaa89f1b35bc6616d12999b59559f5317c">More...</a><br /></td></tr>
<tr class="separator:gaa89f1b35bc6616d12999b59559f5317c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c3b4a7253fe8b383695a995bc772719"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga3c3b4a7253fe8b383695a995bc772719">timer_set_oc_polarity_high</a> (uint32_t timer_peripheral, enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a> oc_id)</td></tr>
<tr class="memdesc:ga3c3b4a7253fe8b383695a995bc772719"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Set the Output Polarity High.  <a href="#ga3c3b4a7253fe8b383695a995bc772719">More...</a><br /></td></tr>
<tr class="separator:ga3c3b4a7253fe8b383695a995bc772719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb746de22bafa181826f3911f9be5023"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gadb746de22bafa181826f3911f9be5023">timer_set_oc_polarity_low</a> (uint32_t timer_peripheral, enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a> oc_id)</td></tr>
<tr class="memdesc:gadb746de22bafa181826f3911f9be5023"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Set the Output Polarity Low.  <a href="#gadb746de22bafa181826f3911f9be5023">More...</a><br /></td></tr>
<tr class="separator:gadb746de22bafa181826f3911f9be5023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca2dbcb8b8f3fd059c5a9342a3a9728a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gaca2dbcb8b8f3fd059c5a9342a3a9728a">timer_enable_oc_output</a> (uint32_t timer_peripheral, enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a> oc_id)</td></tr>
<tr class="memdesc:gaca2dbcb8b8f3fd059c5a9342a3a9728a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Enable the Output Compare.  <a href="#gaca2dbcb8b8f3fd059c5a9342a3a9728a">More...</a><br /></td></tr>
<tr class="separator:gaca2dbcb8b8f3fd059c5a9342a3a9728a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga988310ebc85afe99caaa00d18e23805a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga988310ebc85afe99caaa00d18e23805a">timer_disable_oc_output</a> (uint32_t timer_peripheral, enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a> oc_id)</td></tr>
<tr class="memdesc:ga988310ebc85afe99caaa00d18e23805a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Disable the Output Compare.  <a href="#ga988310ebc85afe99caaa00d18e23805a">More...</a><br /></td></tr>
<tr class="separator:ga988310ebc85afe99caaa00d18e23805a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d2d7f0f8ac9940c7ed90718b6b0d71"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gaa6d2d7f0f8ac9940c7ed90718b6b0d71">timer_set_oc_idle_state_set</a> (uint32_t timer_peripheral, enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a> oc_id)</td></tr>
<tr class="memdesc:gaa6d2d7f0f8ac9940c7ed90718b6b0d71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer set Output Compare Idle State High.  <a href="#gaa6d2d7f0f8ac9940c7ed90718b6b0d71">More...</a><br /></td></tr>
<tr class="separator:gaa6d2d7f0f8ac9940c7ed90718b6b0d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga547d7a817bc3588bbe5b5a80967a42e7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga547d7a817bc3588bbe5b5a80967a42e7">timer_set_oc_idle_state_unset</a> (uint32_t timer_peripheral, enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a> oc_id)</td></tr>
<tr class="memdesc:ga547d7a817bc3588bbe5b5a80967a42e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Set Output Compare Idle State Low.  <a href="#ga547d7a817bc3588bbe5b5a80967a42e7">More...</a><br /></td></tr>
<tr class="separator:ga547d7a817bc3588bbe5b5a80967a42e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad25fd7a45af7d78d27473421897a28e0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gad25fd7a45af7d78d27473421897a28e0">timer_set_oc_value</a> (uint32_t timer_peripheral, enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a> oc_id, uint32_t value)</td></tr>
<tr class="memdesc:gad25fd7a45af7d78d27473421897a28e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Set Output Compare Value.  <a href="#gad25fd7a45af7d78d27473421897a28e0">More...</a><br /></td></tr>
<tr class="separator:gad25fd7a45af7d78d27473421897a28e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85d21c50ab47956f23b1413531509e6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gac85d21c50ab47956f23b1413531509e6">timer_enable_break_main_output</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:gac85d21c50ab47956f23b1413531509e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Output in Break.  <a href="#gac85d21c50ab47956f23b1413531509e6">More...</a><br /></td></tr>
<tr class="separator:gac85d21c50ab47956f23b1413531509e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38de2ddba2d0da279f17e976f92ba43a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga38de2ddba2d0da279f17e976f92ba43a">timer_disable_break_main_output</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:ga38de2ddba2d0da279f17e976f92ba43a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Output in Break.  <a href="#ga38de2ddba2d0da279f17e976f92ba43a">More...</a><br /></td></tr>
<tr class="separator:ga38de2ddba2d0da279f17e976f92ba43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0fa6733dce1b400df606f9d46ed171a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gac0fa6733dce1b400df606f9d46ed171a">timer_enable_break_automatic_output</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:gac0fa6733dce1b400df606f9d46ed171a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Automatic Output in Break.  <a href="#gac0fa6733dce1b400df606f9d46ed171a">More...</a><br /></td></tr>
<tr class="separator:gac0fa6733dce1b400df606f9d46ed171a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc5affbaaa9aced0f28cf3b7b385b67d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gadc5affbaaa9aced0f28cf3b7b385b67d">timer_disable_break_automatic_output</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:gadc5affbaaa9aced0f28cf3b7b385b67d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Automatic Output in Break.  <a href="#gadc5affbaaa9aced0f28cf3b7b385b67d">More...</a><br /></td></tr>
<tr class="separator:gadc5affbaaa9aced0f28cf3b7b385b67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ceb747a6c4de3b6f8f687fc208b2e81"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga4ceb747a6c4de3b6f8f687fc208b2e81">timer_set_break_polarity_high</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:ga4ceb747a6c4de3b6f8f687fc208b2e81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activate Break when Input High.  <a href="#ga4ceb747a6c4de3b6f8f687fc208b2e81">More...</a><br /></td></tr>
<tr class="separator:ga4ceb747a6c4de3b6f8f687fc208b2e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade854ae04e5ac57770cb0249b6533f10"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gade854ae04e5ac57770cb0249b6533f10">timer_set_break_polarity_low</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:gade854ae04e5ac57770cb0249b6533f10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activate Break when Input Low.  <a href="#gade854ae04e5ac57770cb0249b6533f10">More...</a><br /></td></tr>
<tr class="separator:gade854ae04e5ac57770cb0249b6533f10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a3a36222ab1f686e4da5a8355056097"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga3a3a36222ab1f686e4da5a8355056097">timer_enable_break</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:ga3a3a36222ab1f686e4da5a8355056097"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Break.  <a href="#ga3a3a36222ab1f686e4da5a8355056097">More...</a><br /></td></tr>
<tr class="separator:ga3a3a36222ab1f686e4da5a8355056097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb206669c5e556ccbcccb4205ed872a3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gabb206669c5e556ccbcccb4205ed872a3">timer_disable_break</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:gabb206669c5e556ccbcccb4205ed872a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Break.  <a href="#gabb206669c5e556ccbcccb4205ed872a3">More...</a><br /></td></tr>
<tr class="separator:gabb206669c5e556ccbcccb4205ed872a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac450e52a726bc05532369ff445839a6c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gac450e52a726bc05532369ff445839a6c">timer_set_enabled_off_state_in_run_mode</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:gac450e52a726bc05532369ff445839a6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Off-State in Run Mode.  <a href="#gac450e52a726bc05532369ff445839a6c">More...</a><br /></td></tr>
<tr class="separator:gac450e52a726bc05532369ff445839a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac912b678e1b5142001e3f69eaaae74bc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gac912b678e1b5142001e3f69eaaae74bc">timer_set_disabled_off_state_in_run_mode</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:gac912b678e1b5142001e3f69eaaae74bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Off-State in Run Mode.  <a href="#gac912b678e1b5142001e3f69eaaae74bc">More...</a><br /></td></tr>
<tr class="separator:gac912b678e1b5142001e3f69eaaae74bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7afd7dae739404fa2bb305feb7a4d95e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga7afd7dae739404fa2bb305feb7a4d95e">timer_set_enabled_off_state_in_idle_mode</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:ga7afd7dae739404fa2bb305feb7a4d95e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Off-State in Idle Mode.  <a href="#ga7afd7dae739404fa2bb305feb7a4d95e">More...</a><br /></td></tr>
<tr class="separator:ga7afd7dae739404fa2bb305feb7a4d95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3177151403d6d7af037a41739d82fbac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga3177151403d6d7af037a41739d82fbac">timer_set_disabled_off_state_in_idle_mode</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:ga3177151403d6d7af037a41739d82fbac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Off-State in Idle Mode.  <a href="#ga3177151403d6d7af037a41739d82fbac">More...</a><br /></td></tr>
<tr class="separator:ga3177151403d6d7af037a41739d82fbac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42351ef19afe18243e5b2337ad14f2ca"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga42351ef19afe18243e5b2337ad14f2ca">timer_set_break_lock</a> (uint32_t timer_peripheral, uint32_t lock)</td></tr>
<tr class="memdesc:ga42351ef19afe18243e5b2337ad14f2ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Lock Bits.  <a href="#ga42351ef19afe18243e5b2337ad14f2ca">More...</a><br /></td></tr>
<tr class="separator:ga42351ef19afe18243e5b2337ad14f2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga635cae0b5d26ee04a7d0f04ee647c5be"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga635cae0b5d26ee04a7d0f04ee647c5be">timer_set_deadtime</a> (uint32_t timer_peripheral, uint32_t deadtime)</td></tr>
<tr class="memdesc:ga635cae0b5d26ee04a7d0f04ee647c5be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Deadtime.  <a href="#ga635cae0b5d26ee04a7d0f04ee647c5be">More...</a><br /></td></tr>
<tr class="separator:ga635cae0b5d26ee04a7d0f04ee647c5be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4eef64c8f1c7d9a3c5f187541adb697"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gae4eef64c8f1c7d9a3c5f187541adb697">timer_generate_event</a> (uint32_t timer_peripheral, uint32_t event)</td></tr>
<tr class="memdesc:gae4eef64c8f1c7d9a3c5f187541adb697"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force generate a timer event.  <a href="#gae4eef64c8f1c7d9a3c5f187541adb697">More...</a><br /></td></tr>
<tr class="separator:gae4eef64c8f1c7d9a3c5f187541adb697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d6fd0793f48922743ae64d04671f6b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gae2d6fd0793f48922743ae64d04671f6b">timer_get_counter</a> (uint32_t timer_peripheral)</td></tr>
<tr class="memdesc:gae2d6fd0793f48922743ae64d04671f6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Counter.  <a href="#gae2d6fd0793f48922743ae64d04671f6b">More...</a><br /></td></tr>
<tr class="separator:gae2d6fd0793f48922743ae64d04671f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7057701df512bf79f039da9d6379a895"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga7057701df512bf79f039da9d6379a895">timer_set_counter</a> (uint32_t timer_peripheral, uint32_t count)</td></tr>
<tr class="memdesc:ga7057701df512bf79f039da9d6379a895"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Counter.  <a href="#ga7057701df512bf79f039da9d6379a895">More...</a><br /></td></tr>
<tr class="separator:ga7057701df512bf79f039da9d6379a895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93008db9bfd48c1a8f93e90aacf0bc96"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga93008db9bfd48c1a8f93e90aacf0bc96">timer_ic_set_filter</a> (uint32_t timer_peripheral, enum <a class="el" href="group__timer__defines.html#gaf76612839feedf9c605872cacb0ac5ac">tim_ic_id</a> ic, enum <a class="el" href="group__timer__defines.html#ga8a2a8722575e6301c3e059b9ec8f50c2">tim_ic_filter</a> flt)</td></tr>
<tr class="memdesc:ga93008db9bfd48c1a8f93e90aacf0bc96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Input Capture Filter Parameters.  <a href="#ga93008db9bfd48c1a8f93e90aacf0bc96">More...</a><br /></td></tr>
<tr class="separator:ga93008db9bfd48c1a8f93e90aacf0bc96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfef123f54719260da6841c6ac91958"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga8dfef123f54719260da6841c6ac91958">timer_ic_set_prescaler</a> (uint32_t timer_peripheral, enum <a class="el" href="group__timer__defines.html#gaf76612839feedf9c605872cacb0ac5ac">tim_ic_id</a> ic, enum <a class="el" href="group__timer__defines.html#ga3231b651e821b33d1adeeb21e2a7ae62">tim_ic_psc</a> psc)</td></tr>
<tr class="memdesc:ga8dfef123f54719260da6841c6ac91958"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Input Capture Prescaler.  <a href="#ga8dfef123f54719260da6841c6ac91958">More...</a><br /></td></tr>
<tr class="separator:ga8dfef123f54719260da6841c6ac91958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc5738856e9b3d8776950176b468a738"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gadc5738856e9b3d8776950176b468a738">timer_ic_set_input</a> (uint32_t timer_peripheral, enum <a class="el" href="group__timer__defines.html#gaf76612839feedf9c605872cacb0ac5ac">tim_ic_id</a> ic, enum <a class="el" href="group__timer__defines.html#gad3d3ef84edd2180d79321bac6394bb4d">tim_ic_input</a> in)</td></tr>
<tr class="memdesc:gadc5738856e9b3d8776950176b468a738"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Capture/Compare Channel Direction/Input.  <a href="#gadc5738856e9b3d8776950176b468a738">More...</a><br /></td></tr>
<tr class="separator:gadc5738856e9b3d8776950176b468a738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade3715490b612154cf66018ab53a497d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gade3715490b612154cf66018ab53a497d">timer_ic_enable</a> (uint32_t timer_peripheral, enum <a class="el" href="group__timer__defines.html#gaf76612839feedf9c605872cacb0ac5ac">tim_ic_id</a> ic)</td></tr>
<tr class="memdesc:gade3715490b612154cf66018ab53a497d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Timer Input Capture.  <a href="#gade3715490b612154cf66018ab53a497d">More...</a><br /></td></tr>
<tr class="separator:gade3715490b612154cf66018ab53a497d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569a781dbed735fc1fdb811b68769969"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga569a781dbed735fc1fdb811b68769969">timer_ic_disable</a> (uint32_t timer_peripheral, enum <a class="el" href="group__timer__defines.html#gaf76612839feedf9c605872cacb0ac5ac">tim_ic_id</a> ic)</td></tr>
<tr class="memdesc:ga569a781dbed735fc1fdb811b68769969"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Timer Input Capture.  <a href="#ga569a781dbed735fc1fdb811b68769969">More...</a><br /></td></tr>
<tr class="separator:ga569a781dbed735fc1fdb811b68769969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf51fe268bea5f97f6a6a050daa33d7b4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gaf51fe268bea5f97f6a6a050daa33d7b4">timer_slave_set_filter</a> (uint32_t timer_peripheral, enum <a class="el" href="group__timer__defines.html#ga8a2a8722575e6301c3e059b9ec8f50c2">tim_ic_filter</a> flt)</td></tr>
<tr class="memdesc:gaf51fe268bea5f97f6a6a050daa33d7b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set External Trigger Filter Parameters for Slave.  <a href="#gaf51fe268bea5f97f6a6a050daa33d7b4">More...</a><br /></td></tr>
<tr class="separator:gaf51fe268bea5f97f6a6a050daa33d7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad568a6cf1019657a3832ebc4713d5e75"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gad568a6cf1019657a3832ebc4713d5e75">timer_slave_set_prescaler</a> (uint32_t timer_peripheral, enum <a class="el" href="group__timer__defines.html#ga3231b651e821b33d1adeeb21e2a7ae62">tim_ic_psc</a> psc)</td></tr>
<tr class="memdesc:gad568a6cf1019657a3832ebc4713d5e75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set External Trigger Prescaler for Slave.  <a href="#gad568a6cf1019657a3832ebc4713d5e75">More...</a><br /></td></tr>
<tr class="separator:gad568a6cf1019657a3832ebc4713d5e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ef0099abc0d08d9c3663aac09414b4e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga6ef0099abc0d08d9c3663aac09414b4e">timer_slave_set_polarity</a> (uint32_t timer_peripheral, enum <a class="el" href="group__timer__defines.html#gaa370fe6c8fbc5d6d3b2b7e1b08d3e9be">tim_et_pol</a> pol)</td></tr>
<tr class="memdesc:ga6ef0099abc0d08d9c3663aac09414b4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set External Trigger Polarity for Slave.  <a href="#ga6ef0099abc0d08d9c3663aac09414b4e">More...</a><br /></td></tr>
<tr class="separator:ga6ef0099abc0d08d9c3663aac09414b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3195fd7db596710da384857068922626"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga3195fd7db596710da384857068922626">timer_slave_set_mode</a> (uint32_t timer_peripheral, uint8_t mode)</td></tr>
<tr class="memdesc:ga3195fd7db596710da384857068922626"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Slave Mode.  <a href="#ga3195fd7db596710da384857068922626">More...</a><br /></td></tr>
<tr class="separator:ga3195fd7db596710da384857068922626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07c712d9ab62bbcea1de4f865a077a5c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga07c712d9ab62bbcea1de4f865a077a5c">timer_slave_set_trigger</a> (uint32_t timer_peripheral, uint8_t trigger)</td></tr>
<tr class="memdesc:ga07c712d9ab62bbcea1de4f865a077a5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Slave Trigger Source.  <a href="#ga07c712d9ab62bbcea1de4f865a077a5c">More...</a><br /></td></tr>
<tr class="separator:ga07c712d9ab62bbcea1de4f865a077a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc4c3f615f4b661a7ba3be837bfb424"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#ga5cc4c3f615f4b661a7ba3be837bfb424">timer_ic_set_polarity</a> (uint32_t timer_peripheral, enum <a class="el" href="group__timer__defines.html#gaf76612839feedf9c605872cacb0ac5ac">tim_ic_id</a> ic, enum <a class="el" href="timer__common__f24_8h.html#aa0406d9433193e18143f359076f1f468">tim_ic_pol</a> pol)</td></tr>
<tr class="memdesc:ga5cc4c3f615f4b661a7ba3be837bfb424"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Input Polarity.  <a href="#ga5cc4c3f615f4b661a7ba3be837bfb424">More...</a><br /></td></tr>
<tr class="separator:ga5cc4c3f615f4b661a7ba3be837bfb424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba637f20873990bcd2349c6845d07d2b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timer__file.html#gaba637f20873990bcd2349c6845d07d2b">timer_set_option</a> (uint32_t timer_peripheral, uint32_t option)</td></tr>
<tr class="memdesc:gaba637f20873990bcd2349c6845d07d2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Timer Option.  <a href="#gaba637f20873990bcd2349c6845d07d2b">More...</a><br /></td></tr>
<tr class="separator:gaba637f20873990bcd2349c6845d07d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p><b>libopencm3 STM32F2xx Timers</b> </p>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<dl class="section date"><dt>Date</dt><dd>18 August 2012</dd></dl>
<dl class="section author"><dt>Author</dt><dd> &copy;  2010 Edward Cheeseman <a href="#" onclick="location.href='mai'+'lto:'+'evb'+'ui'+'lde'+'r@'+'use'+'rs'+'.so'+'ur'+'cef'+'or'+'ge.'+'or'+'g'; return false;">evbui<span style="display: none;">.nosp@m.</span>lder<span style="display: none;">.nosp@m.</span>@user<span style="display: none;">.nosp@m.</span>s.so<span style="display: none;">.nosp@m.</span>urcef<span style="display: none;">.nosp@m.</span>orge<span style="display: none;">.nosp@m.</span>.org</a> </dd>
<dd>
 &copy;  2011 Stephen Caudle <a href="#" onclick="location.href='mai'+'lto:'+'sca'+'ud'+'le@'+'do'+'cem'+'e.'+'com'; return false;">scaud<span style="display: none;">.nosp@m.</span>le@d<span style="display: none;">.nosp@m.</span>oceme<span style="display: none;">.nosp@m.</span>.com</a></dd></dl>
<h1><a class="anchor" id="tim_common"></a>
Notes for All Timers</h1>
<p>This library supports the General Purpose and Advanced Control Timers for the STM32 series of ARM Cortex Microcontrollers by ST Microelectronics.</p>
<p>The STM32 series have four general purpose timers (2-5), while some have an additional two advanced timers (1,8), and some have two basic timers (6,7). Some of the larger devices have additional general purpose timers (9-14).</p>
<h1><a class="anchor" id="tim_api_ex"></a>
Basic TIMER handling API.</h1>
<p>Enable the timer clock first. The timer mode sets the clock division ratio, the count alignment (edge or centred) and count direction. Finally enable the timer.</p>
<p>The timer output compare block produces a signal that can be configured for output to a pin or passed to other peripherals for use as a trigger. In all cases the output compare mode must be set to define how the output responds to a compare match, and the output must be enabled. If output to a pin is required, enable the appropriate GPIO clock and set the pin to alternate output mode.</p>
<p>Example: Timer 2 with 2x clock divide, edge aligned and up counting. </p><div class="fragment"><div class="line"><a class="code" href="group__rcc__defines.html#ga90aa2b7801b2b42debc0536d38c5b07c">rcc_periph_clock_enable</a>(<a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a4d961657b29cd6920dec7df1d6a024e6">RCC_TIM2</a>);</div>
<div class="line"><a class="code" href="group__timer__defines.html#ga90cade2e35c32d50534a531903e642be">timer_reset</a>(<a class="code" href="group__tim__reg__base.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>);</div>
<div class="line"><a class="code" href="group__timer__defines.html#ga3d24e3347572755cc1d95a3ed6307aa8">timer_set_mode</a>(<a class="code" href="group__tim__reg__base.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>, <a class="code" href="group__tim__x__cr1__cdr.html#gafb24ea442b738e39526b35e2baed3518">TIM_CR1_CKD_CK_INT_MUL_2</a>,</div>
<div class="line">               <a class="code" href="group__tim__x__cr1__cms.html#ga1c98d42ee2293e677b994364952c2cbf">TIM_CR1_CMS_EDGE</a>, <a class="code" href="group__tim__x__cr1__dir.html#gac5cd00cc655bac8d5075644eb4fc9d6a">TIM_CR1_DIR_UP</a>);</div>
<div class="line">...</div>
<div class="line">timer_set_period(<a class="code" href="group__tim__reg__base.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>, 1000);</div>
<div class="line"><a class="code" href="group__timer__defines.html#ga8d2e8fb94b1988df5239852f2b3301d6">timer_enable_counter</a>(<a class="code" href="group__tim__reg__base.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>);</div>
</div><!-- fragment --><p> Example: Timer 1 with PWM output, no clock divide and centre alignment. Set the Output Compare mode to PWM and enable the output of channel 1. Note that for the advanced timers the break functionality must be enabled before the signal will appear at the output, even though break is not being used. This is in addition to the normal output enable. Enable the alternate function clock (APB2 only) and port A clock. Set ports A8 and A9 (timer 1 channel 1 compare outputs) to alternate function push-pull outputs where the PWM output will appear.</p>
<div class="fragment"><div class="line"><a class="code" href="group__rcc__defines.html#ga90aa2b7801b2b42debc0536d38c5b07c">rcc_periph_clock_enable</a>(<a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a3679ad09af8988bc42fbb91d3f4dc680">RCC_GPIOA</a>);</div>
<div class="line"><a class="code" href="group__rcc__defines.html#ga90aa2b7801b2b42debc0536d38c5b07c">rcc_periph_clock_enable</a>(<a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e">RCC_TIM1</a>);</div>
<div class="line"><a class="code" href="group__gpio__defines.html#gab05e7f5b963f49c7442a69e5999f9319">gpio_set_output_options</a>(<a class="code" href="group__gpio__port__id.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>, <a class="code" href="group__gpio__output__type.html#gaf1281bd13a0f400c75ae55f8ca705e34">GPIO_OTYPE_PP</a>,</div>
<div class="line">                        <a class="code" href="group__gpio__speed.html#gab660cad7f0a56972879dfaeb9cb2dd7e">GPIO_OSPEED_50MHZ</a>, <a class="code" href="group__gpio__pin__id.html#gaa951be0ce26f788049a86e407a70ae20">GPIO8</a> | <a class="code" href="group__gpio__pin__id.html#gae2a4c4d28729daf18e1923a1878e7352">GPIO9</a>);</div>
<div class="line"><a class="code" href="group__rcc__defines.html#ga90aa2b7801b2b42debc0536d38c5b07c">rcc_periph_clock_enable</a>(<a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a246489e2827e54e0c0e6d4d1296c362e">RCC_TIM1</a>);</div>
<div class="line"><a class="code" href="group__timer__defines.html#ga90cade2e35c32d50534a531903e642be">timer_reset</a>(<a class="code" href="group__tim__reg__base.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>);</div>
<div class="line"><a class="code" href="group__timer__defines.html#ga3d24e3347572755cc1d95a3ed6307aa8">timer_set_mode</a>(<a class="code" href="group__tim__reg__base.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>, <a class="code" href="group__tim__x__cr1__cdr.html#gace5f75d2fb3c79f20b7ab1576d05317b">TIM_CR1_CKD_CK_INT</a>, <a class="code" href="group__tim__x__cr1__cms.html#ga4baf019b93eb46f0d1a031782b9c35b9">TIM_CR1_CMS_CENTER_1</a>,</div>
<div class="line">               <a class="code" href="group__tim__x__cr1__dir.html#gac5cd00cc655bac8d5075644eb4fc9d6a">TIM_CR1_DIR_UP</a>);</div>
<div class="line"><a class="code" href="group__timer__defines.html#ga518f01cdb7d391eb7e884d49defcc0a1">timer_set_oc_mode</a>(<a class="code" href="group__tim__reg__base.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>, <a class="code" href="group__timer__defines.html#ggacd988319d070e7128b530d4ac1a4f4ffa7dae30b9cd1ce046d8fbaaf04fc36fc9">TIM_OC1</a>, <a class="code" href="group__timer__defines.html#gga9c6be6e4ccd5dcb325f1ebe499ca5216a5649585668cfa883f69de691a4399102">TIM_OCM_PWM2</a>);</div>
<div class="line"><a class="code" href="group__timer__defines.html#gaca2dbcb8b8f3fd059c5a9342a3a9728a">timer_enable_oc_output</a>(<a class="code" href="group__tim__reg__base.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>, <a class="code" href="group__timer__defines.html#ggacd988319d070e7128b530d4ac1a4f4ffa7dae30b9cd1ce046d8fbaaf04fc36fc9">TIM_OC1</a>);</div>
<div class="line"><a class="code" href="group__timer__defines.html#gac85d21c50ab47956f23b1413531509e6">timer_enable_break_main_output</a>(<a class="code" href="group__tim__reg__base.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>);</div>
<div class="line"><a class="code" href="group__timer__defines.html#gad25fd7a45af7d78d27473421897a28e0">timer_set_oc_value</a>(<a class="code" href="group__tim__reg__base.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>, <a class="code" href="group__timer__defines.html#ggacd988319d070e7128b530d4ac1a4f4ffa7dae30b9cd1ce046d8fbaaf04fc36fc9">TIM_OC1</a>, 200);</div>
<div class="line"><a class="code" href="group__timer__defines.html#gaea0fda57594cc30e644de916dff31b98">timer_set_period</a>(<a class="code" href="group__tim__reg__base.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>, 1000);</div>
<div class="line"><a class="code" href="group__timer__defines.html#ga8d2e8fb94b1988df5239852f2b3301d6">timer_enable_counter</a>(<a class="code" href="group__tim__reg__base.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>);</div>
</div><!-- fragment --><p> Example: Timer 3 as a Quadrature encoder counting input from a motor or control knob.</p>
<div class="fragment"><div class="line"><a class="code" href="group__rcc__defines.html#ga90aa2b7801b2b42debc0536d38c5b07c">rcc_periph_clock_enable</a>(<a class="code" href="group__rcc__defines.html#gga54c7db24941f636ee238833c481ada48a1a9a17dcecf7d72c5ed224795e4885cf">RCC_TIM3</a>);</div>
<div class="line"><a class="code" href="group__timer__defines.html#gaea0fda57594cc30e644de916dff31b98">timer_set_period</a>(<a class="code" href="group__tim__reg__base.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>, 1024);</div>
<div class="line"><a class="code" href="group__timer__defines.html#ga74a5ed72e113b3496ba8d6c5054b9f77">timer_slave_set_mode</a>(<a class="code" href="group__tim__reg__base.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>, 0x3); <span class="comment">// encoder</span></div>
<div class="line"><a class="code" href="group__timer__defines.html#gaa7affc7be4805d85e1c9317246e91be6">timer_ic_set_input</a>(<a class="code" href="group__tim__reg__base.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>, <a class="code" href="group__timer__defines.html#ggaf76612839feedf9c605872cacb0ac5aca4b6755792734c9dd9b1d3079cf1a0a7e">TIM_IC1</a>, <a class="code" href="group__timer__defines.html#ggad3d3ef84edd2180d79321bac6394bb4dae04c09ee69729af2d887c6709cf1ad3b">TIM_IC_IN_TI1</a>);</div>
<div class="line"><a class="code" href="group__timer__defines.html#gaa7affc7be4805d85e1c9317246e91be6">timer_ic_set_input</a>(<a class="code" href="group__tim__reg__base.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>, <a class="code" href="group__timer__defines.html#ggaf76612839feedf9c605872cacb0ac5acac14df3fa4a9bca71f25c8253c18fe11a">TIM_IC2</a>, <a class="code" href="group__timer__defines.html#ggad3d3ef84edd2180d79321bac6394bb4da623054604bc26d9458a20efbb81189aa">TIM_IC_IN_TI2</a>);</div>
<div class="line"><a class="code" href="group__timer__defines.html#ga8d2e8fb94b1988df5239852f2b3301d6">timer_enable_counter</a>(<a class="code" href="group__tim__reg__base.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>);</div>
<div class="line">...</div>
<div class="line">int motor_pos = timer_get_count(<a class="code" href="group__tim__reg__base.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>);</div>
</div><!-- fragment --><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga711ae4623ab95c5cad3d35fd10cb2859"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADVANCED_TIMERS&#160;&#160;&#160;(defined(<a class="el" href="memorymap_8h.html#af8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a>) || defined(<a class="el" href="memorymap_8h.html#a5b72f698b7a048a6f9fcfe2efe5bc1db">TIM8_BASE</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00117">117</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga93610472688804fb0690d3934a356ba1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_IS_ADVANCED</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">periph</td><td>)</td>
          <td>&#160;&#160;&#160;(periph == <a class="el" href="group__tim__reg__base.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00122">122</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>Referenced by <a class="el" href="timer__common__all_8c_source.html#l01752">timer_disable_break()</a>, <a class="el" href="timer__common__all_8c_source.html#l01664">timer_disable_break_automatic_output()</a>, <a class="el" href="timer__common__all_8c_source.html#l01616">timer_disable_break_main_output()</a>, <a class="el" href="timer__common__all_8c_source.html#l00697">timer_disable_compare_control_update_on_trigger()</a>, <a class="el" href="timer__common__all_8c_source.html#l01384">timer_disable_oc_output()</a>, <a class="el" href="timer__common__all_8c_source.html#l00744">timer_disable_preload_complementry_enable_bits()</a>, <a class="el" href="timer__common__all_8c_source.html#l01730">timer_enable_break()</a>, <a class="el" href="timer__common__all_8c_source.html#l01640">timer_enable_break_automatic_output()</a>, <a class="el" href="timer__common__all_8c_source.html#l01593">timer_enable_break_main_output()</a>, <a class="el" href="timer__common__all_8c_source.html#l00672">timer_enable_compare_control_update_on_trigger()</a>, <a class="el" href="timer__common__all_8c_source.html#l01322">timer_enable_oc_output()</a>, <a class="el" href="timer__common__all_8c_source.html#l00721">timer_enable_preload_complementry_enable_bits()</a>, <a class="el" href="timer__common__all_8c_source.html#l00238">timer_interrupt_source()</a>, <a class="el" href="timer__common__all_8c_source.html#l00572">timer_reset_output_idle_state()</a>, <a class="el" href="timer__common__all_8c_source.html#l01875">timer_set_break_lock()</a>, <a class="el" href="timer__common__all_8c_source.html#l01686">timer_set_break_polarity_high()</a>, <a class="el" href="timer__common__all_8c_source.html#l01708">timer_set_break_polarity_low()</a>, <a class="el" href="timer__common__all_8c_source.html#l01907">timer_set_deadtime()</a>, <a class="el" href="timer__common__all_8c_source.html#l01850">timer_set_disabled_off_state_in_idle_mode()</a>, <a class="el" href="timer__common__all_8c_source.html#l01803">timer_set_disabled_off_state_in_run_mode()</a>, <a class="el" href="timer__common__all_8c_source.html#l01827">timer_set_enabled_off_state_in_idle_mode()</a>, <a class="el" href="timer__common__all_8c_source.html#l01778">timer_set_enabled_off_state_in_run_mode()</a>, <a class="el" href="timer__common__all_8c_source.html#l01449">timer_set_oc_idle_state_set()</a>, <a class="el" href="timer__common__all_8c_source.html#l01502">timer_set_oc_idle_state_unset()</a>, <a class="el" href="timer__common__all_8c_source.html#l01198">timer_set_oc_polarity_high()</a>, <a class="el" href="timer__common__all_8c_source.html#l01260">timer_set_oc_polarity_low()</a>, <a class="el" href="timer__common__all_8c_source.html#l00545">timer_set_output_idle_state()</a>, and <a class="el" href="timer__common__all_8c_source.html#l00783">timer_set_repetition_counter()</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gaf3686ed077ae1d79bf34050cb23ee373"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_clear_flag </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear a Status Flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">flag</td><td>Unsigned int32. <a class="el" href="group__tim__sr__values.html">TIMx_SR Timer Status Register Flags</a>. Status register flag. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00281">281</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00155">TIM_SR</a>.</p>

</div>
</div>
<a class="anchor" id="ga0055340e46362635c32a117c6b2bbe2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_continuous_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the Timer to Run Continuously. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00442">442</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00089">TIM_CR1</a>, and <a class="el" href="timer__common__all_8h_source.html#l00428">TIM_CR1_OPM</a>.</p>

</div>
</div>
<a class="anchor" id="gaa9a7db17cdc0078e5f1a4a7f6f72d3e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_direction_down </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the Timer to Count Down. </p>
<p>This has no effect if the timer is set to center aligned.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00418">418</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00089">TIM_CR1</a>, and <a class="el" href="timer__common__all_8h_source.html#l00424">TIM_CR1_DIR_DOWN</a>.</p>

</div>
</div>
<a class="anchor" id="gac60be2f7fedf3ac0b234eb721a74ec17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_direction_up </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the Timer to Count Up. </p>
<p>This has no effect if the timer is set to center aligned.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00404">404</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00089">TIM_CR1</a>, and <a class="el" href="timer__common__all_8h_source.html#l00424">TIM_CR1_DIR_DOWN</a>.</p>

</div>
</div>
<a class="anchor" id="gabb206669c5e556ccbcccb4205ed872a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_disable_break </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Break. </p>
<p>Disables the break function of an advanced timer.</p>
<dl class="section note"><dt>Note</dt><dd>This setting is only valid for the advanced timers.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base TIM1 or TIM8 </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l01752">1752</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00356">TIM_BDTR</a>, <a class="el" href="timer__common__all_8h_source.html#l01042">TIM_BDTR_BKE</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="gadc5affbaaa9aced0f28cf3b7b385b67d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_disable_break_automatic_output </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Automatic Output in Break. </p>
<p>Disables the automatic output feature of the Break function of an advanced timer so that the output is re-enabled at the next update event following a break event.</p>
<dl class="section note"><dt>Note</dt><dd>This setting is only valid for the advanced timers.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base TIM1 or TIM8 </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l01664">1664</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00356">TIM_BDTR</a>, <a class="el" href="timer__common__all_8h_source.html#l01036">TIM_BDTR_AOE</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="ga38de2ddba2d0da279f17e976f92ba43a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_disable_break_main_output </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Output in Break. </p>
<p>Disables the output in the Break feature of an advanced timer. This clears the Master Output Enable in the Break and Deadtime Register.</p>
<dl class="section note"><dt>Note</dt><dd>This setting is only valid for the advanced timers.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base TIM1 or TIM8 </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l01616">1616</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00356">TIM_BDTR</a>, <a class="el" href="timer__common__all_8h_source.html#l01033">TIM_BDTR_MOE</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="gaa9c3942a9b647d8e92b07275e9dd2c58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_disable_compare_control_update_on_trigger </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Timer Capture/Compare Control Update with Trigger. </p>
<p>If the capture/compare control bits CCxE, CCxNE and OCxM are set to be preloaded, they are updated by software generating the COMG event (<a class="el" href="group__timer__file.html#gae4eef64c8f1c7d9a3c5f187541adb697">timer_generate_event</a>).</p>
<dl class="section note"><dt>Note</dt><dd>This setting is only valid for the advanced timer channels with complementary outputs.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00697">697</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00109">TIM_CR2</a>, <a class="el" href="timer__common__all_8h_source.html#l00493">TIM_CR2_CCUS</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="ga48290e3b69592031f0d29066fafc780e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_disable_counter </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop the timer from counting. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00524">524</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00089">TIM_CR1</a>, and <a class="el" href="timer__common__all_8h_source.html#l00437">TIM_CR1_CEN</a>.</p>

</div>
</div>
<a class="anchor" id="gaf653149dc5374ff126d7ab8b63ea6d37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_disable_irq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>irq</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Interrupts for a Timer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Unsigned int32. <a class="el" href="group__tim__irq__enable.html">TIMx_DIER Timer DMA and Interrupt Enable Values</a>. Logical OR of all interrupt enable bits to be cleared </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00217">217</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00135">TIM_DIER</a>.</p>

</div>
</div>
<a class="anchor" id="ga413d13a8ed5f52729ae847b5d51731bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_disable_oc_clear </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a>&#160;</td>
          <td class="paramname"><em>oc_id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer Disable the Output Compare Clear Function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">oc_id</td><td>enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff" title="Output Compare channel designators. ">tim_oc_id</a> OC channel designators TIM_OCx where x=1..4, TIM_OCxN where x=1..3 (no action taken) </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00858">858</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00195">TIM_CCMR1</a>, <a class="el" href="timer__common__all_8h_source.html#l00756">TIM_CCMR1_OC1CE</a>, <a class="el" href="timer__common__all_8h_source.html#l00727">TIM_CCMR1_OC2CE</a>, <a class="el" href="timer__common__all_8h_source.html#l00213">TIM_CCMR2</a>, <a class="el" href="timer__common__all_8h_source.html#l00872">TIM_CCMR2_OC3CE</a>, <a class="el" href="timer__common__all_8h_source.html#l00843">TIM_CCMR2_OC4CE</a>, <a class="el" href="timer__common__all_8h_source.html#l01082">TIM_OC1</a>, <a class="el" href="timer__common__all_8h_source.html#l01083">TIM_OC1N</a>, <a class="el" href="timer__common__all_8h_source.html#l01084">TIM_OC2</a>, <a class="el" href="timer__common__all_8h_source.html#l01085">TIM_OC2N</a>, <a class="el" href="timer__common__all_8h_source.html#l01086">TIM_OC3</a>, <a class="el" href="timer__common__all_8h_source.html#l01087">TIM_OC3N</a>, and <a class="el" href="timer__common__all_8h_source.html#l01088">TIM_OC4</a>.</p>

</div>
</div>
<a class="anchor" id="ga988310ebc85afe99caaa00d18e23805a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_disable_oc_output </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a>&#160;</td>
          <td class="paramname"><em>oc_id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer Disable the Output Compare. </p>
<p>The channel output compare functionality is disabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">oc_id</td><td>enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff" title="Output Compare channel designators. ">tim_oc_id</a> OC channel designators TIM_OCx where x=1..4, TIM_OCxN where x=1..3 (only for advanced timers 1 and 8) </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l01384">1384</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00222">TIM_CCER</a>, <a class="el" href="timer__common__all_8h_source.html#l00996">TIM_CCER_CC1E</a>, <a class="el" href="timer__common__all_8h_source.html#l00990">TIM_CCER_CC1NE</a>, <a class="el" href="timer__common__all_8h_source.html#l00984">TIM_CCER_CC2E</a>, <a class="el" href="timer__common__all_8h_source.html#l00978">TIM_CCER_CC2NE</a>, <a class="el" href="timer__common__all_8h_source.html#l00972">TIM_CCER_CC3E</a>, <a class="el" href="timer__common__all_8h_source.html#l00966">TIM_CCER_CC3NE</a>, <a class="el" href="timer__common__all_8h_source.html#l00960">TIM_CCER_CC4E</a>, <a class="el" href="timer__common__all_8h_source.html#l01082">TIM_OC1</a>, <a class="el" href="timer__common__all_8h_source.html#l01083">TIM_OC1N</a>, <a class="el" href="timer__common__all_8h_source.html#l01084">TIM_OC2</a>, <a class="el" href="timer__common__all_8h_source.html#l01085">TIM_OC2N</a>, <a class="el" href="timer__common__all_8h_source.html#l01086">TIM_OC3</a>, <a class="el" href="timer__common__all_8h_source.html#l01087">TIM_OC3N</a>, <a class="el" href="timer__common__all_8h_source.html#l01088">TIM_OC4</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="gaa89f1b35bc6616d12999b59559f5317c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_disable_oc_preload </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a>&#160;</td>
          <td class="paramname"><em>oc_id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer Disable the Output Compare Preload Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">oc_id</td><td>enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff" title="Output Compare channel designators. ">tim_oc_id</a> OC channel designators TIM_OCx where x=1..4, TIM_OCxN where x=1..3 (no action) </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l01163">1163</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00195">TIM_CCMR1</a>, <a class="el" href="timer__common__all_8h_source.html#l00770">TIM_CCMR1_OC1PE</a>, <a class="el" href="timer__common__all_8h_source.html#l00741">TIM_CCMR1_OC2PE</a>, <a class="el" href="timer__common__all_8h_source.html#l00213">TIM_CCMR2</a>, <a class="el" href="timer__common__all_8h_source.html#l00886">TIM_CCMR2_OC3PE</a>, <a class="el" href="timer__common__all_8h_source.html#l00857">TIM_CCMR2_OC4PE</a>, <a class="el" href="timer__common__all_8h_source.html#l01082">TIM_OC1</a>, <a class="el" href="timer__common__all_8h_source.html#l01083">TIM_OC1N</a>, <a class="el" href="timer__common__all_8h_source.html#l01084">TIM_OC2</a>, <a class="el" href="timer__common__all_8h_source.html#l01085">TIM_OC2N</a>, <a class="el" href="timer__common__all_8h_source.html#l01086">TIM_OC3</a>, <a class="el" href="timer__common__all_8h_source.html#l01087">TIM_OC3N</a>, and <a class="el" href="timer__common__all_8h_source.html#l01088">TIM_OC4</a>.</p>

</div>
</div>
<a class="anchor" id="ga45cb21df9ad54411ad2cde8eb29f1a9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_disable_preload </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Auto-Reload Buffering. </p>
<p>This causes the counter to be loaded immediately with a new count value when the auto-reload register is written, so that the new value becomes effective for the current count cycle rather than for the cycle following an update event.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00373">373</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00089">TIM_CR1</a>, and <a class="el" href="timer__common__all_8h_source.html#l00402">TIM_CR1_ARPE</a>.</p>

</div>
</div>
<a class="anchor" id="ga1d84b1bb9bd6496a09fa2914a3665797"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_disable_preload_complementry_enable_bits </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Timer Capture/Compare Control Preload. </p>
<p>The capture/compare control bits CCxE, CCxNE and OCxM preload is disabled.</p>
<dl class="section note"><dt>Note</dt><dd>This setting is only valid for the advanced timer channels with complementary outputs.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00744">744</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00109">TIM_CR2</a>, <a class="el" href="timer__common__all_8h_source.html#l00496">TIM_CR2_CCPC</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="gacd3de4978e884feb8a7ab8d190d9b08b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_disable_update_event </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Timer Update Events. </p>
<p>Update events are not generated and the shadow registers keep their values.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00498">498</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00089">TIM_CR1</a>, and <a class="el" href="timer__common__all_8h_source.html#l00434">TIM_CR1_UDIS</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a3a36222ab1f686e4da5a8355056097"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_enable_break </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Break. </p>
<p>Enables the break function of an advanced timer.</p>
<dl class="section note"><dt>Note</dt><dd>This setting is only valid for the advanced timers.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base TIM1 or TIM8 </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l01730">1730</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00356">TIM_BDTR</a>, <a class="el" href="timer__common__all_8h_source.html#l01042">TIM_BDTR_BKE</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="gac0fa6733dce1b400df606f9d46ed171a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_enable_break_automatic_output </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Automatic Output in Break. </p>
<p>Enables the automatic output feature of the Break function of an advanced timer so that the output is re-enabled at the next update event following a break event.</p>
<dl class="section note"><dt>Note</dt><dd>This setting is only valid for the advanced timers.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base TIM1 or TIM8 </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l01640">1640</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00356">TIM_BDTR</a>, <a class="el" href="timer__common__all_8h_source.html#l01036">TIM_BDTR_AOE</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="gac85d21c50ab47956f23b1413531509e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_enable_break_main_output </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Output in Break. </p>
<p>Enables the output in the Break feature of an advanced timer. This does not enable the break functionality itself but only sets the Master Output Enable in the Break and Deadtime Register.</p>
<dl class="section note"><dt>Note</dt><dd>This setting is only valid for the advanced timers.</dd>
<dd>
It is necessary to call this function to enable the output on an advanced timer <b>even if break or deadtime features are not being used</b>.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base TIM1 or TIM8 </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l01593">1593</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00356">TIM_BDTR</a>, <a class="el" href="timer__common__all_8h_source.html#l01033">TIM_BDTR_MOE</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="ga36de90953e6ad0da84ddc353ea451fb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_enable_compare_control_update_on_trigger </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Timer Capture/Compare Control Update with Trigger. </p>
<p>If the capture/compare control bits CCxE, CCxNE and OCxM are set to be preloaded, they are updated by software generating the COMG event (<a class="el" href="group__timer__file.html#gae4eef64c8f1c7d9a3c5f187541adb697">timer_generate_event</a>) or when a rising edge occurs on the trigger input TRGI.</p>
<dl class="section note"><dt>Note</dt><dd>This setting is only valid for the advanced timer channels with complementary outputs.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00672">672</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00109">TIM_CR2</a>, <a class="el" href="timer__common__all_8h_source.html#l00493">TIM_CR2_CCUS</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="ga8d2e8fb94b1988df5239852f2b3301d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_enable_counter </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the timer to start counting. </p>
<p>This should be called after the timer initial configuration has been completed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00512">512</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00089">TIM_CR1</a>, and <a class="el" href="timer__common__all_8h_source.html#l00437">TIM_CR1_CEN</a>.</p>

</div>
</div>
<a class="anchor" id="gabe7ccf1e2f9d2d8be692b58ad4e5b304"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_enable_irq </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>irq</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Interrupts for a Timer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Unsigned int32. <a class="el" href="group__tim__irq__enable.html">TIMx_DIER Timer DMA and Interrupt Enable Values</a>. Logical OR of all interrupt enable bits to be set </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00203">203</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00135">TIM_DIER</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c1e08343758db3ed4bceaadceb4360c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_enable_oc_clear </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a>&#160;</td>
          <td class="paramname"><em>oc_id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer Enable the Output Compare Clear Function. </p>
<p>When this is enabled, the output compare signal is cleared when a high is detected on the external trigger input. This works in the output compare and PWM modes only (not forced mode). The output compare signal remains off until the next update event.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">oc_id</td><td>enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff" title="Output Compare channel designators. ">tim_oc_id</a> OC channel designators TIM_OCx where x=1..4, TIM_OCxN where x=1..3 (no action taken) </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00824">824</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00195">TIM_CCMR1</a>, <a class="el" href="timer__common__all_8h_source.html#l00756">TIM_CCMR1_OC1CE</a>, <a class="el" href="timer__common__all_8h_source.html#l00727">TIM_CCMR1_OC2CE</a>, <a class="el" href="timer__common__all_8h_source.html#l00213">TIM_CCMR2</a>, <a class="el" href="timer__common__all_8h_source.html#l00872">TIM_CCMR2_OC3CE</a>, <a class="el" href="timer__common__all_8h_source.html#l00843">TIM_CCMR2_OC4CE</a>, <a class="el" href="timer__common__all_8h_source.html#l01082">TIM_OC1</a>, <a class="el" href="timer__common__all_8h_source.html#l01083">TIM_OC1N</a>, <a class="el" href="timer__common__all_8h_source.html#l01084">TIM_OC2</a>, <a class="el" href="timer__common__all_8h_source.html#l01085">TIM_OC2N</a>, <a class="el" href="timer__common__all_8h_source.html#l01086">TIM_OC3</a>, <a class="el" href="timer__common__all_8h_source.html#l01087">TIM_OC3N</a>, and <a class="el" href="timer__common__all_8h_source.html#l01088">TIM_OC4</a>.</p>

</div>
</div>
<a class="anchor" id="gaca2dbcb8b8f3fd059c5a9342a3a9728a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_enable_oc_output </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a>&#160;</td>
          <td class="paramname"><em>oc_id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer Enable the Output Compare. </p>
<p>The channel output compare functionality is enabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">oc_id</td><td>enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff" title="Output Compare channel designators. ">tim_oc_id</a> OC channel designators TIM_OCx where x=1..4, TIM_OCxN where x=1..3 (only for advanced timers 1 and 8) </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l01322">1322</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00222">TIM_CCER</a>, <a class="el" href="timer__common__all_8h_source.html#l00996">TIM_CCER_CC1E</a>, <a class="el" href="timer__common__all_8h_source.html#l00990">TIM_CCER_CC1NE</a>, <a class="el" href="timer__common__all_8h_source.html#l00984">TIM_CCER_CC2E</a>, <a class="el" href="timer__common__all_8h_source.html#l00978">TIM_CCER_CC2NE</a>, <a class="el" href="timer__common__all_8h_source.html#l00972">TIM_CCER_CC3E</a>, <a class="el" href="timer__common__all_8h_source.html#l00966">TIM_CCER_CC3NE</a>, <a class="el" href="timer__common__all_8h_source.html#l00960">TIM_CCER_CC4E</a>, <a class="el" href="timer__common__all_8h_source.html#l01082">TIM_OC1</a>, <a class="el" href="timer__common__all_8h_source.html#l01083">TIM_OC1N</a>, <a class="el" href="timer__common__all_8h_source.html#l01084">TIM_OC2</a>, <a class="el" href="timer__common__all_8h_source.html#l01085">TIM_OC2N</a>, <a class="el" href="timer__common__all_8h_source.html#l01086">TIM_OC3</a>, <a class="el" href="timer__common__all_8h_source.html#l01087">TIM_OC3N</a>, <a class="el" href="timer__common__all_8h_source.html#l01088">TIM_OC4</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="ga71f1515c2ab3f2ccc74077337ded51ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_enable_oc_preload </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a>&#160;</td>
          <td class="paramname"><em>oc_id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer Enable the Output Compare Preload Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">oc_id</td><td>enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff" title="Output Compare channel designators. ">tim_oc_id</a> OC channel designators TIM_OCx where x=1..4, TIM_OCxN where x=1..3 (no action taken) </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l01131">1131</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00195">TIM_CCMR1</a>, <a class="el" href="timer__common__all_8h_source.html#l00770">TIM_CCMR1_OC1PE</a>, <a class="el" href="timer__common__all_8h_source.html#l00741">TIM_CCMR1_OC2PE</a>, <a class="el" href="timer__common__all_8h_source.html#l00213">TIM_CCMR2</a>, <a class="el" href="timer__common__all_8h_source.html#l00886">TIM_CCMR2_OC3PE</a>, <a class="el" href="timer__common__all_8h_source.html#l00857">TIM_CCMR2_OC4PE</a>, <a class="el" href="timer__common__all_8h_source.html#l01082">TIM_OC1</a>, <a class="el" href="timer__common__all_8h_source.html#l01083">TIM_OC1N</a>, <a class="el" href="timer__common__all_8h_source.html#l01084">TIM_OC2</a>, <a class="el" href="timer__common__all_8h_source.html#l01085">TIM_OC2N</a>, <a class="el" href="timer__common__all_8h_source.html#l01086">TIM_OC3</a>, <a class="el" href="timer__common__all_8h_source.html#l01087">TIM_OC3N</a>, and <a class="el" href="timer__common__all_8h_source.html#l01088">TIM_OC4</a>.</p>

</div>
</div>
<a class="anchor" id="ga1311e6fc4fcd830db8cacc6f1cab99c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_enable_preload </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Auto-Reload Buffering. </p>
<p>During counter operation this causes the counter to be loaded from its auto-reload register only at the next update event.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00357">357</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00089">TIM_CR1</a>, and <a class="el" href="timer__common__all_8h_source.html#l00402">TIM_CR1_ARPE</a>.</p>

</div>
</div>
<a class="anchor" id="ga88dabeaade4785e8711b682cbecc68b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_enable_preload_complementry_enable_bits </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Timer Capture/Compare Control Preload. </p>
<p>The capture/compare control bits CCxE, CCxNE and OCxM are set to be preloaded when a COM event occurs.</p>
<dl class="section note"><dt>Note</dt><dd>This setting is only valid for the advanced timer channels with complementary outputs.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00721">721</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00109">TIM_CR2</a>, <a class="el" href="timer__common__all_8h_source.html#l00496">TIM_CR2_CCPC</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="ga83b865bbaba61578793c252cce77e177"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_enable_update_event </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Timer Update Events. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00484">484</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00089">TIM_CR1</a>, and <a class="el" href="timer__common__all_8h_source.html#l00434">TIM_CR1_UDIS</a>.</p>

</div>
</div>
<a class="anchor" id="gae4eef64c8f1c7d9a3c5f187541adb697"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_generate_event </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>event</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Force generate a timer event. </p>
<p>The event specification consists of 8 possible events that can be forced on the timer. The forced events are automatically cleared by hardware. The UG event is useful to cause shadow registers to be preloaded before the timer is started to avoid uncertainties in the first cycle in case an update event may never be generated.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>Unsigned int32. Event specification <a class="el" href="group__tim__event__gen.html">TIMx_EGR Timer Event Generator Values</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l01932">1932</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00175">TIM_EGR</a>.</p>

</div>
</div>
<a class="anchor" id="gae2d6fd0793f48922743ae64d04671f6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t timer_get_counter </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read Counter. </p>
<p>Read back the value of a timer's counter register contents</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Unsigned int32. Counter value. </dd></dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l01946">1946</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00240">TIM_CNT</a>.</p>

</div>
</div>
<a class="anchor" id="ga3515ea09b71ac6aad4df293e4d15c540"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool timer_get_flag </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read a Status Flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">flag</td><td>Unsigned int32. Status register flag <a class="el" href="group__tim__sr__values.html">TIMx_SR Timer Status Register Flags</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>boolean: flag set. </dd></dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00264">264</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00155">TIM_SR</a>.</p>

</div>
</div>
<a class="anchor" id="ga569a781dbed735fc1fdb811b68769969"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_ic_disable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__timer__defines.html#gaf76612839feedf9c605872cacb0ac5ac">tim_ic_id</a>&#160;</td>
          <td class="paramname"><em>ic</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Timer Input Capture. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ic</td><td><a class="el" href="group__timer__defines.html#gaf76612839feedf9c605872cacb0ac5ac" title="Input Capture channel designators. ">tim_ic_id</a>. Input Capture channel designator. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l02106">2106</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00222">TIM_CCER</a>.</p>

</div>
</div>
<a class="anchor" id="gade3715490b612154cf66018ab53a497d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_ic_enable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__timer__defines.html#gaf76612839feedf9c605872cacb0ac5ac">tim_ic_id</a>&#160;</td>
          <td class="paramname"><em>ic</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Timer Input Capture. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ic</td><td><a class="el" href="group__timer__defines.html#gaf76612839feedf9c605872cacb0ac5ac" title="Input Capture channel designators. ">tim_ic_id</a>. Input Capture channel designator. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l02094">2094</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00222">TIM_CCER</a>.</p>

</div>
</div>
<a class="anchor" id="ga93008db9bfd48c1a8f93e90aacf0bc96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_ic_set_filter </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__timer__defines.html#gaf76612839feedf9c605872cacb0ac5ac">tim_ic_id</a>&#160;</td>
          <td class="paramname"><em>ic</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__timer__defines.html#ga8a2a8722575e6301c3e059b9ec8f50c2">tim_ic_filter</a>&#160;</td>
          <td class="paramname"><em>flt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Input Capture Filter Parameters. </p>
<p>Set the input filter parameters for an input channel, specifying: </p><ul>
<li>the frequency of sampling from the Deadtime and Sampling clock (<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__timer__file.html#gaf7ee4b3730e8989df3b7366ded65ad07">timer_set_clock_division</a>) </dd></dl>
</li>
<li>the number of events that must occur before a transition is considered valid.</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ic</td><td><a class="el" href="group__timer__defines.html#gaf76612839feedf9c605872cacb0ac5ac" title="Input Capture channel designators. ">tim_ic_id</a>. Input Capture channel designator. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">flt</td><td><a class="el" href="group__timer__defines.html#ga8a2a8722575e6301c3e059b9ec8f50c2" title="Input Capture input filter. ">tim_ic_filter</a>. Input Capture Filter identifier. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l01979">1979</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00195">TIM_CCMR1</a>, <a class="el" href="timer__common__all_8h_source.html#l00829">TIM_CCMR1_IC1F_MASK</a>, <a class="el" href="timer__common__all_8h_source.html#l00803">TIM_CCMR1_IC2F_MASK</a>, <a class="el" href="timer__common__all_8h_source.html#l00213">TIM_CCMR2</a>, <a class="el" href="timer__common__all_8h_source.html#l00945">TIM_CCMR2_IC3F_MASK</a>, <a class="el" href="timer__common__all_8h_source.html#l00919">TIM_CCMR2_IC4F_MASK</a>, <a class="el" href="timer__common__all_8h_source.html#l01105">TIM_IC1</a>, <a class="el" href="timer__common__all_8h_source.html#l01106">TIM_IC2</a>, <a class="el" href="timer__common__all_8h_source.html#l01107">TIM_IC3</a>, and <a class="el" href="timer__common__all_8h_source.html#l01108">TIM_IC4</a>.</p>

</div>
</div>
<a class="anchor" id="gadc5738856e9b3d8776950176b468a738"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_ic_set_input </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__timer__defines.html#gaf76612839feedf9c605872cacb0ac5ac">tim_ic_id</a>&#160;</td>
          <td class="paramname"><em>ic</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__timer__defines.html#gad3d3ef84edd2180d79321bac6394bb4d">tim_ic_input</a>&#160;</td>
          <td class="paramname"><em>in</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Capture/Compare Channel Direction/Input. </p>
<p>The Capture/Compare channel is defined as output (compare) or input with the input mapping specified:</p>
<ul>
<li>channel is configured as output </li>
<li>channel is configured as input and mapped on corresponding input </li>
<li>channel is configured as input and mapped on alternate input (TI2 for channel 1, TI1 for channel 2, TI4 for channel 3, TI3 for channel 4) </li>
<li>channel is configured as input and is mapped on TRC (requires an internal trigger input selected through TS bit</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>not all combinations of the input and channel are valid, see datasheets. </dd>
<dd>
these parameters are writable only when the channel is off.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ic</td><td><a class="el" href="group__timer__defines.html#gaf76612839feedf9c605872cacb0ac5ac" title="Input Capture channel designators. ">tim_ic_id</a>. Input Capture channel designator. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">in</td><td><a class="el" href="group__timer__defines.html#gad3d3ef84edd2180d79321bac6394bb4d" title="Input Capture input source. ">tim_ic_input</a>. Input Capture channel direction and source input. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l02056">2056</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00195">TIM_CCMR1</a>, <a class="el" href="timer__common__all_8h_source.html#l00782">TIM_CCMR1_CC1S_MASK</a>, <a class="el" href="timer__common__all_8h_source.html#l00753">TIM_CCMR1_CC2S_MASK</a>, <a class="el" href="timer__common__all_8h_source.html#l00213">TIM_CCMR2</a>, <a class="el" href="timer__common__all_8h_source.html#l00898">TIM_CCMR2_CC3S_MASK</a>, <a class="el" href="timer__common__all_8h_source.html#l00869">TIM_CCMR2_CC4S_MASK</a>, <a class="el" href="timer__common__all_8h_source.html#l01105">TIM_IC1</a>, <a class="el" href="timer__common__all_8h_source.html#l01106">TIM_IC2</a>, <a class="el" href="timer__common__all_8h_source.html#l01107">TIM_IC3</a>, <a class="el" href="timer__common__all_8h_source.html#l01108">TIM_IC4</a>, <a class="el" href="timer__common__all_8h_source.html#l01153">TIM_IC_IN_TI1</a>, and <a class="el" href="timer__common__all_8h_source.html#l01154">TIM_IC_IN_TI2</a>.</p>

</div>
</div>
<a class="anchor" id="ga5cc4c3f615f4b661a7ba3be837bfb424"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_ic_set_polarity </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__timer__defines.html#gaf76612839feedf9c605872cacb0ac5ac">tim_ic_id</a>&#160;</td>
          <td class="paramname"><em>ic</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="timer__common__f24_8h.html#aa0406d9433193e18143f359076f1f468">tim_ic_pol</a>&#160;</td>
          <td class="paramname"><em>pol</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Input Polarity. </p>
<p>The timer channel must be set to input capture mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ic</td><td><a class="el" href="group__timer__defines.html#gaf76612839feedf9c605872cacb0ac5ac" title="Input Capture channel designators. ">tim_ic_id</a>. Input Capture channel designator. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pol</td><td><a class="el" href="timer__common__f24_8h.html#aa0406d9433193e18143f359076f1f468" title="Input Capture input polarity. ">tim_ic_pol</a>. Input Capture polarity control. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__f234_8c_source.html#l00039">39</a> of file <a class="el" href="timer__common__f234_8c_source.html">timer_common_f234.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00222">TIM_CCER</a>, <a class="el" href="timer__common__f24_8h_source.html#l00095">TIM_IC_BOTH</a>, <a class="el" href="timer__common__f24_8h_source.html#l00094">TIM_IC_FALLING</a>, and <a class="el" href="timer__common__f24_8h_source.html#l00093">TIM_IC_RISING</a>.</p>

</div>
</div>
<a class="anchor" id="ga8dfef123f54719260da6841c6ac91958"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_ic_set_prescaler </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__timer__defines.html#gaf76612839feedf9c605872cacb0ac5ac">tim_ic_id</a>&#160;</td>
          <td class="paramname"><em>ic</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__timer__defines.html#ga3231b651e821b33d1adeeb21e2a7ae62">tim_ic_psc</a>&#160;</td>
          <td class="paramname"><em>psc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Input Capture Prescaler. </p>
<p>Set the number of events between each capture.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ic</td><td><a class="el" href="group__timer__defines.html#gaf76612839feedf9c605872cacb0ac5ac" title="Input Capture channel designators. ">tim_ic_id</a>. Input Capture channel designator. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">psc</td><td><a class="el" href="group__timer__defines.html#ga3231b651e821b33d1adeeb21e2a7ae62" title="Input Capture input prescaler. ">tim_ic_psc</a>. Input Capture sample clock prescaler. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l02012">2012</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00195">TIM_CCMR1</a>, <a class="el" href="timer__common__all_8h_source.html#l00836">TIM_CCMR1_IC1PSC_MASK</a>, <a class="el" href="timer__common__all_8h_source.html#l00810">TIM_CCMR1_IC2PSC_MASK</a>, <a class="el" href="timer__common__all_8h_source.html#l00213">TIM_CCMR2</a>, <a class="el" href="timer__common__all_8h_source.html#l00952">TIM_CCMR2_IC3PSC_MASK</a>, <a class="el" href="timer__common__all_8h_source.html#l00926">TIM_CCMR2_IC4PSC_MASK</a>, <a class="el" href="timer__common__all_8h_source.html#l01105">TIM_IC1</a>, <a class="el" href="timer__common__all_8h_source.html#l01106">TIM_IC2</a>, <a class="el" href="timer__common__all_8h_source.html#l01107">TIM_IC3</a>, and <a class="el" href="timer__common__all_8h_source.html#l01108">TIM_IC4</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ac041bc0363fbb857b2c783e675fc69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool timer_interrupt_source </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return Interrupt Source. </p>
<p>Returns true if the specified interrupt flag (UIF, TIF or CCxIF, with BIF or COMIF for advanced timers) was set and the interrupt was enabled. If the specified flag is not an interrupt flag, the function returns false.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">flag</td><td>Unsigned int32. Status register flag <a class="el" href="group__tim__sr__values.html">TIMx_SR Timer Status Register Flags</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>boolean: flag set. </dd></dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00238">238</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00135">TIM_DIER</a>, <a class="el" href="timer__common__all_8h_source.html#l00155">TIM_SR</a>, <a class="el" href="timer__common__all_8h_source.html#l00665">TIM_SR_BIF</a>, <a class="el" href="timer__common__all_8h_source.html#l00671">TIM_SR_COMIF</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="ga1697ca3e864a9cfd07ce47bef8313525"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_one_shot_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the Timer for One Cycle and Stop. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00430">430</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00089">TIM_CR1</a>, and <a class="el" href="timer__common__all_8h_source.html#l00428">TIM_CR1_OPM</a>.</p>

</div>
</div>
<a class="anchor" id="ga90cade2e35c32d50534a531903e642be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_reset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset a Timer. </p>
<p>The counter and all its associated configuration registers are placed in the reset condition. The reset is effected via the RCC peripheral reset system.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> (TIM9 .. TIM14 not yet supported here). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00135">135</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="rcc__common__all_8c_source.html#l00150">rcc_periph_reset_pulse()</a>, <a class="el" href="rcc_8h_source.html#l00710">RST_TIM1</a>, <a class="el" href="rcc_8h_source.html#l00685">RST_TIM2</a>, <a class="el" href="rcc_8h_source.html#l00686">RST_TIM3</a>, <a class="el" href="rcc_8h_source.html#l00687">RST_TIM4</a>, <a class="el" href="rcc_8h_source.html#l00688">RST_TIM5</a>, <a class="el" href="rcc_8h_source.html#l00689">RST_TIM6</a>, <a class="el" href="rcc_8h_source.html#l00690">RST_TIM7</a>, <a class="el" href="rcc_8h_source.html#l00711">RST_TIM8</a>, <a class="el" href="timer__common__all_8h_source.html#l00045">TIM1</a>, <a class="el" href="timer__common__all_8h_source.html#l00046">TIM2</a>, <a class="el" href="timer__common__all_8h_source.html#l00047">TIM3</a>, <a class="el" href="timer__common__all_8h_source.html#l00051">TIM5</a>, <a class="el" href="timer__common__all_8h_source.html#l00052">TIM6</a>, and <a class="el" href="timer__common__all_8h_source.html#l00053">TIM7</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__timer__file_ga90cade2e35c32d50534a531903e642be_cgraph.png" border="0" usemap="#group__timer__file_ga90cade2e35c32d50534a531903e642be_cgraph" alt=""/></div>
<map name="group__timer__file_ga90cade2e35c32d50534a531903e642be_cgraph" id="group__timer__file_ga90cade2e35c32d50534a531903e642be_cgraph">
<area shape="rect" id="node2" href="group__rcc__defines.html#gae8846a0bf49a46bcdc10a412bc69ee58" title="Reset Peripheral, pulsed. " alt="" coords="140,5,296,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga1588d783af458b13957c92d0a61ebc48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_reset_output_idle_state </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>outputs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Timer Output Idle States Low. </p>
<p>This determines the value of the timer output compare when it enters idle state.</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__timer__file.html#ga547d7a817bc3588bbe5b5a80967a42e7">timer_set_oc_idle_state_unset</a></dd></dl>
<dl class="section note"><dt>Note</dt><dd>This setting is only valid for the advanced timers.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">outputs</td><td>Unsigned int32. Timer Output Idle State Controls <a class="el" href="group__tim__x__cr2__ois.html">TIMx_CR2_OIS: Force Output Idle State Control Values</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00572">572</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00109">TIM_CR2</a>, <a class="el" href="timer__common__all_8h_source.html#l00466">TIM_CR2_OIS_MASK</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="ga6bda1a80f9b7474a2faea5d8cc8ae9fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_alignment </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>alignment</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify the counter alignment mode. </p>
<p>The mode can be edge aligned or centered.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">alignment</td><td>Unsigned int32. Alignment bits in 5,6: <a class="el" href="group__tim__x__cr1__cms.html">TIMx_CR1 CMS[1:0]: Center-aligned Mode Selection</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00388">388</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00089">TIM_CR1</a>, and <a class="el" href="timer__common__all_8h_source.html#l00414">TIM_CR1_CMS_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga42351ef19afe18243e5b2337ad14f2ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_break_lock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>lock</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Lock Bits. </p>
<p>Set the lock bits for an advanced timer. Three levels of lock providing protection against software errors. Once written they cannot be changed until a timer reset has occurred.</p>
<dl class="section note"><dt>Note</dt><dd>This setting is only valid for the advanced timers.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base TIM1 or TIM8 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">lock</td><td>Unsigned int32. Lock specification <a class="el" href="group__tim__lock.html">TIM_BDTR_LOCK Timer Lock Values</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l01875">1875</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00356">TIM_BDTR</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="ga4ceb747a6c4de3b6f8f687fc208b2e81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_break_polarity_high </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Activate Break when Input High. </p>
<p>Sets the break function to activate when the break input becomes high.</p>
<dl class="section note"><dt>Note</dt><dd>This setting is only valid for the advanced timers.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base TIM1 or TIM8 </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l01686">1686</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00356">TIM_BDTR</a>, <a class="el" href="timer__common__all_8h_source.html#l01039">TIM_BDTR_BKP</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="gade854ae04e5ac57770cb0249b6533f10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_break_polarity_low </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Activate Break when Input Low. </p>
<p>Sets the break function to activate when the break input becomes low.</p>
<dl class="section note"><dt>Note</dt><dd>This setting is only valid for the advanced timers.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base TIM1 or TIM8 </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l01708">1708</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00356">TIM_BDTR</a>, <a class="el" href="timer__common__all_8h_source.html#l01039">TIM_BDTR_BKP</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7ee4b3730e8989df3b7366ded65ad07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_clock_division </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clock_div</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Input Filter and Dead-time Clock Divider Ratio. </p>
<p>This forms the sampling clock for the input filters and the dead-time clock in the advanced timers 1 and 8, by division from the timer clock.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clock_div</td><td>Unsigned int32. Clock Divider Ratio in bits 8,9: <a class="el" href="group__tim__x__cr1__cdr.html">TIMx_CR1 CKD[1:0] Clock Division Ratio</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00340">340</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00089">TIM_CR1</a>, and <a class="el" href="timer__common__all_8h_source.html#l00398">TIM_CR1_CKD_CK_INT_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga7057701df512bf79f039da9d6379a895"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_counter </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Counter. </p>
<p>Set the value of a timer's counter register contents.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">count</td><td>Unsigned int32. Counter value. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l01960">1960</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00240">TIM_CNT</a>.</p>

</div>
</div>
<a class="anchor" id="ga635cae0b5d26ee04a7d0f04ee647c5be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_deadtime </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>deadtime</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Deadtime. </p>
<p>The deadtime and sampling clock (DTSC) is set in the clock division ratio part of the timer mode settings. The deadtime count is an 8 bit value defined in terms of the number of DTSC cycles:</p>
<ul>
<li>Bit 7 = 0, deadtime = bits(6:0) </li>
<li>Bits 7:6 = 10, deadtime = 2x(64+bits(5:0)) </li>
<li>Bits 7:5 = 110, deadtime = 8x(32+bits(5:0)) </li>
<li>Bits 7:5 = 111, deadtime = 16x(32+bits(5:0))</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>This setting is only valid for the advanced timers.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base TIM1 or TIM8 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">deadtime</td><td>Unsigned int32. Deadtime count specification as defined above. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l01907">1907</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00356">TIM_BDTR</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="ga3177151403d6d7af037a41739d82fbac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_disabled_off_state_in_idle_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Off-State in Idle Mode. </p>
<p>Disables the off-state in idle mode for the break function of an advanced timer. When the master output is disabled the output is also disabled.</p>
<dl class="section note"><dt>Note</dt><dd>This setting is only valid for the advanced timers.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base TIM1 or TIM8 </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l01850">1850</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00356">TIM_BDTR</a>, <a class="el" href="timer__common__all_8h_source.html#l01048">TIM_BDTR_OSSI</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="gac912b678e1b5142001e3f69eaaae74bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_disabled_off_state_in_run_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Off-State in Run Mode. </p>
<p>Disables the off-state in run mode for the break function of an advanced timer in which the complementary outputs have been configured. It has no effect if no complementary output is present. When the capture-compare output is disabled, the output is also disabled.</p>
<dl class="section note"><dt>Note</dt><dd>This setting is only valid for the advanced timers.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base TIM1 or TIM8 </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l01803">1803</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00356">TIM_BDTR</a>, <a class="el" href="timer__common__all_8h_source.html#l01045">TIM_BDTR_OSSR</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="ga222af772ac588e4cce08b4d4c30aade6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_dma_on_compare_event </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Timer DMA Requests on Capture/Compare Events. </p>
<p>Capture/compare events will cause DMA requests to be generated.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00639">639</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00109">TIM_CR2</a>, and <a class="el" href="timer__common__all_8h_source.html#l00490">TIM_CR2_CCDS</a>.</p>

</div>
</div>
<a class="anchor" id="ga77c7e3f0358e1747ce7802ccf0ab0519"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_dma_on_update_event </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Timer DMA Requests on Update Events. </p>
<p>Update events will cause DMA requests to be generated.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00653">653</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00109">TIM_CR2</a>, and <a class="el" href="timer__common__all_8h_source.html#l00490">TIM_CR2_CCDS</a>.</p>

</div>
</div>
<a class="anchor" id="ga7afd7dae739404fa2bb305feb7a4d95e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_enabled_off_state_in_idle_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Off-State in Idle Mode. </p>
<p>Enables the off-state in idle mode for the break function of an advanced timer. When the master output is disabled the output is set to its inactive level as defined by the output polarity.</p>
<dl class="section note"><dt>Note</dt><dd>This setting is only valid for the advanced timers.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base TIM1 or TIM8 </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l01827">1827</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00356">TIM_BDTR</a>, <a class="el" href="timer__common__all_8h_source.html#l01048">TIM_BDTR_OSSI</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="gac450e52a726bc05532369ff445839a6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_enabled_off_state_in_run_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Off-State in Run Mode. </p>
<p>Enables the off-state in run mode for the break function of an advanced timer in which the complementary outputs have been configured. It has no effect if no complementary output is present. When the capture-compare output is disabled while the complementary output is enabled, the output is set to its inactive level as defined by the output polarity.</p>
<dl class="section note"><dt>Note</dt><dd>This setting is only valid for the advanced timers.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base TIM1 or TIM8 </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l01778">1778</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00356">TIM_BDTR</a>, <a class="el" href="timer__common__all_8h_source.html#l01045">TIM_BDTR_OSSR</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="ga17f2e416e48d857ad6ff2dd6b4651b65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_master_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the Master Mode. </p>
<p>This sets the Trigger Output TRGO for synchronizing with slave timers or passing as an internal trigger to the ADC or DAC.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>Unsigned int32. Master Mode <a class="el" href="group__tim__mastermode.html">TIMx_CR2 MMS[6:4]: Master Mode Selection</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00624">624</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00109">TIM_CR2</a>, and <a class="el" href="timer__common__all_8h_source.html#l00486">TIM_CR2_MMS_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga3d24e3347572755cc1d95a3ed6307aa8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clock_div</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>alignment</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>direction</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the Timer Mode. </p>
<p>The modes are:</p>
<ul>
<li>Clock divider ratio (to form the sampling clock for the input filters, and the dead-time clock in the advanced timers 1 and 8) </li>
<li>Edge/centre alignment </li>
<li>Count direction</li>
</ul>
<p>The alignment and count direction are effective only for timers 1 to 5 and 8 while the clock divider ratio is effective for all timers except 6,7 The remaining timers are limited hardware timers which do not support these mode settings.</p>
<dl class="section note"><dt>Note</dt><dd>: When center alignment mode is selected, count direction is controlled by hardware and cannot be written. The count direction setting has no effect in this case.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> (TIM1, TIM2 ... TIM5, TIM8) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clock_div</td><td>Unsigned int32. Clock Divider Ratio in bits 8,9: <a class="el" href="group__tim__x__cr1__cdr.html">TIMx_CR1 CKD[1:0] Clock Division Ratio</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">alignment</td><td>Unsigned int32. Alignment bits in 5,6: <a class="el" href="group__tim__x__cr1__cms.html">TIMx_CR1 CMS[1:0]: Center-aligned Mode Selection</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">direction</td><td>Unsigned int32. Count direction in bit 4,: <a class="el" href="group__tim__x__cr1__dir.html">TIMx_CR1 DIR: Direction</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00314">314</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00089">TIM_CR1</a>, <a class="el" href="timer__common__all_8h_source.html#l00398">TIM_CR1_CKD_CK_INT_MASK</a>, <a class="el" href="timer__common__all_8h_source.html#l00414">TIM_CR1_CMS_MASK</a>, and <a class="el" href="timer__common__all_8h_source.html#l00424">TIM_CR1_DIR_DOWN</a>.</p>

</div>
</div>
<a class="anchor" id="ga23ff68b1e45d180ad74eb04d660e8088"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_oc_fast_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a>&#160;</td>
          <td class="paramname"><em>oc_id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer Enable the Output Compare Fast Mode. </p>
<p>When this is enabled, the output compare signal is forced to the compare state by a trigger input, independently of the compare match. This speeds up the setting of the output compare to 3 clock cycles as opposed to at least 5 in the slow mode. This works in the PWM1 and PWM2 modes only.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">oc_id</td><td>enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff" title="Output Compare channel designators. ">tim_oc_id</a> OC channel designators TIM_OCx where x=1..4, TIM_OCxN where x=1..3 (no action taken) </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00897">897</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00195">TIM_CCMR1</a>, <a class="el" href="timer__common__all_8h_source.html#l00773">TIM_CCMR1_OC1FE</a>, <a class="el" href="timer__common__all_8h_source.html#l00744">TIM_CCMR1_OC2FE</a>, <a class="el" href="timer__common__all_8h_source.html#l00213">TIM_CCMR2</a>, <a class="el" href="timer__common__all_8h_source.html#l00889">TIM_CCMR2_OC3FE</a>, <a class="el" href="timer__common__all_8h_source.html#l00860">TIM_CCMR2_OC4FE</a>, <a class="el" href="timer__common__all_8h_source.html#l01082">TIM_OC1</a>, <a class="el" href="timer__common__all_8h_source.html#l01083">TIM_OC1N</a>, <a class="el" href="timer__common__all_8h_source.html#l01084">TIM_OC2</a>, <a class="el" href="timer__common__all_8h_source.html#l01085">TIM_OC2N</a>, <a class="el" href="timer__common__all_8h_source.html#l01086">TIM_OC3</a>, <a class="el" href="timer__common__all_8h_source.html#l01087">TIM_OC3N</a>, and <a class="el" href="timer__common__all_8h_source.html#l01088">TIM_OC4</a>.</p>

</div>
</div>
<a class="anchor" id="gaa6d2d7f0f8ac9940c7ed90718b6b0d71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_oc_idle_state_set </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a>&#160;</td>
          <td class="paramname"><em>oc_id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer set Output Compare Idle State High. </p>
<dl class="section see"><dt>See also</dt><dd>Similar function suitable for multiple OC idle state settings <a class="el" href="group__timer__file.html#ga74493385947c60267324ad52658aeaae">timer_set_output_idle_state</a></dd></dl>
<dl class="section note"><dt>Note</dt><dd>This setting is only valid for the advanced timers.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">oc_id</td><td>enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff" title="Output Compare channel designators. ">tim_oc_id</a> OC channel designators TIM_OCx where x=1..4, TIM_OCxN where x=1..3 (only for advanced timers 1 and 8) </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l01449">1449</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00109">TIM_CR2</a>, <a class="el" href="timer__common__all_8h_source.html#l00465">TIM_CR2_OIS1</a>, <a class="el" href="timer__common__all_8h_source.html#l00462">TIM_CR2_OIS1N</a>, <a class="el" href="timer__common__all_8h_source.html#l00459">TIM_CR2_OIS2</a>, <a class="el" href="timer__common__all_8h_source.html#l00456">TIM_CR2_OIS2N</a>, <a class="el" href="timer__common__all_8h_source.html#l00453">TIM_CR2_OIS3</a>, <a class="el" href="timer__common__all_8h_source.html#l00450">TIM_CR2_OIS3N</a>, <a class="el" href="timer__common__all_8h_source.html#l00447">TIM_CR2_OIS4</a>, <a class="el" href="timer__common__all_8h_source.html#l01082">TIM_OC1</a>, <a class="el" href="timer__common__all_8h_source.html#l01083">TIM_OC1N</a>, <a class="el" href="timer__common__all_8h_source.html#l01084">TIM_OC2</a>, <a class="el" href="timer__common__all_8h_source.html#l01085">TIM_OC2N</a>, <a class="el" href="timer__common__all_8h_source.html#l01086">TIM_OC3</a>, <a class="el" href="timer__common__all_8h_source.html#l01087">TIM_OC3N</a>, <a class="el" href="timer__common__all_8h_source.html#l01088">TIM_OC4</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="ga547d7a817bc3588bbe5b5a80967a42e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_oc_idle_state_unset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a>&#160;</td>
          <td class="paramname"><em>oc_id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer Set Output Compare Idle State Low. </p>
<dl class="section see"><dt>See also</dt><dd>Similar function suitable for multiple OC idle state settings <a class="el" href="group__timer__file.html#ga1588d783af458b13957c92d0a61ebc48">timer_reset_output_idle_state</a></dd></dl>
<dl class="section note"><dt>Note</dt><dd>This setting is only valid for the advanced timers.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">oc_id</td><td>enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff" title="Output Compare channel designators. ">tim_oc_id</a> OC channel designators TIM_OCx where x=1..4, TIM_OCxN where x=1..3 (only for advanced timers 1 and 8) </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l01502">1502</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00109">TIM_CR2</a>, <a class="el" href="timer__common__all_8h_source.html#l00465">TIM_CR2_OIS1</a>, <a class="el" href="timer__common__all_8h_source.html#l00462">TIM_CR2_OIS1N</a>, <a class="el" href="timer__common__all_8h_source.html#l00459">TIM_CR2_OIS2</a>, <a class="el" href="timer__common__all_8h_source.html#l00456">TIM_CR2_OIS2N</a>, <a class="el" href="timer__common__all_8h_source.html#l00453">TIM_CR2_OIS3</a>, <a class="el" href="timer__common__all_8h_source.html#l00450">TIM_CR2_OIS3N</a>, <a class="el" href="timer__common__all_8h_source.html#l00447">TIM_CR2_OIS4</a>, <a class="el" href="timer__common__all_8h_source.html#l01082">TIM_OC1</a>, <a class="el" href="timer__common__all_8h_source.html#l01083">TIM_OC1N</a>, <a class="el" href="timer__common__all_8h_source.html#l01084">TIM_OC2</a>, <a class="el" href="timer__common__all_8h_source.html#l01085">TIM_OC2N</a>, <a class="el" href="timer__common__all_8h_source.html#l01086">TIM_OC3</a>, <a class="el" href="timer__common__all_8h_source.html#l01087">TIM_OC3N</a>, <a class="el" href="timer__common__all_8h_source.html#l01088">TIM_OC4</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="ga518f01cdb7d391eb7e884d49defcc0a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_oc_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a>&#160;</td>
          <td class="paramname"><em>oc_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__timer__defines.html#ga9c6be6e4ccd5dcb325f1ebe499ca5216">tim_oc_mode</a>&#160;</td>
          <td class="paramname"><em>oc_mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer Set Output Compare Mode. </p>
<p>Specifies how the comparator output will respond to a compare match. The mode can be: </p><ul>
<li>Frozen - the output does not respond to a match. </li>
<li>Active - the output assumes the active state on the first match. </li>
<li>Inactive - the output assumes the inactive state on the first match. </li>
<li>Toggle - The output switches between active and inactive states on each match. </li>
<li>Force inactive. The output is forced low regardless of the compare state. </li>
<li>Force active. The output is forced high regardless of the compare state. </li>
<li>PWM1 - The output is active when the counter is less than the compare register contents and inactive otherwise. </li>
<li>PWM2 - The output is inactive when the counter is less than the compare register contents and active otherwise.</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">oc_id</td><td>enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff" title="Output Compare channel designators. ">tim_oc_id</a> OC channel designators TIM_OCx where x=1..4, TIM_OCxN where x=1..3 (no action taken) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">oc_mode</td><td>enum <a class="el" href="group__timer__defines.html#ga9c6be6e4ccd5dcb325f1ebe499ca5216" title="Output Compare mode designators. ">tim_oc_mode</a>. OC mode designators. TIM_OCM_FROZEN, TIM_OCM_ACTIVE, TIM_OCM_INACTIVE, TIM_OCM_TOGGLE, TIM_OCM_FORCE_LOW, TIM_OCM_FORCE_HIGH, TIM_OCM_PWM1, TIM_OCM_PWM2 </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00982">982</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00195">TIM_CCMR1</a>, <a class="el" href="timer__common__all_8h_source.html#l00782">TIM_CCMR1_CC1S_MASK</a>, <a class="el" href="timer__common__all_8h_source.html#l00778">TIM_CCMR1_CC1S_OUT</a>, <a class="el" href="timer__common__all_8h_source.html#l00753">TIM_CCMR1_CC2S_MASK</a>, <a class="el" href="timer__common__all_8h_source.html#l00749">TIM_CCMR1_CC2S_OUT</a>, <a class="el" href="timer__common__all_8h_source.html#l00760">TIM_CCMR1_OC1M_ACTIVE</a>, <a class="el" href="timer__common__all_8h_source.html#l00764">TIM_CCMR1_OC1M_FORCE_HIGH</a>, <a class="el" href="timer__common__all_8h_source.html#l00763">TIM_CCMR1_OC1M_FORCE_LOW</a>, <a class="el" href="timer__common__all_8h_source.html#l00759">TIM_CCMR1_OC1M_FROZEN</a>, <a class="el" href="timer__common__all_8h_source.html#l00761">TIM_CCMR1_OC1M_INACTIVE</a>, <a class="el" href="timer__common__all_8h_source.html#l00767">TIM_CCMR1_OC1M_MASK</a>, <a class="el" href="timer__common__all_8h_source.html#l00765">TIM_CCMR1_OC1M_PWM1</a>, <a class="el" href="timer__common__all_8h_source.html#l00766">TIM_CCMR1_OC1M_PWM2</a>, <a class="el" href="timer__common__all_8h_source.html#l00762">TIM_CCMR1_OC1M_TOGGLE</a>, <a class="el" href="timer__common__all_8h_source.html#l00731">TIM_CCMR1_OC2M_ACTIVE</a>, <a class="el" href="timer__common__all_8h_source.html#l00735">TIM_CCMR1_OC2M_FORCE_HIGH</a>, <a class="el" href="timer__common__all_8h_source.html#l00734">TIM_CCMR1_OC2M_FORCE_LOW</a>, <a class="el" href="timer__common__all_8h_source.html#l00730">TIM_CCMR1_OC2M_FROZEN</a>, <a class="el" href="timer__common__all_8h_source.html#l00732">TIM_CCMR1_OC2M_INACTIVE</a>, <a class="el" href="timer__common__all_8h_source.html#l00738">TIM_CCMR1_OC2M_MASK</a>, <a class="el" href="timer__common__all_8h_source.html#l00736">TIM_CCMR1_OC2M_PWM1</a>, <a class="el" href="timer__common__all_8h_source.html#l00737">TIM_CCMR1_OC2M_PWM2</a>, <a class="el" href="timer__common__all_8h_source.html#l00733">TIM_CCMR1_OC2M_TOGGLE</a>, <a class="el" href="timer__common__all_8h_source.html#l00213">TIM_CCMR2</a>, <a class="el" href="timer__common__all_8h_source.html#l00898">TIM_CCMR2_CC3S_MASK</a>, <a class="el" href="timer__common__all_8h_source.html#l00894">TIM_CCMR2_CC3S_OUT</a>, <a class="el" href="timer__common__all_8h_source.html#l00869">TIM_CCMR2_CC4S_MASK</a>, <a class="el" href="timer__common__all_8h_source.html#l00865">TIM_CCMR2_CC4S_OUT</a>, <a class="el" href="timer__common__all_8h_source.html#l00876">TIM_CCMR2_OC3M_ACTIVE</a>, <a class="el" href="timer__common__all_8h_source.html#l00880">TIM_CCMR2_OC3M_FORCE_HIGH</a>, <a class="el" href="timer__common__all_8h_source.html#l00879">TIM_CCMR2_OC3M_FORCE_LOW</a>, <a class="el" href="timer__common__all_8h_source.html#l00875">TIM_CCMR2_OC3M_FROZEN</a>, <a class="el" href="timer__common__all_8h_source.html#l00877">TIM_CCMR2_OC3M_INACTIVE</a>, <a class="el" href="timer__common__all_8h_source.html#l00883">TIM_CCMR2_OC3M_MASK</a>, <a class="el" href="timer__common__all_8h_source.html#l00881">TIM_CCMR2_OC3M_PWM1</a>, <a class="el" href="timer__common__all_8h_source.html#l00882">TIM_CCMR2_OC3M_PWM2</a>, <a class="el" href="timer__common__all_8h_source.html#l00878">TIM_CCMR2_OC3M_TOGGLE</a>, <a class="el" href="timer__common__all_8h_source.html#l00847">TIM_CCMR2_OC4M_ACTIVE</a>, <a class="el" href="timer__common__all_8h_source.html#l00851">TIM_CCMR2_OC4M_FORCE_HIGH</a>, <a class="el" href="timer__common__all_8h_source.html#l00850">TIM_CCMR2_OC4M_FORCE_LOW</a>, <a class="el" href="timer__common__all_8h_source.html#l00846">TIM_CCMR2_OC4M_FROZEN</a>, <a class="el" href="timer__common__all_8h_source.html#l00848">TIM_CCMR2_OC4M_INACTIVE</a>, <a class="el" href="timer__common__all_8h_source.html#l00854">TIM_CCMR2_OC4M_MASK</a>, <a class="el" href="timer__common__all_8h_source.html#l00852">TIM_CCMR2_OC4M_PWM1</a>, <a class="el" href="timer__common__all_8h_source.html#l00853">TIM_CCMR2_OC4M_PWM2</a>, <a class="el" href="timer__common__all_8h_source.html#l00849">TIM_CCMR2_OC4M_TOGGLE</a>, <a class="el" href="timer__common__all_8h_source.html#l01082">TIM_OC1</a>, <a class="el" href="timer__common__all_8h_source.html#l01083">TIM_OC1N</a>, <a class="el" href="timer__common__all_8h_source.html#l01084">TIM_OC2</a>, <a class="el" href="timer__common__all_8h_source.html#l01085">TIM_OC2N</a>, <a class="el" href="timer__common__all_8h_source.html#l01086">TIM_OC3</a>, <a class="el" href="timer__common__all_8h_source.html#l01087">TIM_OC3N</a>, <a class="el" href="timer__common__all_8h_source.html#l01088">TIM_OC4</a>, <a class="el" href="timer__common__all_8h_source.html#l01094">TIM_OCM_ACTIVE</a>, <a class="el" href="timer__common__all_8h_source.html#l01098">TIM_OCM_FORCE_HIGH</a>, <a class="el" href="timer__common__all_8h_source.html#l01097">TIM_OCM_FORCE_LOW</a>, <a class="el" href="timer__common__all_8h_source.html#l01093">TIM_OCM_FROZEN</a>, <a class="el" href="timer__common__all_8h_source.html#l01095">TIM_OCM_INACTIVE</a>, <a class="el" href="timer__common__all_8h_source.html#l01099">TIM_OCM_PWM1</a>, <a class="el" href="timer__common__all_8h_source.html#l01100">TIM_OCM_PWM2</a>, and <a class="el" href="timer__common__all_8h_source.html#l01096">TIM_OCM_TOGGLE</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c3b4a7253fe8b383695a995bc772719"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_oc_polarity_high </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a>&#160;</td>
          <td class="paramname"><em>oc_id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer Set the Output Polarity High. </p>
<p>The polarity of the channel output is set active high.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">oc_id</td><td>enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff" title="Output Compare channel designators. ">tim_oc_id</a> OC channel designators TIM_OCx where x=1..4, TIM_OCxN where x=1..3 (only for advanced timers 1 and 8) </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l01198">1198</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00222">TIM_CCER</a>, <a class="el" href="timer__common__all_8h_source.html#l00987">TIM_CCER_CC1NP</a>, <a class="el" href="timer__common__all_8h_source.html#l00993">TIM_CCER_CC1P</a>, <a class="el" href="timer__common__all_8h_source.html#l00975">TIM_CCER_CC2NP</a>, <a class="el" href="timer__common__all_8h_source.html#l00981">TIM_CCER_CC2P</a>, <a class="el" href="timer__common__all_8h_source.html#l00963">TIM_CCER_CC3NP</a>, <a class="el" href="timer__common__all_8h_source.html#l00969">TIM_CCER_CC3P</a>, <a class="el" href="timer__common__all_8h_source.html#l00957">TIM_CCER_CC4P</a>, <a class="el" href="timer__common__all_8h_source.html#l01082">TIM_OC1</a>, <a class="el" href="timer__common__all_8h_source.html#l01083">TIM_OC1N</a>, <a class="el" href="timer__common__all_8h_source.html#l01084">TIM_OC2</a>, <a class="el" href="timer__common__all_8h_source.html#l01085">TIM_OC2N</a>, <a class="el" href="timer__common__all_8h_source.html#l01086">TIM_OC3</a>, <a class="el" href="timer__common__all_8h_source.html#l01087">TIM_OC3N</a>, <a class="el" href="timer__common__all_8h_source.html#l01088">TIM_OC4</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="gadb746de22bafa181826f3911f9be5023"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_oc_polarity_low </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a>&#160;</td>
          <td class="paramname"><em>oc_id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer Set the Output Polarity Low. </p>
<p>The polarity of the channel output is set active low.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">oc_id</td><td>enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff" title="Output Compare channel designators. ">tim_oc_id</a> OC channel designators TIM_OCx where x=1..4, TIM_OCxN where x=1..3 (only for advanced timers 1 and 8) </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l01260">1260</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00222">TIM_CCER</a>, <a class="el" href="timer__common__all_8h_source.html#l00987">TIM_CCER_CC1NP</a>, <a class="el" href="timer__common__all_8h_source.html#l00993">TIM_CCER_CC1P</a>, <a class="el" href="timer__common__all_8h_source.html#l00975">TIM_CCER_CC2NP</a>, <a class="el" href="timer__common__all_8h_source.html#l00981">TIM_CCER_CC2P</a>, <a class="el" href="timer__common__all_8h_source.html#l00963">TIM_CCER_CC3NP</a>, <a class="el" href="timer__common__all_8h_source.html#l00969">TIM_CCER_CC3P</a>, <a class="el" href="timer__common__all_8h_source.html#l00957">TIM_CCER_CC4P</a>, <a class="el" href="timer__common__all_8h_source.html#l01082">TIM_OC1</a>, <a class="el" href="timer__common__all_8h_source.html#l01083">TIM_OC1N</a>, <a class="el" href="timer__common__all_8h_source.html#l01084">TIM_OC2</a>, <a class="el" href="timer__common__all_8h_source.html#l01085">TIM_OC2N</a>, <a class="el" href="timer__common__all_8h_source.html#l01086">TIM_OC3</a>, <a class="el" href="timer__common__all_8h_source.html#l01087">TIM_OC3N</a>, <a class="el" href="timer__common__all_8h_source.html#l01088">TIM_OC4</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="ga097426b09f737df077536d59f0e8b499"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_oc_slow_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a>&#160;</td>
          <td class="paramname"><em>oc_id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer Enable the Output Compare Slow Mode. </p>
<p>This disables the fast compare mode and the output compare depends on the counter and compare register values.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">oc_id</td><td>enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff" title="Output Compare channel designators. ">tim_oc_id</a> OC channel designators TIM_OCx where x=1..4, TIM_OCxN where x=1..3 (no action taken) </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00932">932</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00195">TIM_CCMR1</a>, <a class="el" href="timer__common__all_8h_source.html#l00773">TIM_CCMR1_OC1FE</a>, <a class="el" href="timer__common__all_8h_source.html#l00744">TIM_CCMR1_OC2FE</a>, <a class="el" href="timer__common__all_8h_source.html#l00213">TIM_CCMR2</a>, <a class="el" href="timer__common__all_8h_source.html#l00889">TIM_CCMR2_OC3FE</a>, <a class="el" href="timer__common__all_8h_source.html#l00860">TIM_CCMR2_OC4FE</a>, <a class="el" href="timer__common__all_8h_source.html#l01082">TIM_OC1</a>, <a class="el" href="timer__common__all_8h_source.html#l01083">TIM_OC1N</a>, <a class="el" href="timer__common__all_8h_source.html#l01084">TIM_OC2</a>, <a class="el" href="timer__common__all_8h_source.html#l01085">TIM_OC2N</a>, <a class="el" href="timer__common__all_8h_source.html#l01086">TIM_OC3</a>, <a class="el" href="timer__common__all_8h_source.html#l01087">TIM_OC3N</a>, and <a class="el" href="timer__common__all_8h_source.html#l01088">TIM_OC4</a>.</p>

</div>
</div>
<a class="anchor" id="gad25fd7a45af7d78d27473421897a28e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_oc_value </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff">tim_oc_id</a>&#160;</td>
          <td class="paramname"><em>oc_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer Set Output Compare Value. </p>
<p>This is a convenience function to set the OC preload register value for loading to the compare register.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> (TIM9 .. TIM14 not yet supported here). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">oc_id</td><td>enum <a class="el" href="group__timer__defines.html#gacd988319d070e7128b530d4ac1a4f4ff" title="Output Compare channel designators. ">tim_oc_id</a> OC channel designators TIM_OCx where x=1..4, TIM_OCxN where x=1..3 (no action taken) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>Unsigned int32. Compare value. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l01553">1553</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00308">TIM_CCR1</a>, <a class="el" href="timer__common__all_8h_source.html#l00326">TIM_CCR2</a>, <a class="el" href="timer__common__all_8h_source.html#l00338">TIM_CCR3</a>, <a class="el" href="timer__common__all_8h_source.html#l00347">TIM_CCR4</a>, <a class="el" href="timer__common__all_8h_source.html#l01082">TIM_OC1</a>, <a class="el" href="timer__common__all_8h_source.html#l01083">TIM_OC1N</a>, <a class="el" href="timer__common__all_8h_source.html#l01084">TIM_OC2</a>, <a class="el" href="timer__common__all_8h_source.html#l01085">TIM_OC2N</a>, <a class="el" href="timer__common__all_8h_source.html#l01086">TIM_OC3</a>, <a class="el" href="timer__common__all_8h_source.html#l01087">TIM_OC3N</a>, and <a class="el" href="timer__common__all_8h_source.html#l01088">TIM_OC4</a>.</p>

</div>
</div>
<a class="anchor" id="gaba637f20873990bcd2349c6845d07d2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_option </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>option</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Timer Option. </p>
<p>Set timer options register on TIM2 or TIM5, used for trigger remapping on TIM2, and similarly for TIM5 for oscillator calibration purposes.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Unsigned int32. Option flags TIM2: <a class="el" href="group__tim2__opt__trigger__remap.html">TIM2_OR Timer 2 Option Register Internal</a>, TIM5: <a class="el" href="group__tim5__opt__trigger__remap.html">TIM5_OR Timer 5 Option Register Internal Trigger 4 Remap</a>. </dd></dl>

<p>Definition at line <a class="el" href="timer__common__f24_8c_source.html#l00040">40</a> of file <a class="el" href="timer__common__f24_8c_source.html">timer_common_f24.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00046">TIM2</a>, <a class="el" href="timer__common__f24_8h_source.html#l00068">TIM2_OR_ITR1_RMP_MASK</a>, <a class="el" href="timer__common__all_8h_source.html#l00051">TIM5</a>, <a class="el" href="timer__common__f24_8h_source.html#l00089">TIM5_OR_TI4_RMP_MASK</a>, and <a class="el" href="timer__common__f24_8h_source.html#l00044">TIM_OR</a>.</p>

</div>
</div>
<a class="anchor" id="ga74493385947c60267324ad52658aeaae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_output_idle_state </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>outputs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Timer Output Idle States High. </p>
<p>This determines the value of the timer output compare when it enters idle state.</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__timer__file.html#gaa6d2d7f0f8ac9940c7ed90718b6b0d71">timer_set_oc_idle_state_set</a></dd></dl>
<dl class="section note"><dt>Note</dt><dd>This setting is only valid for the advanced timers.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">outputs</td><td>Unsigned int32. Timer Output Idle State Controls <a class="el" href="group__tim__x__cr2__ois.html">TIMx_CR2_OIS: Force Output Idle State Control Values</a>. If several settings are to be made, use the logical OR of the output control values. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00545">545</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00109">TIM_CR2</a>, <a class="el" href="timer__common__all_8h_source.html#l00466">TIM_CR2_OIS_MASK</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="gaea0fda57594cc30e644de916dff31b98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_period </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>period</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer Set Period. </p>
<p>Specify the timer period in the auto-reload register.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">period</td><td>Unsigned int32. Period in counter clock ticks. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00805">805</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00280">TIM_ARR</a>.</p>

</div>
</div>
<a class="anchor" id="ga45e2ff5caa76f1baac62985affa04908"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_prescaler </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the Value for the Timer Prescaler. </p>
<p>The timer clock is prescaled by the 16 bit scale value plus 1.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>Unsigned int32. Prescaler values 0...0xFFFF. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00765">765</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00260">TIM_PSC</a>.</p>

</div>
</div>
<a class="anchor" id="gaeeeee34f61f1b5494c96a777502d40bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_repetition_counter </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the Value for the Timer Repetition Counter. </p>
<p>A timer update event is generated only after the specified number of repeat count cycles have been completed.</p>
<dl class="section note"><dt>Note</dt><dd>This setting is only valid for the advanced timers.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>Unsigned int32. Repetition values 0...0xFF. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00783">783</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00300">TIM_RCR</a>, and <a class="el" href="timer__common__all_8c_source.html#l00122">TIMER_IS_ADVANCED</a>.</p>

</div>
</div>
<a class="anchor" id="ga9e943f5e6af679422c7eb45a53c1f926"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_ti1_ch1 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Timer 1 Input to Channel 1. </p>
<p>The first timer capture input is taken from the timer input channel 1 only.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00608">608</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00109">TIM_CR2</a>, and <a class="el" href="timer__common__all_8h_source.html#l00470">TIM_CR2_TI1S</a>.</p>

</div>
</div>
<a class="anchor" id="gacddad82e5abc73bdbcf87514c935b9cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_set_ti1_ch123_xor </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Timer 1 Input to XOR of Three Channels. </p>
<p>The first timer capture input is formed from the XOR of the first three timer input channels 1, 2, 3.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00594">594</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00109">TIM_CR2</a>, and <a class="el" href="timer__common__all_8h_source.html#l00470">TIM_CR2_TI1S</a>.</p>

</div>
</div>
<a class="anchor" id="gaf51fe268bea5f97f6a6a050daa33d7b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_slave_set_filter </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__timer__defines.html#ga8a2a8722575e6301c3e059b9ec8f50c2">tim_ic_filter</a>&#160;</td>
          <td class="paramname"><em>flt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set External Trigger Filter Parameters for Slave. </p>
<p>Set the input filter parameters for the external trigger, specifying: </p><ul>
<li>the frequency of sampling from the Deadtime and Sampling clock (<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__timer__file.html#gaf7ee4b3730e8989df3b7366ded65ad07">timer_set_clock_division</a>) </dd></dl>
</li>
<li>the number of events that must occur before a transition is considered valid.</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">flt</td><td><a class="el" href="group__timer__defines.html#ga8a2a8722575e6301c3e059b9ec8f50c2" title="Input Capture input filter. ">tim_ic_filter</a>. Input Capture Filter identifier. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l02124">2124</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00123">TIM_SMCR</a>, and <a class="el" href="timer__common__all_8h_source.html#l00530">TIM_SMCR_ETF_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga3195fd7db596710da384857068922626"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_slave_set_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Slave Mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>Unsigned int8. Slave mode <a class="el" href="group__tim__sms.html">SMS Slave mode selection</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l02168">2168</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00123">TIM_SMCR</a>, and <a class="el" href="timer__common__all_8h_source.html#l00589">TIM_SMCR_SMS_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ef0099abc0d08d9c3663aac09414b4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_slave_set_polarity </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__timer__defines.html#gaa370fe6c8fbc5d6d3b2b7e1b08d3e9be">tim_et_pol</a>&#160;</td>
          <td class="paramname"><em>pol</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set External Trigger Polarity for Slave. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pol</td><td><a class="el" href="group__timer__defines.html#gaa370fe6c8fbc5d6d3b2b7e1b08d3e9be" title="Slave external trigger polarity. ">tim_et_pol</a>. Slave External Trigger polarity. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l02152">2152</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00123">TIM_SMCR</a>, and <a class="el" href="timer__common__all_8h_source.html#l00501">TIM_SMCR_ETP</a>.</p>

</div>
</div>
<a class="anchor" id="gad568a6cf1019657a3832ebc4713d5e75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_slave_set_prescaler </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__timer__defines.html#ga3231b651e821b33d1adeeb21e2a7ae62">tim_ic_psc</a>&#160;</td>
          <td class="paramname"><em>psc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set External Trigger Prescaler for Slave. </p>
<p>Set the external trigger frequency division ratio.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">psc</td><td><a class="el" href="group__timer__defines.html#ga3231b651e821b33d1adeeb21e2a7ae62" title="Input Capture input prescaler. ">tim_ic_psc</a>. Input Capture sample clock prescaler. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l02139">2139</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00123">TIM_SMCR</a>, and <a class="el" href="timer__common__all_8h_source.html#l00511">TIM_SMCR_ETPS_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga07c712d9ab62bbcea1de4f865a077a5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_slave_set_trigger </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>trigger</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Slave Trigger Source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">trigger</td><td>Unsigned int8. Slave trigger source <a class="el" href="group__tim__ts.html">TS Trigger selection</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l02181">2181</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00123">TIM_SMCR</a>, and <a class="el" href="timer__common__all_8h_source.html#l00556">TIM_SMCR_TS_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="gaba4fbba9e50b02eac3c909e09d7cdb00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_update_on_any </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the Timer to Generate Update IRQ or DMA on any Event. </p>
<p>The events which will generate an interrupt or DMA request can be </p><ul>
<li>a counter underflow/overflow, </li>
<li>a forced update, </li>
<li>an event from the slave mode controller.</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00459">459</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00089">TIM_CR1</a>, and <a class="el" href="timer__common__all_8h_source.html#l00431">TIM_CR1_URS</a>.</p>

</div>
</div>
<a class="anchor" id="ga279cd24b158ccd2e2209c88d9853d09d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void timer_update_on_overflow </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timer_peripheral</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the Timer to Generate Update IRQ or DMA only from Under/Overflow Events. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">timer_peripheral</td><td>Unsigned int32. Timer register address base <a class="el" href="group__tim__reg__base.html">Timer register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="timer__common__all_8c_source.html#l00472">472</a> of file <a class="el" href="timer__common__all_8c_source.html">timer_common_all.c</a>.</p>

<p>References <a class="el" href="timer__common__all_8h_source.html#l00089">TIM_CR1</a>, and <a class="el" href="timer__common__all_8h_source.html#l00431">TIM_CR1_URS</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Oct 13 2015 18:21:47 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
