Running: E:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/fatdoge/Desktop/ise/item3/Third_Test_isim_beh.exe -prj C:/Users/fatdoge/Desktop/ise/item3/Third_Test_beh.prj work.Third_Test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/fatdoge/Desktop/ise/item3/Third_M.v" into library work
Analyzing Verilog file "C:/Users/fatdoge/Desktop/ise/item3/Third_Test.v" into library work
Analyzing Verilog file "E:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/fatdoge/Desktop/ise/item3/Third_Test.v" Line 44: Size mismatch in connection of port <F>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/fatdoge/Desktop/ise/item3/Third_Test.v" Line 45: Size mismatch in connection of port <LED>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/fatdoge/Desktop/ise/item3/Third_Test.v" Line 46: Size mismatch in connection of port <F_LED_SW>. Formal port size is 3-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module S3
Compiling module Third_Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\Third_Test_isim_beh.exe.sim\libPortability.dll".
Compiled 3 Verilog Units
Built simulation executable C:/Users/fatdoge/Desktop/ise/item3/Third_Test_isim_beh.exe
Fuse Memory Usage: 28348 KB
Fuse CPU Usage: 561 ms
