# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Encoder.gen/sources_1/bd/Encoder_interface/ipshared/36a4/hdl/vhdl/encoder.vhd" \
"../../../../Encoder.ip_user_files/bd/Encoder_interface/ip/Encoder_interface_encoder_0_0/sim/Encoder_interface_encoder_0_0.vhd" \
"../../../../Encoder.ip_user_files/bd/Encoder_interface/sim/Encoder_interface.vhd" \
"../../../../Encoder.gen/sources_1/bd/Encoder_interface/hdl/Encoder_interface_wrapper.vhd" \
"../../../../Encoder.srcs/sim_1/new/Encoder_test.vhd" \

# Do not sort compile order
nosort
