/*
 * Copyright 2013 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/include/ "imx6.dtsi"

/ {
	aliases {
		ipu1 = &ipu2;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			compatible = "arm,cortex-a9";
			reg = <0>;
			next-level-cache = <&L2>;
		};

		cpu@1 {
			compatible = "arm,cortex-a9";
			reg = <1>;
			next-level-cache = <&L2>;
		};

		cpu@2 {
			compatible = "arm,cortex-a9";
			reg = <2>;
			next-level-cache = <&L2>;
		};

		cpu@3 {
			compatible = "arm,cortex-a9";
			reg = <3>;
			next-level-cache = <&L2>;
		};
	};

	cpufreq-setpoint {
		compatible = "fsl,imx_cpufreq";
		setpoint-number = <4>;
		clocks = <&clks 170>, <&clks 17>, <&clks 16>, <&clks 6>, <&clks 104>;
		clock-names = "pll1_sys", "pll1_sw", "step", "pll2_pfd2_396m", "arm";
		396000000 {
			compatible = "fsl,396m", "setpoint-table";
			pll_rate = <396000000>;
			cpu_rate = <396000000>;
			cpu_podf = <0>;
			pu_voltage = <1175000>;
			soc_voltage = <1175000>;
			cpu_voltage = <950000>;
		};

		792000000 {
			compatible = "fsl,792m", "setpoint-table";
			pll_rate = <792000000>;
			cpu_rate = <792000000>;
			cpu_podf = <0>;
			pu_voltage = <1175000>;
			soc_voltage = <1175000>;
			cpu_voltage = <1150000>;
		};

		996000000 {
			compatible = "fsl,996m", "setpoint-table";
			pll_rate = <996000000>;
			cpu_rate = <996000000>;
			cpu_podf = <0>;
			pu_voltage = <1250000>;
			soc_voltage = <1250000>;
			cpu_voltage = <1250000>;
		};

		1200000000 {
			compatible = "fsl,1200m", "setpoint-table";
			pll_rate = <1200000000>;
			cpu_rate = <1200000000>;
			cpu_podf = <0>;
			pu_voltage = <1275000>;
			soc_voltage = <1275000>;
			cpu_voltage = <1275000>;
		};

	};

	irq_tuner {
		gpu3d {
			compatible = "fsl,gpu3d", "irq-threshold";
			irq_number = <41>;
			up_threshold = <0>;
			enabled;
		};
		gpu2d {
			compatible = "fsl,gpu2d", "irq-threshold";
			irq_number = <42>;
			up_threshold = <40>;
			enabled;
		};
		gpuvg {
			compatible = "fsl,gpuvg", "irq-threshold";
			irq_number = <43>;
			up_threshold = <0>;
			enabled;
		};
		usdhc1 {
			compatible = "fsl,usdhc1", "irq-threshold";
			irq_number = <54>;
			up_threshold = <4>;
			enabled;
		};
		usdhc2 {
			compatible = "fsl,usdhc2", "irq-threshold";
			irq_number = <55>;
			up_threshold = <4>;
			enabled;
		};
		usdhc3 {
			compatible = "fsl,usdhc3", "irq-threshold";
			irq_number = <56>;
			up_threshold = <4>;
			enabled;
		};
		usdhc4 {
			compatible = "fsl,usdhc4", "irq-threshold";
			irq_number = <57>;
			up_threshold = <4>;
			enabled;
		};
		sata {
			compatible = "fsl,sata", "irq-threshold";
			irq_number = <71>;
			up_threshold = <4>;
			enabled;
		};
		otg {
			compatible = "fsl,otg", "irq-threshold";
			irq_number = <75>;
			up_threshold = <10>;
			enabled;
		};
		enet {
			compatible = "fsl,enet", "irq-threshold";
			irq_number = <150>;
			up_threshold = <4>;
			enabled;
		};
	};

	busfreq { /* BUSFREQ */
		compatible = "fsl,imx_busfreq";
		clocks = <&clks 171>, <&clks 6>, <&clks 11>, <&clks 104>, <&clks 172>, <&clks 58>,
			<&clks 18>, <&clks 60>, <&clks 20>, <&clks 3>;
			clock-names = "pll2_bus_clk", "pll2_pfd2_396m_clk", "pll2_198m_clk", "arm_clk", "pll3_usb_otg_clk", "periph_clk",
			"periph_pre_clk", "periph_clk2_clk", "periph_clk2_sel_clk", "osc_clk";
		iram_data1_base = <0x93c000>;
		iram_data1_size = <0x800>;
		iram_data2_base = <0x93c800>;
		iram_data2_size = <0x800>;
		iram_code_base = <0x93d000>;
		iram_code_size = <0x2000>;
		irq1 = <139>;
		irq2 = <144>;
		irq3 = <145>;
		irq4 = <146>;
	};

	suspend { /* SUSPEND */
		compatible = "fsl,imx_suspend";
		iram_code_base = <0x93f000>;
		iram_code_size = <0x1000>;
	};

	soc {
		aips-bus@02000000 { /* AIPS1 */
			spba-bus@02000000 {
				ecspi@02018000 { /* eCSPI5 */
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
					reg = <0x02018000 0x4000>;
					interrupts = <0 35 0x04>;
					clocks = <&clks 116>, <&clks 116>;
					clock-names = "ipg", "per";
					status = "disabled";
				};
			};

			vpu@02040000 {
				compatible = "fsl,imx6-vpu";
				reg = <0x02040000 0x3c000>;
				reg-names = "vpu_regs";
				interrupts = <0 3 0x01>, <0 12 0x04>;
				interrupt-names = "vpu_jpu_irq", "vpu_ipi_irq";
				clocks = <&clks 168>, <&clks 140>, <&clks 142>;
				clock-names = "vpu_clk", "mmdc_ch0_axi", "ocram";
				iramsize = <0x21000>;
			};

			iomuxc@020e0000 {
				compatible = "fsl,imx6q-iomuxc";
				reg = <0x020e0000 0x4000>;

				/* shared pinctrl settings */
				audmux {
					pinctrl_audmux_1: audmux-1 {
						fsl,pins = <
							18   0x80000000	/* MX6Q_PAD_SD2_DAT0__AUDMUX_AUD4_RXD */
							1586 0x80000000	/* MX6Q_PAD_SD2_DAT3__AUDMUX_AUD4_TXC */
							11   0x80000000	/* MX6Q_PAD_SD2_DAT2__AUDMUX_AUD4_TXD */
							3    0x80000000	/* MX6Q_PAD_SD2_DAT1__AUDMUX_AUD4_TXFS */
						>;
					};

					pinctrl_audmux_2: audmux-2 {
						fsl,pins = <
							1117 0x80000000	/* MX6Q_PAD_CSI0_DAT7__AUDMUX_AUD3_RXD */
							1093 0x80000000	/* MX6Q_PAD_CSI0_DAT4__AUDMUX_AUD3_TXC */
							1101 0x80000000	/* MX6Q_PAD_CSI0_DAT5__AUDMUX_AUD3_TXD */
							1109 0x80000000	/* MX6Q_PAD_CSI0_DAT6__AUDMUX_AUD3_TXFS */
						>;
					};
				};

				clko {
					pinctrl_clko_1: clkogrp-1 {
						fsl,pins = <
							953 0x130b0  /* MX6Q_PAD_GPIO_0__CCM_CLKO */
						>;
					};
				};

				ecspi1 {
					pinctrl_ecspi1_1: ecspi1grp-1 {
						fsl,pins = <
							101 0x100b1	/* MX6Q_PAD_EIM_D17__ECSPI1_MISO */
							109 0x100b1	/* MX6Q_PAD_EIM_D18__ECSPI1_MOSI */
							94  0x100b1	/* MX6Q_PAD_EIM_D16__ECSPI1_SCLK */
						>;
					};
					pinctrl_ecspi1_2: ecspi1cr-1 {
						fsl,pins = <
							889 0x100b1	/* MX6Q_PAD_KEY_COL1__ECSPI1_MISO */
							881 0x100b1	/* MX6Q_PAD_KEY_ROW0__ECSPI1_MOSI */
							873  0x100b1	/* MX6Q_PAD_KEY_COL0__ECSPI1_SCLK */
						>;
					};
				};

				spdif {
					pinctrl_spdif_1: spdifgrp-1 {
						fsl,pins = <
							927 0x1b0b0	/* MX6Q_PAD_KEY_COL3__SPDIF_IN1 */
						>;
					};
					pinctrl_spdif_2: spdifgrp-2 {
						fsl,pins = <
							1035 0x1b0b0	/* MX6Q_PAD_GPIO_16__SPDIF_IN1 */
							1043 0x1b0b0	/* MX6Q_PAD_GPIO_17__SPDIF_OUT1 */
						>;
					};
				};

				enet {
					pinctrl_enet_1: enetgrp-1 {
						fsl,pins = <
							695 0x1b0b0	/* MX6Q_PAD_ENET_MDIO__ENET_MDIO */
							756 0x1b0b0	/* MX6Q_PAD_ENET_MDC__ENET_MDC */
							24  0x1b0b0	/* MX6Q_PAD_RGMII_TXC__ENET_RGMII_TXC */
							30  0x1b0b0	/* MX6Q_PAD_RGMII_TD0__ENET_RGMII_TD0 */
							34  0x1b0b0	/* MX6Q_PAD_RGMII_TD1__ENET_RGMII_TD1 */
							39  0x1b0b0	/* MX6Q_PAD_RGMII_TD2__ENET_RGMII_TD2 */
							44  0x1b0b0	/* MX6Q_PAD_RGMII_TD3__ENET_RGMII_TD3 */
							56  0x1b0b0	/* MX6Q_PAD_RGMII_TX_CTL__RGMII_TX_CTL */
							702 0x1b0b0	/* MX6Q_PAD_ENET_REF_CLK__ENET_TX_CLK */
							74  0x1b0b0	/* MX6Q_PAD_RGMII_RXC__ENET_RGMII_RXC */
							52  0x1b0b0	/* MX6Q_PAD_RGMII_RD0__ENET_RGMII_RD0 */
							61  0x1b0b0	/* MX6Q_PAD_RGMII_RD1__ENET_RGMII_RD1 */
							66  0x1b0b0	/* MX6Q_PAD_RGMII_RD2__ENET_RGMII_RD2 */
							70  0x1b0b0	/* MX6Q_PAD_RGMII_RD3__ENET_RGMII_RD3 */
							48  0x1b0b0	/* MX6Q_PAD_RGMII_RX_CTL__RGMII_RX_CTL */
							/* For arm2 and Sabrelite board, GPIO_16 pin is shared by ENET RMII, */
							/* 1588, I2C3, and SPIDF. In the same time, only one module can be configured */
							/* to okay. 1588 module is unnecessary for engineer daily development,*/
							/* so cancel the pin config for 1588 in default. */
							/* 1033 0x4001b0a8 MX6Q_PAD_GPIO_16__ENET_ANATOP_ETHERNET_REF_OUT*/
						>;
					};

					pinctrl_enet_2: enetgrp-2 {
						fsl,pins = <
							890 0x1b0b0	/* MX6Q_PAD_KEY_COL1__ENET_MDIO */
							909 0x1b0b0	/* MX6Q_PAD_KEY_COL2__ENET_MDC */
							24  0x1b0b0	/* MX6Q_PAD_RGMII_TXC__ENET_RGMII_TXC */
							30  0x1b0b0	/* MX6Q_PAD_RGMII_TD0__ENET_RGMII_TD0 */
							34  0x1b0b0	/* MX6Q_PAD_RGMII_TD1__ENET_RGMII_TD1 */
							39  0x1b0b0	/* MX6Q_PAD_RGMII_TD2__ENET_RGMII_TD2 */
							44  0x1b0b0	/* MX6Q_PAD_RGMII_TD3__ENET_RGMII_TD3 */
							56  0x1b0b0	/* MX6Q_PAD_RGMII_TX_CTL__RGMII_TX_CTL */
							702 0x1b0b0	/* MX6Q_PAD_ENET_REF_CLK__ENET_TX_CLK */
							74  0x1b0b0	/* MX6Q_PAD_RGMII_RXC__ENET_RGMII_RXC */
							52  0x1b0b0	/* MX6Q_PAD_RGMII_RD0__ENET_RGMII_RD0 */
							61  0x1b0b0	/* MX6Q_PAD_RGMII_RD1__ENET_RGMII_RD1 */
							66  0x1b0b0	/* MX6Q_PAD_RGMII_RD2__ENET_RGMII_RD2 */
							70  0x1b0b0	/* MX6Q_PAD_RGMII_RD3__ENET_RGMII_RD3 */
							48  0x1b0b0	/* MX6Q_PAD_RGMII_RX_CTL__RGMII_RX_CTL */
						>;
					};
				};

				gpmi-nand {
					pinctrl_gpmi_nand_1: gpmi-nand-1 {
						fsl,pins = <
							1328 0xb0b1	/* MX6Q_PAD_NANDF_CLE__RAWNAND_CLE */
							1336 0xb0b1	/* MX6Q_PAD_NANDF_ALE__RAWNAND_ALE */
							1344 0xb0b1	/* MX6Q_PAD_NANDF_WP_B__RAWNAND_RESETN */
							1352 0xb000	/* MX6Q_PAD_NANDF_RB0__RAWNAND_READY0 */
							1360 0xb0b1	/* MX6Q_PAD_NANDF_CS0__RAWNAND_CE0N */
							1365 0xb0b1	/* MX6Q_PAD_NANDF_CS1__RAWNAND_CE1N */
							1371 0xb0b1	/* MX6Q_PAD_NANDF_CS2__RAWNAND_CE2N */
							1378 0xb0b1	/* MX6Q_PAD_NANDF_CS3__RAWNAND_CE3N */
							1387 0xb0b1	/* MX6Q_PAD_SD4_CMD__RAWNAND_RDN */
							1393 0xb0b1	/* MX6Q_PAD_SD4_CLK__RAWNAND_WRN */
							1397 0xb0b1	/* MX6Q_PAD_NANDF_D0__RAWNAND_D0 */
							1405 0xb0b1	/* MX6Q_PAD_NANDF_D1__RAWNAND_D1 */
							1413 0xb0b1	/* MX6Q_PAD_NANDF_D2__RAWNAND_D2 */
							1421 0xb0b1	/* MX6Q_PAD_NANDF_D3__RAWNAND_D3 */
							1429 0xb0b1	/* MX6Q_PAD_NANDF_D4__RAWNAND_D4 */
							1437 0xb0b1	/* MX6Q_PAD_NANDF_D5__RAWNAND_D5 */
							1445 0xb0b1	/* MX6Q_PAD_NANDF_D6__RAWNAND_D6 */
							1453 0xb0b1	/* MX6Q_PAD_NANDF_D7__RAWNAND_D7 */
							1463 0x00b1	/* MX6Q_PAD_SD4_DAT0__RAWNAND_DQS */
						>;
					};
				};

				i2c1 {
					pinctrl_i2c1_1: i2c1grp-1 {
						fsl,pins = <
							137 0x4001b8b1	/* MX6Q_PAD_EIM_D21__I2C1_SCL */
							196 0x4001b8b1	/* MX6Q_PAD_EIM_D28__I2C1_SDA */
						>;
					};

					pinctrl_i2c1_2: i2c1grp-2 {
						fsl,pins = <
							1125 0x4001b8b1	/* MX6Q_PAD_CSI0_DAT8__I2C1_SDA */
							1133 0x4001b8b1 /* MX6Q_PAD_CSI0_DAT9__I2C1_SCL */
						>;
					};
				};

				i2c2 {
					pinctrl_i2c2_1: i2c2grp-1 {
						fsl,pins = <
							91 0x4001b8b1  /* MX6Q_PAD_EIM_EB2__I2C2_SCL */
							99 0x4001b8b1  /* MX6Q_PAD_EIM_D16__I2C2_SDA */
						>;
					};

					pinctrl_i2c2_2: i2c2grp-2 {
						fsl,pins = <
							933 0x4001b8b1 /* MX6Q_PAD_KEY_ROW3__I2C2_SDA */
							925 0x4001b8b1 /* MX6Q_PAD_KEY_COL3__I2C2_SCL */
						>;
					};

					pinctrl_i2c2_3: i2c2grp-3 {
						fsl,pins = <
							91  0x4001b8b1 /* MX6Q_PAD_EIM_EB2__I2C2_SCL */
							933 0x4001b8b1 /* MX6Q_PAD_KEY_ROW3__I2C2_SDA */
						>;
					};
				};

				i2c3 {
					pinctrl_i2c3_1: i2c3grp-1 {
						fsl,pins = <
							106 0x4001b8b1  /* MX6Q_PAD_EIM_D17__I2C3_SCL */
							114 0x4001b8b1  /* MX6Q_PAD_EIM_D18__I2C3_SDA */
						>;
					};

					pinctrl_i2c3_2: i2c3grp-2 {
						fsl,pins = <
							977 0x4001b8b1  /* MX6Q_PAD_GPIO_3__I2C3_SCL */
							985 0x4001b8b1  /* MX6Q_PAD_GPIO_6__I2C3_SDA */
						>;
					};

					pinctrl_i2c3_3: i2c3grp-3 {
						fsl,pins = <
							1013 0x4001b8b1  /* MX6Q_PAD_GPIO_5__I2C3_SCL */
							1037 0x4001b8b1  /* MX6Q_PAD_GPIO_16__I2C3_SDA */
						>;
					};

					pinctrl_i2c3_4: i2c3grp-4 {
						fsl,pins = <
							977 0x4001b8b1  /* MX6Q_PAD_GPIO_3__I2C3_SCL */
							114 0x4001b8b1  /* MX6Q_PAD_EIM_D18__I2C3_SDA */
						>;
					};
				};

				flexcan1 {
					pinctrl_flexcan1_1: flexcan1grp-1 {
						fsl,pins = <
							915 0x80000000	/* MX6Q_PAD_KEY_ROW2__CAN1_RXCAN */
							907 0x80000000	/* MX6Q_PAD_KEY_COL2__CAN1_TXCAN */
						>;
					};

					pinctrl_flexcan1_2: flexcan1grp-2 {
						fsl,pins = <
							1018 0x80000000	/* MX6Q_PAD_GPIO_7__CAN1_TXCAN */
							915  0x80000000	/* MX6Q_PAD_KEY_ROW2__CAN1_RXCAN */
						>;
					};
				};

				flexcan2 {
					pinctrl_flexcan2_1: flexcan2grp-1 {
						fsl,pins = <
							937 0x80000000	/* MX6Q_PAD_KEY_COL4__CAN2_TXCAN */
							945 0x80000000	/* MX6Q_PAD_KEY_ROW4__CAN2_RXCAN */
						>;
					};
				};

				uart1 {
					pinctrl_uart1_1: uart1grp-1 {
						fsl,pins = <
							1140 0x1b0b1	/* MX6Q_PAD_CSI0_DAT10__UART1_TXD */
							1148 0x1b0b1	/* MX6Q_PAD_CSI0_DAT11__UART1_RXD */
						>;
					};
				};

				uart2 {
					pinctrl_uart2_1: uart2grp-1 {
						fsl,pins = <
							183 0x1b0b1	/* MX6Q_PAD_EIM_D26__UART2_TXD */
							191 0x1b0b1	/* MX6Q_PAD_EIM_D27__UART2_RXD */
						>;
					};
				};

				uart4 {
					pinctrl_uart4_1: uart4grp-1 {
						fsl,pins = <
							877 0x1b0b1	/* MX6Q_PAD_KEY_COL0__UART4_TXD */
							885 0x1b0b1	/* MX6Q_PAD_KEY_ROW0__UART4_RXD */
						>;
					};
				};

				usbotg {
					pinctrl_usbotg_1: usbotggrp-1 {
						fsl,pins = <
							1592 0x17059	/* MX6Q_PAD_GPIO_1__ANATOP_USBOTG_ID */
						>;
					};
					pinctrl_usbotg_2: usbotggrp-2 {
						fsl,pins = <
							1591 0x17059	/* MX6Q_PAD_ENET_RX_ER__ANATOP_USBOTG_ID */
						>;
					};
				};

				pwm0 {
					pinctrl_pwm0_0: pwm0-1 {
						fsl,pins = <
							1543 0x1b0b1     /* MX6Q_PAD_SD1_DAT3__PWM1_PWMO */
						>;
					};
				};

				usdhc2 {
					pinctrl_usdhc2_1: usdhc2grp-1 {
						fsl,pins = <
							1577 0x17059	/* MX6Q_PAD_SD2_CMD__USDHC2_CMD */
							1569 0x10059	/* MX6Q_PAD_SD2_CLK__USDHC2_CLK */
							16   0x17059	/* MX6Q_PAD_SD2_DAT0__USDHC2_DAT0 */
							0    0x17059	/* MX6Q_PAD_SD2_DAT1__USDHC2_DAT1 */
							8    0x17059	/* MX6Q_PAD_SD2_DAT2__USDHC2_DAT2 */
							1583 0x17059	/* MX6Q_PAD_SD2_DAT3__USDHC2_DAT3 */
							1430 0x17059	/* MX6Q_PAD_NANDF_D4__USDHC2_DAT4 */
							1438 0x17059	/* MX6Q_PAD_NANDF_D5__USDHC2_DAT5 */
							1446 0x17059	/* MX6Q_PAD_NANDF_D6__USDHC2_DAT6 */
							1454 0x17059	/* MX6Q_PAD_NANDF_D7__USDHC2_DAT7 */
						>;
					};

					pinctrl_usdhc2_2: usdhc2grp-2 {
						fsl,pins = <
							1577 0x170B9	/* MX6Q_PAD_SD2_CMD__USDHC2_CMD 100MHZ */
							1569 0x100B9	/* MX6Q_PAD_SD2_CLK__USDHC2_CLK 100MHZ */
							16   0x170B9	/* MX6Q_PAD_SD2_DAT0__USDHC2_DAT0 100MHZ */
							0    0x170B9	/* MX6Q_PAD_SD2_DAT1__USDHC2_DAT1 100MHZ */
							8    0x170B9	/* MX6Q_PAD_SD2_DAT2__USDHC2_DAT2 100MHZ */
							1583 0x170B9	/* MX6Q_PAD_SD2_DAT3__USDHC2_DAT3 100MHZ */
							1430 0x170B9	/* MX6Q_PAD_NANDF_D4__USDHC2_DAT4 100MHZ */
							1438 0x170B9	/* MX6Q_PAD_NANDF_D5__USDHC2_DAT5 100MHZ */
							1446 0x170B9	/* MX6Q_PAD_NANDF_D6__USDHC2_DAT6 100MHZ */
							1454 0x170B9	/* MX6Q_PAD_NANDF_D7__USDHC2_DAT7 100MHZ */
						>;
					};

					pinctrl_usdhc2_3: usdhc2grp-3 {
						fsl,pins = <
							1577 0x170F9	/* MX6Q_PAD_SD2_CMD__USDHC2_CMD 200MHZ */
							1569 0x100F9	/* MX6Q_PAD_SD2_CLK__USDHC2_CLK 200MHZ */
							16   0x170F9	/* MX6Q_PAD_SD2_DAT0__USDHC2_DAT0 200MHZ */
							0    0x170F9	/* MX6Q_PAD_SD2_DAT1__USDHC2_DAT1 200MHZ */
							8    0x170F9	/* MX6Q_PAD_SD2_DAT2__USDHC2_DAT2 200MHZ */
							1583 0x170F9	/* MX6Q_PAD_SD2_DAT3__USDHC2_DAT3 200MHZ */
							1430 0x170F9	/* MX6Q_PAD_NANDF_D4__USDHC2_DAT4 200MHZ */
							1438 0x170F9	/* MX6Q_PAD_NANDF_D5__USDHC2_DAT5 200MHZ */
							1446 0x170F9	/* MX6Q_PAD_NANDF_D6__USDHC2_DAT6 200MHZ */
							1454 0x170F9	/* MX6Q_PAD_NANDF_D7__USDHC2_DAT7 200MHZ */
						>;
					};

				};

				usdhc3 {
					pinctrl_usdhc3_1: usdhc3grp-1 {
						fsl,pins = <
							1273 0x17059	/* MX6Q_PAD_SD3_CMD__USDHC3_CMD */
							1281 0x10059	/* MX6Q_PAD_SD3_CLK__USDHC3_CLK	*/
							1289 0x17059	/* MX6Q_PAD_SD3_DAT0__USDHC3_DAT0 */
							1297 0x17059	/* MX6Q_PAD_SD3_DAT1__USDHC3_DAT1 */
							1305 0x17059	/* MX6Q_PAD_SD3_DAT2__USDHC3_DAT2 */
							1312 0x17059	/* MX6Q_PAD_SD3_DAT3__USDHC3_DAT3 */
							1265 0x17059	/* MX6Q_PAD_SD3_DAT4__USDHC3_DAT4 */
							1257 0x17059	/* MX6Q_PAD_SD3_DAT5__USDHC3_DAT5 */
							1249 0x17059	/* MX6Q_PAD_SD3_DAT6__USDHC3_DAT6 */
							1241 0x17059	/* MX6Q_PAD_SD3_DAT7__USDHC3_DAT7 */
							1048 0x17059	/* MX6Q_PAD_GPIO_18__USDHC3_VSELECT */
						>;
					};

					pinctrl_usdhc3_2: usdhc3grp-2 {
						fsl,pins = <
							1273 0x17059	/* MX6Q_PAD_SD3_CMD__USDHC3_CMD */
							1281 0x10059	/* MX6Q_PAD_SD3_CLK__USDHC3_CLK	*/
							1289 0x17059	/* MX6Q_PAD_SD3_DAT0__USDHC3_DAT0 */
							1297 0x17059	/* MX6Q_PAD_SD3_DAT1__USDHC3_DAT1 */
							1305 0x17059	/* MX6Q_PAD_SD3_DAT2__USDHC3_DAT2 */
							1312 0x17059	/* MX6Q_PAD_SD3_DAT3__USDHC3_DAT3 */
							1048 0x17059	/* MX6Q_PAD_GPIO_18__USDHC3_VSELECT */
						>;
					};

					pinctrl_usdhc3_3: usdhc3grp-3 {
						fsl,pins = <
							1273 0x170B9	/* MX6Q_PAD_SD3_CMD__USDHC3_CMD 100MHZ */
							1281 0x100B9	/* MX6Q_PAD_SD3_CLK__USDHC3_CLK 100MHZ	*/
							1289 0x170B9	/* MX6Q_PAD_SD3_DAT0__USDHC3_DAT0 100MHZ */
							1297 0x170B9	/* MX6Q_PAD_SD3_DAT1__USDHC3_DAT1 100MHZ */
							1305 0x170B9	/* MX6Q_PAD_SD3_DAT2__USDHC3_DAT2 100MHZ */
							1312 0x170B9	/* MX6Q_PAD_SD3_DAT3__USDHC3_DAT3 100MHZ */
							1265 0x170B9	/* MX6Q_PAD_SD3_DAT4__USDHC3_DAT4 100MHZ */
							1257 0x170B9	/* MX6Q_PAD_SD3_DAT5__USDHC3_DAT5 100MHZ */
							1249 0x170B9	/* MX6Q_PAD_SD3_DAT6__USDHC3_DAT6 100MHZ */
							1241 0x170B9	/* MX6Q_PAD_SD3_DAT7__USDHC3_DAT7 100MHZ */
							1048 0x17059	/* MX6Q_PAD_GPIO_18__USDHC3_VSELECT */
						>;
					};

					pinctrl_usdhc3_4: usdhc3grp-4 {
						fsl,pins = <
							1273 0x170F9	/* MX6Q_PAD_SD3_CMD__USDHC3_CMD 200MHZ */
							1281 0x200F9	/* MX6Q_PAD_SD3_CLK__USDHC3_CLK 200MHZ	*/
							1289 0x170F9	/* MX6Q_PAD_SD3_DAT0__USDHC3_DAT0 200MHZ */
							1297 0x170F9	/* MX6Q_PAD_SD3_DAT1__USDHC3_DAT1 200MHZ */
							1305 0x170F9	/* MX6Q_PAD_SD3_DAT2__USDHC3_DAT2 200MHZ */
							1312 0x170F9	/* MX6Q_PAD_SD3_DAT3__USDHC3_DAT3 200MHZ */
							1265 0x170F9	/* MX6Q_PAD_SD3_DAT4__USDHC3_DAT4 200MHZ */
							1257 0x170F9	/* MX6Q_PAD_SD3_DAT5__USDHC3_DAT5 200MHZ */
							1249 0x170F9	/* MX6Q_PAD_SD3_DAT6__USDHC3_DAT6 200MHZ */
							1241 0x170F9	/* MX6Q_PAD_SD3_DAT7__USDHC3_DAT7 200MHZ */
							1048 0x17059	/* MX6Q_PAD_GPIO_18__USDHC3_VSELECT */
						>;
					};
				};

				usdhc4 {
					pinctrl_usdhc4_1: usdhc4grp-1 {
						fsl,pins = <
							1386 0x17059	/* MX6Q_PAD_SD4_CMD__USDHC4_CMD */
							1392 0x10059	/* MX6Q_PAD_SD4_CLK__USDHC4_CLK	*/
							1462 0x17059	/* MX6Q_PAD_SD4_DAT0__USDHC4_DAT0 */
							1470 0x17059	/* MX6Q_PAD_SD4_DAT1__USDHC4_DAT1 */
							1478 0x17059	/* MX6Q_PAD_SD4_DAT2__USDHC4_DAT2 */
							1486 0x17059	/* MX6Q_PAD_SD4_DAT3__USDHC4_DAT3 */
							1493 0x17059	/* MX6Q_PAD_SD4_DAT4__USDHC4_DAT4 */
							1501 0x17059	/* MX6Q_PAD_SD4_DAT5__USDHC4_DAT5 */
							1509 0x17059	/* MX6Q_PAD_SD4_DAT6__USDHC4_DAT6 */
							1517 0x17059	/* MX6Q_PAD_SD4_DAT7__USDHC4_DAT7 */
						>;
					};

					pinctrl_usdhc4_2: usdhc4grp-2 {
						fsl,pins = <
							1386 0x17059	/* MX6Q_PAD_SD4_CMD__USDHC4_CMD */
							1392 0x10059	/* MX6Q_PAD_SD4_CLK__USDHC4_CLK	*/
							1462 0x17059	/* MX6Q_PAD_SD4_DAT0__USDHC4_DAT0 */
							1470 0x17059	/* MX6Q_PAD_SD4_DAT1__USDHC4_DAT1 */
							1478 0x17059	/* MX6Q_PAD_SD4_DAT2__USDHC4_DAT2 */
							1486 0x17059	/* MX6Q_PAD_SD4_DAT3__USDHC4_DAT3 */
						>;
					};

					pinctrl_usdhc4_3: usdhc4grp-3 {
						fsl,pins = <
							1386 0x170B9	/* MX6Q_PAD_SD4_CMD__USDHC4_CMD 100MHZ */
							1392 0x100B9	/* MX6Q_PAD_SD4_CLK__USDHC4_CLK 100MHZ	*/
							1462 0x170B9	/* MX6Q_PAD_SD4_DAT0__USDHC4_DAT0 100MHZ */
							1470 0x170B9	/* MX6Q_PAD_SD4_DAT1__USDHC4_DAT1 100MHZ */
							1478 0x170B9	/* MX6Q_PAD_SD4_DAT2__USDHC4_DAT2 100MHZ */
							1486 0x170B9	/* MX6Q_PAD_SD4_DAT3__USDHC4_DAT3 100MHZ */
							1493 0x170B9	/* MX6Q_PAD_SD4_DAT4__USDHC4_DAT4 100MHZ */
							1501 0x170B9	/* MX6Q_PAD_SD4_DAT5__USDHC4_DAT5 100MHZ */
							1509 0x170B9	/* MX6Q_PAD_SD4_DAT6__USDHC4_DAT6 100MHZ */
							1517 0x170B9	/* MX6Q_PAD_SD4_DAT7__USDHC4_DAT7 100MHZ */
						>;
					};

					pinctrl_usdhc4_4: usdhc4grp-4 {
						fsl,pins = <
							1386 0x170F9	/* MX6Q_PAD_SD4_CMD__USDHC4_CMD 200MHZ */
							1392 0x100F9	/* MX6Q_PAD_SD4_CLK__USDHC4_CLK 200MHZ	*/
							1462 0x170F9	/* MX6Q_PAD_SD4_DAT0__USDHC4_DAT0 200MHZ */
							1470 0x170F9	/* MX6Q_PAD_SD4_DAT1__USDHC4_DAT1 200MHZ */
							1478 0x170F9	/* MX6Q_PAD_SD4_DAT2__USDHC4_DAT2 200MHZ */
							1486 0x170F9	/* MX6Q_PAD_SD4_DAT3__USDHC4_DAT3 200MHZ */
							1493 0x170F9	/* MX6Q_PAD_SD4_DAT4__USDHC4_DAT4 200MHZ */
							1501 0x170F9	/* MX6Q_PAD_SD4_DAT5__USDHC4_DAT5 200MHZ */
							1509 0x170F9	/* MX6Q_PAD_SD4_DAT6__USDHC4_DAT6 200MHZ */
							1517 0x170F9	/* MX6Q_PAD_SD4_DAT7__USDHC4_DAT7 200MHZ */
						>;
					};
				};

				ipu1 {
					pinctrl_ipu1_1: ipu1grp-1 {
						fsl,pins = <
							472 0x10	/* MX6Q_PAD_DI0_DISP_CLK__IPU1_DI0_DSP_CLK,		*/
							478 0x10	/* MX6Q_PAD_DI0_PIN15__IPU1_DI0_PIN15,	 DE 		*/
							485 0x10	/* MX6Q_PAD_DI0_PIN2__IPU1_DI0_PIN2,	 HSync 		*/
							493 0x10	/* MX6Q_PAD_DI0_PIN3__IPU1_DI0_PIN3,	 VSync 		*/
							501 0x80000000	/* MX6Q_PAD_DI0_PIN4__IPU1_DI0_PIN4,	 Contrast 	*/
							509 0x10	/* MX6Q_PAD_DISP0_DAT0__IPU1_DISP0_DAT_0,		*/
							516 0x10	/* MX6Q_PAD_DISP0_DAT1__IPU1_DISP0_DAT_1,		*/
							524 0x10	/* MX6Q_PAD_DISP0_DAT2__IPU1_DISP0_DAT_2,		*/
							532 0x10	/* MX6Q_PAD_DISP0_DAT3__IPU1_DISP0_DAT_3,		*/
							540 0x10	/* MX6Q_PAD_DISP0_DAT4__IPU1_DISP0_DAT_4,		*/
							548 0x10	/* MX6Q_PAD_DISP0_DAT5__IPU1_DISP0_DAT_5,		*/
							556 0x10	/* MX6Q_PAD_DISP0_DAT6__IPU1_DISP0_DAT_6,		*/
							564 0x10	/* MX6Q_PAD_DISP0_DAT7__IPU1_DISP0_DAT_7,		*/
							572 0x10	/* MX6Q_PAD_DISP0_DAT8__IPU1_DISP0_DAT_8,		*/
							580 0x10	/* MX6Q_PAD_DISP0_DAT9__IPU1_DISP0_DAT_9,		*/
							588 0x10	/* MX6Q_PAD_DISP0_DAT10__IPU1_DISP0_DAT_10,		*/
							595 0x10	/* MX6Q_PAD_DISP0_DAT11__IPU1_DISP0_DAT_11,		*/
							602 0x10	/* MX6Q_PAD_DISP0_DAT12__IPU1_DISP0_DAT_12,		*/
							609 0x10	/* MX6Q_PAD_DISP0_DAT13__IPU1_DISP0_DAT_13,		*/
							616 0x10	/* MX6Q_PAD_DISP0_DAT14__IPU1_DISP0_DAT_14,		*/
							622 0x10	/* MX6Q_PAD_DISP0_DAT15__IPU1_DISP0_DAT_15,		*/
							630 0x10	/* MX6Q_PAD_DISP0_DAT16__IPU1_DISP0_DAT_16,		*/
							638 0x10	/* MX6Q_PAD_DISP0_DAT17__IPU1_DISP0_DAT_17,		*/
							646 0x10	/* MX6Q_PAD_DISP0_DAT18__IPU1_DISP0_DAT_18,		*/
							654 0x10	/* MX6Q_PAD_DISP0_DAT19__IPU1_DISP0_DAT_19,		*/
							662 0x10	/* MX6Q_PAD_DISP0_DAT20__IPU1_DISP0_DAT_20,		*/
							670 0x10	/* MX6Q_PAD_DISP0_DAT21__IPU1_DISP0_DAT_21,		*/
							678 0x10	/* MX6Q_PAD_DISP0_DAT22__IPU1_DISP0_DAT_22,		*/
							686 0x10	/* MX6Q_PAD_DISP0_DAT23__IPU1_DISP0_DAT_23,		*/
						>;
					};

					pinctrl_ipu1_csi0_1: ipu1csi0grp-1 { /* parallel port */
						fsl,pins = <
							1153 0x80000000	/* MX6Q_PAD_CSI0_DAT12__IPU1_CSI0_D_12 */
							1161 0x80000000	/* MX6Q_PAD_CSI0_DAT13__IPU1_CSI0_D_13 */
							1169 0x80000000	/* MX6Q_PAD_CSI0_DAT14__IPU1_CSI0_D_14 */
							1177 0x80000000	/* MX6Q_PAD_CSI0_DAT15__IPU1_CSI0_D_15 */
							1185 0x80000000	/* MX6Q_PAD_CSI0_DAT16__IPU1_CSI0_D_16 */
							1193 0x80000000	/* MX6Q_PAD_CSI0_DAT17__IPU1_CSI0_D_17 */
							1201 0x80000000	/* MX6Q_PAD_CSI0_DAT18__IPU1_CSI0_D_18 */
							1209 0x80000000	/* MX6Q_PAD_CSI0_DAT19__IPU1_CSI0_D_19 */

							1075 0x80000000	/* MX6Q_PAD_CSI0_DATA_EN__IPU1_CSI0_DA_EN */
							1062 0x80000000	/* MX6Q_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK */
							1068 0x80000000	/* MX6Q_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC */
							1082 0x80000000	/* MX6Q_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC */
						>;
					};
				};

				ipu2 {
					pinctrl_ipu2_1: ipu2grp-1 {
						fsl,pins = <
							473 0x10	/* MX6Q_PAD_DI0_DISP_CLK__IPU2_DI0_DSP_CLK,		*/
							479 0x10	/* MX6Q_PAD_DI0_PIN15__IPU2_DI0_PIN15,	 DE 		*/
							486 0x10	/* MX6Q_PAD_DI0_PIN2__IPU2_DI0_PIN2,	 HSync	 	*/
							494 0x10	/* MX6Q_PAD_DI0_PIN3__IPU2_DI0_PIN3,	 VSync 		*/
							502 0x80000000	/* MX6Q_PAD_DI0_PIN4__IPU2_DI0_PIN4,	 Contrast 	*/
							510 0x10	/* MX6Q_PAD_DISP0_DAT0__IPU2_DISP0_DAT_0,		*/
							517 0x10	/* MX6Q_PAD_DISP0_DAT1__IPU2_DISP0_DAT_1,		*/
							525 0x10	/* MX6Q_PAD_DISP0_DAT2__IPU2_DISP0_DAT_2,		*/
							533 0x10	/* MX6Q_PAD_DISP0_DAT3__IPU2_DISP0_DAT_3,		*/
							541 0x10	/* MX6Q_PAD_DISP0_DAT4__IPU2_DISP0_DAT_4,		*/
							549 0x10	/* MX6Q_PAD_DISP0_DAT5__IPU2_DISP0_DAT_5,		*/
							557 0x10	/* MX6Q_PAD_DISP0_DAT6__IPU2_DISP0_DAT_6,		*/
							565 0x10	/* MX6Q_PAD_DISP0_DAT7__IPU2_DISP0_DAT_7,		*/
							573 0x10	/* MX6Q_PAD_DISP0_DAT8__IPU2_DISP0_DAT_8,		*/
							581 0x10	/* MX6Q_PAD_DISP0_DAT9__IPU2_DISP0_DAT_9,		*/
							589 0x10	/* MX6Q_PAD_DISP0_DAT10__IPU2_DISP0_DAT_10,		*/
							596 0x10	/* MX6Q_PAD_DISP0_DAT11__IPU2_DISP0_DAT_11,		*/
							603 0x10	/* MX6Q_PAD_DISP0_DAT12__IPU2_DISP0_DAT_12,		*/
							610 0x10	/* MX6Q_PAD_DISP0_DAT13__IPU2_DISP0_DAT_13,		*/
							617 0x10	/* MX6Q_PAD_DISP0_DAT14__IPU2_DISP0_DAT_14,		*/
							623 0x10	/* MX6Q_PAD_DISP0_DAT15__IPU2_DISP0_DAT_15,		*/
							631 0x10	/* MX6Q_PAD_DISP0_DAT16__IPU2_DISP0_DAT_16,		*/
							639 0x10	/* MX6Q_PAD_DISP0_DAT17__IPU2_DISP0_DAT_17,		*/
							647 0x10	/* MX6Q_PAD_DISP0_DAT18__IPU2_DISP0_DAT_18,		*/
							655 0x10	/* MX6Q_PAD_DISP0_DAT19__IPU2_DISP0_DAT_19,		*/
							663 0x10	/* MX6Q_PAD_DISP0_DAT20__IPU2_DISP0_DAT_20,		*/
							671 0x10	/* MX6Q_PAD_DISP0_DAT21__IPU2_DISP0_DAT_21,		*/
							679 0x10	/* MX6Q_PAD_DISP0_DAT22__IPU2_DISP0_DAT_22,		*/
							687 0x10	/* MX6Q_PAD_DISP0_DAT23__IPU2_DISP0_DAT_23,		*/
						>;
					};
				};
			};
		};

		ipu2: ipu@02800000 { /* IPU2 */
			compatible = "fsl,imx6q-ipuv3";
			reg = <0x02800000 0x400000>;
			interrupts = <0 7 0x04>, <0 8 0x04>;
			clocks = <&clks 133>, <&clks 134>, <&clks 137>, <&clks 41>, <&clks 42>, <&clks 169>;
			clock-names = "ipu2", "ipu2_di0", "ipu2_di1", "ipu2_di0_sel", "ipu2_di1_sel", "ipu2_csi0";
			status = "disabled";
		};
	};
};
