<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001615A1-20030102-D00000.TIF SYSTEM "US20030001615A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001615A1-20030102-D00001.TIF SYSTEM "US20030001615A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001615A1-20030102-D00002.TIF SYSTEM "US20030001615A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001615A1-20030102-D00003.TIF SYSTEM "US20030001615A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001615A1-20030102-D00004.TIF SYSTEM "US20030001615A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030001615A1-20030102-D00005.TIF SYSTEM "US20030001615A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030001615A1-20030102-D00006.TIF SYSTEM "US20030001615A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030001615A1-20030102-D00007.TIF SYSTEM "US20030001615A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030001615A1-20030102-D00008.TIF SYSTEM "US20030001615A1-20030102-D00008.TIF" NDATA TIF>
<!ENTITY US20030001615A1-20030102-D00009.TIF SYSTEM "US20030001615A1-20030102-D00009.TIF" NDATA TIF>
<!ENTITY US20030001615A1-20030102-D00010.TIF SYSTEM "US20030001615A1-20030102-D00010.TIF" NDATA TIF>
<!ENTITY US20030001615A1-20030102-D00011.TIF SYSTEM "US20030001615A1-20030102-D00011.TIF" NDATA TIF>
<!ENTITY US20030001615A1-20030102-D00012.TIF SYSTEM "US20030001615A1-20030102-D00012.TIF" NDATA TIF>
<!ENTITY US20030001615A1-20030102-D00013.TIF SYSTEM "US20030001615A1-20030102-D00013.TIF" NDATA TIF>
<!ENTITY US20030001615A1-20030102-D00014.TIF SYSTEM "US20030001615A1-20030102-D00014.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001615</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10183590</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020628</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2001-199644</doc-number>
</priority-application-number>
<filing-date>20010629</filing-date>
<country-code>JP</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H03K019/177</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>326</class>
<subclass>041000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Programmable logic circuit device having look up table enabling to reduce implementation area</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Toshinori</given-name>
<family-name>Sueyoshi</family-name>
</name>
<residence>
<residence-non-us>
<city>Kumamoto-shi</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Masahiro</given-name>
<family-name>Iida</family-name>
</name>
<residence>
<residence-non-us>
<city>Fujisawa-shi</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<assignee>
<organization-name>SEMICONDUCTOR TECHNOLOGY ACADEMIC RESEARCH CENTER</organization-name>
<address>
<city>Yokohama</city>
<country>
<country-code>JP</country-code>
</country>
</address>
<assignee-type>03</assignee-type>
</assignee>
<correspondence-address>
<name-1>STAAS &amp; HALSEY LLP</name-1>
<name-2></name-2>
<address>
<address-1>700 11TH STREET, NW</address-1>
<address-2>SUITE 500</address-2>
<city>WASHINGTON</city>
<state>DC</state>
<postalcode>20001</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A programmable logic circuit device has a plurality of logic blocks, a plurality of routing wires, a plurality of switch circuits, a plurality of connection blocks, and an I/O block performing an input/output operation with external equipment. The routing wires are connected to each of the logic blocks, the switch circuits are provided at an intersection of each of the routing wires, and the connection blocks are provided between an I/O line of each of the logic blocks and each of the routing wires. Each of the logic blocks has a look up table of M inputs and N outputs, which has a plurality of LUT units; and an internal configuration control circuit controlling an internal configuration of the plurality of LUT units. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Field of the Invention </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The present invention relates to an architectural technology for configuring a look up table that enables implementation area to be reduced. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Description of the Related Art </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> Recently, a programmable logic circuit device has attracted much attention as a device that can realize various logic circuits which meets diverse needs of users by programming internal circuits. Such a programmable logic circuit device is known as PLD (Programmable Logic Device) or FPGA (Field Programmable Gate Array), and recently is increasingly used not only for trial fabrication of hardwares, but also for constructing a large scale circuit (for example, a microprocessor) that has various functions in itself. These programmable logic circuits comprise look up tables (LUT: Look Up Table) as major components, and reduction of circuit area of such LUTs is strongly desired. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> A look up table (LUT) as a major component of a programmable logic circuit device (PLD or FPGA) is composed of memories, and is capable of implementing an arbitrary logic circuit. Basic architecture of such a FPGA has been previously disclosed, for example, in U.S. Pat. No. 4,706,216, and U.S. Pat. No. 4,870,302. Multi-context and cluster architecture of plural LUTs in FPGA has been disclosed, for example, in U.S. Pat. No. 5,778,439 and U.S. Pat. No. 5,905,385, etc. With regard to evaluation of LUT used in FPGA (for example, evaluation of functionality and area, as well as performance evaluation, and evaluation of cluster architecture), study results are found in, for example, J. Rose et al., &ldquo;Architecture of Field Programmable Gate Arrays: The Effect of Logic Block Functionality on Area Efficiency&rdquo;, IEEE J. Solid State Circuits, vol. 25, no. 5, pp. 1217-1225, October 1990, J. Rose et al., &ldquo;The Effect of Logic Block Architecture on FPGA Performance&rdquo;, IEEE J. Solid State Circuits, vol. 27, no. 3, pp. 281287, March 1992, and E. Ahmed et al., &ldquo;The Effect of LUT and Cluster Size on Deep Sub-micron FPGA Performance and Density&rdquo;, FPGA 2000, Monterey, Calif. USA, 2000. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> In a programmable logic circuit device, the number of bits M of input signal for the logic circuit that can be implemented corresponds to the number of bits of the address of memory composing the LUT, and the number of bits N of output signal corresponds to the number of output bits of the memory. Thus, a logic circuit that can be implemented in one LUT is an arbitrary logic circuit of M inputs and N outputs. Such a LUT is denoted in the present specification as M-input N-output LUT. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> Conventionally, in FPGA for example, the input number M and output number N are both fixed value. Any logic circuit is divided in circuit unit of M inputs and N outputs, and is implemented using plural LUTs. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> Therefore, in a conventional FPGA, even if circuit division results in a circuit having input bit number less than M, one LUT needs to be assigned to this circuit, leading to unnecessary increase of implementation area (logic and routing circuitry area; circuit area). </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> An object of the present invention is to reduce the circuit area of a look up table (LUT) and hence of a programmable logic circuit device. Another object of the present invention is to reduce power consumption of a programmable logic circuit device. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> According to the present invention, there is provided a look up table of M inputs and N outputs, comprising a plurality of LUT units; and an internal configuration control circuit controlling an internal configuration of the plurality of LUT units. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> Further, according to the present invention, there is provided a programmable logic circuit device comprising a plurality of logic blocks; a plurality of routing wires connected to each of the logic blocks; a plurality of switch circuits provided at an intersection of each of the routing wires; a plurality of connection blocks provided between an I/O line of each of the logic blocks and each of the routing wires; and an I/O block performing an input/output operation with external equipment, wherein each of the logic blocks has a look up table of M inputs and N outputs, comprising a plurality of LUT units; and an internal configuration control circuit controlling an internal configuration of the plurality of LUT units. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> The internal configuration control circuit may comprise a plurality of selectors selecting I/O signals of the plurality of LUT units; and a selector control circuit controlling the selectors and defining the internal configuration of the plurality of LUT units. The selector control circuit may comprise a memory, and control the plurality of selectors in accordance with data stored in the memory. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> The plurality of selectors may include an input signal selector provided at an input of at least one of the LUT units to select an input signal; and an output signal selector provided at an output of the LUT units selecting an output signal, the input signal selector and the output signal selector being controlled in accordance with the data stored in the memory. The plurality of selectors may include an input signal selector provided at an input of at least one of the LUT units to select an input signal; and an output signal selector provided at an output of the LUT units selecting an output signal, the input signal selector and the output signal selector being controlled in accordance with the input signal. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> The look up table of M inputs and N outputs may be a 6-input 3-output look up table. The 6-input 3-output look up table may comprise eight 3-input 1-output LUT units. The 6-input 3-output look up table may comprise four 3-input 2-output LUT units. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> In addition, according to the present invention, there is also provided a method of configuring a look up table of M inputs and N outputs, comprising the steps of providing a plurality of LUT units; and selectively controlling I/O signals of the plurality of LUT units to set a predetermined mode of an internal configuration. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> The I/O signals of the plurality of LUT units may be selectively controlled in accordance with data stored in the corresponding look up table. An input signal input to at least one of the LUT units and an output signal output from the LUT unit may be selectively controlled in accordance with data stored in the corresponding look up table. An input signal input to at least one of the LUT units and an output signal output from the LUT unit may be selectively controlled in accordance with a predetermined function of the input signal.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> The present invention will be more clearly understood from the description of the preferred embodiments as set forth below with reference to the accompanying drawings, wherein: </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a block diagram showing an example of FPGA to which the present invention is applied; </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a block diagram showing a 6-input 3-output LUT as an example of LUTs in the FPGA; </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 3A, 3B</cross-reference>, <highlight><bold>3</bold></highlight>C, <highlight><bold>3</bold></highlight>D, <highlight><bold>3</bold></highlight>E, and <highlight><bold>3</bold></highlight>F are block diagrams showing the mode of internal configuration of the 6-input 3-output LUT shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>; </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a view useful for explaining an example of the method of mapping circuits in a look up table; </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a block diagram showing a <highlight><bold>6</bold></highlight>-input <highlight><bold>3</bold></highlight>-output LUT as an example of a LUT in FPGA according to the present invention in conjunction with input/output signal; </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a block diagram showing an example of the internal configuration of the 6-input 3-output LUT shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>; </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> is a block diagram showing an example of 3-input 1-output LUT unit in the 6-input 3-output LUT of <cross-reference target="DRAWINGS">FIG. 6</cross-reference>; </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8</cross-reference> is a block diagram showing another example of 3-input 1-output LUT unit in the 6-input 3-output LUT of <cross-reference target="DRAWINGS">FIG. 6</cross-reference>; </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 9</cross-reference> is a block diagram showing another example of the internal configuration of the 6-input 3-output LUT shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>; </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 10</cross-reference> is a is a block diagram showing an example of 3-input 2-output LUT unit in the 6-input 3-output LUT of <cross-reference target="DRAWINGS">FIG. 9</cross-reference>; </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 11</cross-reference> is a block diagram showing another example of 3-input 2-output LUT unit in the 6-input 3-output LUT of <cross-reference target="DRAWINGS">FIG. 9</cross-reference>; </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 12</cross-reference> is a block diagram showing still another example of 3-input 2-output LUT unit in the 6-input 3-output LUT of <cross-reference target="DRAWINGS">FIG. 9</cross-reference>; </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 13</cross-reference> is a block diagram showing an example of configuration of a 8 operation ALU circuit (ALU <highlight><bold>16</bold></highlight>); </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 14</cross-reference> is a view showing difference of the area ratio for ALU <highlight><bold>16</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 13</cross-reference> when implemented with LUT in conventional FPGA compared to LUT in FPGA according to the present invention; and </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 15</cross-reference> is a view showing difference of the number of bits of configuration data for ALU <highlight><bold>16</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 13</cross-reference> when implemented with LUT in conventional FPGA compared to LUT in FPGA according to the present invention.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DESCRIPTION OF THE PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> Now, a look up table, a programmable logic circuit device comprising a look up table and a method for configuring a look up table according to the present invention will be described in detail below with reference to appended drawings. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a block diagram showing an example of FPGA to which the present invention is applied. In <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, reference numeral <highlight><bold>100</bold></highlight> denotes FPGA as an example of a programmable logic circuit device, <highlight><bold>101</bold></highlight> is an I/O block, <highlight><bold>102</bold></highlight> is a logic block (CLB: Configurable Logic Block), <highlight><bold>103</bold></highlight> is a connection block (C), <highlight><bold>104</bold></highlight> is a switch matrix (S), and <highlight><bold>105</bold></highlight> denotes routing wires. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, FPGA <highlight><bold>100</bold></highlight> is comprised of logic blocks (CLB) <highlight><bold>102</bold></highlight> arranged in the form of array, routing wire (channel area) <highlight><bold>105</bold></highlight> surrounding these CLB <highlight><bold>102</bold></highlight>, and I/O blocks <highlight><bold>101</bold></highlight>. At the intersection of the routing wire <highlight><bold>105</bold></highlight>, switch matrices (S) <highlight><bold>104</bold></highlight> are disposed for connecting these components, and connection block (C) <highlight><bold>103</bold></highlight> is disposed between the I/O line of each CLB <highlight><bold>102</bold></highlight> and the routing wire <highlight><bold>105</bold></highlight>. Each CLB <highlight><bold>102</bold></highlight> is comprised of a look up table (LUT) <highlight><bold>121</bold></highlight>, latches <highlight><bold>122</bold></highlight>, and selectors <highlight><bold>123</bold></highlight>. The present invention relates mainly to the configuration of LUT <highlight><bold>121</bold></highlight>. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a block diagram showing a 6-input 3-output LUT as an example of a LUT in a FPGA. This is an example of a LUT <highlight><bold>121</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. Thus, the LUT shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference> corresponds to the configuration of a case of M-input N-output LUT in which M&equals;6, N&equals;3. The case of M&equals;6, N&equals;3 is only an example, and value of M and N is not limited to this case, but may include various other values, and may include the case M&equals;N, or M&lt;N. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 3A</cross-reference> to <highlight><bold>3</bold></highlight>F are block diagrams showing different modes of internal configuration of the 6-input 3-output LUT shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, and showing that, as will be described in detail later, by varying the values (X, Y, Z)of mode changing memory (<highlight><bold>71</bold></highlight>), the 6-input 3-output LUT can be set to different internal configurations as shown in <cross-reference target="DRAWINGS">FIGS. 3A</cross-reference> to <highlight><bold>3</bold></highlight>F. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> Specifically, <cross-reference target="DRAWINGS">FIG. 3A</cross-reference> shows a case where the 6-input 3-output LUT is set to a mode of three 2-input 1-output LUT. In conventional FPGA (conventionally composed by using 4-input 1-output LUT as a unit), for example, three LUTs (4-input 1-output LUT) are required to assign three 2-input 1-output circuits to LUTs. In the configuration shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>A, only one 6-input 3-output LUT needs to be used for this purpose. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> Area ratio of 4-input 1-output LUT to 6-input 3-output LUT including routing channel area is about 1:1.5. Therefore, as compared to the conventional configuration using three 4-input 1-output LUTs, the configuration shown in <cross-reference target="DRAWINGS">FIG. 3A</cross-reference> can reduce the circuit area ratio to about (1&times;3):1.5, that is, to about 1:0.5. Thus, reduction of circuit area of maximum 50% can be achieved. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3B</cross-reference> shows a case where the LUT is set to a mode of two 3 input 1 output LUTs. In this case, as compared to the conventional configuration where two 4-input 1-output LUTs are used, the circuit area ratio can be reduced to (1&times;2):1.5, that is, 1:0.75. Thus, reduction of circuit area of maximum 25% can be achieved. </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> Further, <cross-reference target="DRAWINGS">FIG. 3C</cross-reference> shows a case where the 6-input 3-output LUT is set to a mode of 6-input 1-output LUT. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3D</cross-reference> shows a case where the 6-input 3-output LUT is set to a mode of 3-input 1-output LUT&times;8 planes. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3E</cross-reference> shows a case where the 6-input 3-output LUT is set to a mode of 4-input 1-output LUT&times;4 planes, and <cross-reference target="DRAWINGS">FIG. 3F</cross-reference> shows a case where the 6-input 3-output LUT is set to a mode of 5-input 1-output LUT&times;2 planes. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a view useful for explaining the mapping method of circuits in the look up table, which shows the reason why mode setting of <cross-reference target="DRAWINGS">FIGS. 3D</cross-reference> to <highlight><bold>3</bold></highlight>F above is possible. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, in the mapping method which utilizes, for example, the control structure of if &tilde;, else, case, etc., in RTL (Register Transfer Level) description of HDL (Hardware Description Language), since it is guaranteed that conditional branching is not explicitly simultaneous operation, processing within each condition is mapped to each context. Switching between contexts is performed, for example, by a signal from a control circuit implemented in other LUT (look up table). </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> In such a case, as shown in above described <cross-reference target="DRAWINGS">FIGS. 3D</cross-reference> to <highlight><bold>3</bold></highlight>F, plural LUTs can be configured with one LUT. Specifically, in the case shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>D, eight 3-input 1-output LUTs can be configured with one LUT (in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>D, one 6-input 3-output LUT). In the case shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>E, four 4-input 1-output LUTs can be configured with one LUT, and in the case shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>F, two 5-input 1-output LUTs can be configured with one LUT. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> Specifically, in the configuration shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>E, for example, as compared to conventional configuration using four 4-input 1-output LUTs, the circuit area ratio can be reduced to about (1&times;4):1.5, that is, 1:0.375. Thus, reduction of implementation area (circuit area) of maximum about 62% can be achieved. In other words, the LUTs shown in <cross-reference target="DRAWINGS">FIG. 3E</cross-reference> (LUTs configured with one 6-input 3-output LUT) can be configured in implementation area of about 32% of conventional LUTs (four 4-input 1-output LUTs), and can also substantially decrease the power consumption. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> Also, if the case where an ALU circuit of 8 operations is implemented with conventional 4-input 1-output LUTs, is compared with the case where the 6-input 3-output LUT is used as 4-input 1-output LUT&times;4 planes for implementing same ALU circuit, circuit area can be reduced to about 75%, and achieve considerable improvement in packaging efficiency. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a block diagram showing a 6-input 3-output LUT <highlight><bold>7</bold></highlight> as an example of LUT in FPGA according to the present invention in conjunction with the I/O signals. This corresponds to the 6-input 3-output LUT as shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference> with six input signals A, B, C, D, E, F and three output signals Q, V, W added thereto. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a block diagram showing an example of internal configuration of the 6-input 3-output LUT shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, the 6-input 3-output LUT <highlight><bold>7</bold></highlight> (<highlight><bold>121</bold></highlight>) is comprised of a mode changing memory <highlight><bold>71</bold></highlight>, selectors <highlight><bold>721</bold></highlight> <highlight><bold>726</bold></highlight>, and 3-input 1-output LUT units (memory array) <highlight><bold>731</bold></highlight> <highlight><bold>738</bold></highlight>. The mode changing memory <highlight><bold>71</bold></highlight> stores 3 bits data X, Y, Z designated by a user so as to set the relation between 6 bit input A&tilde;F and 3 bit output Q, V, W in accordance with user&apos;s request. </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> A predetermined signal within 6 bit input signal is input to each selector (selector for selecting input signal) <highlight><bold>721</bold></highlight>&tilde;<highlight><bold>725</bold></highlight>, so as to select input signal in accordance with data stored in the mode changing memory <highlight><bold>71</bold></highlight>. That is, signals A, C are input to the selector <highlight><bold>721</bold></highlight>, and signals B, D are input to selector <highlight><bold>722</bold></highlight>, and one of the signals is selected by selection signal F<highlight><bold>0</bold></highlight> (X, Y, Z) specified by data X, Y, Z, and is output, respectively. Similarly, signals A, D are input to the selector <highlight><bold>723</bold></highlight>, and signals B, E are input to the selector <highlight><bold>724</bold></highlight>, and signals C, F are input to the selector <highlight><bold>725</bold></highlight>, and one of the signals is selected by selection signal Fl (X, Y, Z) specified by data X, Y, Z, and is output, respectively. </paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> Each of 3-input 1-output LUT units <highlight><bold>731</bold></highlight>&tilde;<highlight><bold>738</bold></highlight> is comprised of an address decoder, a memory and a selector, as described later, and outputs 1 bit signal in response to 3 bit input signal, respectively. Thus, signals A, B, C are input to each of LUT units <highlight><bold>731</bold></highlight>, <highlight><bold>732</bold></highlight>, <highlight><bold>734</bold></highlight>&tilde;<highlight><bold>736</bold></highlight> and <highlight><bold>738</bold></highlight>, and one of the signals A or C and one of the signals B or D selected by selection signal F<highlight><bold>0</bold></highlight>, and the signal C is input to the LUT unit <highlight><bold>733</bold></highlight>, and one of the signals A or D, and one of the signals B or E, and one of the signals C or F, selected by the selection signal F<highlight><bold>1</bold></highlight> is input to the LUT unit <highlight><bold>737</bold></highlight>. Output signals from the LUT units <highlight><bold>731</bold></highlight>&tilde;<highlight><bold>738</bold></highlight> are input to a selector (selector for selecting output signal) <highlight><bold>726</bold></highlight>, and one of the signals is selected by selection signal F<highlight><bold>2</bold></highlight> (D, E, F, X, Y, Z) specified by signals D, E, F and data X, Y, Z, and is output as signal V. The signal Q is the output signal from the LUT unit <highlight><bold>731</bold></highlight>, and the signal W is the output signal from the LUT unit <highlight><bold>737</bold></highlight>. </paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> is a block diagram showing an example of 3-input 1-output LUT unit <highlight><bold>731</bold></highlight> in the 6-input 3-output LUT <highlight><bold>7</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 6</cross-reference>. All of the 3-input 1-output LUT units <highlight><bold>731</bold></highlight>&tilde;<highlight><bold>738</bold></highlight> are of similar configuration. </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> The LUT unit <highlight><bold>731</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference> is comprised of an address decoder <highlight><bold>7311</bold></highlight>, a selector <highlight><bold>7312</bold></highlight>, and two sets of 4 bit memory unit groups M<highlight><bold>11</bold></highlight>&tilde;M<highlight><bold>14</bold></highlight>, M<highlight><bold>21</bold></highlight>&tilde;M<highlight><bold>24</bold></highlight>. The address decoder <highlight><bold>7311</bold></highlight> decodes 2 bit input signal A, B to designate each one of the memory unit groups M<highlight><bold>1</bold></highlight>&tilde;M<highlight><bold>14</bold></highlight> and M<highlight><bold>21</bold></highlight>&tilde;M<highlight><bold>24</bold></highlight>, and further according to the input signal C, selects one of the sets M<highlight><bold>11</bold></highlight>&tilde;M<highlight><bold>14</bold></highlight> or M<highlight><bold>21</bold></highlight>&tilde;M<highlight><bold>24</bold></highlight> to output data. </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8</cross-reference> is a block diagram showing another example of 3-input 1-output LUT unit <highlight><bold>731</bold></highlight> in the 6-input 3-output LUT <highlight><bold>7</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 6</cross-reference>. </paragraph>
<paragraph id="P-0057" lvl="0"><number>&lsqb;0057&rsqb;</number> The LUT unit <highlight><bold>731</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 8</cross-reference> is comprised of an address decoder <highlight><bold>7313</bold></highlight>, and 8 bit memory unit groups M<highlight><bold>31</bold></highlight>&tilde;M<highlight><bold>38</bold></highlight>. The address decoder <highlight><bold>7313</bold></highlight> decodes the 3 bit input signals A, B, C, to designate one of the memory unit groups M<highlight><bold>31</bold></highlight>&tilde;M<highlight><bold>38</bold></highlight>, and output the data (Q). </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> The relation of the 3 bit data X, Y, Z, designated by the mode changing memory <highlight><bold>71</bold></highlight> in the 6-input 3-output LUT shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference> as described above and the corresponding internal configurations (configuration modes) will be explained below with reference to FIGS. <highlight><bold>3</bold></highlight>A&tilde;<highlight><bold>3</bold></highlight>F. </paragraph>
<paragraph id="P-0059" lvl="0"><number>&lsqb;0059&rsqb;</number> First, when, as shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>A, the 6-input 3-output LUT <highlight><bold>7</bold></highlight> (<highlight><bold>121</bold></highlight>) is set to the mode of three 2-input 1-output LUTS, the selection signal F<highlight><bold>0</bold></highlight> and F<highlight><bold>1</bold></highlight> select an input &ldquo;1&rdquo; at each of the selectors <highlight><bold>721</bold></highlight>, <highlight><bold>722</bold></highlight> and <highlight><bold>723</bold></highlight> <highlight><bold>725</bold></highlight>, and further, the selection signal F<highlight><bold>2</bold></highlight> selects an input &ldquo;2&rdquo; at the selector <highlight><bold>726</bold></highlight>. </paragraph>
<paragraph id="P-0060" lvl="0"><number>&lsqb;0060&rsqb;</number> That is, the user designates the 3 bit data X, Y, Z to be stored in the mode changing memory <highlight><bold>71</bold></highlight> such that the selection signal F<highlight><bold>0</bold></highlight> (X, Y, Z) and F<highlight><bold>1</bold></highlight> (X, Y, Z) selects an input &ldquo;1&rdquo; at each of the selectors <highlight><bold>721</bold></highlight>, <highlight><bold>722</bold></highlight> and <highlight><bold>723</bold></highlight> <highlight><bold>725</bold></highlight>, and that the selection signal F<highlight><bold>2</bold></highlight> (D, E, F, X, Y, Z) selects an input &ldquo;2&rdquo; at the selector <highlight><bold>726</bold></highlight>. </paragraph>
<paragraph id="P-0061" lvl="0"><number>&lsqb;0061&rsqb;</number> Thus, by using the LUT unit <highlight><bold>731</bold></highlight> to which signals A, B, C are input and which outputs signal Q, the LUT unit <highlight><bold>733</bold></highlight> to which the signals C, D via the selectors <highlight><bold>721</bold></highlight>, <highlight><bold>722</bold></highlight> and the direct signal C are input and which outputs the signal V via the selector <highlight><bold>726</bold></highlight>, and the LUT unit <highlight><bold>737</bold></highlight> to which the signals D, E, F are input via the selectors <highlight><bold>723</bold></highlight> <highlight><bold>725</bold></highlight> and which outputs the signal W, the three 2-input 1-output LUTs as shown in <cross-reference target="DRAWINGS">FIG. 3A</cross-reference> can be configured. Although the input signal C in the LUT unit <highlight><bold>731</bold></highlight>, one of the input signal C in the LUT unit <highlight><bold>733</bold></highlight>, and the input signal D in the LUT unit <highlight><bold>737</bold></highlight> via the selector <highlight><bold>723</bold></highlight> are extra input signals in each of the LUT units, there is no problem about it. </paragraph>
<paragraph id="P-0062" lvl="0"><number>&lsqb;0062&rsqb;</number> Next, when, as shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>B, the 6-input 3-output LUT <highlight><bold>7</bold></highlight> is set to the mode of two 3-input 1-output LUTs, the 3 bit data X, Y, Z to be stored in the mode changing memory <highlight><bold>71</bold></highlight> is designated such that the selection signal F<highlight><bold>1</bold></highlight> selects an input signal &ldquo;1&rdquo; at the selectors <highlight><bold>723</bold></highlight>&tilde;<highlight><bold>725</bold></highlight>. By using the LUT unit <highlight><bold>731</bold></highlight> to which the signals A, B, C are input and which outputs the signal Q, and the LUT unit <highlight><bold>737</bold></highlight> to which the signals D, E, F are input via the selector <highlight><bold>723</bold></highlight>&tilde;<highlight><bold>725</bold></highlight> and which outputs the signal W, the two 3-input 1-output LUTs as shown in <cross-reference target="DRAWINGS">FIG. 3B</cross-reference> can be configured. </paragraph>
<paragraph id="P-0063" lvl="0"><number>&lsqb;0063&rsqb;</number> When, as shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>C, the 6-input 3-output LUT is set to the mode of 6-input 1-output LUT, the selection signals F<highlight><bold>0</bold></highlight> and F<highlight><bold>1</bold></highlight> select an input &ldquo;0&rdquo; at each selector, and the selection signal F<highlight><bold>2</bold></highlight> determines the value of the selector <highlight><bold>726</bold></highlight> from input signals D, E, F, and outputs the signal V. Thus, from 6 bit input of the signals A, B, C, and the signals D, E, F, 1 bit signal V is output. </paragraph>
<paragraph id="P-0064" lvl="0"><number>&lsqb;0064&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>D, when the 6-input 3-output LUT is set to the mode of 3-input 1-output LUT&times;8 planes, the selection signals F<highlight><bold>0</bold></highlight> and F<highlight><bold>1</bold></highlight> select an input &ldquo;0&rdquo; at each selector, and the selection signal F<highlight><bold>2</bold></highlight> determines the value of the selector <highlight><bold>726</bold></highlight> from the signals D, E, F, and outputs the signal V. In this case, the signals D, E, F, use plane switching signals. </paragraph>
<paragraph id="P-0065" lvl="0"><number>&lsqb;0065&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>E, when the 6-input 3-output LUT is set to the mode of 4-input 1-output LUT&times;4 planes, the selection signals F<highlight><bold>0</bold></highlight> and F<highlight><bold>1</bold></highlight> select an input &ldquo;0&rdquo; at each selector, and the selection signal F<highlight><bold>2</bold></highlight> determines the value of the selector <highlight><bold>726</bold></highlight> from the signals D, E, F, and outputs the signal V. In this case, the signal D is one of 4 bit input signals together with the signals A, B, C, and the signals E and F use plane switching signals. </paragraph>
<paragraph id="P-0066" lvl="0"><number>&lsqb;0066&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>F, when the 6-input 3-output LUT is set to the mode of 5-input 1-output LUT&times;2 planes, the selection signals F<highlight><bold>0</bold></highlight> and F<highlight><bold>1</bold></highlight> select an input &ldquo;0&rdquo; at each selector, and the selection signal F<highlight><bold>2</bold></highlight> determines the value of the selector <highlight><bold>726</bold></highlight> from the signals D, E, F, and outputs the signal V. In this case, the signal D and E are two of 5 bit input signals together with the signals A, B, C, and the signals F uses a plane switching signal. </paragraph>
<paragraph id="P-0067" lvl="0"><number>&lsqb;0067&rsqb;</number> As has been described above, according to the present embodiment, the 6-input 3-output LUT, for example, may be used in various modes of internal configuration by varying the values X, Y, Z of the mode changing memory. </paragraph>
<paragraph id="P-0068" lvl="0"><number>&lsqb;0068&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 9</cross-reference> is a block diagram showing another example of internal configuration, which is different from the above described internal configuration of 6-input 3-output LUT shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>. </paragraph>
<paragraph id="P-0069" lvl="0"><number>&lsqb;0069&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>, the 6-input 3-output LUT <highlight><bold>8</bold></highlight> (<highlight><bold>121</bold></highlight>) is comprised of a mode changing memory <highlight><bold>81</bold></highlight>, selectors <highlight><bold>821</bold></highlight>&tilde;<highlight><bold>826</bold></highlight>, and 3-input 2-output LUT units <highlight><bold>831</bold></highlight>&tilde;<highlight><bold>834</bold></highlight>. The mode changing memory <highlight><bold>81</bold></highlight> stores 3 bit data X, Y, Z, designated by a user, so as to set the relation between 6 bit input A&tilde;F and 3 bit output Q, V, W in accordance with user&apos;s request. </paragraph>
<paragraph id="P-0070" lvl="0"><number>&lsqb;0070&rsqb;</number> Thus, in contrast to the above described 6-input 3-output LUT <highlight><bold>7</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, which comprises eight 3-input 1-output LUT units <highlight><bold>731</bold></highlight>&tilde;<highlight><bold>738</bold></highlight>, the present 6-input 3-output LUT <highlight><bold>8</bold></highlight> comprises four 3-input 2-output LUT units <highlight><bold>831</bold></highlight>&tilde;<highlight><bold>834</bold></highlight>, and except for this, has substantially the same configuration. 3 bit data X, Y, Z, designated to the mode changing memory <highlight><bold>81</bold></highlight> of the LUT <highlight><bold>8</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>, selection signals F<highlight><bold>0</bold></highlight> (X, Y, Z), F<highlight><bold>1</bold></highlight> (X, Y, Z), and F<highlight><bold>2</bold></highlight> (D, E, F, X, Y, Z), as well as the operation of selectors <highlight><bold>821</bold></highlight>&tilde;<highlight><bold>826</bold></highlight> (corresponding to the selectors <highlight><bold>721</bold></highlight>&tilde;<highlight><bold>726</bold></highlight>) controlled by these selection signals F<highlight><bold>0</bold></highlight>, F<highlight><bold>1</bold></highlight>, F<highlight><bold>2</bold></highlight>, are the same as has been described with reference to <cross-reference target="DRAWINGS">FIG. 6</cross-reference> and <cross-reference target="DRAWINGS">FIGS. 3A</cross-reference> <highlight><bold>3</bold></highlight>F, and explanation thereof is therefore omitted. </paragraph>
<paragraph id="P-0071" lvl="0"><number>&lsqb;0071&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 10</cross-reference> is a block diagram showing an example of 3-input 2-output LUT units in the 6-input 3-output LUT shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>. All of the 3-input 2-output LUT units <highlight><bold>831</bold></highlight>&tilde;<highlight><bold>834</bold></highlight> have the identical configuration. </paragraph>
<paragraph id="P-0072" lvl="0"><number>&lsqb;0072&rsqb;</number> The LUT unit <highlight><bold>831</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 10</cross-reference> is comprised of an address decoder <highlight><bold>8311</bold></highlight>, selectors <highlight><bold>8312</bold></highlight>, <highlight><bold>8313</bold></highlight>, and four sets of 4 bit memory unit group M<highlight><bold>41</bold></highlight>&tilde;M<highlight><bold>44</bold></highlight>, M<highlight><bold>51</bold></highlight>&tilde;M<highlight><bold>54</bold></highlight>, M<highlight><bold>61</bold></highlight>&tilde;M<highlight><bold>64</bold></highlight>, M<highlight><bold>71</bold></highlight>&tilde;M<highlight><bold>74</bold></highlight>. The address decoder <highlight><bold>8311</bold></highlight> decodes 2 bit input signal A, B to designate each one for the four sets of memory unit group M<highlight><bold>41</bold></highlight>&tilde;M<highlight><bold>44</bold></highlight>, M<highlight><bold>51</bold></highlight>&tilde;M<highlight><bold>54</bold></highlight>, M<highlight><bold>61</bold></highlight>&tilde;M<highlight><bold>64</bold></highlight>, M<highlight><bold>71</bold></highlight>&tilde;M<highlight><bold>74</bold></highlight>, and by the input signal C, selects and outputs the data of one of the two sets of memory unit group M<highlight><bold>41</bold></highlight>&tilde;M<highlight><bold>44</bold></highlight> or M<highlight><bold>51</bold></highlight>&tilde;M<highlight><bold>54</bold></highlight> (output signal Q: the signal supplied to the input &ldquo;0&rdquo; of the selector <highlight><bold>826</bold></highlight>), and data of one of the two sets of memory unit group M<highlight><bold>61</bold></highlight>&tilde;M<highlight><bold>64</bold></highlight> or M<highlight><bold>71</bold></highlight>&tilde;M<highlight><bold>74</bold></highlight> (the signal supplied to the input &ldquo;1&rdquo; of the selector <highlight><bold>826</bold></highlight>). </paragraph>
<paragraph id="P-0073" lvl="0"><number>&lsqb;0073&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 11</cross-reference> is a block diagram showing another example of 3-input 2-output LUT units in the 6-input 3-output LUT shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>. </paragraph>
<paragraph id="P-0074" lvl="0"><number>&lsqb;0074&rsqb;</number> The LUT unit <highlight><bold>831</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 11</cross-reference> is comprised of an address decoder <highlight><bold>8314</bold></highlight>, and two sets of 8 bit memory unit group M<highlight><bold>81</bold></highlight>&tilde;M<highlight><bold>88</bold></highlight> and M<highlight><bold>91</bold></highlight>&tilde;M<highlight><bold>98</bold></highlight>. The address decoder <highlight><bold>8314</bold></highlight> decodes 3 bit input signal A, B, C to designate each one for the two sets of memory unit group M<highlight><bold>81</bold></highlight>&tilde;M<highlight><bold>88</bold></highlight> and M<highlight><bold>91</bold></highlight>&tilde;M<highlight><bold>98</bold></highlight>, and outputs respective data (output signal Q: signal supplied to the input &ldquo;0&rdquo;, and signal supplied to the input &ldquo;1&rdquo;). </paragraph>
<paragraph id="P-0075" lvl="0"><number>&lsqb;0075&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 12</cross-reference> is a block diagram showing still another example of 3-input 2-output LUT units in the 6-input 3-output LUT shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>. </paragraph>
<paragraph id="P-0076" lvl="0"><number>&lsqb;0076&rsqb;</number> The LUT unit <highlight><bold>831</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 12</cross-reference> is comprised of an address decoder <highlight><bold>8315</bold></highlight>, selectors <highlight><bold>8316</bold></highlight>, <highlight><bold>8317</bold></highlight>, and eight sets of 2 bit memory unit group M<highlight><bold>111</bold></highlight>, M<highlight><bold>121</bold></highlight>; M<highlight><bold>112</bold></highlight>, M<highlight><bold>122</bold></highlight>; . . . ; M<highlight><bold>118</bold></highlight>, M<highlight><bold>128</bold></highlight>. The address decoder <highlight><bold>8315</bold></highlight> decodes 1 bit input signal A to designate each one for the eight sets of memory unit group M<highlight><bold>111</bold></highlight>, M<highlight><bold>121</bold></highlight>&tilde;M<highlight><bold>118</bold></highlight>, M<highlight><bold>128</bold></highlight>, and by 2 bit input signal B, C, selects and outputs the data of one set of the memory unit group M<highlight><bold>111</bold></highlight>, M<highlight><bold>121</bold></highlight>&tilde;M<highlight><bold>114</bold></highlight>, M<highlight><bold>124</bold></highlight> (output signal Q: the signal supplied to the input &ldquo;0&rdquo; of the selector <highlight><bold>826</bold></highlight>), and the data of one set of the memory unit group M<highlight><bold>115</bold></highlight>, M<highlight><bold>125</bold></highlight>&tilde;M<highlight><bold>118</bold></highlight>, M<highlight><bold>128</bold></highlight> (signal supplied to the input &ldquo;1&rdquo; of the selector <highlight><bold>826</bold></highlight>). </paragraph>
<paragraph id="P-0077" lvl="0"><number>&lsqb;0077&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 13</cross-reference> is a block diagram showing an exemplary configuration of an ALU circuit (ALU <highlight><bold>16</bold></highlight>) <highlight><bold>90</bold></highlight> of 8 operations. In <cross-reference target="DRAWINGS">FIG. 13</cross-reference>, reference symbols G and H denote 16 bit data, I denotes command signal that determines the operation, and J denotes output signal. </paragraph>
<paragraph id="P-0078" lvl="0"><number>&lsqb;0078&rsqb;</number> AS shown in <cross-reference target="DRAWINGS">FIG. 13</cross-reference>, the ALU circuit <highlight><bold>90</bold></highlight> is comprised of eight operation circuits consisting of OR circuit <highlight><bold>91</bold></highlight>, AND circuit <highlight><bold>92</bold></highlight>, XOR circuit <highlight><bold>93</bold></highlight>, not circuit <highlight><bold>94</bold></highlight>, &plus;(addition) circuit <highlight><bold>95</bold></highlight>, NE (Not Equal) circuit <highlight><bold>96</bold></highlight>, GT (Greater Than) circuit <highlight><bold>97</bold></highlight> and SHIFT circuit <highlight><bold>98</bold></highlight> having 16 bit data G and H input therein, respectively, and a selector <highlight><bold>99</bold></highlight> for selecting the output from the eight operation circuits <highlight><bold>91</bold></highlight> to <highlight><bold>98</bold></highlight> in accordance with the command signal I, and outputs the output signal J portion corresponding to the command signal I. </paragraph>
<paragraph id="P-0079" lvl="0"><number>&lsqb;0079&rsqb;</number> Cases where the ALU circuit (ALU <highlight><bold>16</bold></highlight>) <highlight><bold>90</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 13</cross-reference> is implemented with 3-input 1-output LUT to 7-input 1-output LUT as used in conventional FPGA (horizontal axis: 3 LUT&mdash;7 LUT) is compared with cases where it is implemented with the 6-input 3-output LUT as shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference> (configuration comprising eight 3-input 1-output LUT <highlight><bold>731</bold></highlight>&tilde;<highlight><bold>738</bold></highlight>, a mode changing memory <highlight><bold>71</bold></highlight> and selectors <highlight><bold>721</bold></highlight>&tilde;<highlight><bold>726</bold></highlight>: 3 LUT*8) and with the 6-input 3-output LUT as shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference> (configuration comprising four 3-input 2-output LUT <highlight><bold>831</bold></highlight>&tilde;<highlight><bold>834</bold></highlight>, a mode changing memory <highlight><bold>81</bold></highlight> and selectors <highlight><bold>821</bold></highlight>&tilde;<highlight><bold>826</bold></highlight>: 4 LUT*4) as used in the FPGA according to the present invention, are compared in the following <cross-reference target="DRAWINGS">FIGS. 14 and 15</cross-reference>. The ALU <highlight><bold>16</bold></highlight> is equipped with, for example, a data selector for switching wire connection (a circuit which does not require LUT), a random logic (a circuit composed of LUT) and a flip-flop (a circuit for fixed portion of logic block). It is to be understood that the comparison in <cross-reference target="DRAWINGS">FIGS. 14 and 15</cross-reference> is performed assuming that conditions other than the configuration of LUT are substantially the same. </paragraph>
<paragraph id="P-0080" lvl="0"><number>&lsqb;0080&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 14</cross-reference> is a view showing the difference of the area ratio when the ALU <highlight><bold>16</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 13</cross-reference> is implemented with LUT used in conventional FPGA and in FPGA according to the present invention (3 LUT&tilde;7 LUT and 6-input 3-output LUT (3 LUT*8 and 4 LUT*4)). <cross-reference target="DRAWINGS">FIG. 15</cross-reference> is a view showing the difference of number of bits of configuration data when the ALU <highlight><bold>16</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 13</cross-reference> is implemented with LUT used in conventional FPGA and in FPGA according to the present invention. Vertical axis in <cross-reference target="DRAWINGS">FIG. 14</cross-reference> represents the area when the ALU <highlight><bold>16</bold></highlight> is configured using various LUTs, expressed as area ratio assuming the area of the case when configured with commonly used 4-input 1-output LUT (4 LUT) to be equal to 1. Vertical axis in <cross-reference target="DRAWINGS">FIG. 15</cross-reference> represents the number of bits of configuration data when the ALU <highlight><bold>16</bold></highlight> is configured using various LUTs. </paragraph>
<paragraph id="P-0081" lvl="0"><number>&lsqb;0081&rsqb;</number> As can be seen from <cross-reference target="DRAWINGS">FIG. 14</cross-reference>, when the ALU <highlight><bold>16</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 13</cross-reference> is implemented with the 6-input 3-output LUT used in FPGA according to the present invention (3 LUT*8 and 4 LUT*4), for example, the area ratio is greatly reduced compared to the case where the same ALU <highlight><bold>16</bold></highlight> is implemented with LUT used in conventional FPGA (3 LUT-7 LUT). More specifically, it can be seen that the case of 3 LUT*8 where the 6-input 3-output LUT is implemented as 3-input 1-output LUT&times;8 planes gives an area about 75% of that for the case where 4-input 1-output LUT (4 LUT) is used to implement the ALU <highlight><bold>16</bold></highlight> and gives the smallest area in conventional LUTs. </paragraph>
<paragraph id="P-0082" lvl="0"><number>&lsqb;0082&rsqb;</number> Further, as can be seen from <cross-reference target="DRAWINGS">FIG. 15</cross-reference>, the number of bits of configuration data for the case where the ALU <highlight><bold>16</bold></highlight> is implemented with the 6-input 3-output LUT used in FPGA according to the present invention (3 LUT*8 and 4 LUT*4) is comparable to that for the case of 4 LUT that gives the smallest value among the conventional cases. Thus, although the 6-input 3-output LUT of the present invention requires 4 times as much configuration data as, for example, 4-input 1-output LUT, the number of bits of the configuration data can be made comparable. This is due to the fact that the conventional LUT constructs the selectors in output stage with LUTs while the present invention achieves it by switching of routing wires so that number of LUTs used can be reduced. </paragraph>
<paragraph id="P-0083" lvl="0"><number>&lsqb;0083&rsqb;</number> In the above description, the 6-input 3-output LUT used in the FPGA according to the present invention is only an example, and the present invention can be equally applied to M-input N-output (e.g., 8-input 4-output) LUT. Further, it is to be understood that configuration of the 6-input 3-output LUT itself, for example, is not limited to the eight 3-input 1-output LUT units shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, or to the four 3-input 2-output LUT units shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>, and various modification is possible within the scope of the invention. </paragraph>
<paragraph id="P-0084" lvl="0"><number>&lsqb;0084&rsqb;</number> As has been described above in detail, according to the present invention, the circuit area of a look up table (LUT) or a programmable logic circuit device can be reduced. Further, according to the present invention, the power consumption of a programmable logic circuit device can also be reduced. </paragraph>
<paragraph id="P-0085" lvl="0"><number>&lsqb;0085&rsqb;</number> Many different embodiments of the present invention may be constructed without departing from the spirit and scope of the present invention, and it should be understood that the present invention is not limited to the specific embodiments described in this specification, except as defined in the appended claims. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A look up table of M inputs and N outputs, comprising: 
<claim-text>a plurality of LUT units; and </claim-text>
<claim-text>an internal configuration control circuit controlling an internal configuration of said plurality of LUT units. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The look up table as claimed in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said internal configuration control circuit comprises: 
<claim-text>a plurality of selectors selecting I/O signals of said plurality of LUT units; and </claim-text>
<claim-text>a selector control circuit controlling said selectors and defining the internal configuration of said plurality of LUT units. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The look up table as claimed in <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein said selector control circuit comprises a memory, and controls said plurality of selectors in accordance with data stored in said memory. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The look up table as claimed in <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference>, wherein said plurality of selectors include: 
<claim-text>an input signal selector provided at an input of at least one of said LUT units to select an input signal; and </claim-text>
<claim-text>an output signal selector provided at an output of said LUT units selecting an output signal, said input signal selector and said output signal selector being controlled in accordance with the data stored in said memory. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The look up table as claimed in <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference>, wherein said plurality of selectors include: 
<claim-text>an input signal selector provided at an input of at least one of said LUT units to select an input signal; and </claim-text>
<claim-text>an output signal selector provided at an output of said LUT units selecting an output signal, said input signal selector and said output signal selector being controlled in accordance with the input signal. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The look up table as claimed in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said look up table of M inputs and N outputs is a 6-input 3-output look up table. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The look up table as claimed in <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference>, wherein said 6-input 3-output look up table comprises eight 3-input 1-output LUT units. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The look up table as claimed in <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference>, wherein said 6-input 3-output look up table comprises four 3-input 2-output LUT units. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. A programmable logic circuit device comprising: 
<claim-text>a plurality of logic blocks; </claim-text>
<claim-text>a plurality of routing wires connected to each of said logic blocks; </claim-text>
<claim-text>a plurality of switch circuits provided at an intersection of each of said routing wires; </claim-text>
<claim-text>a plurality of connection blocks provided between an I/O line of each of said logic blocks and each of said routing wires; and </claim-text>
<claim-text>an I/O block performing an input/output operation with external equipment, wherein each of said logic blocks has a look up table of M inputs and N outputs, comprising: 
<claim-text>a plurality of LUT units; and </claim-text>
<claim-text>an internal configuration control circuit controlling an internal configuration of said plurality of LUT units. </claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The programmable logic circuit device as claimed in <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein said internal configuration control circuit comprises: 
<claim-text>a plurality of selectors selecting I/O signals of said plurality of LUT units; and </claim-text>
<claim-text>a selector control circuit controlling said selectors and defining the internal configuration of said plurality of LUT units. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The programmable logic circuit device as claimed in <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference>, wherein said selector control circuit comprises a memory, and controls said plurality of selectors in accordance with data stored in said memory. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The programmable logic circuit device as claimed in <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference>, wherein said plurality of selectors include: 
<claim-text>an input signal selector provided at an input of at least one of said LUT units to select an input signal; and </claim-text>
<claim-text>an output signal selector provided at an output of said LUT units selecting an output signal, said input signal selector and said output signal selector being controlled in accordance with the data stored in said memory. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The programmable logic circuit device as claimed in <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference>, wherein said plurality of selectors include: 
<claim-text>an input signal selector provided at an input of at least one of said LUT units to select an input signal; and </claim-text>
<claim-text>an output signal selector provided at an output of said LUT units selecting an output signal, said input signal selector and said output signal selector being controlled in accordance with the input signal. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The programmable logic circuit device as claimed in <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein said look up table of M inputs and N outputs is a 6-input 3-output look up table. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The programmable logic circuit device as claimed in <dependent-claim-reference depends_on="CLM-00011">claim 14</dependent-claim-reference>, wherein said 6-input 3-output look up table comprises eight 3-input 1-output LUT units. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The programmable logic circuit device as claimed in <dependent-claim-reference depends_on="CLM-00011">claim 14</dependent-claim-reference>, wherein said 6-input 3-output look up table comprises four 3-input 2-output LUT units. </claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. A method of configuring a look up table of M inputs and N outputs, comprising the steps of: 
<claim-text>providing a plurality of LUT units; and </claim-text>
<claim-text>selectively controlling I/O signals of said plurality of LUT units to set a predetermined mode of an internal configuration. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. The method of configuring a look up table as claimed in <dependent-claim-reference depends_on="CLM-00011">claim 17</dependent-claim-reference>, wherein the I/O signals of said plurality of LUT units are selectively controlled in accordance with data stored in the corresponding look up table. </claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. The method of configuring a look up table as claimed in <dependent-claim-reference depends_on="CLM-00011">claim 17</dependent-claim-reference>, wherein an input signal input to at least one of said LUT units and an output signal output from said LUT unit are selectively controlled in accordance with data stored in the corresponding look up table. </claim-text>
</claim>
<claim id="CLM-00020">
<claim-text><highlight><bold>20</bold></highlight>. The method of configuring a look up table as claimed in <dependent-claim-reference depends_on="CLM-00011">claim 17</dependent-claim-reference>, wherein an input signal input to at least one of said LUT units and an output signal output from said LUT unit are selectively controlled in accordance with a predetermined function of the input signal.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>1</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001615A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001615A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001615A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001615A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001615A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030001615A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030001615A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030001615A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030001615A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00009">
<image id="EMI-D00009" file="US20030001615A1-20030102-D00009.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00010">
<image id="EMI-D00010" file="US20030001615A1-20030102-D00010.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00011">
<image id="EMI-D00011" file="US20030001615A1-20030102-D00011.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00012">
<image id="EMI-D00012" file="US20030001615A1-20030102-D00012.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00013">
<image id="EMI-D00013" file="US20030001615A1-20030102-D00013.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00014">
<image id="EMI-D00014" file="US20030001615A1-20030102-D00014.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
