Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Test_ADAT_Loopback.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Test_ADAT_Loopback.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : YES

---- Target Parameters
Output File Name                   : "Test_ADAT_Loopback"
Output Format                      : NGC
Target Device                      : xc3s200a-5-vq100

---- Source Options
Top Module Name                    : Test_ADAT_Loopback
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : Yes

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : YES
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : True
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : Offset_In_Before
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : YES
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Upper
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : YES
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/ADAT DeEncoder/ADAT_De-Encoder/ADAT.vhd" in Library work.
Architecture adat of Entity adat is up to date.
Compiling vhdl file "D:/ADAT DeEncoder/ADAT_De-Encoder/ADAT_BLOCKRAM.vhd" in Library work.
Architecture verhalten_nochange of Entity adat_blockram is up to date.
Compiling vhdl file "D:/ADAT DeEncoder/ADAT_De-Encoder/ADAT_Dekoder.vhd" in Library work.
Architecture verhalten of Entity adat_dekoder is up to date.
Compiling vhdl file "D:/ADAT DeEncoder/ADAT_De-Encoder/ADAT_Enkoder.vhd" in Library work.
Architecture behavioral of Entity adat_enkoder is up to date.
Compiling vhdl file "D:/ADAT DeEncoder/ADAT_De-Encoder/DynamischerADATPuffer_BRAM.vhd" in Library work.
Architecture behavioral of Entity dynamischeradatpuffer_bram is up to date.
Compiling vhdl file "D:/ADAT DeEncoder/ADAT_De-Encoder/Test_ADAT_Loopback.vhd" in Library work.
Architecture behavioral of Entity test_adat_loopback is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Test_ADAT_Loopback> in library <work> (architecture <behavioral>) with generics.
	PUFFERLAENGE = 2
	SCHNITTSTELLEN = 3

Analyzing hierarchy for entity <ADAT_Dekoder> in library <work> (architecture <verhalten>) with generics.
	AdatSchnittstellen = 3

Analyzing hierarchy for entity <ADAT_Enkoder> in library <work> (architecture <behavioral>) with generics.
	AdatSchnittstellen = 3

Analyzing hierarchy for entity <DynamischerADATPuffer_BRAM> in library <work> (architecture <behavioral>) with generics.
	PUFFERBREITE = 3
	PUFFERLAENGE = 2

Analyzing hierarchy for entity <ADAT_BLOCKRAM> in library <work> (architecture <verhalten_nochange>) with generics.
	ADAT_SCHNITTSTELLEN = 3
	PUFFER_LAENGE = 2


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <Test_ADAT_Loopback> in library <work> (Architecture <behavioral>).
	PUFFERLAENGE = 2
	SCHNITTSTELLEN = 3
WARNING:Xst:753 - "D:/ADAT DeEncoder/ADAT_De-Encoder/Test_ADAT_Loopback.vhd" line 166: Unconnected output port 'dbg_Bitnummer' of component 'ADAT_Enkoder'.
Entity <Test_ADAT_Loopback> analyzed. Unit <Test_ADAT_Loopback> generated.

Analyzing generic Entity <ADAT_Dekoder> in library <work> (Architecture <verhalten>).
	AdatSchnittstellen = 3
Entity <ADAT_Dekoder> analyzed. Unit <ADAT_Dekoder> generated.

Analyzing generic Entity <ADAT_Enkoder> in library <work> (Architecture <behavioral>).
	AdatSchnittstellen = 3
Entity <ADAT_Enkoder> analyzed. Unit <ADAT_Enkoder> generated.

Analyzing generic Entity <DynamischerADATPuffer_BRAM> in library <work> (Architecture <behavioral>).
	PUFFERBREITE = 3
	PUFFERLAENGE = 2
Entity <DynamischerADATPuffer_BRAM> analyzed. Unit <DynamischerADATPuffer_BRAM> generated.

Analyzing generic Entity <ADAT_BLOCKRAM> in library <work> (Architecture <verhalten_nochange>).
	ADAT_SCHNITTSTELLEN = 3
	PUFFER_LAENGE = 2
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <ADAT_BLOCKRAM> analyzed. Unit <ADAT_BLOCKRAM> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ADAT_Dekoder>.
    Related source file is "D:/ADAT DeEncoder/ADAT_De-Encoder/ADAT_Dekoder.vhd".
WARNING:Xst:646 - Signal <ADAT_Frame<0><0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ADAT_Frame<1><0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ADAT_Frame<2><0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <Out_Daten<0>.UserBits>.
    Found 4-bit register for signal <Out_Daten<1>.UserBits>.
    Found 4-bit register for signal <Out_Daten<2>.UserBits>.
    Found 192-bit register for signal <Out_Daten<2>.Kanaele>.
    Found 1-bit register for signal <Out_NeueDaten>.
    Found 192-bit register for signal <Out_Daten<1>.Kanaele>.
    Found 3-bit register for signal <Out_FrameOK>.
    Found 192-bit register for signal <Out_Daten<0>.Kanaele>.
    Found 768-bit register for signal <ADAT_Frame>.
    Found 1-bit xor2 for signal <ADAT_Frame_0$xor0000> created at line 77.
    Found 1-bit xor2 for signal <ADAT_Frame_1$xor0000> created at line 77.
    Found 1-bit xor2 for signal <ADAT_Frame_2$xor0000> created at line 77.
    Found 1-bit register for signal <ADAT_Sync_Letzer_Wert>.
    Found 8-bit register for signal <BitZaehler>.
    Found 8-bit adder for signal <BitZaehler$add0000> created at line 155.
    Found 3-bit register for signal <Letztes_Bit>.
    Found 1-bit register for signal <NeueDaten>.
INFO:Xst:738 - HDL ADVISOR - 768 flip-flops were inferred for signal <ADAT_Frame>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1373 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ADAT_Dekoder> synthesized.


Synthesizing Unit <ADAT_Enkoder>.
    Related source file is "D:/ADAT DeEncoder/ADAT_De-Encoder/ADAT_Enkoder.vhd".
    Using one-hot encoding for signal <Phase$mux0000>.
    Found 1-bit register for signal <DatenUebernommen>.
    Found 8-bit register for signal <dbg_Bitnummer>.
    Found 8-bit register for signal <BitNummer>.
    Found 8-bit adder for signal <BitNummer$addsub0000> created at line 151.
    Found 1-bit register for signal <BitNummer_Reset>.
    Found 1-bit register for signal <BitNummer_Reset_alt>.
    Found 24-bit 8-to-1 multiplexer for signal <Daten<0>.Kanaele$mux0000> created at line 121.
    Found 1-bit 24-to-1 multiplexer for signal <Daten<0>.Kanaele$mux0001> created at line 121.
    Found 1-bit 4-to-1 multiplexer for signal <Daten<0>.UserBits$mux0000> created at line 95.
    Found 24-bit 8-to-1 multiplexer for signal <Daten<1>.Kanaele$mux0000> created at line 121.
    Found 1-bit 24-to-1 multiplexer for signal <Daten<1>.Kanaele$mux0001> created at line 121.
    Found 1-bit 4-to-1 multiplexer for signal <Daten<1>.UserBits$mux0000> created at line 95.
    Found 24-bit 8-to-1 multiplexer for signal <Daten<2>.Kanaele$mux0000> created at line 121.
    Found 1-bit 24-to-1 multiplexer for signal <Daten<2>.Kanaele$mux0001> created at line 121.
    Found 1-bit 4-to-1 multiplexer for signal <Daten<2>.UserBits$mux0000> created at line 95.
    Found 3-bit register for signal <intern_ADAT>.
    Found 3-bit register for signal <Kanalnummer>.
    Found 3-bit adder for signal <Kanalnummer$addsub0000> created at line 129.
    Found 5-bit register for signal <LokaleBitNummer>.
    Found 8-bit adder for signal <LokaleBitNummer$add0000> created at line 101.
    Found 5-bit adder for signal <LokaleBitNummer$share0000> created at line 87.
    Found 3-bit register for signal <Phase>.
    Found 8-bit adder for signal <Phase$add0000> created at line 136.
    Found 1-bit xor2 for signal <Phase$xor0000> created at line 79.
    Found 1-bit register for signal <Uebernommen>.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred  78 Multiplexer(s).
Unit <ADAT_Enkoder> synthesized.


Synthesizing Unit <ADAT_BLOCKRAM>.
    Related source file is "D:/ADAT DeEncoder/ADAT_De-Encoder/ADAT_BLOCKRAM.vhd".
WARNING:Xst:647 - Input <addr<30:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2x588-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 588-bit register for signal <do>.
    Summary:
	inferred   1 RAM(s).
	inferred 588 D-type flip-flop(s).
Unit <ADAT_BLOCKRAM> synthesized.


Synthesizing Unit <DynamischerADATPuffer_BRAM>.
    Related source file is "D:/ADAT DeEncoder/ADAT_De-Encoder/DynamischerADATPuffer_BRAM.vhd".
    Found 1-bit register for signal <PufferVoll>.
    Found 1-bit register for signal <PufferLeer>.
    Found 1-bit register for signal <PufferUnterlauf>.
    Found 1-bit register for signal <PufferUeberlauf>.
    Found 2-bit adder for signal <$add0000> created at line 151.
    Found 1-bit adder carry out for signal <add0001$addsub0000> created at line 179.
    Found 1-bit register for signal <Anfang<0>>.
    Found 1-bit register for signal <Ausgang_NaechsterDatensatz_alt>.
    Found 31-bit register for signal <BR_addr>.
    Found 1-bit register for signal <BR_clk>.
    Found 1-bit register for signal <BR_we>.
    Found 1-bit register for signal <Eingang_NeueDatenAngekommen_alt>.
    Found 2-bit updown counter for signal <Laenge>.
    Found 1-bit xor2 for signal <Laenge$xor0000> created at line 144.
    Found 2-bit subtractor for signal <PufferLeer$addsub0000> created at line 180.
    Found 1-bit xor2 for signal <PufferUnterlauf$xor0000> created at line 165.
    Found 2-bit adder for signal <PufferVoll$addsub0000> created at line 156.
    Found 1-bit register for signal <VerzoegerterRamTakt_noetig<0>>.
    Summary:
	inferred   1 Counter(s).
	inferred  41 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <DynamischerADATPuffer_BRAM> synthesized.


Synthesizing Unit <Test_ADAT_Loopback>.
    Related source file is "D:/ADAT DeEncoder/ADAT_De-Encoder/Test_ADAT_Loopback.vhd".
    Found 1-bit register for signal <out_EsLebt>.
    Found 1-bit register for signal <ADAT_Frame_Sync>.
    Found 4-bit comparator greater for signal <ADAT_Frame_Sync$cmp_gt0000> created at line 224.
    Found 1-bit register for signal <Adat_Frame_Sync_Enkoder>.
    Found 8-bit up counter for signal <Bitnummer>.
    Found 32-bit up counter for signal <i>.
    Found 32-bit comparator less for signal <i$cmp_lt0000> created at line 243.
    Found 1-bit register for signal <in_Adat_alt>.
    Found 1-bit xor2 for signal <in_Adat_alt$xor0000> created at line 212.
    Found 4-bit register for signal <Periode>.
    Found 4-bit adder for signal <Periode$addsub0000> created at line 213.
    Found 4-bit comparator less for signal <Periode$cmp_lt0000> created at line 215.
    Found 1-bit register for signal <wert>.
    Summary:
	inferred   2 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <Test_ADAT_Loopback> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 2x588-bit single-port RAM                             : 1
# Adders/Subtractors                                   : 11
 1-bit adder carry out                                 : 1
 2-bit adder                                           : 2
 2-bit subtractor                                      : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 8-bit adder                                           : 4
# Counters                                             : 3
 2-bit updown counter                                  : 1
 32-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 68
 1-bit register                                        : 28
 24-bit register                                       : 24
 256-bit register                                      : 3
 3-bit register                                        : 3
 31-bit register                                       : 1
 4-bit register                                        : 4
 5-bit register                                        : 1
 588-bit register                                      : 1
 8-bit register                                        : 3
# Comparators                                          : 3
 32-bit comparator less                                : 1
 4-bit comparator greater                              : 1
 4-bit comparator less                                 : 1
# Multiplexers                                         : 9
 1-bit 24-to-1 multiplexer                             : 3
 1-bit 4-to-1 multiplexer                              : 3
 24-bit 8-to-1 multiplexer                             : 3
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <Uebernommen> in Unit <inst_ADAT_Enkoder> is equivalent to the following FF/Latch, which will be removed : <DatenUebernommen> 
INFO:Xst:2261 - The FF/Latch <BR_addr_1> in Unit <inst_DynamischerADATPufferBRAM> is equivalent to the following 29 FFs/Latches, which will be removed : <BR_addr_2> <BR_addr_3> <BR_addr_4> <BR_addr_5> <BR_addr_6> <BR_addr_7> <BR_addr_8> <BR_addr_9> <BR_addr_10> <BR_addr_11> <BR_addr_12> <BR_addr_13> <BR_addr_14> <BR_addr_15> <BR_addr_16> <BR_addr_17> <BR_addr_18> <BR_addr_19> <BR_addr_20> <BR_addr_21> <BR_addr_22> <BR_addr_23> <BR_addr_24> <BR_addr_25> <BR_addr_26> <BR_addr_27> <BR_addr_28> <BR_addr_29> <BR_addr_30> 
WARNING:Xst:2677 - Node <ADAT_Frame_2_1> of sequential type is unconnected in block <inst_ADAT_Dekoder>.
WARNING:Xst:2677 - Node <ADAT_Frame_2_0> of sequential type is unconnected in block <inst_ADAT_Dekoder>.
WARNING:Xst:2677 - Node <ADAT_Frame_0_1> of sequential type is unconnected in block <inst_ADAT_Dekoder>.
WARNING:Xst:2677 - Node <ADAT_Frame_0_0> of sequential type is unconnected in block <inst_ADAT_Dekoder>.
WARNING:Xst:2677 - Node <ADAT_Frame_1_1> of sequential type is unconnected in block <inst_ADAT_Dekoder>.
WARNING:Xst:2677 - Node <ADAT_Frame_1_0> of sequential type is unconnected in block <inst_ADAT_Dekoder>.
WARNING:Xst:2677 - Node <BR_addr_1> of sequential type is unconnected in block <inst_DynamischerADATPufferBRAM>.

Synthesizing (advanced) Unit <DynamischerADATPuffer_BRAM>.
INFO:Xst:3226 - The RAM <instADAT_BLOCKRAM/Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <instADAT_BLOCKRAM/do>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 588-bit                    |          |
    |     mode           | no-change                           |          |
    |     clkA           | connected to signal <BR_clk>        | rise     |
    |     weA            | connected to signal <BR_we>         | high     |
    |     addrA          | connected to signal <BR_addr>       |          |
    |     diA            | connected to signal <Eingang<0>_Kanaele<0>> |          |
    |     doA            | connected to signal <BR_do>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <DynamischerADATPuffer_BRAM> synthesized (advanced).
WARNING:Xst:2677 - Node <ADAT_Frame_0_1> of sequential type is unconnected in block <ADAT_Dekoder>.
WARNING:Xst:2677 - Node <ADAT_Frame_0_0> of sequential type is unconnected in block <ADAT_Dekoder>.
WARNING:Xst:2677 - Node <ADAT_Frame_1_1> of sequential type is unconnected in block <ADAT_Dekoder>.
WARNING:Xst:2677 - Node <ADAT_Frame_1_0> of sequential type is unconnected in block <ADAT_Dekoder>.
WARNING:Xst:2677 - Node <ADAT_Frame_2_1> of sequential type is unconnected in block <ADAT_Dekoder>.
WARNING:Xst:2677 - Node <ADAT_Frame_2_0> of sequential type is unconnected in block <ADAT_Dekoder>.
WARNING:Xst:2677 - Node <BR_addr_1> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_2> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_3> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_4> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_5> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_6> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_7> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_8> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_9> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_10> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_11> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_12> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_13> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_14> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_15> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_16> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_17> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_18> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_19> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_20> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_21> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_22> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_23> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_24> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_25> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_26> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_27> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_28> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_29> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.
WARNING:Xst:2677 - Node <BR_addr_30> of sequential type is unconnected in block <DynamischerADATPuffer_BRAM>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 2x588-bit single-port block RAM                       : 1
# Adders/Subtractors                                   : 11
 1-bit adder                                           : 1
 1-bit adder carry out                                 : 1
 2-bit adder                                           : 1
 2-bit subtractor                                      : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 8-bit adder                                           : 4
# Counters                                             : 3
 2-bit updown counter                                  : 1
 32-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 1421
 Flip-Flops                                            : 1421
# Comparators                                          : 3
 32-bit comparator less                                : 1
 4-bit comparator greater                              : 1
 4-bit comparator less                                 : 1
# Multiplexers                                         : 9
 1-bit 24-to-1 multiplexer                             : 3
 1-bit 4-to-1 multiplexer                              : 3
 24-bit 8-to-1 multiplexer                             : 3
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <Uebernommen> in Unit <ADAT_Enkoder> is equivalent to the following FF/Latch, which will be removed : <DatenUebernommen> 
INFO:Xst:2697 - Unit <DynamischerADATPuffer_BRAM> : the RAMs <instADAT_BLOCKRAM/Mram_RAM3>, <instADAT_BLOCKRAM/Mram_RAM1> are packed into the single block RAM <instADAT_BLOCKRAM/Mram_RAM31>
INFO:Xst:2697 - Unit <DynamischerADATPuffer_BRAM> : the RAMs <instADAT_BLOCKRAM/Mram_RAM2>, <instADAT_BLOCKRAM/Mram_RAM6> are packed into the single block RAM <instADAT_BLOCKRAM/Mram_RAM21>
INFO:Xst:2697 - Unit <DynamischerADATPuffer_BRAM> : the RAMs <instADAT_BLOCKRAM/Mram_RAM4>, <instADAT_BLOCKRAM/Mram_RAM5> are packed into the single block RAM <instADAT_BLOCKRAM/Mram_RAM41>
INFO:Xst:2697 - Unit <DynamischerADATPuffer_BRAM> : the RAMs <instADAT_BLOCKRAM/Mram_RAM9>, <instADAT_BLOCKRAM/Mram_RAM7> are packed into the single block RAM <instADAT_BLOCKRAM/Mram_RAM91>
INFO:Xst:2697 - Unit <DynamischerADATPuffer_BRAM> : the RAMs <instADAT_BLOCKRAM/Mram_RAM8>, <instADAT_BLOCKRAM/Mram_RAM12> are packed into the single block RAM <instADAT_BLOCKRAM/Mram_RAM81>
INFO:Xst:2697 - Unit <DynamischerADATPuffer_BRAM> : the RAMs <instADAT_BLOCKRAM/Mram_RAM10>, <instADAT_BLOCKRAM/Mram_RAM11> are packed into the single block RAM <instADAT_BLOCKRAM/Mram_RAM101>
INFO:Xst:2697 - Unit <DynamischerADATPuffer_BRAM> : the RAMs <instADAT_BLOCKRAM/Mram_RAM15>, <instADAT_BLOCKRAM/Mram_RAM13> are packed into the single block RAM <instADAT_BLOCKRAM/Mram_RAM151>
INFO:Xst:2697 - Unit <DynamischerADATPuffer_BRAM> : the RAMs <instADAT_BLOCKRAM/Mram_RAM14>, <instADAT_BLOCKRAM/Mram_RAM16> are packed into the single block RAM <instADAT_BLOCKRAM/Mram_RAM141>

Optimizing unit <Test_ADAT_Loopback> ...

Optimizing unit <ADAT_Dekoder> ...

Optimizing unit <ADAT_Enkoder> ...

Optimizing unit <DynamischerADATPuffer_BRAM> ...
WARNING:Xst:2677 - Node <inst_ADAT_Enkoder/dbg_Bitnummer_7> of sequential type is unconnected in block <Test_ADAT_Loopback>.
WARNING:Xst:2677 - Node <inst_ADAT_Enkoder/dbg_Bitnummer_6> of sequential type is unconnected in block <Test_ADAT_Loopback>.
WARNING:Xst:2677 - Node <inst_ADAT_Enkoder/dbg_Bitnummer_5> of sequential type is unconnected in block <Test_ADAT_Loopback>.
WARNING:Xst:2677 - Node <inst_ADAT_Enkoder/dbg_Bitnummer_4> of sequential type is unconnected in block <Test_ADAT_Loopback>.
WARNING:Xst:2677 - Node <inst_ADAT_Enkoder/dbg_Bitnummer_3> of sequential type is unconnected in block <Test_ADAT_Loopback>.
WARNING:Xst:2677 - Node <inst_ADAT_Enkoder/dbg_Bitnummer_2> of sequential type is unconnected in block <Test_ADAT_Loopback>.
WARNING:Xst:2677 - Node <inst_ADAT_Enkoder/dbg_Bitnummer_1> of sequential type is unconnected in block <Test_ADAT_Loopback>.
WARNING:Xst:2677 - Node <inst_ADAT_Enkoder/dbg_Bitnummer_0> of sequential type is unconnected in block <Test_ADAT_Loopback>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Test_ADAT_Loopback, actual ratio is 54.
INFO:Xst:2261 - The FF/Latch <inst_ADAT_Dekoder/Letztes_Bit_0> in Unit <Test_ADAT_Loopback> is equivalent to the following FF/Latch, which will be removed : <inst_ADAT_Dekoder/ADAT_Frame_0_255_BRB0> 
INFO:Xst:2261 - The FF/Latch <inst_ADAT_Dekoder/Letztes_Bit_1> in Unit <Test_ADAT_Loopback> is equivalent to the following FF/Latch, which will be removed : <inst_ADAT_Dekoder/ADAT_Frame_1_255_BRB0> 
INFO:Xst:2261 - The FF/Latch <inst_ADAT_Dekoder/Letztes_Bit_2> in Unit <Test_ADAT_Loopback> is equivalent to the following FF/Latch, which will be removed : <inst_ADAT_Dekoder/ADAT_Frame_2_255_BRB0> 

Pipelining and Register Balancing Report ...

Processing Unit <Test_ADAT_Loopback> :
	Register(s) inst_ADAT_Dekoder/ADAT_Frame_0_255 has(ve) been backward balanced into : inst_ADAT_Dekoder/ADAT_Frame_0_255_BRB1.
	Register(s) inst_ADAT_Dekoder/ADAT_Frame_1_255 has(ve) been backward balanced into : inst_ADAT_Dekoder/ADAT_Frame_1_255_BRB1.
	Register(s) inst_ADAT_Dekoder/ADAT_Frame_2_255 has(ve) been backward balanced into : inst_ADAT_Dekoder/ADAT_Frame_2_255_BRB1.
Unit <Test_ADAT_Loopback> processed.
Replicating register ADAT_Frame_Sync to handle IOB=TRUE attribute
Replicating register inst_ADAT_Enkoder/intern_ADAT_0 to handle IOB=TRUE attribute
Replicating register inst_ADAT_Enkoder/intern_ADAT_1 to handle IOB=TRUE attribute
Replicating register inst_ADAT_Enkoder/intern_ADAT_2 to handle IOB=TRUE attribute


Final Macro Processing ...

Processing Unit <Test_ADAT_Loopback> :
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_5>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_10>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_15>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_20>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_25>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_30>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_35>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_40>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_45>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_50>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_55>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_60>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_65>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_70>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_75>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_80>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_85>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_90>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_95>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_100>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_105>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_110>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_115>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_120>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_125>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_130>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_135>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_140>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_145>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_150>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_155>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_160>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_165>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_170>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_175>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_180>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_185>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_190>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_195>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_200>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_205>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_210>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_215>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_220>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_225>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_230>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_235>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_240>.
	Found 9-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_2_245>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_5>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_10>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_15>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_20>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_25>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_30>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_35>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_40>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_45>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_50>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_55>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_60>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_65>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_70>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_75>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_80>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_85>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_90>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_95>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_100>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_105>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_110>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_115>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_120>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_125>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_130>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_135>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_140>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_145>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_150>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_155>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_160>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_165>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_170>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_175>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_180>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_185>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_190>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_195>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_200>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_205>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_210>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_215>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_220>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_225>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_230>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_235>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_240>.
	Found 9-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_1_245>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_5>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_10>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_15>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_20>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_25>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_30>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_35>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_40>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_45>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_50>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_55>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_60>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_65>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_70>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_75>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_80>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_85>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_90>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_95>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_100>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_105>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_110>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_115>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_120>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_125>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_130>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_135>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_140>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_145>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_150>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_155>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_160>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_165>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_170>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_175>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_180>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_185>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_190>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_195>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_200>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_205>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_210>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_215>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_220>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_225>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_230>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_235>.
	Found 2-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_240>.
	Found 9-bit shift register for signal <INST_ADAT_DEKODER/ADAT_FRAME_0_245>.
Unit <Test_ADAT_Loopback> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1143
 Flip-Flops                                            : 1143
# Shift Registers                                      : 147
 2-bit shift register                                  : 144
 9-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Test_ADAT_Loopback.ngr
Top Level Output File Name         : Test_ADAT_Loopback
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 924
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 42
#      LUT2                        : 22
#      LUT3                        : 39
#      LUT4                        : 419
#      MUXCY                       : 51
#      MUXF5                       : 172
#      MUXF6                       : 72
#      MUXF7                       : 36
#      MUXF8                       : 18
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 1290
#      FD                          : 609
#      FDE                         : 607
#      FDE_1                       : 1
#      FDR                         : 54
#      FDR_1                       : 5
#      FDRE                        : 1
#      FDRE_1                      : 2
#      FDS                         : 10
#      FDSE                        : 1
# RAMS                             : 9
#      RAMB16BWE                   : 9
# Shift Registers                  : 147
#      SRL16                       : 147
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 4
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200avq100-5 

 Number of Slices:                      902  out of   1792    50%  
 Number of Slice Flip Flops:           1276  out of   3584    35%  
 Number of 4 input LUTs:                680  out of   3584    18%  
    Number used as logic:               533
    Number used as Shift registers:     147
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of     68    26%  
    IOB Flip Flops:                      14
 Number of BRAMs:                         9  out of     16    56%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+------------------------------------------------------------------+-------+
Clock Signal                         | Clock buffer(FF name)                                            | Load  |
-------------------------------------+------------------------------------------------------------------+-------+
IN_ADATTAKT                          | IBUF+BUFG                                                        | 1402  |
IN_PLATINENTAKT                      | BUFGP                                                            | 34    |
ADAT_FRAME_SYNC_ENKODER              | NONE(INST_ADAT_ENKODER/BITNUMMER_RESET)                          | 1     |
INST_DYNAMISCHERADATPUFFERBRAM/BR_CLK| NONE(INST_DYNAMISCHERADATPUFFERBRAM/INSTADAT_BLOCKRAM/MRAM_RAM17)| 9     |
-------------------------------------+------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.822ns (Maximum Frequency: 77.989MHz)
   Minimum input arrival time before clock: 4.113ns
   Maximum output required time after clock: 5.248ns
   Maximum combinational path delay: 5.600ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ADAT_FRAME_SYNC_ENKODER'
  Clock period: 10.989ns (frequency: 90.999MHz)
  Total number of paths / destination ports: 2455 / 41
-------------------------------------------------------------------------
Offset:              10.989ns (Levels of Logic = 9)
  Source:            INST_ADAT_ENKODER/BITNUMMER_RESET (FF)
  Destination:       INST_ADAT_ENKODER/LOKALEBITNUMMER_4 (FF)
  Source Clock:      ADAT_FRAME_SYNC_ENKODER falling
  Destination Clock: IN_ADATTAKT rising

  Data Path: INST_ADAT_ENKODER/BITNUMMER_RESET to INST_ADAT_ENKODER/LOKALEBITNUMMER_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q           24   0.495   1.130  INST_ADAT_ENKODER/BITNUMMER_RESET (INST_ADAT_ENKODER/BITNUMMER_RESET)
     LUT2:I1->O          327   0.562   1.260  INST_ADAT_ENKODER/MXOR_PHASE_XOR0000_RESULT1 (INST_ADAT_ENKODER/BITNUMMER_RESET_ALT_NOT0001_INV)
     LUT4:I0->O            5   0.561   0.646  INST_ADAT_ENKODER/LOKALEBITNUMMER_MUX0003<0>41 (INST_ADAT_ENKODER/N38)
     LUT3:I0->O            4   0.561   0.607  INST_ADAT_ENKODER/LOKALEBITNUMMER_CMP_EQ00511 (INST_ADAT_ENKODER/LOKALEBITNUMMER_CMP_EQ0051)
     LUT3:I0->O            4   0.561   0.522  INST_ADAT_ENKODER/LOKALEBITNUMMER_MUX0003<0>11 (INST_ADAT_ENKODER/N2)
     LUT4:I2->O            1   0.561   0.359  INST_ADAT_ENKODER/LOKALEBITNUMMER_MUX0003<3>1_SW0 (N55)
     LUT4:I3->O            4   0.561   0.499  INST_ADAT_ENKODER/LOKALEBITNUMMER_MUX0003<3>1 (INST_ADAT_ENKODER/N28)
     MUXF5:S->O            1   0.652   0.465  INST_ADAT_ENKODER/LOKALEBITNUMMER_MUX0003<0>27_F5 (INST_ADAT_ENKODER/LOKALEBITNUMMER_MUX0003<0>27)
     LUT3:I0->O            1   0.561   0.000  INST_ADAT_ENKODER/LOKALEBITNUMMER_MUX0003<0>44_G (N144)
     MUXF5:I1->O           1   0.229   0.000  INST_ADAT_ENKODER/LOKALEBITNUMMER_MUX0003<0>44 (INST_ADAT_ENKODER/LOKALEBITNUMMER_MUX0003<0>)
     FD:D                      0.197          INST_ADAT_ENKODER/LOKALEBITNUMMER_4
    ----------------------------------------
    Total                     10.989ns (5.501ns logic, 5.488ns route)
                                       (50.1% logic, 49.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'INST_DYNAMISCHERADATPUFFERBRAM/BR_CLK'
  Clock period: 8.097ns (frequency: 123.504MHz)
  Total number of paths / destination ports: 2328 / 12
-------------------------------------------------------------------------
Offset:              8.097ns (Levels of Logic = 9)
  Source:            INST_DYNAMISCHERADATPUFFERBRAM/INSTADAT_BLOCKRAM/MRAM_RAM81 (RAM)
  Destination:       INST_ADAT_ENKODER/INTERN_ADAT_1 (FF)
  Source Clock:      INST_DYNAMISCHERADATPUFFERBRAM/BR_CLK rising
  Destination Clock: IN_ADATTAKT rising

  Data Path: INST_DYNAMISCHERADATPUFFERBRAM/INSTADAT_BLOCKRAM/MRAM_RAM81 to INST_ADAT_ENKODER/INTERN_ADAT_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWE:CLKA->DOA15    1   2.062   0.423  INST_DYNAMISCHERADATPUFFERBRAM/INSTADAT_BLOCKRAM/MRAM_RAM81 (PUFFER_ENKODER_DATEN<1>_KANAELE<2><23>)
     LUT4:I1->O            1   0.562   0.000  INST_ADAT_ENKODER/MMUX_DATEN<1>.KANAELE_MUX0001_178 (INST_ADAT_ENKODER/MMUX_DATEN<1>.KANAELE_MUX0001_178)
     MUXF5:I1->O           1   0.229   0.000  INST_ADAT_ENKODER/MMUX_DATEN<1>.KANAELE_MUX0001_16_F5_0 (INST_ADAT_ENKODER/MMUX_DATEN<1>.KANAELE_MUX0001_16_F51)
     MUXF6:I0->O           1   0.239   0.000  INST_ADAT_ENKODER/MMUX_DATEN<1>.KANAELE_MUX0001_14_F6_0 (INST_ADAT_ENKODER/MMUX_DATEN<1>.KANAELE_MUX0001_14_F61)
     MUXF7:I0->O           1   0.239   0.000  INST_ADAT_ENKODER/MMUX_DATEN<1>.KANAELE_MUX0001_12_F7_0 (INST_ADAT_ENKODER/MMUX_DATEN<1>.KANAELE_MUX0001_12_F71)
     MUXF8:I0->O           1   0.239   0.423  INST_ADAT_ENKODER/MMUX_DATEN<1>.KANAELE_MUX0001_10_F8_0 (INST_ADAT_ENKODER/MMUX_DATEN<1>.KANAELE_MUX0001_10_F81)
     LUT4:I1->O            1   0.562   0.000  INST_ADAT_ENKODER/MMUX_DATEN<1>.KANAELE_MUX0001_7 (INST_ADAT_ENKODER/MMUX_DATEN<1>.KANAELE_MUX0001_7)
     MUXF5:I0->O           2   0.229   0.488  INST_ADAT_ENKODER/MMUX_DATEN<1>.KANAELE_MUX0001_5_F5 (INST_ADAT_ENKODER/MMUX_DATEN<1>.KANAELE_MUX0001_5_F5)
     LUT4:I0->O            1   0.561   0.465  INST_ADAT_ENKODER/INTERN_ADAT_1_MUX000063_SW0 (N93)
     LUT4:I0->O            2   0.561   0.380  INST_ADAT_ENKODER/INTERN_ADAT_1_MUX000063 (INST_ADAT_ENKODER/INTERN_ADAT_1_MUX000063)
     FDS:S                     0.435          INST_ADAT_ENKODER/INTERN_ADAT_1
    ----------------------------------------
    Total                      8.097ns (5.918ns logic, 2.179ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'IN_ADATTAKT'
  Clock period: 2.696ns (frequency: 370.983MHz)
  Total number of paths / destination ports: 673 / 673
-------------------------------------------------------------------------
Offset:              2.696ns (Levels of Logic = 0)
  Source:            INST_DYNAMISCHERADATPUFFERBRAM/BR_WE (FF)
  Destination:       INST_DYNAMISCHERADATPUFFERBRAM/INSTADAT_BLOCKRAM/MRAM_RAM141 (RAM)
  Source Clock:      IN_ADATTAKT rising
  Destination Clock: INST_DYNAMISCHERADATPUFFERBRAM/BR_CLK rising

  Data Path: INST_DYNAMISCHERADATPUFFERBRAM/BR_WE to INST_DYNAMISCHERADATPUFFERBRAM/INSTADAT_BLOCKRAM/MRAM_RAM141
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             68   0.495   1.083  INST_DYNAMISCHERADATPUFFERBRAM/BR_WE (INST_DYNAMISCHERADATPUFFERBRAM/BR_WE)
     RAMB16BWE:WEB0            1.118          INST_DYNAMISCHERADATPUFFERBRAM/INSTADAT_BLOCKRAM/MRAM_RAM141
    ----------------------------------------
    Total                      2.696ns (1.613ns logic, 1.083ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'IN_ADATTAKT'
  Clock period: 12.822ns (frequency: 77.989MHz)
  Total number of paths / destination ports: 15839 / 2042
-------------------------------------------------------------------------
Delay:               6.411ns (Levels of Logic = 4)
  Source:            ADAT_FRAME_SYNC_1 (FF)
  Destination:       INST_ADAT_DEKODER/BITZAEHLER_7 (FF)
  Source Clock:      IN_ADATTAKT falling
  Destination Clock: IN_ADATTAKT rising

  Data Path: ADAT_FRAME_SYNC_1 to INST_ADAT_DEKODER/BITZAEHLER_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           8   0.495   0.666  ADAT_FRAME_SYNC_1 (ADAT_FRAME_SYNC_1)
     LUT3:I2->O            1   0.561   0.359  INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<4>12_SW0 (N40)
     LUT4:I3->O            4   0.561   0.501  INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<4>12 (INST_ADAT_DEKODER/N71)
     LUT4:I3->O            4   0.561   0.565  INST_ADAT_DEKODER/MADD_BITZAEHLER_ADD0000_XOR<7>141 (INST_ADAT_DEKODER/N61)
     LUT2:I1->O          300   0.562   1.145  INST_ADAT_DEKODER/OUT_DATEN<0>_KANAELE_2_CMP_EQ00001 (INST_ADAT_DEKODER/OUT_DATEN<0>_KANAELE_2_CMP_EQ0000)
     FDR:R                     0.435          INST_ADAT_DEKODER/BITZAEHLER_0
    ----------------------------------------
    Total                      6.411ns (3.175ns logic, 3.236ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'IN_PLATINENTAKT'
  Clock period: 4.780ns (frequency: 209.205MHz)
  Total number of paths / destination ports: 1414 / 68
-------------------------------------------------------------------------
Delay:               4.780ns (Levels of Logic = 32)
  Source:            I_1 (FF)
  Destination:       I_31 (FF)
  Source Clock:      IN_PLATINENTAKT rising
  Destination Clock: IN_PLATINENTAKT rising

  Data Path: I_1 to I_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.495   0.465  I_1 (I_1)
     LUT1:I0->O            1   0.561   0.000  MCOUNT_I_CY<1>_RT (MCOUNT_I_CY<1>_RT)
     MUXCY:S->O            1   0.523   0.000  MCOUNT_I_CY<1> (MCOUNT_I_CY<1>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<2> (MCOUNT_I_CY<2>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<3> (MCOUNT_I_CY<3>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<4> (MCOUNT_I_CY<4>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<5> (MCOUNT_I_CY<5>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<6> (MCOUNT_I_CY<6>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<7> (MCOUNT_I_CY<7>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<8> (MCOUNT_I_CY<8>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<9> (MCOUNT_I_CY<9>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<10> (MCOUNT_I_CY<10>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<11> (MCOUNT_I_CY<11>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<12> (MCOUNT_I_CY<12>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<13> (MCOUNT_I_CY<13>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<14> (MCOUNT_I_CY<14>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<15> (MCOUNT_I_CY<15>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<16> (MCOUNT_I_CY<16>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<17> (MCOUNT_I_CY<17>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<18> (MCOUNT_I_CY<18>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<19> (MCOUNT_I_CY<19>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<20> (MCOUNT_I_CY<20>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<21> (MCOUNT_I_CY<21>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<22> (MCOUNT_I_CY<22>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<23> (MCOUNT_I_CY<23>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<24> (MCOUNT_I_CY<24>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<25> (MCOUNT_I_CY<25>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<26> (MCOUNT_I_CY<26>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<27> (MCOUNT_I_CY<27>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<28> (MCOUNT_I_CY<28>)
     MUXCY:CI->O           1   0.065   0.000  MCOUNT_I_CY<29> (MCOUNT_I_CY<29>)
     MUXCY:CI->O           0   0.065   0.000  MCOUNT_I_CY<30> (MCOUNT_I_CY<30>)
     XORCY:CI->O           1   0.654   0.000  MCOUNT_I_XOR<31> (RESULT<31>)
     FDR:D                     0.197          I_31
    ----------------------------------------
    Total                      4.780ns (4.315ns logic, 0.465ns route)
                                       (90.3% logic, 9.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ADAT_FRAME_SYNC_ENKODER'
  Clock period: 1.994ns (frequency: 501.454MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.994ns (Levels of Logic = 0)
  Source:            INST_ADAT_ENKODER/BITNUMMER_RESET (FF)
  Destination:       INST_ADAT_ENKODER/BITNUMMER_RESET (FF)
  Source Clock:      ADAT_FRAME_SYNC_ENKODER falling
  Destination Clock: ADAT_FRAME_SYNC_ENKODER falling

  Data Path: INST_ADAT_ENKODER/BITNUMMER_RESET to INST_ADAT_ENKODER/BITNUMMER_RESET
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q           24   0.495   1.064  INST_ADAT_ENKODER/BITNUMMER_RESET (INST_ADAT_ENKODER/BITNUMMER_RESET)
     FDR_1:R                   0.435          INST_ADAT_ENKODER/BITNUMMER_RESET
    ----------------------------------------
    Total                      1.994ns (0.930ns logic, 1.064ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'IN_ADATTAKT'
  Total number of paths / destination ports: 41 / 17
-------------------------------------------------------------------------
Offset:              4.113ns (Levels of Logic = 3)
  Source:            IN_ADAT<0> (PAD)
  Destination:       PERIODE_0 (FF)
  Destination Clock: IN_ADATTAKT falling

  Data Path: IN_ADAT<0> to PERIODE_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.824   0.604  IN_ADAT_0_IBUF (IN_ADAT_0_IBUF)
     LUT4:I3->O            3   0.561   0.559  PERIODE_MUX0000<0>2 (PERIODE_MUX0000<0>)
     LUT4:I0->O            6   0.561   0.569  ADAT_FRAME_SYNC_CMP_EQ00001 (ADAT_FRAME_SYNC_CMP_EQ0000)
     FDR_1:R                   0.435          PERIODE_0
    ----------------------------------------
    Total                      4.113ns (2.381ns logic, 1.732ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IN_ADATTAKT'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              5.248ns (Levels of Logic = 1)
  Source:            INST_DYNAMISCHERADATPUFFERBRAM/PUFFERUEBERLAUF (FF)
  Destination:       OUT_PUFFERUEBERLAUF (PAD)
  Source Clock:      IN_ADATTAKT rising

  Data Path: INST_DYNAMISCHERADATPUFFERBRAM/PUFFERUEBERLAUF to OUT_PUFFERUEBERLAUF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.495   0.357  INST_DYNAMISCHERADATPUFFERBRAM/PUFFERUEBERLAUF (INST_DYNAMISCHERADATPUFFERBRAM/PUFFERUEBERLAUF)
     OBUF:I->O                 4.396          OUT_PUFFERUEBERLAUF_OBUF (OUT_PUFFERUEBERLAUF)
    ----------------------------------------
    Total                      5.248ns (4.891ns logic, 0.357ns route)
                                       (93.2% logic, 6.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IN_PLATINENTAKT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.248ns (Levels of Logic = 1)
  Source:            OUT_ESLEBT (FF)
  Destination:       OUT_ESLEBT (PAD)
  Source Clock:      IN_PLATINENTAKT rising

  Data Path: OUT_ESLEBT to OUT_ESLEBT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.495   0.357  OUT_ESLEBT (OUT_ESLEBT_OBUF)
     OBUF:I->O                 4.396          OUT_ESLEBT_OBUF (OUT_ESLEBT)
    ----------------------------------------
    Total                      5.248ns (4.891ns logic, 0.357ns route)
                                       (93.2% logic, 6.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.600ns (Levels of Logic = 2)
  Source:            IN_ADATTAKT (PAD)
  Destination:       DEBUG_ADATTAKT (PAD)

  Data Path: IN_ADATTAKT to DEBUG_ADATTAKT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.824   0.380  IN_ADATTAKT_IBUF (DEBUG_ADATTAKT_OBUF1)
     OBUF:I->O                 4.396          DEBUG_ADATTAKT_OBUF (DEBUG_ADATTAKT)
    ----------------------------------------
    Total                      5.600ns (5.220ns logic, 0.380ns route)
                                       (93.2% logic, 6.8% route)

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.03 secs
 
--> 

Total memory usage is 179956 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   56 (   0 filtered)
Number of infos    :   20 (   0 filtered)

