read_verilog good_example.v
synth
abc
clean
stat
