Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Sep  9 16:03:31 2022
| Host         : LAPTOP-IBLAAAVM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              53 |           17 |
| Yes          | No                    | No                     |              28 |            9 |
| Yes          | No                    | Yes                    |              12 |            5 |
| Yes          | Yes                   | No                     |              12 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------+-------------------------+------------------+----------------+--------------+
|        Clock Signal        |      Enable Signal     |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+------------------------+-------------------------+------------------+----------------+--------------+
|  nolabel_line55/an_OBUF[1] |                        |                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             | Rx1/bit_cnt_0          | db1/btnU_db             |                2 |              3 |         1.50 |
|  rx_rdy_BUFG               |                        | W/pos_dis_reg[1]_0      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG             |                        |                         |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG             | Rx1/rx_data[3]_i_1_n_0 | db1/btnU_db             |                1 |              4 |         4.00 |
| ~rx_rdy_BUFG               | W/E[0]                 |                         |                3 |              7 |         2.33 |
| ~rx_rdy_BUFG               | W/pos_dis_reg[0]_0     |                         |                2 |              7 |         3.50 |
| ~rx_rdy_BUFG               | W/pos_dis_reg[1]_1     |                         |                2 |              7 |         3.50 |
| ~rx_rdy_BUFG               | W/pos_dis_reg[1]_0     |                         |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG             | Rx1/rx_buff_1          | db1/btnU_db             |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG             | baud9600x16/baud_en    | db1/btnU_db             |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG             |                        | db1/result_reg_0        |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG             |                        | db1/counter[15]_i_1_n_0 |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG             |                        | nolabel_line55/clear    |                5 |             17 |         3.40 |
+----------------------------+------------------------+-------------------------+------------------+----------------+--------------+


