TimeQuest Timing Analyzer report for ov5640_sdram_hdmi
Wed Jan 05 14:09:32 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'camera_pclk'
 14. Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Hold: 'camera_pclk'
 22. Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'camera_pclk'
 24. Slow 1200mV 85C Model Removal: 'camera_pclk'
 25. Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Metastability Summary
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Setup: 'camera_pclk'
 35. Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 36. Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 38. Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 40. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 42. Slow 1200mV 0C Model Hold: 'camera_pclk'
 43. Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Recovery: 'camera_pclk'
 45. Slow 1200mV 0C Model Removal: 'camera_pclk'
 46. Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Metastability Summary
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Setup: 'camera_pclk'
 55. Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 56. Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 58. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 61. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 62. Fast 1200mV 0C Model Hold: 'camera_pclk'
 63. Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 64. Fast 1200mV 0C Model Recovery: 'camera_pclk'
 65. Fast 1200mV 0C Model Removal: 'camera_pclk'
 66. Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 67. Fast 1200mV 0C Model Metastability Summary
 68. Multicorner Timing Analysis Summary
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Signal Integrity Metrics (Slow 1200mv 0c Model)
 72. Signal Integrity Metrics (Slow 1200mv 85c Model)
 73. Signal Integrity Metrics (Fast 1200mv 0c Model)
 74. Setup Transfers
 75. Hold Transfers
 76. Recovery Transfers
 77. Removal Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths Summary
 81. Clock Status Summary
 82. Unconstrained Input Ports
 83. Unconstrained Output Ports
 84. Unconstrained Input Ports
 85. Unconstrained Output Ports
 86. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; ov5640_sdram_hdmi                                   ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.22        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.2%      ;
;     Processor 3            ;   3.9%      ;
;     Processor 4            ;   3.5%      ;
;     Processors 5-8         ;   2.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+
; Clock Name                                                ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                      ; Targets                                                       ;
+-----------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+
; camera_pclk                                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                             ; { camera_pclk }                                               ;
; clk                                                       ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                             ; { clk }                                                       ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 13.461 ; 74.29 MHz  ; 0.000  ; 6.730  ; 50.00      ; 35        ; 52          ;       ;        ;           ;            ; false    ; clk    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 2.692  ; 371.47 MHz ; 0.000  ; 1.346  ; 50.00      ; 7         ; 52          ;       ;        ;           ;            ; false    ; clk    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; Generated ; 8.000  ; 125.0 MHz  ; 0.000  ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; clk    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]      ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] }      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1]      ; Generated ; 8.000  ; 125.0 MHz  ; -2.000 ; 2.000  ; 50.00      ; 2         ; 5           ; -90.0 ;        ;           ;            ; false    ; clk    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]      ; { pll_inst|altpll_component|auto_generated|pll1|clk[1] }      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; Generated ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]      ; { pll_inst|altpll_component|auto_generated|pll1|clk[2] }      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[3]      ; Generated ; 41.600 ; 24.04 MHz  ; 0.000  ; 20.800 ; 50.00      ; 52        ; 25          ;       ;        ;           ;            ; false    ; clk    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]      ; { pll_inst|altpll_component|auto_generated|pll1|clk[3] }      ;
+-----------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                              ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 111.62 MHz ; 111.62 MHz      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 140.27 MHz ; 140.27 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ;      ;
; 143.51 MHz ; 143.51 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ;      ;
; 227.89 MHz ; 227.89 MHz      ; camera_pclk                                               ;      ;
; 366.3 MHz  ; 366.3 MHz       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; -6.899 ; -282.452      ;
; camera_pclk                                               ; -3.388 ; -134.999      ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.038 ; -0.075        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.502  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 12.871 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.433 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.453 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 0.453 ; 0.000         ;
; camera_pclk                                               ; 0.485 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.453 ; -416.735      ;
; camera_pclk                                          ; -3.063 ; -204.717      ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; camera_pclk                                          ; 2.449 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.587 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; camera_pclk                                               ; -3.201 ; -143.565      ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.205  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 3.702  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.429  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 9.691  ; 0.000         ;
; clk                                                       ; 9.832  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -6.899 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.150     ; 4.690      ;
; -6.899 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.150     ; 4.690      ;
; -6.899 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.150     ; 4.690      ;
; -6.899 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.150     ; 4.690      ;
; -6.899 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.150     ; 4.690      ;
; -6.839 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.172     ; 4.608      ;
; -6.839 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.172     ; 4.608      ;
; -6.839 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.172     ; 4.608      ;
; -6.839 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.172     ; 4.608      ;
; -6.839 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.172     ; 4.608      ;
; -6.839 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.172     ; 4.608      ;
; -6.839 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.172     ; 4.608      ;
; -6.680 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR           ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.673     ; 4.948      ;
; -6.680 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.673     ; 4.948      ;
; -6.680 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[0]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.673     ; 4.948      ;
; -6.634 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.173     ; 4.402      ;
; -6.634 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.173     ; 4.402      ;
; -6.634 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.173     ; 4.402      ;
; -6.634 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.173     ; 4.402      ;
; -6.634 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.173     ; 4.402      ;
; -6.634 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[15]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.173     ; 4.402      ;
; -6.634 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.173     ; 4.402      ;
; -6.634 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.173     ; 4.402      ;
; -6.634 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[4]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.173     ; 4.402      ;
; -6.634 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.173     ; 4.402      ;
; -6.634 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[7]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.173     ; 4.402      ;
; -6.310 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[23] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.169     ; 4.082      ;
; -6.310 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[18] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.169     ; 4.082      ;
; -6.310 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[8]  ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.169     ; 4.082      ;
; -6.310 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[9]  ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.169     ; 4.082      ;
; -6.310 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[10] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.169     ; 4.082      ;
; -6.310 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[11] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.169     ; 4.082      ;
; -6.310 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[12] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.169     ; 4.082      ;
; -6.310 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[13] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.169     ; 4.082      ;
; -6.310 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[14] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.169     ; 4.082      ;
; -6.310 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[15] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.169     ; 4.082      ;
; -6.310 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[16] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.169     ; 4.082      ;
; -6.310 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[17] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.169     ; 4.082      ;
; -6.310 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[19] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.169     ; 4.082      ;
; -6.310 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[22] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.169     ; 4.082      ;
; -6.310 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[20] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.169     ; 4.082      ;
; -6.310 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[21] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.169     ; 4.082      ;
; -6.110 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.173     ; 3.878      ;
; 1.032  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.094     ; 6.875      ;
; 1.032  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.094     ; 6.875      ;
; 1.032  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.094     ; 6.875      ;
; 1.032  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.094     ; 6.875      ;
; 1.032  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.094     ; 6.875      ;
; 1.072  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 6.838      ;
; 1.072  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 6.838      ;
; 1.072  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 6.838      ;
; 1.072  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 6.838      ;
; 1.072  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 6.838      ;
; 1.092  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.116     ; 6.793      ;
; 1.092  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.116     ; 6.793      ;
; 1.092  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.116     ; 6.793      ;
; 1.092  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.116     ; 6.793      ;
; 1.092  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.116     ; 6.793      ;
; 1.092  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.116     ; 6.793      ;
; 1.092  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.116     ; 6.793      ;
; 1.106  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mWR           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.383      ; 7.278      ;
; 1.106  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.383      ; 7.278      ;
; 1.106  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.383      ; 7.278      ;
; 1.132  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.113     ; 6.756      ;
; 1.132  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.113     ; 6.756      ;
; 1.132  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.113     ; 6.756      ;
; 1.132  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.113     ; 6.756      ;
; 1.132  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.113     ; 6.756      ;
; 1.132  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.113     ; 6.756      ;
; 1.132  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.113     ; 6.756      ;
; 1.146  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mWR           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.386      ; 7.241      ;
; 1.146  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.386      ; 7.241      ;
; 1.146  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.386      ; 7.241      ;
; 1.217  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 6.693      ;
; 1.217  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 6.693      ;
; 1.217  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 6.693      ;
; 1.217  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 6.693      ;
; 1.217  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 6.693      ;
; 1.277  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.113     ; 6.611      ;
; 1.277  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.113     ; 6.611      ;
; 1.277  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.113     ; 6.611      ;
; 1.277  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.113     ; 6.611      ;
; 1.277  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.113     ; 6.611      ;
; 1.277  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.113     ; 6.611      ;
; 1.277  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.113     ; 6.611      ;
; 1.291  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mWR           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.386      ; 7.096      ;
; 1.291  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.386      ; 7.096      ;
; 1.291  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.386      ; 7.096      ;
; 1.297  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[15]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.587      ;
; 1.297  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.587      ;
; 1.297  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.587      ;
; 1.297  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.587      ;
; 1.297  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.587      ;
; 1.297  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.587      ;
; 1.297  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.587      ;
; 1.297  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.587      ;
; 1.297  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.587      ;
; 1.297  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.587      ;
; 1.297  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.117     ; 6.587      ;
; 1.300  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 6.610      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'camera_pclk'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.388 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.147      ; 4.603      ;
; -3.388 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.147      ; 4.603      ;
; -3.387 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.154      ; 4.609      ;
; -3.361 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.118     ; 4.264      ;
; -3.361 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.118     ; 4.264      ;
; -3.361 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.118     ; 4.264      ;
; -3.361 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.118     ; 4.264      ;
; -3.361 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.118     ; 4.264      ;
; -3.361 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.118     ; 4.264      ;
; -3.321 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.187      ; 4.576      ;
; -3.321 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.187      ; 4.576      ;
; -3.320 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.194      ; 4.582      ;
; -3.294 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.078     ; 4.237      ;
; -3.294 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.078     ; 4.237      ;
; -3.294 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.078     ; 4.237      ;
; -3.294 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.078     ; 4.237      ;
; -3.294 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.078     ; 4.237      ;
; -3.294 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.078     ; 4.237      ;
; -3.294 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.175      ; 4.537      ;
; -3.294 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.175      ; 4.537      ;
; -3.293 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.182      ; 4.543      ;
; -3.235 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.058     ; 4.198      ;
; -3.235 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.058     ; 4.198      ;
; -3.235 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.058     ; 4.198      ;
; -3.235 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.058     ; 4.198      ;
; -3.235 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.058     ; 4.198      ;
; -3.235 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.058     ; 4.198      ;
; -3.213 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.227      ; 4.508      ;
; -3.213 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.227      ; 4.508      ;
; -3.212 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.234      ; 4.514      ;
; -3.165 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.017     ; 4.169      ;
; -3.165 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.017     ; 4.169      ;
; -3.165 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.017     ; 4.169      ;
; -3.165 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.017     ; 4.169      ;
; -3.165 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.017     ; 4.169      ;
; -3.165 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.017     ; 4.169      ;
; -3.149 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.175      ; 4.392      ;
; -3.149 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.175      ; 4.392      ;
; -3.148 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.182      ; 4.398      ;
; -3.090 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.058     ; 4.053      ;
; -3.090 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.058     ; 4.053      ;
; -3.090 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.058     ; 4.053      ;
; -3.090 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.058     ; 4.053      ;
; -3.090 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.058     ; 4.053      ;
; -3.090 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.058     ; 4.053      ;
; -3.066 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.227      ; 4.361      ;
; -3.066 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.227      ; 4.361      ;
; -3.065 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.234      ; 4.367      ;
; -3.056 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.007     ; 4.070      ;
; -3.045 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.147      ; 4.260      ;
; -3.045 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.147      ; 4.260      ;
; -3.044 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.154      ; 4.266      ;
; -3.018 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.118     ; 3.921      ;
; -3.018 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.118     ; 3.921      ;
; -3.018 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.118     ; 3.921      ;
; -3.018 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.118     ; 3.921      ;
; -3.018 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.118     ; 3.921      ;
; -3.018 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.118     ; 3.921      ;
; -3.018 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.017     ; 4.022      ;
; -3.018 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.017     ; 4.022      ;
; -3.018 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.017     ; 4.022      ;
; -3.018 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.017     ; 4.022      ;
; -3.018 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.017     ; 4.022      ;
; -3.018 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.017     ; 4.022      ;
; -2.989 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.033      ; 4.043      ;
; -2.989 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.056     ; 3.954      ;
; -2.989 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.056     ; 3.954      ;
; -2.989 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.056     ; 3.954      ;
; -2.989 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.056     ; 3.954      ;
; -2.989 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.056     ; 3.954      ;
; -2.973 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.010      ; 4.004      ;
; -2.961 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.175      ; 4.204      ;
; -2.961 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.175      ; 4.204      ;
; -2.960 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.182      ; 4.210      ;
; -2.935 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.275      ; 4.231      ;
; -2.934 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.275      ; 4.230      ;
; -2.933 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.027     ; 3.927      ;
; -2.933 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.027     ; 3.927      ;
; -2.933 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.027     ; 3.927      ;
; -2.933 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.027     ; 3.927      ;
; -2.933 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.027     ; 3.927      ;
; -2.933 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.275      ; 4.229      ;
; -2.930 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.063     ; 3.888      ;
; -2.930 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.063     ; 3.888      ;
; -2.930 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.063     ; 3.888      ;
; -2.930 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.063     ; 3.888      ;
; -2.930 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.063     ; 3.888      ;
; -2.929 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.275      ; 4.225      ;
; -2.919 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.175      ; 4.162      ;
; -2.919 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.175      ; 4.162      ;
; -2.918 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.182      ; 4.168      ;
; -2.902 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.058     ; 3.865      ;
; -2.902 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.058     ; 3.865      ;
; -2.902 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.058     ; 3.865      ;
; -2.902 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.058     ; 3.865      ;
; -2.902 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.058     ; 3.865      ;
; -2.902 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.058     ; 3.865      ;
; -2.892 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.062      ; 3.975      ;
; -2.886 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.227      ; 4.181      ;
; -2.886 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.227      ; 4.181      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.038 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.647      ;
; -0.037 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.646      ;
; 0.122  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.487      ;
; 0.123  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.486      ;
; 0.137  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.472      ;
; 0.153  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 2.461      ;
; 0.154  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 2.460      ;
; 0.169  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.113     ; 1.825      ;
; 0.208  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.947      ;
; 0.209  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 2.405      ;
; 0.236  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.373      ;
; 0.236  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.373      ;
; 0.236  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.373      ;
; 0.236  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.373      ;
; 0.258  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.354      ;
; 0.259  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.353      ;
; 0.259  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.353      ;
; 0.295  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.314      ;
; 0.296  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.313      ;
; 0.297  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.312      ;
; 0.313  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 2.301      ;
; 0.314  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 2.300      ;
; 0.316  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.296      ;
; 0.325  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 2.289      ;
; 0.332  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 2.282      ;
; 0.333  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 2.281      ;
; 0.362  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 2.252      ;
; 0.369  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 2.245      ;
; 0.377  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.117     ; 1.613      ;
; 0.380  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 2.234      ;
; 0.381  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 2.233      ;
; 0.384  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 2.230      ;
; 0.396  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.213      ;
; 0.396  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.213      ;
; 0.396  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.213      ;
; 0.396  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.213      ;
; 0.404  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.114     ; 1.589      ;
; 0.414  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.065      ;
; 0.418  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.194      ;
; 0.419  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.193      ;
; 0.419  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.193      ;
; 0.442  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 2.165      ;
; 0.474  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.135      ;
; 0.475  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.137      ;
; 0.475  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.137      ;
; 0.476  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.113     ; 1.518      ;
; 0.476  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.136      ;
; 0.477  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.135      ;
; 0.481  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.110     ; 1.972      ;
; 0.498  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.088     ; 2.107      ;
; 0.519  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.093      ;
; 0.523  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 2.091      ;
; 0.524  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 2.090      ;
; 0.548  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.113     ; 1.446      ;
; 0.565  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.110     ; 1.888      ;
; 0.578  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 2.036      ;
; 0.580  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 2.027      ;
; 0.581  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 2.026      ;
; 0.606  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.003      ;
; 0.606  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.003      ;
; 0.606  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.003      ;
; 0.606  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.003      ;
; 0.611  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.549      ;
; 0.616  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.118     ; 1.829      ;
; 0.621  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.539      ;
; 0.628  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.984      ;
; 0.629  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.983      ;
; 0.629  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.983      ;
; 0.635  ; dvi_encoder:u_dvi_encoder|encode:encr|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.183     ; 1.875      ;
; 0.635  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.977      ;
; 0.635  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.977      ;
; 0.637  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.975      ;
; 0.652  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 1.955      ;
; 0.673  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 1.941      ;
; 0.675  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 1.939      ;
; 0.677  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.935      ;
; 0.679  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 1.935      ;
; 0.681  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.931      ;
; 0.687  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 1.927      ;
; 0.692  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.920      ;
; 0.694  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.918      ;
; 0.702  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.910      ;
; 0.703  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.909      ;
; 0.707  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 1.907      ;
; 0.709  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.900      ;
; 0.709  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 1.905      ;
; 0.710  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.899      ;
; 0.710  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 1.904      ;
; 0.713  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 1.901      ;
; 0.715  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 1.899      ;
; 0.716  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 1.898      ;
; 0.716  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.088     ; 1.889      ;
; 0.727  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.882      ;
; 0.728  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.881      ;
; 0.733  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 1.881      ;
; 0.758  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.854      ;
; 0.759  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.853      ;
; 0.761  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.849      ;
; 0.765  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.847      ;
; 0.765  ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.847      ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+----------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 4.502 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.878      ;
; 4.590 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.086     ; 8.786      ;
; 4.648 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.732      ;
; 4.678 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.702      ;
; 4.736 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.086     ; 8.640      ;
; 4.766 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.086     ; 8.610      ;
; 4.903 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 8.474      ;
; 5.049 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 8.328      ;
; 5.079 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 8.298      ;
; 5.096 ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.278      ;
; 5.157 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 8.220      ;
; 5.226 ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.148      ;
; 5.238 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 8.143      ;
; 5.242 ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.132      ;
; 5.272 ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.102      ;
; 5.303 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 8.074      ;
; 5.305 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.075      ;
; 5.333 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 8.044      ;
; 5.372 ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.002      ;
; 5.379 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 8.002      ;
; 5.384 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.997      ;
; 5.387 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.994      ;
; 5.393 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.086     ; 7.983      ;
; 5.402 ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 7.972      ;
; 5.414 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.967      ;
; 5.484 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 7.893      ;
; 5.525 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.856      ;
; 5.533 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.848      ;
; 5.555 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.826      ;
; 5.563 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.818      ;
; 5.588 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.793      ;
; 5.630 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 7.747      ;
; 5.660 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 7.717      ;
; 5.706 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.086     ; 7.670      ;
; 5.706 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.675      ;
; 5.706 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 7.671      ;
; 5.711 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 7.666      ;
; 5.727 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 7.650      ;
; 5.734 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.647      ;
; 5.764 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.617      ;
; 5.852 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.086     ; 7.524      ;
; 5.852 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.529      ;
; 5.852 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 7.525      ;
; 5.865 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 7.512      ;
; 5.873 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 7.504      ;
; 5.882 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.086     ; 7.494      ;
; 5.882 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.499      ;
; 5.882 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 7.495      ;
; 5.899 ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 7.475      ;
; 5.903 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 7.474      ;
; 5.953 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.428      ;
; 5.961 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.420      ;
; 5.965 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 7.412      ;
; 5.969 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.412      ;
; 5.977 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.404      ;
; 5.979 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.402      ;
; 6.011 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 7.366      ;
; 6.012 ; dvi_encoder:u_dvi_encoder|encode:encr|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 7.358      ;
; 6.020 ; dvi_encoder:u_dvi_encoder|encode:encr|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 7.350      ;
; 6.029 ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 7.345      ;
; 6.033 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.348      ;
; 6.041 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 7.336      ;
; 6.042 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.339      ;
; 6.046 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.335      ;
; 6.125 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.256      ;
; 6.155 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.226      ;
; 6.178 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.203      ;
; 6.179 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.202      ;
; 6.182 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.199      ;
; 6.186 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.195      ;
; 6.188 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.193      ;
; 6.190 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.191      ;
; 6.209 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.172      ;
; 6.218 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.163      ;
; 6.244 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.137      ;
; 6.292 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 7.085      ;
; 6.312 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[2]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.069      ;
; 6.320 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[2]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.061      ;
; 6.366 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.015      ;
; 6.390 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 6.991      ;
; 6.391 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 6.990      ;
; 6.420 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 6.961      ;
; 6.509 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.086     ; 6.867      ;
; 6.509 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 6.872      ;
; 6.512 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 6.869      ;
; 6.514 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 6.863      ;
; 6.535 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 6.842      ;
; 6.542 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 6.839      ;
; 6.542 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 6.839      ;
; 6.547 ; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 6.837      ;
; 6.555 ; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 6.829      ;
; 6.558 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 6.823      ;
; 6.601 ; dvi_encoder:u_dvi_encoder|encode:encr|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 6.769      ;
; 6.608 ; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 6.776      ;
; 6.610 ; dvi_encoder:u_dvi_encoder|encode:encr|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 6.774      ;
; 6.616 ; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 6.768      ;
; 6.618 ; dvi_encoder:u_dvi_encoder|encode:encr|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 6.766      ;
; 6.673 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 6.704      ;
; 6.730 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[3]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 6.651      ;
; 6.738 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[3]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 6.643      ;
+-------+------------------------------------------------+----------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 12.871 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 7.048      ;
; 13.003 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.916      ;
; 13.012 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.907      ;
; 13.149 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 6.780      ;
; 13.213 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.706      ;
; 13.226 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 6.703      ;
; 13.325 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 6.604      ;
; 13.346 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.573      ;
; 13.351 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 6.578      ;
; 13.376 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 6.511      ;
; 13.377 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 6.510      ;
; 13.451 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 6.478      ;
; 13.455 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 6.432      ;
; 13.456 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 6.431      ;
; 13.464 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 6.423      ;
; 13.465 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 6.422      ;
; 13.465 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 6.422      ;
; 13.466 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 6.421      ;
; 13.482 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 6.447      ;
; 13.562 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 6.367      ;
; 13.601 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 6.296      ;
; 13.602 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 6.295      ;
; 13.665 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 6.222      ;
; 13.666 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 6.221      ;
; 13.667 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 6.262      ;
; 13.674 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 6.213      ;
; 13.675 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 6.212      ;
; 13.679 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[7]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.481     ; 5.841      ;
; 13.696 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 6.233      ;
; 13.708 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[1]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.481     ; 5.812      ;
; 13.722 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[6]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.481     ; 5.798      ;
; 13.729 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[2]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.481     ; 5.791      ;
; 13.735 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[3]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.481     ; 5.785      ;
; 13.735 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[4]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.481     ; 5.785      ;
; 13.747 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 6.150      ;
; 13.748 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 6.149      ;
; 13.777 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 6.120      ;
; 13.778 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 6.119      ;
; 13.780 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 6.107      ;
; 13.781 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 6.106      ;
; 13.798 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 6.089      ;
; 13.799 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 6.088      ;
; 13.800 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 6.129      ;
; 13.803 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 6.094      ;
; 13.804 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 6.093      ;
; 13.904 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.115     ; 5.982      ;
; 13.905 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.115     ; 5.981      ;
; 13.910 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 5.987      ;
; 13.911 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 5.986      ;
; 13.915 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[5]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.481     ; 5.605      ;
; 13.925 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 5.962      ;
; 13.926 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[0]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.481     ; 5.594      ;
; 13.926 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 5.961      ;
; 13.934 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 5.963      ;
; 13.935 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 5.962      ;
; 14.014 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 5.883      ;
; 14.015 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 5.882      ;
; 14.043 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 5.844      ;
; 14.075 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.837      ;
; 14.075 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.837      ;
; 14.116 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.115     ; 5.770      ;
; 14.117 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.115     ; 5.769      ;
; 14.119 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 5.778      ;
; 14.120 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 5.777      ;
; 14.146 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 5.741      ;
; 14.148 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 5.749      ;
; 14.149 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 5.748      ;
; 14.150 ; camera_init:camera_init|delay_cnt[15]                                                                                                               ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 5.768      ;
; 14.152 ; camera_init:camera_init|delay_cnt[15]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 5.766      ;
; 14.153 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 5.734      ;
; 14.164 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.748      ;
; 14.164 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 5.748      ;
; 14.167 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 5.720      ;
; 14.197 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.722      ;
; 14.225 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 5.662      ;
; 14.232 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 5.655      ;
; 14.234 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 5.653      ;
; 14.238 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 5.680      ;
; 14.240 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 5.678      ;
; 14.241 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 5.646      ;
; 14.249 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.115     ; 5.637      ;
; 14.249 ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 5.669      ;
; 14.250 ; camera_init:camera_init|delay_cnt[20]                                                                                                               ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 5.668      ;
; 14.250 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.115     ; 5.636      ;
; 14.251 ; camera_init:camera_init|delay_cnt[20]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 5.667      ;
; 14.251 ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 5.667      ;
; 14.252 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 5.645      ;
; 14.252 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 5.635      ;
; 14.253 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 5.644      ;
; 14.358 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 5.529      ;
; 14.369 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.550      ;
; 14.371 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 5.526      ;
; 14.376 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 5.511      ;
; 14.378 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.104     ; 5.519      ;
; 14.385 ; camera_init:camera_init|delay_cnt[12]                                                                                                               ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 5.533      ;
; 14.387 ; camera_init:camera_init|delay_cnt[12]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 5.531      ;
; 14.435 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 5.452      ;
; 14.442 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.114     ; 5.445      ;
; 14.448 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 5.470      ;
; 14.450 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 5.468      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.433 ; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[14]                                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~porta_datain_reg0      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.174      ;
; 0.441 ; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[10]                                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~porta_datain_reg0      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.182      ;
; 0.441 ; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[12]                                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~porta_datain_reg0      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.182      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_write                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_read                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:Sdram_Control_4Port|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|OUT_VALID                                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                               ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:Sdram_Control_4Port|ST[0]                                                                                                                                    ; Sdram_Control_4Port:Sdram_Control_4Port|ST[0]                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:Sdram_Control_4Port|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mRD_DONE                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sdram_Control_4Port:Sdram_Control_4Port|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|IN_REQ                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_precharge                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_writea                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_refresh                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_reada                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.484 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.778      ;
; 0.495 ; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[7]                                                                                                                              ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~porta_datain_reg0      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.216      ;
; 0.499 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[4]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[9]                                                                                                      ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[0]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[9]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[2]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[11]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[2]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[2]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[1]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[1]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[0]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[1]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[0]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[2]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[17]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[8]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CKE                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|CKE                                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[16]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[22]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[0]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_done                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.503 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[20]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[11]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[12]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[3]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CS_N[0]                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|CS_N[0]                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[2]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[1]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[15]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[6]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[10]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.505 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[19]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.798      ;
; 0.508 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.803      ;
; 0.512 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.805      ;
; 0.512 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_done                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.805      ;
; 0.515 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[6]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.809      ;
; 0.519 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[8]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.813      ;
; 0.523 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.817      ;
; 0.526 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|wrptr_g[5]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[8]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.527 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.821      ;
; 0.540 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[7]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.834      ;
; 0.595 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.252      ;
; 0.595 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.252      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                       ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.480 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.794      ;
; 0.481 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.795      ;
; 0.484 ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[3]                                                                                                                              ; dvi_encoder:u_dvi_encoder|encode:encb|dout[3]                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.777      ;
; 0.485 ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[7]                                                                                                                              ; dvi_encoder:u_dvi_encoder|encode:encr|dout[7]                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.778      ;
; 0.485 ; dvi_encoder:u_dvi_encoder|encode:encb|c1_reg[1]                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encb|dout[9]                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.777      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[0]                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.528 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~portb_address_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.177      ;
; 0.548 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~portb_address_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.197      ;
; 0.583 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~portb_address_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.232      ;
; 0.624 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.918      ;
; 0.647 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.940      ;
; 0.657 ; dvi_encoder:u_dvi_encoder|encode:encb|din_q[3]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[6]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.950      ;
; 0.660 ; dvi_encoder:u_dvi_encoder|encode:encg|din_q[5]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[5]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.953      ;
; 0.662 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~portb_address_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.311      ;
; 0.662 ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[4]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[6]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.955      ;
; 0.673 ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[8]                                                                                                                              ; dvi_encoder:u_dvi_encoder|encode:encr|dout[7]                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.966      ;
; 0.674 ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[8]                                                                                                                              ; dvi_encoder:u_dvi_encoder|encode:encr|dout[5]                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.967      ;
; 0.674 ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[8]                                                                                                                              ; dvi_encoder:u_dvi_encoder|encode:encr|dout[3]                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.967      ;
; 0.676 ; dvi_encoder:u_dvi_encoder|encode:encg|n1d[2]                                                                                                                                  ; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[8]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.969      ;
; 0.681 ; dvi_encoder:u_dvi_encoder|encode:encr|n1d[2]                                                                                                                                  ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[3]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.974      ;
; 0.683 ; dvi_encoder:u_dvi_encoder|encode:encr|n1d[2]                                                                                                                                  ; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[0]                                                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.976      ;
; 0.683 ; dvi_encoder:u_dvi_encoder|encode:encg|din_q[3]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[3]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.976      ;
; 0.697 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.991      ;
; 0.698 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; disp_driver:disp_driver|Disp_HS                                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encb|c0_reg[0]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.699 ; disp_driver:disp_driver|Disp_VS                                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encb|c1_reg[0]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[5] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.994      ;
; 0.701 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.995      ;
; 0.707 ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[3]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[4]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.000      ;
; 0.709 ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[3]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[6]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.002      ;
; 0.713 ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[3]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[3]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.006      ;
; 0.720 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.014      ;
; 0.729 ; disp_driver:disp_driver|hcount_r[7]                                                                                                                                           ; disp_driver:disp_driver|Disp_HS                                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.023      ;
; 0.733 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.027      ;
; 0.738 ; dvi_encoder:u_dvi_encoder|encode:encg|n1d[2]                                                                                                                                  ; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[5]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; dvi_encoder:u_dvi_encoder|encode:encg|n1d[2]                                                                                                                                  ; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[3]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.746 ; disp_driver:disp_driver|vcount_r[1]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[1]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; disp_driver:disp_driver|vcount_r[11]                                                                                                                                          ; disp_driver:disp_driver|vcount_r[11]                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.748 ; disp_driver:disp_driver|vcount_r[2]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[2]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; disp_driver:disp_driver|vcount_r[10]                                                                                                                                          ; disp_driver:disp_driver|vcount_r[10]                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.751 ; disp_driver:disp_driver|hcount_r[1]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[1]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.044      ;
; 0.753 ; disp_driver:disp_driver|vcount_r[7]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[7]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.045      ;
; 0.756 ; disp_driver:disp_driver|vcount_r[5]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[5]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.048      ;
; 0.759 ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[4]                                                                                                                              ; dvi_encoder:u_dvi_encoder|encode:encb|dout[4]                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.052      ;
; 0.760 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~portb_address_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.409      ;
; 0.762 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; disp_driver:disp_driver|vcount_r[9]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[9]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; dvi_encoder:u_dvi_encoder|encode:encg|din_q[7]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[1]                                                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; disp_driver:disp_driver|hcount_r[7]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[7]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; disp_driver:disp_driver|vcount_r[3]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[3]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.060      ;
; 0.766 ; disp_driver:disp_driver|hcount_r[8]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[8]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; disp_driver:disp_driver|vcount_r[4]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[4]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.770 ; disp_driver:disp_driver|hcount_r[5]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[5]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.772 ; disp_driver:disp_driver|vcount_r[0]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[0]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; disp_driver:disp_driver|hcount_r[2]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[2]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; disp_driver:disp_driver|hcount_r[6]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[6]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.067      ;
; 0.773 ; disp_driver:disp_driver|hcount_r[9]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[9]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.774 ; disp_driver:disp_driver|vcount_r[6]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[6]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.066      ;
; 0.774 ; disp_driver:disp_driver|vcount_r[8]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[8]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.066      ;
; 0.774 ; disp_driver:disp_driver|hcount_r[10]                                                                                                                                          ; disp_driver:disp_driver|hcount_r[10]                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.776 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.069      ;
; 0.776 ; disp_driver:disp_driver|hcount_r[3]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[3]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.069      ;
; 0.777 ; disp_driver:disp_driver|hcount_r[0]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[0]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.070      ;
; 0.778 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.071      ;
; 0.781 ; disp_driver:disp_driver|hcount_r[4]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[4]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.782 ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[4]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[0]                                                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.790 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.083      ;
; 0.790 ; dvi_encoder:u_dvi_encoder|encode:encg|din_q[2]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[3]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.083      ;
; 0.792 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[0]                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.086      ;
; 0.793 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.086      ;
; 0.795 ; dvi_encoder:u_dvi_encoder|encode:encb|din_q[4]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[6]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.088      ;
; 0.796 ; disp_driver:disp_driver|hcount_r[11]                                                                                                                                          ; disp_driver:disp_driver|hcount_r[11]                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.089      ;
; 0.802 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.095      ;
; 0.803 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.096      ;
; 0.809 ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[4]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[4]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.102      ;
; 0.816 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~portb_address_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.465      ;
; 0.816 ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[8]                                                                                                                              ; dvi_encoder:u_dvi_encoder|encode:encb|dout[1]                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.109      ;
; 0.861 ; dvi_encoder:u_dvi_encoder|encode:encb|din_q[7]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[7]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.154      ;
; 0.866 ; dvi_encoder:u_dvi_encoder|encode:encb|din_q[5]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[5]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.159      ;
; 0.873 ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[7]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[0]                                                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.166      ;
; 0.915 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[3]                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.208      ;
; 0.927 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.221      ;
; 0.940 ; dvi_encoder:u_dvi_encoder|encode:encb|din_q[5]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[6]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.233      ;
; 0.943 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.237      ;
; 0.945 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[9]                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.239      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.501 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.535 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.828      ;
; 0.535 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.828      ;
; 0.548 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.841      ;
; 0.550 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.843      ;
; 0.562 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.855      ;
; 0.643 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.644 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.937      ;
; 0.645 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.938      ;
; 0.645 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.938      ;
; 0.647 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.940      ;
; 0.649 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.942      ;
; 0.649 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.942      ;
; 0.689 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.982      ;
; 0.692 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.985      ;
; 0.723 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[9]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.135      ;
; 0.724 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.017      ;
; 0.727 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[8]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.139      ;
; 0.739 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.033      ;
; 0.742 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.036      ;
; 0.761 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.763 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.780 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.192      ;
; 0.787 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.080      ;
; 0.790 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.083      ;
; 0.808 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.101      ;
; 0.817 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.110      ;
; 0.823 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[1]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.235      ;
; 0.823 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[5]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.235      ;
; 0.828 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.240      ;
; 0.828 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[0]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.240      ;
; 0.829 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[3]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.241      ;
; 0.835 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.128      ;
; 0.859 ; dvi_encoder:u_dvi_encoder|encode:encr|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.276      ;
; 0.862 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.274      ;
; 0.872 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.284      ;
; 0.876 ; dvi_encoder:u_dvi_encoder|encode:encr|dout[8]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.288      ;
; 0.889 ; dvi_encoder:u_dvi_encoder|encode:encr|dout[3]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.306      ;
; 0.894 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[8]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.306      ;
; 0.895 ; dvi_encoder:u_dvi_encoder|encode:encr|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.307      ;
; 0.912 ; dvi_encoder:u_dvi_encoder|encode:encr|dout[4]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.179      ; 1.322      ;
; 0.914 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[0]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.184      ; 1.329      ;
; 0.928 ; dvi_encoder:u_dvi_encoder|encode:encr|dout[5]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.345      ;
; 0.942 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[1]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.354      ;
; 0.945 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.238      ;
; 0.946 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.358      ;
; 0.946 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.358      ;
; 0.973 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[5]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.385      ;
; 0.980 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[4]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.392      ;
; 0.980 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[3]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.392      ;
; 0.981 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.274      ;
; 1.022 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.316      ;
; 1.037 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[9]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.184      ; 1.452      ;
; 1.077 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.370      ;
; 1.086 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[4]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.179      ; 1.496      ;
; 1.121 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.411      ;
; 1.121 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.411      ;
; 1.132 ; dvi_encoder:u_dvi_encoder|encode:encr|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.173      ; 1.536      ;
; 1.133 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.426      ;
; 1.153 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.447      ;
; 1.161 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.454      ;
; 1.162 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.455      ;
; 1.169 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.462      ;
; 1.170 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.463      ;
; 1.170 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.464      ;
; 1.202 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.495      ;
; 1.206 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.502      ;
; 1.229 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.379      ;
; 1.232 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.417      ;
; 1.235 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.385      ;
; 1.241 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.536      ;
; 1.246 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.540      ;
; 1.272 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.567      ;
; 1.273 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.568      ;
; 1.285 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.578      ;
; 1.289 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.439      ;
; 1.299 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.592      ;
; 1.300 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.593      ;
; 1.301 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.486      ;
; 1.315 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.608      ;
; 1.319 ; dvi_encoder:u_dvi_encoder|encode:encr|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.179      ; 1.729      ;
; 1.322 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 1.471      ;
; 1.324 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.474      ;
; 1.340 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.633      ;
; 1.342 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.635      ;
; 1.348 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.641      ;
; 1.350 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.533      ;
; 1.351 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.644      ;
; 1.353 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.641      ;
; 1.354 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.642      ;
; 1.356 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.651      ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                      ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                      ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o           ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; camera_init:camera_init|Init_Done                                                           ; camera_init:camera_init|Init_Done                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|cnt[3]                                                              ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|cnt[4]                                                              ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|cnt[6]                                                              ; camera_init:camera_init|cnt[6]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|cnt[7]                                                              ; camera_init:camera_init|cnt[7]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|cnt[5]                                                              ; camera_init:camera_init|cnt[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|cnt[2]                                                              ; camera_init:camera_init|cnt[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|state.10                                                            ; camera_init:camera_init|state.10                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|ack                                         ; camera_init:camera_init|i2c_control:i2c_control|ack                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|wrreg_req                                                           ; camera_init:camera_init|wrreg_req                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|state.00                                                            ; camera_init:camera_init|state.00                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.510 ; camera_init:camera_init|state.01                                                            ; camera_init:camera_init|wrreg_req                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.802      ;
; 0.518 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.810      ;
; 0.537 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                  ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.829      ;
; 0.552 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                  ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.844      ;
; 0.558 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.851      ;
; 0.689 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.981      ;
; 0.703 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.995      ;
; 0.711 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG_DONE                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.003      ;
; 0.736 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.027      ;
; 0.742 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; camera_init:camera_init|delay_cnt[19]                                                       ; camera_init:camera_init|delay_cnt[19]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; camera_init:camera_init|delay_cnt[17]                                                       ; camera_init:camera_init|delay_cnt[17]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; camera_init:camera_init|delay_cnt[16]                                                       ; camera_init:camera_init|delay_cnt[16]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; camera_init:camera_init|delay_cnt[18]                                                       ; camera_init:camera_init|delay_cnt[18]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.042      ;
; 0.752 ; camera_init:camera_init|delay_cnt[13]                                                       ; camera_init:camera_init|delay_cnt[13]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.044      ;
; 0.753 ; camera_init:camera_init|delay_cnt[15]                                                       ; camera_init:camera_init|delay_cnt[15]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.045      ;
; 0.754 ; camera_init:camera_init|delay_cnt[1]                                                        ; camera_init:camera_init|delay_cnt[1]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.047      ;
; 0.755 ; camera_init:camera_init|delay_cnt[12]                                                       ; camera_init:camera_init|delay_cnt[12]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.047      ;
; 0.760 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; camera_init:camera_init|delay_cnt[20]                                                       ; camera_init:camera_init|delay_cnt[20]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.052      ;
; 0.765 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.058      ;
; 0.767 ; camera_init:camera_init|delay_cnt[9]                                                        ; camera_init:camera_init|delay_cnt[9]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.060      ;
; 0.768 ; camera_init:camera_init|delay_cnt[7]                                                        ; camera_init:camera_init|delay_cnt[7]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.061      ;
; 0.768 ; camera_init:camera_init|delay_cnt[5]                                                        ; camera_init:camera_init|delay_cnt[5]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.061      ;
; 0.768 ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.060      ;
; 0.770 ; camera_init:camera_init|delay_cnt[11]                                                       ; camera_init:camera_init|delay_cnt[11]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.062      ;
; 0.770 ; camera_init:camera_init|state.01                                                            ; camera_init:camera_init|state.10                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.062      ;
; 0.771 ; camera_init:camera_init|delay_cnt[8]                                                        ; camera_init:camera_init|delay_cnt[8]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; camera_init:camera_init|delay_cnt[6]                                                        ; camera_init:camera_init|delay_cnt[6]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.066      ;
; 0.772 ; camera_init:camera_init|delay_cnt[10]                                                       ; camera_init:camera_init|delay_cnt[10]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[0]                                      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; camera_init:camera_init|delay_cnt[4]                                                        ; camera_init:camera_init|delay_cnt[4]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.066      ;
; 0.773 ; camera_init:camera_init|delay_cnt[2]                                                        ; camera_init:camera_init|delay_cnt[2]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.066      ;
; 0.774 ; camera_init:camera_init|delay_cnt[14]                                                       ; camera_init:camera_init|delay_cnt[14]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.066      ;
; 0.779 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG_DONE                           ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.071      ;
; 0.782 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                                ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.074      ;
; 0.783 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.077      ;
; 0.787 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.081      ;
; 0.788 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.082      ;
; 0.797 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.091      ;
; 0.809 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG_DONE                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.101      ;
; 0.814 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.107      ;
; 0.827 ; camera_init:camera_init|state.00                                                            ; camera_init:camera_init|wrreg_req                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.119      ;
; 0.830 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.122      ;
; 0.849 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                                ; camera_init:camera_init|i2c_control:i2c_control|Go                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.141      ;
; 0.851 ; camera_init:camera_init|state.00                                                            ; camera_init:camera_init|state.01                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.143      ;
; 0.852 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.144      ;
; 0.870 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 1.138      ;
; 0.948 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.241      ;
; 0.951 ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                      ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.243      ;
; 0.953 ; camera_init:camera_init|delay_cnt[3]                                                        ; camera_init:camera_init|delay_cnt[3]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.246      ;
; 0.999 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                  ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.292      ;
; 1.014 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|Go                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.305      ;
; 1.025 ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG_DONE                           ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.316      ;
; 1.044 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.337      ;
; 1.044 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.337      ;
; 1.047 ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                      ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.339      ;
; 1.074 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG_DONE                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.366      ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'camera_pclk'                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                         ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                             ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.497 ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                 ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.758      ;
; 0.497 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.758      ;
; 0.507 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.057      ; 0.776      ;
; 0.544 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.054      ; 0.810      ;
; 0.548 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.057      ; 0.817      ;
; 0.552 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.054      ; 0.818      ;
; 0.569 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.054      ; 0.835      ;
; 0.574 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.352      ; 1.180      ;
; 0.578 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.352      ; 1.184      ;
; 0.588 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[0]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.027      ; 0.827      ;
; 0.590 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.352      ; 1.196      ;
; 0.596 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.483      ; 1.291      ;
; 0.609 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.352      ; 1.215      ;
; 0.615 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.325      ; 1.194      ;
; 0.648 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.057      ; 0.917      ;
; 0.652 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.410      ; 1.274      ;
; 0.673 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[2]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.621      ; 1.506      ;
; 0.695 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.057      ; 0.964      ;
; 0.700 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.410      ; 1.322      ;
; 0.753 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.054      ; 1.019      ;
; 0.760 ; DVP_Capture:DVP_Capture|r_Data[3]                                                                                                                                 ; DVP_Capture:DVP_Capture|r_DataPixel[3]                                                                                                                                         ; camera_pclk  ; camera_pclk ; 0.000        ; -0.152     ; 0.820      ;
; 0.763 ; DVP_Capture:DVP_Capture|r_DataPixel[6]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.225      ; 1.242      ;
; 0.764 ; DVP_Capture:DVP_Capture|r_DataPixel[1]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.225      ; 1.243      ;
; 0.767 ; DVP_Capture:DVP_Capture|r_DataPixel[0]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.225      ; 1.246      ;
; 0.770 ; DVP_Capture:DVP_Capture|r_DataPixel[7]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.225      ; 1.249      ;
; 0.773 ; DVP_Capture:DVP_Capture|r_DataPixel[2]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.225      ; 1.252      ;
; 0.778 ; DVP_Capture:DVP_Capture|r_DataPixel[3]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.225      ; 1.257      ;
; 0.802 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.054      ; 1.068      ;
; 0.804 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.007      ; 1.023      ;
; 0.807 ; DVP_Capture:DVP_Capture|r_DataPixel[4]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.225      ; 1.286      ;
; 0.809 ; DVP_Capture:DVP_Capture|r_DataPixel[5]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.225      ; 1.288      ;
; 0.815 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.058      ; 1.085      ;
; 0.819 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.057      ; 1.088      ;
; 0.822 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.058      ; 1.092      ;
; 0.825 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.058      ; 1.095      ;
; 0.831 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.054      ; 1.097      ;
; 0.852 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.352      ; 1.458      ;
; 0.854 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; -0.010     ; 1.056      ;
; 0.897 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.325      ; 1.476      ;
; 0.901 ; DVP_Capture:DVP_Capture|r_Data[1]                                                                                                                                 ; DVP_Capture:DVP_Capture|r_DataPixel[1]                                                                                                                                         ; camera_pclk  ; camera_pclk ; 0.000        ; -0.152     ; 0.961      ;
; 0.912 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.400      ; 1.524      ;
; 0.918 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.410      ; 1.540      ;
; 0.929 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[8]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.027      ; 1.168      ;
; 0.930 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.352      ; 1.536      ;
; 0.934 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.400      ; 1.546      ;
; 0.952 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[9]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.027      ; 1.191      ;
; 0.958 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; -0.010     ; 1.160      ;
; 0.990 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[7]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.554      ; 1.756      ;
; 0.991 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.054      ; 1.257      ;
; 1.007 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[6]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.554      ; 1.773      ;
; 1.009 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.054      ; 1.275      ;
; 1.013 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[4]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.554      ; 1.779      ;
; 1.015 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.054      ; 1.281      ;
; 1.016 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.054      ; 1.282      ;
; 1.019 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.054      ; 1.285      ;
; 1.020 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[3]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.017      ; 1.249      ;
; 1.029 ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                 ; DVP_Capture:DVP_Capture|r_DataValid                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.067      ; 1.308      ;
; 1.037 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.057      ; 1.306      ;
; 1.037 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[1]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.579      ; 1.828      ;
; 1.044 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.057      ; 1.313      ;
; 1.048 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; -0.010     ; 1.250      ;
; 1.058 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; -0.010     ; 1.260      ;
; 1.069 ; DVP_Capture:DVP_Capture|r_Data[1]                                                                                                                                 ; DVP_Capture:DVP_Capture|r_DataPixel[9]                                                                                                                                         ; camera_pclk  ; camera_pclk ; 0.000        ; -0.036     ; 1.245      ;
; 1.076 ; DVP_Capture:DVP_Capture|r_Vsync                                                                                                                                   ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                             ; camera_pclk  ; camera_pclk ; 0.000        ; 0.202      ; 1.490      ;
; 1.081 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; -0.285     ; 1.008      ;
; 1.090 ; DVP_Capture:DVP_Capture|r_Data[3]                                                                                                                                 ; DVP_Capture:DVP_Capture|r_DataPixel[11]                                                                                                                                        ; camera_pclk  ; camera_pclk ; 0.000        ; -0.036     ; 1.266      ;
; 1.098 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.054      ; 1.364      ;
; 1.104 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 0.000        ; -0.209     ; 1.107      ;
; 1.119 ; DVP_Capture:DVP_Capture|r_DataPixel[11]                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.101      ; 1.474      ;
; 1.134 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[5]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.078      ; 1.424      ;
; 1.136 ; DVP_Capture:DVP_Capture|r_DataPixel[13]                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.101      ; 1.491      ;
; 1.151 ; DVP_Capture:DVP_Capture|r_DataPixel[12]                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.101      ; 1.506      ;
; 1.152 ; DVP_Capture:DVP_Capture|r_DataPixel[14]                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.101      ; 1.507      ;
; 1.159 ; DVP_Capture:DVP_Capture|r_DataPixel[9]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.101      ; 1.514      ;
; 1.160 ; DVP_Capture:DVP_Capture|r_DataPixel[8]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.101      ; 1.515      ;
; 1.160 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.325      ; 1.739      ;
; 1.176 ; DVP_Capture:DVP_Capture|r_DataPixel[15]                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.101      ; 1.531      ;
; 1.181 ; DVP_Capture:DVP_Capture|r_DataPixel[10]                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.101      ; 1.536      ;
; 1.262 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; -0.275     ; 1.199      ;
; 1.263 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; -0.275     ; 1.200      ;
; 1.265 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 0.000        ; -0.275     ; 1.202      ;
; 1.318 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.058      ; 1.588      ;
; 1.322 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 0.000        ; -0.209     ; 1.325      ;
; 1.337 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.400      ; 1.949      ;
; 1.340 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.400      ; 1.952      ;
; 1.341 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.400      ; 1.953      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                        ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -5.453 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[0]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.479      ;
; -5.453 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[1]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.479      ;
; -5.453 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[2]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.479      ;
; -5.453 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[3]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.479      ;
; -5.453 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[4]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.479      ;
; -5.453 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[5]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.479      ;
; -5.453 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[6]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.479      ;
; -5.453 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[7]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.479      ;
; -5.453 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[8]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.479      ;
; -5.453 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[9]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.479      ;
; -5.453 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[10]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.479      ;
; -5.453 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[11]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.479      ;
; -5.453 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[12]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.479      ;
; -5.453 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[13]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.479      ;
; -5.453 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[14]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.479      ;
; -5.453 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[15]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.830     ; 3.479      ;
; -5.371 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.823     ; 3.536      ;
; -5.191 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[1] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.142     ; 2.990      ;
; -5.191 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.142     ; 2.990      ;
; -5.191 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[3] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.142     ; 2.990      ;
; -5.191 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[3] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.142     ; 2.990      ;
; -5.191 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[2]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.142     ; 2.990      ;
; -5.191 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.142     ; 2.990      ;
; -5.191 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.142     ; 2.990      ;
; -5.191 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[3]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.142     ; 2.990      ;
; -5.191 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.142     ; 2.990      ;
; -5.191 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.142     ; 2.990      ;
; -5.191 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[4]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.142     ; 2.990      ;
; -5.191 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[4] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.142     ; 2.990      ;
; -5.191 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[4] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.142     ; 2.990      ;
; -5.191 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.142     ; 2.990      ;
; -5.191 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[4]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.142     ; 2.990      ;
; -5.191 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[5]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.142     ; 2.990      ;
; -5.190 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[0] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.141     ; 2.990      ;
; -5.190 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[0] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.141     ; 2.990      ;
; -5.190 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.141     ; 2.990      ;
; -5.190 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.141     ; 2.990      ;
; -5.190 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.141     ; 2.990      ;
; -5.190 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.141     ; 2.990      ;
; -5.190 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.141     ; 2.990      ;
; -5.190 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.141     ; 2.990      ;
; -5.190 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.141     ; 2.990      ;
; -5.190 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.141     ; 2.990      ;
; -5.190 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.141     ; 2.990      ;
; -5.190 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[0]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.141     ; 2.990      ;
; -5.190 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[6]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.141     ; 2.990      ;
; -5.190 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[7]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.141     ; 2.990      ;
; -5.190 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[8] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.141     ; 2.990      ;
; -5.190 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[8] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.141     ; 2.990      ;
; -5.190 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[9]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.141     ; 2.990      ;
; -5.190 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[1]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.141     ; 2.990      ;
; -5.190 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[9] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.141     ; 2.990      ;
; -5.190 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[9] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.141     ; 2.990      ;
; -5.190 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.142     ; 2.989      ;
; -5.190 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.142     ; 2.989      ;
; -5.190 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[2]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.142     ; 2.989      ;
; -5.190 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[3]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.142     ; 2.989      ;
; -5.190 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[4]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.141     ; 2.990      ;
; -5.190 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[6]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.141     ; 2.990      ;
; -5.190 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.142     ; 2.989      ;
; -5.189 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.139     ; 2.991      ;
; -5.189 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.139     ; 2.991      ;
; -5.189 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.139     ; 2.991      ;
; -5.189 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.139     ; 2.991      ;
; -5.189 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.139     ; 2.991      ;
; -5.189 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[7] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.139     ; 2.991      ;
; -5.189 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[7] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.139     ; 2.991      ;
; -5.189 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[6] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.139     ; 2.991      ;
; -5.189 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[6] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.139     ; 2.991      ;
; -5.189 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[5]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.139     ; 2.991      ;
; -5.189 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[8]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.139     ; 2.991      ;
; -5.189 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:rdfull_reg|dffe12a[0]                           ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.139     ; 2.991      ;
; -5.189 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[1]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.139     ; 2.991      ;
; -5.189 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[8]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.139     ; 2.991      ;
; -4.714 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.666     ; 2.989      ;
; -4.714 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[3]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.666     ; 2.989      ;
; -4.714 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[5]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.666     ; 2.989      ;
; -4.714 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[6]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.666     ; 2.989      ;
; -4.714 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[7]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.666     ; 2.989      ;
; -4.714 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[8]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.666     ; 2.989      ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'camera_pclk'                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                                                          ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.063 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[0]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.243      ; 6.217      ;
; -3.063 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[1]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.243      ; 6.217      ;
; -3.063 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[2]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.243      ; 6.217      ;
; -3.063 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[3]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.243      ; 6.217      ;
; -3.063 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[4]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.243      ; 6.217      ;
; -3.063 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[5]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.243      ; 6.217      ;
; -3.063 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[6]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.243      ; 6.217      ;
; -3.063 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[7]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.243      ; 6.217      ;
; -3.056 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.638      ; 6.605      ;
; -3.032 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[8]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.367      ; 6.310      ;
; -3.032 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[9]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.367      ; 6.310      ;
; -3.032 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[10]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.367      ; 6.310      ;
; -3.032 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[11]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.367      ; 6.310      ;
; -3.032 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[12]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.367      ; 6.310      ;
; -3.032 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[13]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.367      ; 6.310      ;
; -3.032 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[14]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.367      ; 6.310      ;
; -3.032 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[15]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.367      ; 6.310      ;
; -2.957 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|dump_frame                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.209      ; 6.077      ;
; -2.957 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataValid                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.209      ; 6.077      ;
; -2.924 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.509      ; 6.344      ;
; -2.924 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.509      ; 6.344      ;
; -2.924 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.509      ; 6.344      ;
; -2.924 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.509      ; 6.344      ;
; -2.824 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.236      ; 5.971      ;
; -2.659 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[3]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.691     ; 2.989      ;
; -2.659 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[5] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.691     ; 2.989      ;
; -2.659 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.691     ; 2.989      ;
; -2.659 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[3] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.691     ; 2.989      ;
; -2.659 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.691     ; 2.989      ;
; -2.659 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[7] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.691     ; 2.989      ;
; -2.659 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.691     ; 2.989      ;
; -2.618 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[0]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.652     ; 2.987      ;
; -2.618 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[5]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.652     ; 2.987      ;
; -2.618 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[8]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.652     ; 2.987      ;
; -2.618 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[1] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.652     ; 2.987      ;
; -2.618 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[0] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.652     ; 2.987      ;
; -2.618 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.652     ; 2.987      ;
; -2.618 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.652     ; 2.987      ;
; -2.618 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[9]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.652     ; 2.987      ;
; -2.609 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.641     ; 2.989      ;
; -2.609 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.641     ; 2.989      ;
; -2.609 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.641     ; 2.989      ;
; -2.609 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.641     ; 2.989      ;
; -2.609 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.641     ; 2.989      ;
; -2.609 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.641     ; 2.989      ;
; -2.580 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.614     ; 2.987      ;
; -2.580 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.614     ; 2.987      ;
; -2.580 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.614     ; 2.987      ;
; -2.580 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.614     ; 2.987      ;
; -2.580 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.614     ; 2.987      ;
; -2.508 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.541     ; 2.988      ;
; -2.508 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.541     ; 2.988      ;
; -2.508 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.541     ; 2.988      ;
; -2.508 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.541     ; 2.988      ;
; -2.508 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.541     ; 2.988      ;
; -2.364 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[1] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.391     ; 2.994      ;
; -2.364 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[0] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.391     ; 2.994      ;
; -2.364 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[5] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.391     ; 2.994      ;
; -2.364 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[4] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.391     ; 2.994      ;
; -2.364 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[3] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.391     ; 2.994      ;
; -2.364 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[2] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.391     ; 2.994      ;
; -2.364 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[7] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.391     ; 2.994      ;
; -2.364 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[6] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.391     ; 2.994      ;
; -2.364 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[9] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.391     ; 2.994      ;
; -2.218 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.248     ; 2.991      ;
; -2.218 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.248     ; 2.991      ;
; -2.218 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.248     ; 2.991      ;
; -2.218 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.248     ; 2.991      ;
; -2.205 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.238     ; 2.988      ;
; -2.205 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.238     ; 2.988      ;
; -2.205 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.238     ; 2.988      ;
; -2.205 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.238     ; 2.988      ;
; -2.169 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[7]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.196     ; 2.994      ;
; -2.169 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[6]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.196     ; 2.994      ;
; -2.169 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[4]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.196     ; 2.994      ;
; -2.119 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[1]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.146     ; 2.994      ;
; -2.119 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[8] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.146     ; 2.994      ;
; -2.103 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[2]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.131     ; 2.993      ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'camera_pclk'                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                                                                          ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 2.449 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.760      ; 5.501      ;
; 2.489 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|dump_frame                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.731      ; 5.512      ;
; 2.489 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataValid                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.731      ; 5.512      ;
; 2.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[2]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.092      ; 2.809      ;
; 2.520 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[1]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.077      ; 2.809      ;
; 2.520 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[8] ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.077      ; 2.809      ;
; 2.526 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 3.044      ; 5.862      ;
; 2.526 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 3.044      ; 5.862      ;
; 2.526 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 3.044      ; 5.862      ;
; 2.526 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 3.044      ; 5.862      ;
; 2.572 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[7]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.025      ; 2.809      ;
; 2.572 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[6]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.025      ; 2.809      ;
; 2.572 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[4]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.025      ; 2.809      ;
; 2.581 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[8]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.897      ; 5.770      ;
; 2.581 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[9]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.897      ; 5.770      ;
; 2.581 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[10]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.897      ; 5.770      ;
; 2.581 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[11]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.897      ; 5.770      ;
; 2.581 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[12]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.897      ; 5.770      ;
; 2.581 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[13]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.897      ; 5.770      ;
; 2.581 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[14]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.897      ; 5.770      ;
; 2.581 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[15]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.897      ; 5.770      ;
; 2.599 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[0]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.766      ; 5.657      ;
; 2.599 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[1]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.766      ; 5.657      ;
; 2.599 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[2]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.766      ; 5.657      ;
; 2.599 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[3]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.766      ; 5.657      ;
; 2.599 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[4]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.766      ; 5.657      ;
; 2.599 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[5]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.766      ; 5.657      ;
; 2.599 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[6]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.766      ; 5.657      ;
; 2.599 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[7]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.766      ; 5.657      ;
; 2.607 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 3.178      ; 6.077      ;
; 2.611 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.019     ; 2.804      ;
; 2.611 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.019     ; 2.804      ;
; 2.611 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.019     ; 2.804      ;
; 2.611 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.019     ; 2.804      ;
; 2.623 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.029     ; 2.806      ;
; 2.623 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.029     ; 2.806      ;
; 2.623 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.029     ; 2.806      ;
; 2.623 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.029     ; 2.806      ;
; 2.775 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[1] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.178     ; 2.809      ;
; 2.775 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[0] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.178     ; 2.809      ;
; 2.775 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[5] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.178     ; 2.809      ;
; 2.775 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[4] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.178     ; 2.809      ;
; 2.775 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[3] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.178     ; 2.809      ;
; 2.775 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[2] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.178     ; 2.809      ;
; 2.775 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[7] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.178     ; 2.809      ;
; 2.775 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[6] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.178     ; 2.809      ;
; 2.775 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[9] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.178     ; 2.809      ;
; 2.927 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.335     ; 2.804      ;
; 2.927 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.335     ; 2.804      ;
; 2.927 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.335     ; 2.804      ;
; 2.927 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.335     ; 2.804      ;
; 2.927 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.335     ; 2.804      ;
; 3.003 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.411     ; 2.804      ;
; 3.003 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.411     ; 2.804      ;
; 3.003 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.411     ; 2.804      ;
; 3.003 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.411     ; 2.804      ;
; 3.003 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.411     ; 2.804      ;
; 3.032 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.439     ; 2.805      ;
; 3.032 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.439     ; 2.805      ;
; 3.032 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.439     ; 2.805      ;
; 3.032 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.439     ; 2.805      ;
; 3.032 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.439     ; 2.805      ;
; 3.032 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.439     ; 2.805      ;
; 3.043 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[0]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.451     ; 2.804      ;
; 3.043 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[5]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.451     ; 2.804      ;
; 3.043 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[8]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.451     ; 2.804      ;
; 3.043 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[1] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.451     ; 2.804      ;
; 3.043 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[0] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.451     ; 2.804      ;
; 3.043 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.451     ; 2.804      ;
; 3.043 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.451     ; 2.804      ;
; 3.043 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[9]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.451     ; 2.804      ;
; 3.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[3]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.491     ; 2.805      ;
; 3.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[5] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.491     ; 2.805      ;
; 3.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.491     ; 2.805      ;
; 3.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[3] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.491     ; 2.805      ;
; 3.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.491     ; 2.805      ;
; 3.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[7] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.491     ; 2.805      ;
; 3.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.491     ; 2.805      ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                        ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 4.587 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.104     ; 2.805      ;
; 4.587 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[3]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.104     ; 2.805      ;
; 4.587 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[5]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.104     ; 2.805      ;
; 4.587 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[6]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.104     ; 2.805      ;
; 4.587 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[7]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.104     ; 2.805      ;
; 4.587 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[8]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.104     ; 2.805      ;
; 5.082 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 2.807      ;
; 5.082 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 2.807      ;
; 5.082 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 2.807      ;
; 5.082 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 2.807      ;
; 5.082 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 2.807      ;
; 5.082 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[7] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 2.807      ;
; 5.082 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[7] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 2.807      ;
; 5.082 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[6] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 2.807      ;
; 5.082 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[6] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 2.807      ;
; 5.082 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[5]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 2.807      ;
; 5.082 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[8]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 2.807      ;
; 5.082 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:rdfull_reg|dffe12a[0]                           ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 2.807      ;
; 5.082 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[1]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 2.807      ;
; 5.082 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[8]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 2.807      ;
; 5.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[0] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 2.806      ;
; 5.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[0] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 2.806      ;
; 5.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 2.806      ;
; 5.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 2.806      ;
; 5.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 2.806      ;
; 5.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 2.806      ;
; 5.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 2.806      ;
; 5.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 2.806      ;
; 5.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 2.806      ;
; 5.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 2.806      ;
; 5.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 2.806      ;
; 5.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[0]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 2.806      ;
; 5.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[6]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 2.806      ;
; 5.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[7]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 2.806      ;
; 5.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[8] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 2.806      ;
; 5.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[8] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 2.806      ;
; 5.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[9]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 2.806      ;
; 5.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[1]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 2.806      ;
; 5.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[9] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 2.806      ;
; 5.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[9] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 2.806      ;
; 5.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[4]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 2.806      ;
; 5.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[6]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 2.806      ;
; 5.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[1] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 2.806      ;
; 5.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 2.806      ;
; 5.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[3] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 2.806      ;
; 5.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[3] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 2.806      ;
; 5.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[2]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 2.806      ;
; 5.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 2.806      ;
; 5.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 2.806      ;
; 5.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[3]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 2.806      ;
; 5.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 2.806      ;
; 5.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 2.806      ;
; 5.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[4]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 2.806      ;
; 5.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[4] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 2.806      ;
; 5.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[4] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 2.806      ;
; 5.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 2.806      ;
; 5.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 2.805      ;
; 5.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 2.805      ;
; 5.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[2]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 2.805      ;
; 5.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[3]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 2.805      ;
; 5.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[4]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 2.806      ;
; 5.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[5]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 2.806      ;
; 5.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.601     ; 2.805      ;
; 5.185 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 3.263      ;
; 5.229 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[0]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.291     ; 3.259      ;
; 5.229 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[1]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.291     ; 3.259      ;
; 5.229 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[2]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.291     ; 3.259      ;
; 5.229 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[3]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.291     ; 3.259      ;
; 5.229 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[4]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.291     ; 3.259      ;
; 5.229 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[5]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.291     ; 3.259      ;
; 5.229 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[6]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.291     ; 3.259      ;
; 5.229 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[7]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.291     ; 3.259      ;
; 5.229 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[8]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.291     ; 3.259      ;
; 5.229 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[9]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.291     ; 3.259      ;
; 5.229 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[10]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.291     ; 3.259      ;
; 5.229 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[11]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.291     ; 3.259      ;
; 5.229 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[12]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.291     ; 3.259      ;
; 5.229 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[13]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.291     ; 3.259      ;
; 5.229 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[14]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.291     ; 3.259      ;
; 5.229 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[15]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.291     ; 3.259      ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                         ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
; 117.69 MHz ; 117.69 MHz      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 149.37 MHz ; 149.37 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ;                                                ;
; 154.04 MHz ; 154.04 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ;                                                ;
; 243.84 MHz ; 238.04 MHz      ; camera_pclk                                               ; limit due to minimum period restriction (tmin) ;
; 395.1 MHz  ; 395.1 MHz       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; -6.288 ; -255.788      ;
; camera_pclk                                               ; -3.101 ; -123.135      ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.161  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.964  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 13.305 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.401 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.401 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 0.401 ; 0.000         ;
; camera_pclk                                               ; 0.430 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.762 ; -361.993      ;
; camera_pclk                                          ; -3.073 ; -186.271      ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; camera_pclk                                          ; 2.261 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.050 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; camera_pclk                                               ; -3.201 ; -144.509      ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.205  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 3.672  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.402  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 9.672  ; 0.000         ;
; clk                                                       ; 9.835  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -6.288 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.760     ; 4.470      ;
; -6.288 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.760     ; 4.470      ;
; -6.288 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.760     ; 4.470      ;
; -6.288 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.760     ; 4.470      ;
; -6.288 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.760     ; 4.470      ;
; -6.235 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.779     ; 4.398      ;
; -6.235 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.779     ; 4.398      ;
; -6.235 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.779     ; 4.398      ;
; -6.235 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.779     ; 4.398      ;
; -6.235 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.779     ; 4.398      ;
; -6.235 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.779     ; 4.398      ;
; -6.235 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.779     ; 4.398      ;
; -6.100 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR           ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.311     ; 4.731      ;
; -6.100 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.311     ; 4.731      ;
; -6.100 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[0]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.311     ; 4.731      ;
; -6.030 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.782     ; 4.190      ;
; -6.030 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.782     ; 4.190      ;
; -6.030 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.782     ; 4.190      ;
; -6.030 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.782     ; 4.190      ;
; -6.030 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.782     ; 4.190      ;
; -6.030 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[15]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.782     ; 4.190      ;
; -6.030 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.782     ; 4.190      ;
; -6.030 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.782     ; 4.190      ;
; -6.030 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[4]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.782     ; 4.190      ;
; -6.030 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.782     ; 4.190      ;
; -6.030 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[7]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.782     ; 4.190      ;
; -5.658 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[23] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.776     ; 3.824      ;
; -5.658 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[18] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.776     ; 3.824      ;
; -5.658 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[8]  ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.776     ; 3.824      ;
; -5.658 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[9]  ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.776     ; 3.824      ;
; -5.658 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[10] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.776     ; 3.824      ;
; -5.658 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[11] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.776     ; 3.824      ;
; -5.658 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[12] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.776     ; 3.824      ;
; -5.658 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[13] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.776     ; 3.824      ;
; -5.658 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[14] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.776     ; 3.824      ;
; -5.658 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[15] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.776     ; 3.824      ;
; -5.658 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[16] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.776     ; 3.824      ;
; -5.658 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[17] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.776     ; 3.824      ;
; -5.658 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[19] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.776     ; 3.824      ;
; -5.658 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[22] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.776     ; 3.824      ;
; -5.658 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[20] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.776     ; 3.824      ;
; -5.658 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[21] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.776     ; 3.824      ;
; -5.545 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.782     ; 3.705      ;
; 1.508  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 6.413      ;
; 1.508  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 6.413      ;
; 1.508  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 6.413      ;
; 1.508  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 6.413      ;
; 1.508  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 6.413      ;
; 1.532  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.390      ;
; 1.532  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.390      ;
; 1.532  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.390      ;
; 1.532  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.390      ;
; 1.532  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.390      ;
; 1.561  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.100     ; 6.341      ;
; 1.561  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.100     ; 6.341      ;
; 1.561  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.100     ; 6.341      ;
; 1.561  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.100     ; 6.341      ;
; 1.561  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.100     ; 6.341      ;
; 1.561  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.100     ; 6.341      ;
; 1.561  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.100     ; 6.341      ;
; 1.580  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mWR           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.368      ; 6.790      ;
; 1.580  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.368      ; 6.790      ;
; 1.580  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.368      ; 6.790      ;
; 1.585  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 6.318      ;
; 1.585  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 6.318      ;
; 1.585  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 6.318      ;
; 1.585  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 6.318      ;
; 1.585  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 6.318      ;
; 1.585  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 6.318      ;
; 1.585  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 6.318      ;
; 1.604  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mWR           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.369      ; 6.767      ;
; 1.604  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.369      ; 6.767      ;
; 1.604  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.369      ; 6.767      ;
; 1.684  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.238      ;
; 1.684  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.238      ;
; 1.684  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.238      ;
; 1.684  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.238      ;
; 1.684  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.238      ;
; 1.715  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.207      ;
; 1.715  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.207      ;
; 1.715  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.207      ;
; 1.715  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.207      ;
; 1.715  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.207      ;
; 1.737  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 6.166      ;
; 1.737  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 6.166      ;
; 1.737  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 6.166      ;
; 1.737  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 6.166      ;
; 1.737  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 6.166      ;
; 1.737  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 6.166      ;
; 1.737  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 6.166      ;
; 1.756  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mWR           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.369      ; 6.615      ;
; 1.756  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.369      ; 6.615      ;
; 1.756  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.369      ; 6.615      ;
; 1.759  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.163      ;
; 1.759  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.163      ;
; 1.759  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.163      ;
; 1.759  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.163      ;
; 1.759  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.163      ;
; 1.766  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[15]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 6.133      ;
; 1.766  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 6.133      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'camera_pclk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.101 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.111     ; 4.012      ;
; -3.101 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.111     ; 4.012      ;
; -3.101 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.111     ; 4.012      ;
; -3.101 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.111     ; 4.012      ;
; -3.101 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.111     ; 4.012      ;
; -3.101 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.111     ; 4.012      ;
; -3.073 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.136      ; 4.268      ;
; -3.072 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.131      ; 4.262      ;
; -3.072 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.131      ; 4.262      ;
; -3.041 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.075     ; 3.988      ;
; -3.041 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.075     ; 3.988      ;
; -3.041 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.075     ; 3.988      ;
; -3.041 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.075     ; 3.988      ;
; -3.041 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.075     ; 3.988      ;
; -3.041 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.075     ; 3.988      ;
; -3.013 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.172      ; 4.244      ;
; -3.012 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.167      ; 4.238      ;
; -3.012 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.167      ; 4.238      ;
; -2.974 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.052     ; 3.944      ;
; -2.974 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.052     ; 3.944      ;
; -2.974 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.052     ; 3.944      ;
; -2.974 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.052     ; 3.944      ;
; -2.974 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.052     ; 3.944      ;
; -2.974 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.052     ; 3.944      ;
; -2.974 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.167      ; 4.200      ;
; -2.973 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.162      ; 4.194      ;
; -2.973 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.162      ; 4.194      ;
; -2.918 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.021     ; 3.919      ;
; -2.918 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.021     ; 3.919      ;
; -2.918 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.021     ; 3.919      ;
; -2.918 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.021     ; 3.919      ;
; -2.918 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.021     ; 3.919      ;
; -2.918 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.021     ; 3.919      ;
; -2.909 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.207      ; 4.175      ;
; -2.908 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.202      ; 4.169      ;
; -2.908 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.202      ; 4.169      ;
; -2.845 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.052     ; 3.815      ;
; -2.845 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.052     ; 3.815      ;
; -2.845 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.052     ; 3.815      ;
; -2.845 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.052     ; 3.815      ;
; -2.845 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.052     ; 3.815      ;
; -2.845 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.052     ; 3.815      ;
; -2.845 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.167      ; 4.071      ;
; -2.844 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.162      ; 4.065      ;
; -2.844 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.162      ; 4.065      ;
; -2.828 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.012     ; 3.838      ;
; -2.799 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.111     ; 3.710      ;
; -2.799 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.111     ; 3.710      ;
; -2.799 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.111     ; 3.710      ;
; -2.799 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.111     ; 3.710      ;
; -2.799 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.111     ; 3.710      ;
; -2.799 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.111     ; 3.710      ;
; -2.788 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.021     ; 3.789      ;
; -2.788 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.021     ; 3.789      ;
; -2.788 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.021     ; 3.789      ;
; -2.788 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.021     ; 3.789      ;
; -2.788 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.021     ; 3.789      ;
; -2.788 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.021     ; 3.789      ;
; -2.779 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.207      ; 4.045      ;
; -2.778 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.202      ; 4.039      ;
; -2.778 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.202      ; 4.039      ;
; -2.771 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.136      ; 3.966      ;
; -2.770 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.131      ; 3.960      ;
; -2.770 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.131      ; 3.960      ;
; -2.768 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.024      ; 3.814      ;
; -2.739 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.009      ; 3.770      ;
; -2.728 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.240      ; 3.990      ;
; -2.728 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.240      ; 3.990      ;
; -2.727 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.240      ; 3.989      ;
; -2.724 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 3.696      ;
; -2.724 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 3.696      ;
; -2.724 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 3.696      ;
; -2.724 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 3.696      ;
; -2.724 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 3.696      ;
; -2.723 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.240      ; 3.985      ;
; -2.674 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.024     ; 3.672      ;
; -2.674 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.024     ; 3.672      ;
; -2.674 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.024     ; 3.672      ;
; -2.674 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.024     ; 3.672      ;
; -2.674 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.024     ; 3.672      ;
; -2.674 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.049      ; 3.745      ;
; -2.668 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.276      ; 3.966      ;
; -2.668 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.276      ; 3.966      ;
; -2.667 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.276      ; 3.965      ;
; -2.665 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.052     ; 3.635      ;
; -2.665 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.052     ; 3.635      ;
; -2.665 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.052     ; 3.635      ;
; -2.665 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.052     ; 3.635      ;
; -2.665 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.052     ; 3.635      ;
; -2.665 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.052     ; 3.635      ;
; -2.665 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.167      ; 3.891      ;
; -2.664 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.162      ; 3.885      ;
; -2.664 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.162      ; 3.885      ;
; -2.663 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.276      ; 3.961      ;
; -2.657 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.051     ; 3.628      ;
; -2.657 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.051     ; 3.628      ;
; -2.657 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.051     ; 3.628      ;
; -2.657 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.051     ; 3.628      ;
; -2.657 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.051     ; 3.628      ;
; -2.649 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.075     ; 3.596      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.161 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 2.457      ;
; 0.162 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 2.456      ;
; 0.293 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 2.325      ;
; 0.294 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 2.324      ;
; 0.326 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 2.292      ;
; 0.332 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 2.288      ;
; 0.333 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 2.287      ;
; 0.344 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.105     ; 1.710      ;
; 0.359 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.078     ; 1.840      ;
; 0.390 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 2.230      ;
; 0.423 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 2.196      ;
; 0.423 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 2.196      ;
; 0.423 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 2.196      ;
; 0.424 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 2.195      ;
; 0.438 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 2.184      ;
; 0.439 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 2.183      ;
; 0.439 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 2.183      ;
; 0.443 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 2.177      ;
; 0.443 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 2.177      ;
; 0.444 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 2.176      ;
; 0.458 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 2.160      ;
; 0.464 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 2.156      ;
; 0.465 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 2.155      ;
; 0.468 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 2.150      ;
; 0.469 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 2.149      ;
; 0.488 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 2.132      ;
; 0.503 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 2.117      ;
; 0.505 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 2.115      ;
; 0.507 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 2.113      ;
; 0.508 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 2.114      ;
; 0.522 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 2.098      ;
; 0.534 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 1.954      ;
; 0.545 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.078     ; 2.071      ;
; 0.555 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.106     ; 1.498      ;
; 0.555 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 2.064      ;
; 0.555 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 2.064      ;
; 0.555 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 2.064      ;
; 0.556 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 2.063      ;
; 0.570 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 2.052      ;
; 0.571 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.480      ;
; 0.571 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 2.051      ;
; 0.571 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 2.051      ;
; 0.604 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.100     ; 1.864      ;
; 0.614 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 2.003      ;
; 0.619 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.103     ; 1.437      ;
; 0.633 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.985      ;
; 0.639 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.981      ;
; 0.640 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.980      ;
; 0.640 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.982      ;
; 0.666 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.955      ;
; 0.669 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.952      ;
; 0.670 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.951      ;
; 0.688 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.078     ; 1.928      ;
; 0.688 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.078     ; 1.928      ;
; 0.694 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.102     ; 1.772      ;
; 0.697 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.923      ;
; 0.698 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.923      ;
; 0.722 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.103     ; 1.334      ;
; 0.730 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.889      ;
; 0.730 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.889      ;
; 0.730 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.889      ;
; 0.731 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.888      ;
; 0.744 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.078     ; 1.872      ;
; 0.745 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.877      ;
; 0.746 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.106     ; 1.716      ;
; 0.746 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.876      ;
; 0.746 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.876      ;
; 0.747 ; dvi_encoder:u_dvi_encoder|encode:encr|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.159     ; 1.788      ;
; 0.755 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.448      ;
; 0.765 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.438      ;
; 0.778 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.842      ;
; 0.781 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.839      ;
; 0.785 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.835      ;
; 0.792 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.828      ;
; 0.798 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.823      ;
; 0.801 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.820      ;
; 0.802 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.819      ;
; 0.806 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.814      ;
; 0.808 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.812      ;
; 0.809 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.811      ;
; 0.815 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.807      ;
; 0.815 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.802      ;
; 0.818 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.802      ;
; 0.819 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.801      ;
; 0.821 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.799      ;
; 0.822 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.797      ;
; 0.822 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.798      ;
; 0.823 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.796      ;
; 0.830 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.791      ;
; 0.834 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.785      ;
; 0.835 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.784      ;
; 0.858 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.764      ;
; 0.861 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.760      ;
; 0.863 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.758      ;
; 0.872 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.749      ;
; 0.872 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.750      ;
; 0.874 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.747      ;
; 0.876 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.745      ;
; 0.902 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.078     ; 1.714      ;
; 0.903 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.589      ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+-------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                       ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 4.964 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 8.424      ;
; 5.027 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.357      ;
; 5.090 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 8.298      ;
; 5.129 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 8.259      ;
; 5.153 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.231      ;
; 5.192 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.192      ;
; 5.444 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 7.945      ;
; 5.521 ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 7.864      ;
; 5.570 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 7.819      ;
; 5.609 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 7.780      ;
; 5.634 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 7.755      ;
; 5.642 ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 7.743      ;
; 5.647 ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 7.738      ;
; 5.670 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 7.718      ;
; 5.686 ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 7.699      ;
; 5.695 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.695      ;
; 5.733 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 7.651      ;
; 5.760 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 7.629      ;
; 5.768 ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 7.617      ;
; 5.799 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 7.590      ;
; 5.807 ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 7.578      ;
; 5.821 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.569      ;
; 5.838 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.552      ;
; 5.845 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.545      ;
; 5.860 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.530      ;
; 5.933 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 7.456      ;
; 5.964 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.426      ;
; 5.971 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.419      ;
; 6.003 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.387      ;
; 6.010 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.380      ;
; 6.015 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.375      ;
; 6.059 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 7.330      ;
; 6.086 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 7.298      ;
; 6.098 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 7.291      ;
; 6.127 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.263      ;
; 6.133 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 7.256      ;
; 6.141 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.249      ;
; 6.155 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 7.234      ;
; 6.180 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.210      ;
; 6.212 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 7.172      ;
; 6.227 ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 7.158      ;
; 6.236 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 7.153      ;
; 6.251 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 7.133      ;
; 6.253 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.137      ;
; 6.259 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 7.130      ;
; 6.290 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 7.099      ;
; 6.292 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.098      ;
; 6.298 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 7.091      ;
; 6.345 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 7.044      ;
; 6.348 ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 7.037      ;
; 6.362 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 7.027      ;
; 6.370 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.020      ;
; 6.374 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 7.017      ;
; 6.391 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 7.000      ;
; 6.394 ; dvi_encoder:u_dvi_encoder|encode:encr|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 6.987      ;
; 6.401 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 6.988      ;
; 6.406 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 6.984      ;
; 6.416 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 6.973      ;
; 6.455 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 6.934      ;
; 6.477 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 6.914      ;
; 6.494 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 6.897      ;
; 6.496 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 6.894      ;
; 6.497 ; dvi_encoder:u_dvi_encoder|encode:encr|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 6.884      ;
; 6.513 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 6.877      ;
; 6.520 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 6.870      ;
; 6.535 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 6.855      ;
; 6.544 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 6.846      ;
; 6.551 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 6.839      ;
; 6.565 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 6.826      ;
; 6.639 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 6.751      ;
; 6.644 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 6.745      ;
; 6.646 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 6.744      ;
; 6.668 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 6.723      ;
; 6.678 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 6.712      ;
; 6.685 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 6.705      ;
; 6.691 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[2]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 6.700      ;
; 6.691 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 6.699      ;
; 6.721 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 6.669      ;
; 6.792 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 6.592      ;
; 6.794 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[2]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 6.597      ;
; 6.804 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 6.586      ;
; 6.817 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 6.573      ;
; 6.833 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 6.557      ;
; 6.844 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 6.545      ;
; 6.856 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 6.534      ;
; 6.901 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 6.490      ;
; 6.918 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 6.473      ;
; 6.921 ; dvi_encoder:u_dvi_encoder|encode:encr|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 6.460      ;
; 6.930 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 6.460      ;
; 6.947 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 6.442      ;
; 6.965 ; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.069     ; 6.429      ;
; 6.969 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 6.421      ;
; 6.983 ; dvi_encoder:u_dvi_encoder|encode:encr|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.069     ; 6.411      ;
; 7.001 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 6.388      ;
; 7.068 ; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.069     ; 6.326      ;
; 7.076 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 6.314      ;
; 7.086 ; dvi_encoder:u_dvi_encoder|encode:encr|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.069     ; 6.308      ;
; 7.092 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 6.299      ;
; 7.110 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encg|dout[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 6.279      ;
; 7.120 ; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.069     ; 6.274      ;
+-------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.305 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 6.623      ;
; 13.349 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 6.579      ;
; 13.356 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 6.572      ;
; 13.500 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 6.439      ;
; 13.524 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 6.404      ;
; 13.651 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 6.277      ;
; 13.661 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 6.278      ;
; 13.670 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 6.269      ;
; 13.683 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 6.256      ;
; 13.794 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 6.145      ;
; 13.805 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 6.134      ;
; 13.852 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 6.047      ;
; 13.852 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 6.047      ;
; 13.863 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 6.036      ;
; 13.863 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 6.036      ;
; 13.884 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 6.055      ;
; 13.907 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.992      ;
; 13.907 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.992      ;
; 13.914 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.985      ;
; 13.914 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.985      ;
; 13.982 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 5.957      ;
; 14.009 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 5.930      ;
; 14.058 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.852      ;
; 14.058 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.852      ;
; 14.064 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.835      ;
; 14.064 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.835      ;
; 14.082 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.817      ;
; 14.082 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.817      ;
; 14.104 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 5.835      ;
; 14.151 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[7]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.424     ; 5.427      ;
; 14.163 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.736      ;
; 14.163 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.736      ;
; 14.196 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[1]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.424     ; 5.382      ;
; 14.200 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[6]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.424     ; 5.378      ;
; 14.209 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.690      ;
; 14.209 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.690      ;
; 14.219 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.691      ;
; 14.219 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.691      ;
; 14.221 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[2]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.424     ; 5.357      ;
; 14.228 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[3]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.424     ; 5.350      ;
; 14.228 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.682      ;
; 14.228 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.682      ;
; 14.235 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[4]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.424     ; 5.343      ;
; 14.241 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.669      ;
; 14.241 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.669      ;
; 14.295 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.604      ;
; 14.295 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.604      ;
; 14.333 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.589      ;
; 14.334 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.588      ;
; 14.335 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.564      ;
; 14.335 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.564      ;
; 14.352 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.558      ;
; 14.352 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.558      ;
; 14.363 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.547      ;
; 14.363 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.547      ;
; 14.385 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.514      ;
; 14.398 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[5]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.424     ; 5.180      ;
; 14.407 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[0]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.424     ; 5.171      ;
; 14.409 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.513      ;
; 14.410 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.512      ;
; 14.442 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.468      ;
; 14.442 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.468      ;
; 14.473 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.426      ;
; 14.502 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.397      ;
; 14.511 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.388      ;
; 14.511 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.388      ;
; 14.524 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.375      ;
; 14.540 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.370      ;
; 14.540 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.370      ;
; 14.546 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.353      ;
; 14.553 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.346      ;
; 14.567 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.343      ;
; 14.567 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.343      ;
; 14.568 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.331      ;
; 14.575 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.324      ;
; 14.597 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.302      ;
; 14.606 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 5.322      ;
; 14.618 ; camera_init:camera_init|delay_cnt[15]                                                                                                               ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.311      ;
; 14.619 ; camera_init:camera_init|delay_cnt[15]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.310      ;
; 14.639 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.260      ;
; 14.639 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.260      ;
; 14.662 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.248      ;
; 14.662 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.248      ;
; 14.681 ; camera_init:camera_init|delay_cnt[20]                                                                                                               ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.248      ;
; 14.682 ; camera_init:camera_init|delay_cnt[20]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.247      ;
; 14.685 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.214      ;
; 14.696 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.203      ;
; 14.697 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.213      ;
; 14.702 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.227      ;
; 14.703 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.226      ;
; 14.710 ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.219      ;
; 14.711 ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.218      ;
; 14.719 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 5.191      ;
; 14.721 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.178      ;
; 14.743 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.156      ;
; 14.755 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 5.173      ;
; 14.784 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.115      ;
; 14.820 ; camera_init:camera_init|delay_cnt[12]                                                                                                               ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.109      ;
; 14.821 ; camera_init:camera_init|delay_cnt[12]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.108      ;
; 14.828 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 5.071      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                       ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.448 ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[3]                                                                                                                              ; dvi_encoder:u_dvi_encoder|encode:encb|dout[3]                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.716      ;
; 0.449 ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[7]                                                                                                                              ; dvi_encoder:u_dvi_encoder|encode:encr|dout[7]                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.716      ;
; 0.449 ; dvi_encoder:u_dvi_encoder|encode:encb|c1_reg[1]                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encb|dout[9]                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.716      ;
; 0.451 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.738      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.739      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[0]                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.496 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~portb_address_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.073      ;
; 0.513 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~portb_address_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.090      ;
; 0.549 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~portb_address_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.126      ;
; 0.578 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.597 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.865      ;
; 0.608 ; dvi_encoder:u_dvi_encoder|encode:encb|din_q[3]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[6]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.876      ;
; 0.612 ; dvi_encoder:u_dvi_encoder|encode:encg|din_q[5]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[5]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.879      ;
; 0.613 ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[4]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[6]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.880      ;
; 0.619 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~portb_address_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.196      ;
; 0.625 ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[8]                                                                                                                              ; dvi_encoder:u_dvi_encoder|encode:encr|dout[3]                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.892      ;
; 0.625 ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[8]                                                                                                                              ; dvi_encoder:u_dvi_encoder|encode:encr|dout[7]                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.892      ;
; 0.626 ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[8]                                                                                                                              ; dvi_encoder:u_dvi_encoder|encode:encr|dout[5]                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.893      ;
; 0.627 ; dvi_encoder:u_dvi_encoder|encode:encg|n1d[2]                                                                                                                                  ; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[8]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.894      ;
; 0.633 ; dvi_encoder:u_dvi_encoder|encode:encr|n1d[2]                                                                                                                                  ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[3]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.900      ;
; 0.636 ; dvi_encoder:u_dvi_encoder|encode:encr|n1d[2]                                                                                                                                  ; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[0]                                                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.903      ;
; 0.638 ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[3]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[4]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.905      ;
; 0.638 ; dvi_encoder:u_dvi_encoder|encode:encg|din_q[3]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[3]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.905      ;
; 0.641 ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[3]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[6]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.908      ;
; 0.643 ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[3]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[3]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.910      ;
; 0.644 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.912      ;
; 0.645 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; disp_driver:disp_driver|Disp_VS                                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encb|c1_reg[0]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; disp_driver:disp_driver|Disp_HS                                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encb|c0_reg[0]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; disp_driver:disp_driver|hcount_r[7]                                                                                                                                           ; disp_driver:disp_driver|Disp_HS                                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.649 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.917      ;
; 0.649 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[5] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.916      ;
; 0.667 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.935      ;
; 0.669 ; dvi_encoder:u_dvi_encoder|encode:encg|n1d[2]                                                                                                                                  ; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[5]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.936      ;
; 0.670 ; dvi_encoder:u_dvi_encoder|encode:encg|n1d[2]                                                                                                                                  ; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[3]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.937      ;
; 0.693 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~portb_address_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.270      ;
; 0.693 ; disp_driver:disp_driver|vcount_r[11]                                                                                                                                          ; disp_driver:disp_driver|vcount_r[11]                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; disp_driver:disp_driver|vcount_r[1]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[1]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; disp_driver:disp_driver|vcount_r[2]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[2]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.696 ; disp_driver:disp_driver|vcount_r[10]                                                                                                                                          ; disp_driver:disp_driver|vcount_r[10]                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.700 ; disp_driver:disp_driver|vcount_r[7]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[7]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.967      ;
; 0.701 ; disp_driver:disp_driver|hcount_r[1]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[1]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.968      ;
; 0.703 ; disp_driver:disp_driver|vcount_r[5]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[5]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.706 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; disp_driver:disp_driver|vcount_r[9]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[9]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.709 ; disp_driver:disp_driver|vcount_r[3]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[3]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[4]                                                                                                                              ; dvi_encoder:u_dvi_encoder|encode:encb|dout[4]                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; disp_driver:disp_driver|hcount_r[7]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[7]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.713 ; dvi_encoder:u_dvi_encoder|encode:encg|din_q[7]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[1]                                                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.981      ;
; 0.713 ; disp_driver:disp_driver|vcount_r[4]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[4]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; disp_driver:disp_driver|hcount_r[5]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[5]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; disp_driver:disp_driver|hcount_r[8]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[8]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.717 ; disp_driver:disp_driver|hcount_r[9]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[9]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.717 ; disp_driver:disp_driver|hcount_r[6]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[6]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.718 ; disp_driver:disp_driver|vcount_r[8]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[8]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.718 ; disp_driver:disp_driver|hcount_r[2]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[2]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.720 ; disp_driver:disp_driver|vcount_r[6]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[6]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.987      ;
; 0.721 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.989      ;
; 0.722 ; disp_driver:disp_driver|hcount_r[3]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[3]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.989      ;
; 0.722 ; disp_driver:disp_driver|hcount_r[10]                                                                                                                                          ; disp_driver:disp_driver|hcount_r[10]                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.989      ;
; 0.723 ; disp_driver:disp_driver|vcount_r[0]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[0]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.990      ;
; 0.724 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.992      ;
; 0.726 ; disp_driver:disp_driver|hcount_r[0]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[0]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.993      ;
; 0.727 ; disp_driver:disp_driver|hcount_r[4]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[4]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.994      ;
; 0.729 ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[4]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[0]                                                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.736 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.004      ;
; 0.738 ; dvi_encoder:u_dvi_encoder|encode:encg|din_q[2]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[3]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.005      ;
; 0.739 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.007      ;
; 0.739 ; disp_driver:disp_driver|hcount_r[11]                                                                                                                                          ; disp_driver:disp_driver|hcount_r[11]                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.006      ;
; 0.742 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[0]                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.010      ;
; 0.742 ; dvi_encoder:u_dvi_encoder|encode:encb|din_q[4]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[6]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.010      ;
; 0.743 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~portb_address_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.320      ;
; 0.745 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.013      ;
; 0.747 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.015      ;
; 0.756 ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[8]                                                                                                                              ; dvi_encoder:u_dvi_encoder|encode:encb|dout[1]                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.024      ;
; 0.757 ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[4]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[4]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.024      ;
; 0.769 ; dvi_encoder:u_dvi_encoder|encode:encb|din_q[7]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[7]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.037      ;
; 0.772 ; dvi_encoder:u_dvi_encoder|encode:encb|din_q[5]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[5]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.040      ;
; 0.780 ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[7]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[0]                                                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.047      ;
; 0.835 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[9]                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.103      ;
; 0.835 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.103      ;
; 0.843 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.111      ;
; 0.848 ; dvi_encoder:u_dvi_encoder|encode:encb|din_q[5]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[6]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.116      ;
; 0.850 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.118      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.470 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.492 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.760      ;
; 0.506 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.774      ;
; 0.513 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.781      ;
; 0.525 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.793      ;
; 0.600 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.601 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.604 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.871      ;
; 0.605 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.873      ;
; 0.606 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.874      ;
; 0.638 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.906      ;
; 0.641 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.909      ;
; 0.644 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.911      ;
; 0.667 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[8]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.159      ; 1.040      ;
; 0.669 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[9]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.159      ; 1.042      ;
; 0.686 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.955      ;
; 0.690 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.959      ;
; 0.694 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.068      ;
; 0.712 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.980      ;
; 0.714 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.982      ;
; 0.731 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[0]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.105      ;
; 0.731 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.999      ;
; 0.734 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.002      ;
; 0.739 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.159      ; 1.112      ;
; 0.740 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[3]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.159      ; 1.113      ;
; 0.744 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[1]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.159      ; 1.117      ;
; 0.745 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[5]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.159      ; 1.118      ;
; 0.751 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.019      ;
; 0.757 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.025      ;
; 0.761 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.135      ;
; 0.766 ; dvi_encoder:u_dvi_encoder|encode:encr|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.165      ; 1.145      ;
; 0.773 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.159      ; 1.146      ;
; 0.774 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.042      ;
; 0.786 ; dvi_encoder:u_dvi_encoder|encode:encr|dout[8]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.160      ;
; 0.794 ; dvi_encoder:u_dvi_encoder|encode:encr|dout[3]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.165      ; 1.173      ;
; 0.803 ; dvi_encoder:u_dvi_encoder|encode:encr|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.177      ;
; 0.805 ; dvi_encoder:u_dvi_encoder|encode:encr|dout[4]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.161      ; 1.180      ;
; 0.813 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[0]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.162      ; 1.189      ;
; 0.825 ; dvi_encoder:u_dvi_encoder|encode:encr|dout[5]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.165      ; 1.204      ;
; 0.835 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[8]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.209      ;
; 0.836 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[1]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.159      ; 1.209      ;
; 0.846 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.220      ;
; 0.847 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.221      ;
; 0.847 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.115      ;
; 0.869 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.137      ;
; 0.873 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[5]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.247      ;
; 0.877 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[4]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.251      ;
; 0.879 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[3]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.253      ;
; 0.914 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.183      ;
; 0.931 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[9]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.308      ;
; 0.963 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.231      ;
; 0.967 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[4]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.161      ; 1.342      ;
; 1.011 ; dvi_encoder:u_dvi_encoder|encode:encr|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.153      ; 1.378      ;
; 1.013 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.278      ;
; 1.014 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.279      ;
; 1.014 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.282      ;
; 1.036 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.305      ;
; 1.040 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.309      ;
; 1.079 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.346      ;
; 1.085 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.356      ;
; 1.090 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.358      ;
; 1.091 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.359      ;
; 1.099 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.367      ;
; 1.100 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.368      ;
; 1.110 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.241      ;
; 1.115 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.273      ;
; 1.115 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.384      ;
; 1.122 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.389      ;
; 1.133 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.400      ;
; 1.135 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.267      ;
; 1.136 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.403      ;
; 1.179 ; dvi_encoder:u_dvi_encoder|encode:encr|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.161      ; 1.554      ;
; 1.193 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.017      ; 1.322      ;
; 1.194 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.326      ;
; 1.196 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.018      ; 1.326      ;
; 1.198 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.356      ;
; 1.204 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.467      ;
; 1.206 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.469      ;
; 1.206 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.474      ;
; 1.208 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.476      ;
; 1.220 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.377      ;
; 1.222 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.489      ;
; 1.223 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.491      ;
; 1.224 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.492      ;
; 1.231 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.498      ;
; 1.233 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.500      ;
; 1.233 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.501      ;
; 1.235 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.503      ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|OUT_VALID                                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|ST[0]                                                                                                                                    ; Sdram_Control_4Port:Sdram_Control_4Port|ST[0]                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mRD_DONE                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|IN_REQ                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_write                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_read                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                               ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.414 ; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[14]                                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~porta_datain_reg0      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.074      ;
; 0.416 ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_precharge                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_writea                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_refresh                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_reada                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.422 ; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[12]                                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~porta_datain_reg0      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.082      ;
; 0.424 ; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[10]                                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~porta_datain_reg0      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.084      ;
; 0.448 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.716      ;
; 0.462 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.730      ;
; 0.468 ; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[7]                                                                                                                              ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~porta_datain_reg0      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.110      ;
; 0.469 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[11]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[2]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[9]                                                                                                      ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[0]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[4]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[2]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[1]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[1]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[0]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[0]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_done                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[1]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[0]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[2]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[9]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[2]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[20]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[11]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[17]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[8]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[12]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[3]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CKE                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|CKE                                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[16]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[2]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[1]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_done                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[15]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[6]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[10]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[22]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CS_N[0]                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|CS_N[0]                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.474 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[19]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.741      ;
; 0.475 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[6]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.743      ;
; 0.481 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.748      ;
; 0.482 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[8]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.485 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.753      ;
; 0.489 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.757      ;
; 0.492 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|wrptr_g[5]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[8]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.506 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[7]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.774      ;
; 0.553 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.140      ;
; 0.553 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.140      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.401 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                      ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                      ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o           ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; camera_init:camera_init|Init_Done                                                           ; camera_init:camera_init|Init_Done                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|state.10                                                            ; camera_init:camera_init|state.10                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|ack                                         ; camera_init:camera_init|i2c_control:i2c_control|ack                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|wrreg_req                                                           ; camera_init:camera_init|wrreg_req                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|state.00                                                            ; camera_init:camera_init|state.00                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; camera_init:camera_init|cnt[3]                                                              ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; camera_init:camera_init|cnt[4]                                                              ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; camera_init:camera_init|cnt[6]                                                              ; camera_init:camera_init|cnt[6]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; camera_init:camera_init|cnt[7]                                                              ; camera_init:camera_init|cnt[7]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; camera_init:camera_init|cnt[5]                                                              ; camera_init:camera_init|cnt[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; camera_init:camera_init|cnt[2]                                                              ; camera_init:camera_init|cnt[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.477 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.744      ;
; 0.479 ; camera_init:camera_init|state.01                                                            ; camera_init:camera_init|wrreg_req                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.746      ;
; 0.492 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                  ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.759      ;
; 0.512 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                  ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.779      ;
; 0.519 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.787      ;
; 0.646 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.913      ;
; 0.648 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.915      ;
; 0.663 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.930      ;
; 0.668 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG_DONE                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.935      ;
; 0.690 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.958      ;
; 0.693 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; camera_init:camera_init|delay_cnt[17]                                                       ; camera_init:camera_init|delay_cnt[17]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; camera_init:camera_init|delay_cnt[16]                                                       ; camera_init:camera_init|delay_cnt[16]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; camera_init:camera_init|delay_cnt[19]                                                       ; camera_init:camera_init|delay_cnt[19]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.966      ;
; 0.699 ; camera_init:camera_init|delay_cnt[18]                                                       ; camera_init:camera_init|delay_cnt[18]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; camera_init:camera_init|delay_cnt[13]                                                       ; camera_init:camera_init|delay_cnt[13]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.966      ;
; 0.700 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.967      ;
; 0.702 ; camera_init:camera_init|delay_cnt[15]                                                       ; camera_init:camera_init|delay_cnt[15]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.969      ;
; 0.704 ; camera_init:camera_init|delay_cnt[1]                                                        ; camera_init:camera_init|delay_cnt[1]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.971      ;
; 0.704 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; camera_init:camera_init|delay_cnt[12]                                                       ; camera_init:camera_init|delay_cnt[12]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.971      ;
; 0.709 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; camera_init:camera_init|delay_cnt[20]                                                       ; camera_init:camera_init|delay_cnt[20]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.977      ;
; 0.712 ; camera_init:camera_init|delay_cnt[9]                                                        ; camera_init:camera_init|delay_cnt[9]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; camera_init:camera_init|delay_cnt[7]                                                        ; camera_init:camera_init|delay_cnt[7]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.979      ;
; 0.714 ; camera_init:camera_init|delay_cnt[5]                                                        ; camera_init:camera_init|delay_cnt[5]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.981      ;
; 0.714 ; camera_init:camera_init|delay_cnt[11]                                                       ; camera_init:camera_init|delay_cnt[11]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.981      ;
; 0.716 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[0]                                      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.984      ;
; 0.717 ; camera_init:camera_init|delay_cnt[8]                                                        ; camera_init:camera_init|delay_cnt[8]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.984      ;
; 0.717 ; camera_init:camera_init|delay_cnt[10]                                                       ; camera_init:camera_init|delay_cnt[10]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; camera_init:camera_init|delay_cnt[6]                                                        ; camera_init:camera_init|delay_cnt[6]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.985      ;
; 0.718 ; camera_init:camera_init|delay_cnt[4]                                                        ; camera_init:camera_init|delay_cnt[4]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.985      ;
; 0.719 ; camera_init:camera_init|delay_cnt[2]                                                        ; camera_init:camera_init|delay_cnt[2]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.986      ;
; 0.719 ; camera_init:camera_init|delay_cnt[14]                                                       ; camera_init:camera_init|delay_cnt[14]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.986      ;
; 0.719 ; camera_init:camera_init|state.01                                                            ; camera_init:camera_init|state.10                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.986      ;
; 0.722 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.990      ;
; 0.728 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                                ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.995      ;
; 0.730 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG_DONE                           ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.997      ;
; 0.731 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.999      ;
; 0.732 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.000      ;
; 0.737 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.005      ;
; 0.743 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.011      ;
; 0.759 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.027      ;
; 0.761 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG_DONE                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.028      ;
; 0.775 ; camera_init:camera_init|state.00                                                            ; camera_init:camera_init|wrreg_req                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.042      ;
; 0.784 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.051      ;
; 0.788 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                                ; camera_init:camera_init|i2c_control:i2c_control|Go                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.055      ;
; 0.793 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.060      ;
; 0.795 ; camera_init:camera_init|state.00                                                            ; camera_init:camera_init|state.01                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.062      ;
; 0.802 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 1.047      ;
; 0.858 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.126      ;
; 0.878 ; camera_init:camera_init|delay_cnt[3]                                                        ; camera_init:camera_init|delay_cnt[3]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.145      ;
; 0.878 ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                      ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.145      ;
; 0.888 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                  ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.156      ;
; 0.902 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|Go                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.168      ;
; 0.914 ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG_DONE                           ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.180      ;
; 0.937 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.205      ;
; 0.944 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.212      ;
; 0.959 ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                      ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.226      ;
; 0.986 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.253      ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'camera_pclk'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                         ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                             ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.445 ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                 ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.684      ;
; 0.445 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.684      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 0.715      ;
; 0.500 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 0.745      ;
; 0.504 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 0.749      ;
; 0.507 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 0.752      ;
; 0.528 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.318      ; 1.076      ;
; 0.529 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 0.774      ;
; 0.532 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.318      ; 1.080      ;
; 0.534 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.428      ; 1.157      ;
; 0.543 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.318      ; 1.091      ;
; 0.547 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[0]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 0.766      ;
; 0.559 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.318      ; 1.107      ;
; 0.569 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.289      ; 1.088      ;
; 0.589 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[2]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.554      ; 1.338      ;
; 0.593 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.368      ; 1.156      ;
; 0.600 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 0.845      ;
; 0.614 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.368      ; 1.177      ;
; 0.645 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 0.890      ;
; 0.670 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 0.915      ;
; 0.702 ; DVP_Capture:DVP_Capture|r_Data[3]                                                                                                                                 ; DVP_Capture:DVP_Capture|r_DataPixel[3]                                                                                                                                         ; camera_pclk  ; camera_pclk ; 0.000        ; -0.137     ; 0.760      ;
; 0.707 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.012      ; 0.914      ;
; 0.712 ; DVP_Capture:DVP_Capture|r_DataPixel[1]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.200      ; 1.142      ;
; 0.714 ; DVP_Capture:DVP_Capture|r_DataPixel[6]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.200      ; 1.144      ;
; 0.719 ; DVP_Capture:DVP_Capture|r_DataPixel[0]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.200      ; 1.149      ;
; 0.719 ; DVP_Capture:DVP_Capture|r_DataPixel[7]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.200      ; 1.149      ;
; 0.721 ; DVP_Capture:DVP_Capture|r_DataPixel[2]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.200      ; 1.151      ;
; 0.723 ; DVP_Capture:DVP_Capture|r_DataPixel[3]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.200      ; 1.153      ;
; 0.741 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 0.986      ;
; 0.750 ; DVP_Capture:DVP_Capture|r_DataPixel[5]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.200      ; 1.180      ;
; 0.752 ; DVP_Capture:DVP_Capture|r_DataPixel[4]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.200      ; 1.182      ;
; 0.758 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.051      ; 1.004      ;
; 0.761 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; -0.009     ; 0.947      ;
; 0.764 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.051      ; 1.010      ;
; 0.770 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.051      ; 1.016      ;
; 0.771 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 1.016      ;
; 0.774 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.051      ; 1.020      ;
; 0.779 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.318      ; 1.327      ;
; 0.806 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.357      ; 1.358      ;
; 0.809 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.368      ; 1.372      ;
; 0.816 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.289      ; 1.335      ;
; 0.829 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.357      ; 1.381      ;
; 0.831 ; DVP_Capture:DVP_Capture|r_Data[1]                                                                                                                                 ; DVP_Capture:DVP_Capture|r_DataPixel[1]                                                                                                                                         ; camera_pclk  ; camera_pclk ; 0.000        ; -0.137     ; 0.889      ;
; 0.846 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.318      ; 1.394      ;
; 0.858 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[8]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 1.077      ;
; 0.865 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[9]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 1.084      ;
; 0.870 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[7]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.499      ; 1.564      ;
; 0.885 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[6]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.499      ; 1.579      ;
; 0.889 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[4]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.499      ; 1.583      ;
; 0.895 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; -0.009     ; 1.081      ;
; 0.896 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[3]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.021      ; 1.112      ;
; 0.902 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 1.147      ;
; 0.914 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 1.159      ;
; 0.920 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.051      ; 1.166      ;
; 0.922 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 1.167      ;
; 0.925 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 1.170      ;
; 0.926 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.051      ; 1.172      ;
; 0.927 ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                 ; DVP_Capture:DVP_Capture|r_DataValid                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.051      ; 1.173      ;
; 0.927 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; -0.009     ; 1.113      ;
; 0.929 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[1]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.510      ; 1.634      ;
; 0.936 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 1.181      ;
; 0.940 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; -0.009     ; 1.126      ;
; 0.950 ; DVP_Capture:DVP_Capture|r_Data[1]                                                                                                                                 ; DVP_Capture:DVP_Capture|r_DataPixel[9]                                                                                                                                         ; camera_pclk  ; camera_pclk ; 0.000        ; -0.033     ; 1.112      ;
; 0.961 ; DVP_Capture:DVP_Capture|r_Vsync                                                                                                                                   ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                             ; camera_pclk  ; camera_pclk ; 0.000        ; 0.182      ; 1.338      ;
; 0.973 ; DVP_Capture:DVP_Capture|r_Data[3]                                                                                                                                 ; DVP_Capture:DVP_Capture|r_DataPixel[11]                                                                                                                                        ; camera_pclk  ; camera_pclk ; 0.000        ; -0.033     ; 1.135      ;
; 0.995 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; -0.251     ; 0.939      ;
; 1.007 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 1.252      ;
; 1.013 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[5]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.075      ; 1.283      ;
; 1.023 ; DVP_Capture:DVP_Capture|r_DataPixel[11]                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.087      ; 1.340      ;
; 1.024 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 0.000        ; -0.189     ; 1.030      ;
; 1.039 ; DVP_Capture:DVP_Capture|r_DataPixel[13]                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.087      ; 1.356      ;
; 1.050 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.289      ; 1.569      ;
; 1.055 ; DVP_Capture:DVP_Capture|r_DataPixel[14]                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.087      ; 1.372      ;
; 1.056 ; DVP_Capture:DVP_Capture|r_DataPixel[12]                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.087      ; 1.373      ;
; 1.061 ; DVP_Capture:DVP_Capture|r_DataPixel[9]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.087      ; 1.378      ;
; 1.062 ; DVP_Capture:DVP_Capture|r_DataPixel[8]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.087      ; 1.379      ;
; 1.076 ; DVP_Capture:DVP_Capture|r_DataPixel[15]                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.087      ; 1.393      ;
; 1.085 ; DVP_Capture:DVP_Capture|r_DataPixel[10]                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.087      ; 1.402      ;
; 1.119 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; -0.240     ; 1.074      ;
; 1.119 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; -0.240     ; 1.074      ;
; 1.122 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 0.000        ; -0.240     ; 1.077      ;
; 1.168 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.051      ; 1.414      ;
; 1.178 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 0.000        ; -0.189     ; 1.184      ;
; 1.205 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.357      ; 1.757      ;
; 1.207 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; -0.271     ; 1.131      ;
; 1.208 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.357      ; 1.760      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                         ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -4.762 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[0]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.477     ; 3.149      ;
; -4.762 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[1]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.477     ; 3.149      ;
; -4.762 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[2]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.477     ; 3.149      ;
; -4.762 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[3]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.477     ; 3.149      ;
; -4.762 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[4]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.477     ; 3.149      ;
; -4.762 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[5]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.477     ; 3.149      ;
; -4.762 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[6]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.477     ; 3.149      ;
; -4.762 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[7]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.477     ; 3.149      ;
; -4.762 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[8]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.477     ; 3.149      ;
; -4.762 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[9]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.477     ; 3.149      ;
; -4.762 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[10]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.477     ; 3.149      ;
; -4.762 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[11]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.477     ; 3.149      ;
; -4.762 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[12]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.477     ; 3.149      ;
; -4.762 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[13]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.477     ; 3.149      ;
; -4.762 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[14]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.477     ; 3.149      ;
; -4.762 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[15]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.477     ; 3.149      ;
; -4.680 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.471     ; 3.188      ;
; -4.506 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[1] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.752     ; 2.696      ;
; -4.506 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.752     ; 2.696      ;
; -4.506 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[3] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.752     ; 2.696      ;
; -4.506 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[3] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.752     ; 2.696      ;
; -4.506 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[2]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.752     ; 2.696      ;
; -4.506 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.752     ; 2.696      ;
; -4.506 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.752     ; 2.696      ;
; -4.506 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[3]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.752     ; 2.696      ;
; -4.506 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.752     ; 2.696      ;
; -4.506 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.752     ; 2.696      ;
; -4.506 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[4]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.752     ; 2.696      ;
; -4.506 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[4] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.752     ; 2.696      ;
; -4.506 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[4] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.752     ; 2.696      ;
; -4.506 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.752     ; 2.696      ;
; -4.506 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[4]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.752     ; 2.696      ;
; -4.506 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[5]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.752     ; 2.696      ;
; -4.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[0] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.751     ; 2.696      ;
; -4.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[0] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.751     ; 2.696      ;
; -4.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.751     ; 2.696      ;
; -4.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.751     ; 2.696      ;
; -4.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.751     ; 2.696      ;
; -4.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.751     ; 2.696      ;
; -4.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.751     ; 2.696      ;
; -4.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.751     ; 2.696      ;
; -4.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.751     ; 2.696      ;
; -4.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.751     ; 2.696      ;
; -4.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.751     ; 2.696      ;
; -4.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[0]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.751     ; 2.696      ;
; -4.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[6]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.751     ; 2.696      ;
; -4.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[7]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.751     ; 2.696      ;
; -4.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[8] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.751     ; 2.696      ;
; -4.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[8] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.751     ; 2.696      ;
; -4.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[9]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.751     ; 2.696      ;
; -4.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[1]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.751     ; 2.696      ;
; -4.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[9] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.751     ; 2.696      ;
; -4.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[9] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.751     ; 2.696      ;
; -4.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.752     ; 2.695      ;
; -4.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.752     ; 2.695      ;
; -4.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[2]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.752     ; 2.695      ;
; -4.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[3]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.752     ; 2.695      ;
; -4.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[4]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.751     ; 2.696      ;
; -4.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[6]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.751     ; 2.696      ;
; -4.505 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.752     ; 2.695      ;
; -4.503 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.748     ; 2.697      ;
; -4.503 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.748     ; 2.697      ;
; -4.503 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.748     ; 2.697      ;
; -4.503 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.748     ; 2.697      ;
; -4.503 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.748     ; 2.697      ;
; -4.503 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[7] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.748     ; 2.697      ;
; -4.503 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[7] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.748     ; 2.697      ;
; -4.503 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[6] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.748     ; 2.697      ;
; -4.503 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[6] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.748     ; 2.697      ;
; -4.503 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[5]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.748     ; 2.697      ;
; -4.503 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[8]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.748     ; 2.697      ;
; -4.503 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:rdfull_reg|dffe12a[0]                           ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.748     ; 2.697      ;
; -4.503 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[1]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.748     ; 2.697      ;
; -4.503 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[8]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.748     ; 2.697      ;
; -4.058 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.305     ; 2.695      ;
; -4.058 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[3]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.305     ; 2.695      ;
; -4.058 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[5]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.305     ; 2.695      ;
; -4.058 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[6]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.305     ; 2.695      ;
; -4.058 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[7]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.305     ; 2.695      ;
; -4.058 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[8]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.305     ; 2.695      ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'camera_pclk'                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                                                          ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.073 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.310      ; 6.295      ;
; -3.043 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[0]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.952      ; 5.907      ;
; -3.043 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[1]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.952      ; 5.907      ;
; -3.043 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[2]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.952      ; 5.907      ;
; -3.043 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[3]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.952      ; 5.907      ;
; -3.043 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[4]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.952      ; 5.907      ;
; -3.043 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[5]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.952      ; 5.907      ;
; -3.043 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[6]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.952      ; 5.907      ;
; -3.043 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[7]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.952      ; 5.907      ;
; -3.019 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[8]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.065      ; 5.996      ;
; -3.019 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[9]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.065      ; 5.996      ;
; -3.019 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[10]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.065      ; 5.996      ;
; -3.019 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[11]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.065      ; 5.996      ;
; -3.019 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[12]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.065      ; 5.996      ;
; -3.019 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[13]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.065      ; 5.996      ;
; -3.019 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[14]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.065      ; 5.996      ;
; -3.019 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[15]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.065      ; 5.996      ;
; -2.956 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|dump_frame                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.917      ; 5.785      ;
; -2.956 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataValid                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.917      ; 5.785      ;
; -2.923 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.194      ; 6.029      ;
; -2.923 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.194      ; 6.029      ;
; -2.923 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.194      ; 6.029      ;
; -2.923 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.194      ; 6.029      ;
; -2.818 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.950      ; 5.680      ;
; -2.296 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[3]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.621     ; 2.697      ;
; -2.296 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[5] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.621     ; 2.697      ;
; -2.296 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.621     ; 2.697      ;
; -2.296 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[3] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.621     ; 2.697      ;
; -2.296 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.621     ; 2.697      ;
; -2.296 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[7] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.621     ; 2.697      ;
; -2.296 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.621     ; 2.697      ;
; -2.260 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[0]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.587     ; 2.695      ;
; -2.260 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[5]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.587     ; 2.695      ;
; -2.260 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[8]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.587     ; 2.695      ;
; -2.260 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[1] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.587     ; 2.695      ;
; -2.260 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[0] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.587     ; 2.695      ;
; -2.260 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.587     ; 2.695      ;
; -2.260 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.587     ; 2.695      ;
; -2.260 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[9]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.587     ; 2.695      ;
; -2.257 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.582     ; 2.697      ;
; -2.257 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.582     ; 2.697      ;
; -2.257 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.582     ; 2.697      ;
; -2.257 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.582     ; 2.697      ;
; -2.257 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.582     ; 2.697      ;
; -2.257 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.582     ; 2.697      ;
; -2.226 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.553     ; 2.695      ;
; -2.226 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.553     ; 2.695      ;
; -2.226 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.553     ; 2.695      ;
; -2.226 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.553     ; 2.695      ;
; -2.226 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.553     ; 2.695      ;
; -2.167 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.493     ; 2.696      ;
; -2.167 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.493     ; 2.696      ;
; -2.167 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.493     ; 2.696      ;
; -2.167 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.493     ; 2.696      ;
; -2.167 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.493     ; 2.696      ;
; -2.042 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[1] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.361     ; 2.703      ;
; -2.042 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[0] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.361     ; 2.703      ;
; -2.042 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[5] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.361     ; 2.703      ;
; -2.042 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[4] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.361     ; 2.703      ;
; -2.042 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[3] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.361     ; 2.703      ;
; -2.042 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[2] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.361     ; 2.703      ;
; -2.042 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[7] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.361     ; 2.703      ;
; -2.042 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[6] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.361     ; 2.703      ;
; -2.042 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[9] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.361     ; 2.703      ;
; -1.909 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.231     ; 2.700      ;
; -1.909 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.231     ; 2.700      ;
; -1.909 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.231     ; 2.700      ;
; -1.909 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.231     ; 2.700      ;
; -1.894 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.220     ; 2.696      ;
; -1.894 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.220     ; 2.696      ;
; -1.894 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.220     ; 2.696      ;
; -1.894 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.220     ; 2.696      ;
; -1.860 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[7]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.180     ; 2.702      ;
; -1.860 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[6]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.180     ; 2.702      ;
; -1.860 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[4]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.180     ; 2.702      ;
; -1.822 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[1]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.142     ; 2.702      ;
; -1.822 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[8] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.142     ; 2.702      ;
; -1.807 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[2]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.127     ; 2.702      ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'camera_pclk'                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                                                                          ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 2.261 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.411      ; 4.947      ;
; 2.283 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[2]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.072      ; 2.550      ;
; 2.298 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[1]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.057      ; 2.550      ;
; 2.298 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[8] ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.057      ; 2.550      ;
; 2.316 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|dump_frame                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.377      ; 4.968      ;
; 2.316 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataValid                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.377      ; 4.968      ;
; 2.330 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.666      ; 5.271      ;
; 2.330 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.666      ; 5.271      ;
; 2.330 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.666      ; 5.271      ;
; 2.330 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.666      ; 5.271      ;
; 2.339 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[7]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.017      ; 2.551      ;
; 2.339 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[6]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.017      ; 2.551      ;
; 2.339 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[4]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.017      ; 2.551      ;
; 2.376 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.025     ; 2.546      ;
; 2.376 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.025     ; 2.546      ;
; 2.376 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.025     ; 2.546      ;
; 2.376 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.025     ; 2.546      ;
; 2.389 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.036     ; 2.548      ;
; 2.389 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.036     ; 2.548      ;
; 2.389 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.036     ; 2.548      ;
; 2.389 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.036     ; 2.548      ;
; 2.390 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[8]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.531      ; 5.196      ;
; 2.390 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[9]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.531      ; 5.196      ;
; 2.390 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[10]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.531      ; 5.196      ;
; 2.390 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[11]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.531      ; 5.196      ;
; 2.390 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[12]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.531      ; 5.196      ;
; 2.390 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[13]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.531      ; 5.196      ;
; 2.390 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[14]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.531      ; 5.196      ;
; 2.390 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[15]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.531      ; 5.196      ;
; 2.401 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.786      ; 5.462      ;
; 2.412 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[0]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.414      ; 5.101      ;
; 2.412 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[1]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.414      ; 5.101      ;
; 2.412 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[2]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.414      ; 5.101      ;
; 2.412 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[3]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.414      ; 5.101      ;
; 2.412 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[4]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.414      ; 5.101      ;
; 2.412 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[5]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.414      ; 5.101      ;
; 2.412 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[6]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.414      ; 5.101      ;
; 2.412 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[7]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.414      ; 5.101      ;
; 2.527 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[1] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.171     ; 2.551      ;
; 2.527 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[0] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.171     ; 2.551      ;
; 2.527 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[5] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.171     ; 2.551      ;
; 2.527 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[4] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.171     ; 2.551      ;
; 2.527 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[3] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.171     ; 2.551      ;
; 2.527 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[2] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.171     ; 2.551      ;
; 2.527 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[7] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.171     ; 2.551      ;
; 2.527 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[6] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.171     ; 2.551      ;
; 2.527 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[9] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.171     ; 2.551      ;
; 2.660 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.309     ; 2.546      ;
; 2.660 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.309     ; 2.546      ;
; 2.660 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.309     ; 2.546      ;
; 2.660 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.309     ; 2.546      ;
; 2.660 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.309     ; 2.546      ;
; 2.721 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.371     ; 2.545      ;
; 2.721 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.371     ; 2.545      ;
; 2.721 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.371     ; 2.545      ;
; 2.721 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.371     ; 2.545      ;
; 2.721 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.371     ; 2.545      ;
; 2.754 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.402     ; 2.547      ;
; 2.754 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.402     ; 2.547      ;
; 2.754 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.402     ; 2.547      ;
; 2.754 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.402     ; 2.547      ;
; 2.754 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.402     ; 2.547      ;
; 2.754 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.402     ; 2.547      ;
; 2.757 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[0]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.407     ; 2.545      ;
; 2.757 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[5]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.407     ; 2.545      ;
; 2.757 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[8]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.407     ; 2.545      ;
; 2.757 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[1] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.407     ; 2.545      ;
; 2.757 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[0] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.407     ; 2.545      ;
; 2.757 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.407     ; 2.545      ;
; 2.757 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.407     ; 2.545      ;
; 2.757 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[9]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.407     ; 2.545      ;
; 2.794 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[3]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.442     ; 2.547      ;
; 2.794 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[5] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.442     ; 2.547      ;
; 2.794 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.442     ; 2.547      ;
; 2.794 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[3] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.442     ; 2.547      ;
; 2.794 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.442     ; 2.547      ;
; 2.794 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[7] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.442     ; 2.547      ;
; 2.794 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.442     ; 2.547      ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                         ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 4.050 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.809     ; 2.546      ;
; 4.050 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[3]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.809     ; 2.546      ;
; 4.050 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[5]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.809     ; 2.546      ;
; 4.050 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[6]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.809     ; 2.546      ;
; 4.050 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[7]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.809     ; 2.546      ;
; 4.050 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[8]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.809     ; 2.546      ;
; 4.514 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.271     ; 2.548      ;
; 4.514 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.271     ; 2.548      ;
; 4.514 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.271     ; 2.548      ;
; 4.514 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.271     ; 2.548      ;
; 4.514 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.271     ; 2.548      ;
; 4.514 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[7] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.271     ; 2.548      ;
; 4.514 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[7] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.271     ; 2.548      ;
; 4.514 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[6] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.271     ; 2.548      ;
; 4.514 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[6] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.271     ; 2.548      ;
; 4.514 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[5]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.271     ; 2.548      ;
; 4.514 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[8]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.271     ; 2.548      ;
; 4.514 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:rdfull_reg|dffe12a[0]                           ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.271     ; 2.548      ;
; 4.514 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[1]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.271     ; 2.548      ;
; 4.514 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[8]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.271     ; 2.548      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[1] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.546      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.546      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[0] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.547      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[0] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.547      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.547      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.547      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.547      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.547      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.547      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.547      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.547      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.547      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.547      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[0]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.547      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[6]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.547      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[7]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.547      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[3] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.546      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[3] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.546      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[2]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.546      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.546      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.546      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[3]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.546      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.546      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.546      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[4]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.546      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[4] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.546      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[4] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.546      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[8] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.547      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[8] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.547      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[9]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.547      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[1]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.547      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[9] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.547      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[9] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.547      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.546      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.546      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.546      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[2]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.546      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[3]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.546      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[4]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.546      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[4]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.547      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[5]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.546      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[6]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.274     ; 2.547      ;
; 4.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.546      ;
; 4.615 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.001     ; 2.954      ;
; 4.648 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[0]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.008     ; 2.940      ;
; 4.648 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[1]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.008     ; 2.940      ;
; 4.648 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[2]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.008     ; 2.940      ;
; 4.648 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[3]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.008     ; 2.940      ;
; 4.648 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[4]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.008     ; 2.940      ;
; 4.648 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[5]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.008     ; 2.940      ;
; 4.648 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[6]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.008     ; 2.940      ;
; 4.648 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[7]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.008     ; 2.940      ;
; 4.648 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[8]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.008     ; 2.940      ;
; 4.648 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[9]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.008     ; 2.940      ;
; 4.648 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[10]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.008     ; 2.940      ;
; 4.648 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[11]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.008     ; 2.940      ;
; 4.648 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[12]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.008     ; 2.940      ;
; 4.648 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[13]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.008     ; 2.940      ;
; 4.648 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[14]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.008     ; 2.940      ;
; 4.648 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[15]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.008     ; 2.940      ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; -2.770 ; -112.753      ;
; camera_pclk                                               ; -0.861 ; -22.723       ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.515  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.505  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 16.968 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.143 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.185 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.187 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 0.187 ; 0.000         ;
; camera_pclk                                               ; 0.190 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.140 ; -164.980      ;
; camera_pclk                                          ; -0.961 ; -56.271       ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; camera_pclk                                          ; 0.849 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.191 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; camera_pclk                                               ; -3.000 ; -109.603      ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.692  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 3.734  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.469  ; 0.000         ;
; clk                                                       ; 9.423  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 9.734  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.770 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.616     ; 2.081      ;
; -2.770 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.616     ; 2.081      ;
; -2.770 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.616     ; 2.081      ;
; -2.770 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.616     ; 2.081      ;
; -2.770 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.616     ; 2.081      ;
; -2.710 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.627     ; 2.010      ;
; -2.710 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.627     ; 2.010      ;
; -2.710 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.627     ; 2.010      ;
; -2.710 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.627     ; 2.010      ;
; -2.710 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.627     ; 2.010      ;
; -2.710 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.627     ; 2.010      ;
; -2.710 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.627     ; 2.010      ;
; -2.694 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR           ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.423     ; 2.198      ;
; -2.694 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.423     ; 2.198      ;
; -2.694 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[0]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.423     ; 2.198      ;
; -2.641 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.629     ; 1.939      ;
; -2.641 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.629     ; 1.939      ;
; -2.641 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.629     ; 1.939      ;
; -2.641 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.629     ; 1.939      ;
; -2.641 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.629     ; 1.939      ;
; -2.641 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[15]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.629     ; 1.939      ;
; -2.641 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.629     ; 1.939      ;
; -2.641 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.629     ; 1.939      ;
; -2.641 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[4]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.629     ; 1.939      ;
; -2.641 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.629     ; 1.939      ;
; -2.641 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[7]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.629     ; 1.939      ;
; -2.523 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[23] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.624     ; 1.826      ;
; -2.523 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[18] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.624     ; 1.826      ;
; -2.523 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[8]  ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.624     ; 1.826      ;
; -2.523 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[9]  ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.624     ; 1.826      ;
; -2.523 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[10] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.624     ; 1.826      ;
; -2.523 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[11] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.624     ; 1.826      ;
; -2.523 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[12] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.624     ; 1.826      ;
; -2.523 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[13] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.624     ; 1.826      ;
; -2.523 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[14] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.624     ; 1.826      ;
; -2.523 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[15] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.624     ; 1.826      ;
; -2.523 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[16] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.624     ; 1.826      ;
; -2.523 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[17] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.624     ; 1.826      ;
; -2.523 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[19] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.624     ; 1.826      ;
; -2.523 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[22] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.624     ; 1.826      ;
; -2.523 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[20] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.624     ; 1.826      ;
; -2.523 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[21] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.624     ; 1.826      ;
; -2.432 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.629     ; 1.730      ;
; 4.972  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 2.973      ;
; 4.972  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 2.973      ;
; 4.972  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 2.973      ;
; 4.972  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 2.973      ;
; 4.972  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 2.973      ;
; 4.976  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.970      ;
; 4.976  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.970      ;
; 4.976  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.970      ;
; 4.976  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.970      ;
; 4.976  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.970      ;
; 5.014  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mWR           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.151      ; 3.124      ;
; 5.014  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.151      ; 3.124      ;
; 5.014  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.151      ; 3.124      ;
; 5.018  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mWR           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.152      ; 3.121      ;
; 5.018  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.152      ; 3.121      ;
; 5.018  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.152      ; 3.121      ;
; 5.032  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.053     ; 2.902      ;
; 5.032  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.053     ; 2.902      ;
; 5.032  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.053     ; 2.902      ;
; 5.032  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.053     ; 2.902      ;
; 5.032  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.053     ; 2.902      ;
; 5.032  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.053     ; 2.902      ;
; 5.032  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.053     ; 2.902      ;
; 5.036  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 2.899      ;
; 5.036  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 2.899      ;
; 5.036  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 2.899      ;
; 5.036  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 2.899      ;
; 5.036  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 2.899      ;
; 5.036  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 2.899      ;
; 5.036  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 2.899      ;
; 5.051  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.895      ;
; 5.051  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.895      ;
; 5.051  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.895      ;
; 5.051  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.895      ;
; 5.051  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.895      ;
; 5.093  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mWR           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.152      ; 3.046      ;
; 5.093  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.152      ; 3.046      ;
; 5.093  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.152      ; 3.046      ;
; 5.096  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.850      ;
; 5.096  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.850      ;
; 5.096  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.850      ;
; 5.096  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.850      ;
; 5.096  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.850      ;
; 5.101  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[15]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.055     ; 2.831      ;
; 5.101  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.055     ; 2.831      ;
; 5.101  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.055     ; 2.831      ;
; 5.101  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.055     ; 2.831      ;
; 5.101  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.055     ; 2.831      ;
; 5.101  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.055     ; 2.831      ;
; 5.101  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.055     ; 2.831      ;
; 5.101  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.055     ; 2.831      ;
; 5.101  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.055     ; 2.831      ;
; 5.101  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.055     ; 2.831      ;
; 5.101  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.055     ; 2.831      ;
; 5.105  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[15]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 2.828      ;
; 5.105  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 2.828      ;
; 5.105  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 2.828      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'camera_pclk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.861 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.058      ; 1.948      ;
; -0.861 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.058      ; 1.948      ;
; -0.859 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.061      ; 1.949      ;
; -0.824 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.067     ; 1.764      ;
; -0.824 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.067     ; 1.764      ;
; -0.824 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.067     ; 1.764      ;
; -0.824 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.067     ; 1.764      ;
; -0.824 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.067     ; 1.764      ;
; -0.824 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.067     ; 1.764      ;
; -0.804 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.080      ; 1.913      ;
; -0.804 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.080      ; 1.913      ;
; -0.803 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.082      ; 1.914      ;
; -0.803 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.082      ; 1.914      ;
; -0.802 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.083      ; 1.914      ;
; -0.801 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.085      ; 1.915      ;
; -0.771 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.108      ; 1.908      ;
; -0.771 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.108      ; 1.908      ;
; -0.769 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.111      ; 1.909      ;
; -0.767 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.045     ; 1.729      ;
; -0.767 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.045     ; 1.729      ;
; -0.767 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.045     ; 1.729      ;
; -0.767 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.045     ; 1.729      ;
; -0.767 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.045     ; 1.729      ;
; -0.767 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.045     ; 1.729      ;
; -0.751 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.028     ; 1.730      ;
; -0.751 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.028     ; 1.730      ;
; -0.751 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.028     ; 1.730      ;
; -0.751 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.028     ; 1.730      ;
; -0.751 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.028     ; 1.730      ;
; -0.751 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.028     ; 1.730      ;
; -0.744 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.082      ; 1.855      ;
; -0.744 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.082      ; 1.855      ;
; -0.742 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.085      ; 1.856      ;
; -0.724 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.007     ; 1.724      ;
; -0.724 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.007     ; 1.724      ;
; -0.724 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.007     ; 1.724      ;
; -0.724 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.007     ; 1.724      ;
; -0.724 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.007     ; 1.724      ;
; -0.724 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.007     ; 1.724      ;
; -0.716 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.058      ; 1.803      ;
; -0.716 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.058      ; 1.803      ;
; -0.714 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.061      ; 1.804      ;
; -0.709 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.108      ; 1.846      ;
; -0.709 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.108      ; 1.846      ;
; -0.707 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.111      ; 1.847      ;
; -0.692 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.028     ; 1.671      ;
; -0.692 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.028     ; 1.671      ;
; -0.692 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.028     ; 1.671      ;
; -0.692 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.028     ; 1.671      ;
; -0.692 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.028     ; 1.671      ;
; -0.692 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.028     ; 1.671      ;
; -0.688 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.006     ; 1.689      ;
; -0.679 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.067     ; 1.619      ;
; -0.679 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.067     ; 1.619      ;
; -0.679 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.067     ; 1.619      ;
; -0.679 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.067     ; 1.619      ;
; -0.679 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.067     ; 1.619      ;
; -0.679 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.067     ; 1.619      ;
; -0.673 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.058      ; 1.760      ;
; -0.673 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.058      ; 1.760      ;
; -0.671 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.061      ; 1.761      ;
; -0.662 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.007     ; 1.662      ;
; -0.662 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.007     ; 1.662      ;
; -0.662 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.007     ; 1.662      ;
; -0.662 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.007     ; 1.662      ;
; -0.662 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.007     ; 1.662      ;
; -0.662 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.007     ; 1.662      ;
; -0.658 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.082      ; 1.769      ;
; -0.658 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.082      ; 1.769      ;
; -0.657 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.025     ; 1.639      ;
; -0.657 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.025     ; 1.639      ;
; -0.657 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.025     ; 1.639      ;
; -0.657 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.025     ; 1.639      ;
; -0.657 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.025     ; 1.639      ;
; -0.656 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.085      ; 1.770      ;
; -0.655 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.080      ; 1.764      ;
; -0.655 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.080      ; 1.764      ;
; -0.653 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.083      ; 1.765      ;
; -0.648 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.082      ; 1.759      ;
; -0.648 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.082      ; 1.759      ;
; -0.646 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.085      ; 1.760      ;
; -0.641 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.080      ; 1.750      ;
; -0.641 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.080      ; 1.750      ;
; -0.641 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.127      ; 1.775      ;
; -0.640 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.127      ; 1.774      ;
; -0.640 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.127      ; 1.774      ;
; -0.639 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.083      ; 1.751      ;
; -0.636 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.127      ; 1.770      ;
; -0.636 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.067     ; 1.576      ;
; -0.636 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.067     ; 1.576      ;
; -0.636 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.067     ; 1.576      ;
; -0.636 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.067     ; 1.576      ;
; -0.636 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.067     ; 1.576      ;
; -0.636 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.067     ; 1.576      ;
; -0.636 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.012      ; 1.655      ;
; -0.631 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.016      ; 1.654      ;
; -0.618 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.045     ; 1.580      ;
; -0.618 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.045     ; 1.580      ;
; -0.618 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.045     ; 1.580      ;
; -0.618 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.045     ; 1.580      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.515 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 1.125      ;
; 1.516 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 1.124      ;
; 1.570 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 1.070      ;
; 1.571 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 1.069      ;
; 1.580 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.042     ; 0.868      ;
; 1.595 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 1.045      ;
; 1.596 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 1.044      ;
; 1.600 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.782      ;
; 1.602 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 1.038      ;
; 1.612 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 1.029      ;
; 1.613 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 1.028      ;
; 1.615 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 1.026      ;
; 1.615 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 1.026      ;
; 1.616 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 1.025      ;
; 1.618 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 1.023      ;
; 1.632 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 1.009      ;
; 1.633 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 1.008      ;
; 1.645 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.996      ;
; 1.652 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.988      ;
; 1.653 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.987      ;
; 1.653 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.987      ;
; 1.653 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.987      ;
; 1.657 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.983      ;
; 1.658 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.983      ;
; 1.665 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.062     ; 0.714      ;
; 1.665 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.974      ;
; 1.669 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.035     ; 0.975      ;
; 1.670 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.035     ; 0.974      ;
; 1.671 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.035     ; 0.973      ;
; 1.680 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.041     ; 0.958      ;
; 1.682 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.958      ;
; 1.686 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.957      ;
; 1.696 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.042     ; 0.893      ;
; 1.696 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.945      ;
; 1.697 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.944      ;
; 1.699 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.060     ; 0.682      ;
; 1.714 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.041     ; 0.924      ;
; 1.714 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.041     ; 0.924      ;
; 1.716 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.924      ;
; 1.716 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.924      ;
; 1.716 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.924      ;
; 1.716 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.924      ;
; 1.721 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.920      ;
; 1.722 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.919      ;
; 1.726 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.917      ;
; 1.728 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.913      ;
; 1.731 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.912      ;
; 1.732 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.911      ;
; 1.736 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.035     ; 0.908      ;
; 1.736 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.035     ; 0.908      ;
; 1.737 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.035     ; 0.907      ;
; 1.741 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.899      ;
; 1.741 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.899      ;
; 1.741 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.899      ;
; 1.741 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.899      ;
; 1.745 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.055     ; 0.832      ;
; 1.753 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.890      ;
; 1.753 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.630      ;
; 1.753 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.888      ;
; 1.756 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.696      ;
; 1.758 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.625      ;
; 1.760 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.056     ; 0.816      ;
; 1.761 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.035     ; 0.883      ;
; 1.761 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.035     ; 0.883      ;
; 1.762 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.035     ; 0.882      ;
; 1.770 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.873      ;
; 1.771 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.870      ;
; 1.772 ; dvi_encoder:u_dvi_encoder|encode:encr|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.823      ;
; 1.774 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.867      ;
; 1.776 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.865      ;
; 1.777 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.041     ; 0.861      ;
; 1.778 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.060     ; 0.794      ;
; 1.780 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.859      ;
; 1.782 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.859      ;
; 1.785 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.856      ;
; 1.786 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.855      ;
; 1.786 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.855      ;
; 1.787 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.854      ;
; 1.788 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.853      ;
; 1.789 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.663      ;
; 1.790 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.851      ;
; 1.791 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.850      ;
; 1.796 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.844      ;
; 1.798 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.842      ;
; 1.798 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.035     ; 0.846      ;
; 1.800 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.843      ;
; 1.805 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.837      ;
; 1.806 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.834      ;
; 1.807 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.833      ;
; 1.809 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.834      ;
; 1.810 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.833      ;
; 1.814 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.035     ; 0.830      ;
; 1.814 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.829      ;
; 1.815 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.828      ;
; 1.821 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.822      ;
; 1.821 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.822      ;
; 1.828 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.815      ;
; 1.830 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.813      ;
; 1.832 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.041     ; 0.806      ;
; 1.834 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.041     ; 0.804      ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                  ;
+--------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                       ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 9.505  ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 3.904      ;
; 9.547  ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 3.862      ;
; 9.564  ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.841      ;
; 9.573  ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 3.836      ;
; 9.606  ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.799      ;
; 9.632  ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.773      ;
; 9.771  ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.641      ;
; 9.800  ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.612      ;
; 9.809  ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 3.600      ;
; 9.821  ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.585      ;
; 9.839  ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.573      ;
; 9.858  ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.554      ;
; 9.863  ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.543      ;
; 9.868  ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.537      ;
; 9.880  ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.526      ;
; 9.887  ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.525      ;
; 9.889  ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.517      ;
; 9.908  ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.504      ;
; 9.922  ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.484      ;
; 9.926  ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.486      ;
; 9.937  ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.475      ;
; 9.948  ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.458      ;
; 9.976  ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.436      ;
; 10.009 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.403      ;
; 10.038 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.374      ;
; 10.050 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.362      ;
; 10.067 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.345      ;
; 10.067 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.345      ;
; 10.070 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.335      ;
; 10.077 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.335      ;
; 10.082 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.330      ;
; 10.109 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.303      ;
; 10.109 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.303      ;
; 10.111 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.301      ;
; 10.112 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.293      ;
; 10.125 ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.281      ;
; 10.135 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.277      ;
; 10.135 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.277      ;
; 10.137 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.275      ;
; 10.138 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.267      ;
; 10.143 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.269      ;
; 10.150 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.262      ;
; 10.154 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.258      ;
; 10.172 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.240      ;
; 10.179 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.233      ;
; 10.184 ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.222      ;
; 10.187 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.225      ;
; 10.196 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.216      ;
; 10.200 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.212      ;
; 10.203 ; dvi_encoder:u_dvi_encoder|encode:encr|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 3.204      ;
; 10.206 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.206      ;
; 10.207 ; dvi_encoder:u_dvi_encoder|encode:encr|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 3.200      ;
; 10.208 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.204      ;
; 10.211 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.201      ;
; 10.222 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.190      ;
; 10.242 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.170      ;
; 10.247 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.165      ;
; 10.248 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.164      ;
; 10.253 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.159      ;
; 10.257 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.155      ;
; 10.264 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.148      ;
; 10.268 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.144      ;
; 10.268 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.144      ;
; 10.274 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.138      ;
; 10.288 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.124      ;
; 10.329 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.083      ;
; 10.330 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.082      ;
; 10.350 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.062      ;
; 10.354 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.058      ;
; 10.358 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.054      ;
; 10.359 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.053      ;
; 10.361 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.051      ;
; 10.371 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[2]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.041      ;
; 10.371 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.041      ;
; 10.374 ; dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[3] ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.031      ;
; 10.397 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.015      ;
; 10.398 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.014      ;
; 10.408 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[2]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.004      ;
; 10.412 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[2]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.000      ;
; 10.418 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 2.994      ;
; 10.422 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 2.990      ;
; 10.447 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 2.965      ;
; 10.451 ; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 2.964      ;
; 10.455 ; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 2.960      ;
; 10.458 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 2.954      ;
; 10.458 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 2.954      ;
; 10.466 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 2.946      ;
; 10.473 ; dvi_encoder:u_dvi_encoder|encode:encr|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 2.942      ;
; 10.473 ; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 2.942      ;
; 10.477 ; dvi_encoder:u_dvi_encoder|encode:encr|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 2.938      ;
; 10.477 ; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 2.938      ;
; 10.478 ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encg|dout[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 2.934      ;
; 10.486 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 2.926      ;
; 10.491 ; dvi_encoder:u_dvi_encoder|encode:encr|n1q_m[1] ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 2.916      ;
; 10.495 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[3]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 2.917      ;
; 10.501 ; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[2] ; dvi_encoder:u_dvi_encoder|encode:encg|dout[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 2.911      ;
; 10.504 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 2.908      ;
; 10.510 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[0]   ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[1]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 2.902      ;
; 10.534 ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[1]   ; dvi_encoder:u_dvi_encoder|encode:encg|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 2.878      ;
; 10.541 ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[4]   ; dvi_encoder:u_dvi_encoder|encode:encr|cnt[2]  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 2.871      ;
+--------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.968 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 2.981      ;
; 17.017 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 2.932      ;
; 17.023 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 2.926      ;
; 17.075 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 2.879      ;
; 17.111 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.818      ;
; 17.111 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.818      ;
; 17.112 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 2.842      ;
; 17.115 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 2.834      ;
; 17.129 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 2.825      ;
; 17.162 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 2.792      ;
; 17.172 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 2.777      ;
; 17.189 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 2.765      ;
; 17.192 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.737      ;
; 17.192 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.737      ;
; 17.198 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.731      ;
; 17.198 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.731      ;
; 17.218 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 2.736      ;
; 17.245 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 2.709      ;
; 17.249 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.680      ;
; 17.249 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.680      ;
; 17.251 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.678      ;
; 17.251 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.678      ;
; 17.255 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.674      ;
; 17.255 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.674      ;
; 17.291 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 2.663      ;
; 17.298 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.636      ;
; 17.298 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.636      ;
; 17.300 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 2.654      ;
; 17.326 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.603      ;
; 17.326 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.603      ;
; 17.338 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.591      ;
; 17.338 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.591      ;
; 17.341 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.033     ; 2.613      ;
; 17.344 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.590      ;
; 17.344 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.590      ;
; 17.356 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.573      ;
; 17.361 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.573      ;
; 17.361 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.573      ;
; 17.379 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.550      ;
; 17.385 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.549      ;
; 17.385 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.549      ;
; 17.395 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.534      ;
; 17.395 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.534      ;
; 17.421 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.513      ;
; 17.421 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.513      ;
; 17.422 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.045     ; 2.520      ;
; 17.422 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.045     ; 2.520      ;
; 17.433 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.496      ;
; 17.437 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.492      ;
; 17.438 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[4]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.226     ; 2.323      ;
; 17.441 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[1]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.226     ; 2.320      ;
; 17.441 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.493      ;
; 17.441 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.493      ;
; 17.448 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[2]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.226     ; 2.313      ;
; 17.450 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.479      ;
; 17.450 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.479      ;
; 17.452 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[3]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.226     ; 2.309      ;
; 17.454 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.045     ; 2.488      ;
; 17.454 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.045     ; 2.488      ;
; 17.456 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[7]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.226     ; 2.305      ;
; 17.460 ; camera_init:camera_init|delay_cnt[15]                                                                                                               ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 2.489      ;
; 17.460 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.469      ;
; 17.462 ; camera_init:camera_init|delay_cnt[15]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 2.487      ;
; 17.468 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.466      ;
; 17.468 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.466      ;
; 17.474 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[6]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.226     ; 2.287      ;
; 17.486 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.443      ;
; 17.486 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.443      ;
; 17.487 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.442      ;
; 17.500 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.429      ;
; 17.502 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 2.447      ;
; 17.504 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 2.445      ;
; 17.510 ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 2.439      ;
; 17.512 ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 2.437      ;
; 17.523 ; camera_init:camera_init|delay_cnt[20]                                                                                                               ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 2.426      ;
; 17.523 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.411      ;
; 17.523 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.411      ;
; 17.523 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.406      ;
; 17.525 ; camera_init:camera_init|delay_cnt[20]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 2.424      ;
; 17.526 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 2.423      ;
; 17.526 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.408      ;
; 17.526 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.408      ;
; 17.533 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.401      ;
; 17.534 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[5]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.226     ; 2.227      ;
; 17.540 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.389      ;
; 17.540 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.389      ;
; 17.542 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[0]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.226     ; 2.219      ;
; 17.554 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.375      ;
; 17.554 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.375      ;
; 17.571 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.358      ;
; 17.573 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.361      ;
; 17.573 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.361      ;
; 17.573 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.356      ;
; 17.577 ; camera_init:camera_init|delay_cnt[12]                                                                                                               ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 2.372      ;
; 17.579 ; camera_init:camera_init|delay_cnt[12]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 2.370      ;
; 17.587 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.347      ;
; 17.594 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 2.335      ;
; 17.602 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.332      ;
; 17.603 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.045     ; 2.339      ;
; 17.604 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.045     ; 2.338      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.143 ; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[14]                                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~porta_datain_reg0      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.475      ;
; 0.145 ; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[10]                                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~porta_datain_reg0      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.477      ;
; 0.148 ; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[12]                                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~porta_datain_reg0      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.480      ;
; 0.175 ; Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[7]                                                                                                                              ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~porta_datain_reg0      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.492      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_write                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_read                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|OUT_VALID                                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                               ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|ST[0]                                                                                                                                    ; Sdram_Control_4Port:Sdram_Control_4Port|ST[0]                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mRD_DONE                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|IN_REQ                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[11]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[2]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_precharge                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_refresh                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[0]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_done                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[1]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[0]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[2]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[4]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[17]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[8]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[9]                                                                                                      ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[0]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CKE                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|CKE                                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[16]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[2]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[1]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[1]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[0]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_writea                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[2]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[1]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_reada                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[9]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[2]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[12]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[3]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[22]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CS_N[0]                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|CS_N[0]                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[20]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[11]                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[15]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[6]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[10]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[19]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.201 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.204 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|wrptr_g[5]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[8]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.207 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.209 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[6]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.211 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_done                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.212 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.504      ;
; 0.213 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.505      ;
; 0.213 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.214 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[7]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.214 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[8]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.216 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.337      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                       ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.185 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[8] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.315      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[6] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[7]                                                                                                                              ; dvi_encoder:u_dvi_encoder|encode:encr|dout[7]                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[3]                                                                                                                              ; dvi_encoder:u_dvi_encoder|encode:encb|dout[3]                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[0]                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[4] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; dvi_encoder:u_dvi_encoder|encode:encb|c1_reg[1]                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encb|dout[9]                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.201 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~portb_address_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.483      ;
; 0.208 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~portb_address_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.490      ;
; 0.227 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~portb_address_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.509      ;
; 0.252 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.256 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~portb_address_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.538      ;
; 0.262 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.266 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[9] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[7] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; disp_driver:disp_driver|Disp_VS                                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encb|c1_reg[0]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; disp_driver:disp_driver|Disp_HS                                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encb|c0_reg[0]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; dvi_encoder:u_dvi_encoder|encode:encb|din_q[3]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[6]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[5] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[5] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.392      ;
; 0.270 ; dvi_encoder:u_dvi_encoder|encode:encg|din_q[5]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[5]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[4]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[6]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[3]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[4]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.276 ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[8]                                                                                                                              ; dvi_encoder:u_dvi_encoder|encode:encr|dout[7]                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.276 ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[3]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[6]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[8]                                                                                                                              ; dvi_encoder:u_dvi_encoder|encode:encr|dout[5]                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.277 ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[8]                                                                                                                              ; dvi_encoder:u_dvi_encoder|encode:encr|dout[3]                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.277 ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[3]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[3]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.279 ; dvi_encoder:u_dvi_encoder|encode:encg|n1d[2]                                                                                                                                  ; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[8]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; disp_driver:disp_driver|hcount_r[7]                                                                                                                                           ; disp_driver:disp_driver|Disp_HS                                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.280 ; dvi_encoder:u_dvi_encoder|encode:encr|n1d[2]                                                                                                                                  ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[3]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.283 ; dvi_encoder:u_dvi_encoder|encode:encg|din_q[3]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[3]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.404      ;
; 0.283 ; dvi_encoder:u_dvi_encoder|encode:encg|n1d[2]                                                                                                                                  ; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[5]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.404      ;
; 0.284 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.406      ;
; 0.284 ; dvi_encoder:u_dvi_encoder|encode:encg|n1d[2]                                                                                                                                  ; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[3]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.405      ;
; 0.286 ; dvi_encoder:u_dvi_encoder|encode:encr|n1d[2]                                                                                                                                  ; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[0]                                                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.406      ;
; 0.296 ; disp_driver:disp_driver|vcount_r[11]                                                                                                                                          ; disp_driver:disp_driver|vcount_r[11]                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.299 ; disp_driver:disp_driver|vcount_r[1]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[1]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; disp_driver:disp_driver|vcount_r[2]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[2]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; disp_driver:disp_driver|vcount_r[10]                                                                                                                                          ; disp_driver:disp_driver|vcount_r[10]                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.301 ; disp_driver:disp_driver|hcount_r[1]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[1]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.303 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~portb_address_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.585      ;
; 0.303 ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[4]                                                                                                                              ; dvi_encoder:u_dvi_encoder|encode:encb|dout[4]                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; disp_driver:disp_driver|vcount_r[7]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[7]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; disp_driver:disp_driver|vcount_r[5]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[5]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; disp_driver:disp_driver|vcount_r[9]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[9]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; disp_driver:disp_driver|hcount_r[7]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[7]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; disp_driver:disp_driver|vcount_r[3]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[3]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; disp_driver:disp_driver|hcount_r[8]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[8]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; disp_driver:disp_driver|vcount_r[4]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[4]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; disp_driver:disp_driver|hcount_r[5]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[5]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.310 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; dvi_encoder:u_dvi_encoder|encode:encg|din_q[7]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[1]                                                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; disp_driver:disp_driver|hcount_r[9]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[9]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; disp_driver:disp_driver|hcount_r[2]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[2]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; disp_driver:disp_driver|hcount_r[6]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[6]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; disp_driver:disp_driver|vcount_r[8]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[8]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; disp_driver:disp_driver|hcount_r[0]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[0]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.433      ;
; 0.312 ; disp_driver:disp_driver|vcount_r[0]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[0]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; disp_driver:disp_driver|vcount_r[6]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[6]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; disp_driver:disp_driver|hcount_r[10]                                                                                                                                          ; disp_driver:disp_driver|hcount_r[10]                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.433      ;
; 0.313 ; disp_driver:disp_driver|hcount_r[3]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[3]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.316 ; disp_driver:disp_driver|hcount_r[4]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[4]                                                                                                                                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.319 ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[4]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[0]                                                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.321 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.442      ;
; 0.321 ; disp_driver:disp_driver|hcount_r[11]                                                                                                                                          ; disp_driver:disp_driver|hcount_r[11]                                                                                                                                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.442      ;
; 0.321 ; dvi_encoder:u_dvi_encoder|encode:encg|din_q[2]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[3]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.442      ;
; 0.322 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[0]                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.443      ;
; 0.324 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.445      ;
; 0.326 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.447      ;
; 0.326 ; dvi_encoder:u_dvi_encoder|encode:encb|din_q[4]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[6]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.447      ;
; 0.327 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a0~portb_address_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.609      ;
; 0.327 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.448      ;
; 0.329 ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[8]                                                                                                                              ; dvi_encoder:u_dvi_encoder|encode:encb|dout[1]                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.449      ;
; 0.331 ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[4]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[4]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.451      ;
; 0.341 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[3]                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.462      ;
; 0.348 ; dvi_encoder:u_dvi_encoder|encode:encb|din_q[7]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[7]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.469      ;
; 0.349 ; dvi_encoder:u_dvi_encoder|encode:encb|din_q[5]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[5]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.470      ;
; 0.354 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[2]                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.476      ;
; 0.357 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.479      ;
; 0.357 ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[7]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[0]                                                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.477      ;
; 0.358 ; dvi_encoder:u_dvi_encoder|encode:encg|din_q[2]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[2]                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.479      ;
; 0.361 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[4]                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.482      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.217 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.337      ;
; 0.218 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.338      ;
; 0.222 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.342      ;
; 0.223 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.343      ;
; 0.229 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.349      ;
; 0.252 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[9]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.440      ;
; 0.253 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[8]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.441      ;
; 0.253 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.256 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.376      ;
; 0.256 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.377      ;
; 0.257 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.378      ;
; 0.272 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.392      ;
; 0.283 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.403      ;
; 0.286 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.474      ;
; 0.287 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.407      ;
; 0.293 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[1]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.482      ;
; 0.294 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[5]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.482      ;
; 0.295 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.483      ;
; 0.295 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[3]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.485      ;
; 0.297 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.417      ;
; 0.301 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[0]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.489      ;
; 0.302 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
; 0.304 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.312 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.084      ; 0.499      ;
; 0.313 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.501      ;
; 0.316 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.323 ; dvi_encoder:u_dvi_encoder|encode:encr|dout[8]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.512      ;
; 0.325 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[8]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.513      ;
; 0.330 ; dvi_encoder:u_dvi_encoder|encode:encr|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.519      ;
; 0.330 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.450      ;
; 0.331 ; dvi_encoder:u_dvi_encoder|encode:encr|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.090      ; 0.524      ;
; 0.331 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.451      ;
; 0.341 ; dvi_encoder:u_dvi_encoder|encode:encr|dout[4]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.087      ; 0.531      ;
; 0.341 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.461      ;
; 0.344 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.532      ;
; 0.345 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.533      ;
; 0.345 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[0]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.536      ;
; 0.346 ; dvi_encoder:u_dvi_encoder|encode:encr|dout[3]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.090      ; 0.539      ;
; 0.352 ; dvi_encoder:u_dvi_encoder|encode:encr|dout[5]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.090      ; 0.545      ;
; 0.352 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[1]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.084      ; 0.539      ;
; 0.357 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[5]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.545      ;
; 0.359 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[4]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.547      ;
; 0.361 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[3]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.549      ;
; 0.361 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.482      ;
; 0.374 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.495      ;
; 0.389 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[9]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.089      ; 0.581      ;
; 0.401 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[4]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.087      ; 0.591      ;
; 0.401 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.522      ;
; 0.418 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.538      ;
; 0.421 ; dvi_encoder:u_dvi_encoder|encode:encr|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.084      ; 0.608      ;
; 0.448 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.568      ;
; 0.451 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.572      ;
; 0.454 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.571      ;
; 0.455 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.572      ;
; 0.465 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.586      ;
; 0.475 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.594      ;
; 0.476 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.596      ;
; 0.478 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.601      ;
; 0.478 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.598      ;
; 0.483 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.604      ;
; 0.484 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.604      ;
; 0.485 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.605      ;
; 0.500 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.560      ;
; 0.502 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.621      ;
; 0.504 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.623      ;
; 0.510 ; dvi_encoder:u_dvi_encoder|encode:encr|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.087      ; 0.700      ;
; 0.514 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.574      ;
; 0.521 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.581      ;
; 0.522 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.641      ;
; 0.524 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 0.604      ;
; 0.526 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.646      ;
; 0.527 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.647      ;
; 0.535 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 0.615      ;
; 0.535 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.654      ;
; 0.537 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.657      ;
; 0.541 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.661      ;
; 0.543 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.662      ;
; 0.544 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.664      ;
; 0.546 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.665      ;
; 0.552 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.001      ; 0.611      ;
; 0.557 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.617      ;
; 0.559 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.681      ;
; 0.559 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.674      ;
; 0.561 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.676      ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.187 ; camera_init:camera_init|Init_Done                                                           ; camera_init:camera_init|Init_Done                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|cnt[3]                                                              ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|cnt[4]                                                              ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|cnt[6]                                                              ; camera_init:camera_init|cnt[6]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|cnt[7]                                                              ; camera_init:camera_init|cnt[7]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|cnt[5]                                                              ; camera_init:camera_init|cnt[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|cnt[2]                                                              ; camera_init:camera_init|cnt[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|state.10                                                            ; camera_init:camera_init|state.10                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|ack                                         ; camera_init:camera_init|i2c_control:i2c_control|ack                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                      ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                      ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|wrreg_req                                                           ; camera_init:camera_init|wrreg_req                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|state.00                                                            ; camera_init:camera_init|state.00                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o           ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.198 ; camera_init:camera_init|state.01                                                            ; camera_init:camera_init|wrreg_req                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.318      ;
; 0.214 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.334      ;
; 0.216 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                  ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.336      ;
; 0.222 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                  ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.342      ;
; 0.236 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.356      ;
; 0.279 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.398      ;
; 0.287 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.407      ;
; 0.287 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.407      ;
; 0.291 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG_DONE                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.411      ;
; 0.296 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; camera_init:camera_init|delay_cnt[17]                                                       ; camera_init:camera_init|delay_cnt[17]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; camera_init:camera_init|delay_cnt[19]                                                       ; camera_init:camera_init|delay_cnt[19]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; camera_init:camera_init|delay_cnt[18]                                                       ; camera_init:camera_init|delay_cnt[18]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; camera_init:camera_init|delay_cnt[16]                                                       ; camera_init:camera_init|delay_cnt[16]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; camera_init:camera_init|delay_cnt[13]                                                       ; camera_init:camera_init|delay_cnt[13]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; camera_init:camera_init|delay_cnt[1]                                                        ; camera_init:camera_init|delay_cnt[1]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; camera_init:camera_init|delay_cnt[15]                                                       ; camera_init:camera_init|delay_cnt[15]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; camera_init:camera_init|delay_cnt[12]                                                       ; camera_init:camera_init|delay_cnt[12]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; camera_init:camera_init|state.01                                                            ; camera_init:camera_init|state.10                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; camera_init:camera_init|delay_cnt[20]                                                       ; camera_init:camera_init|delay_cnt[20]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; camera_init:camera_init|delay_cnt[9]                                                        ; camera_init:camera_init|delay_cnt[9]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; camera_init:camera_init|delay_cnt[7]                                                        ; camera_init:camera_init|delay_cnt[7]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; camera_init:camera_init|delay_cnt[11]                                                       ; camera_init:camera_init|delay_cnt[11]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; camera_init:camera_init|delay_cnt[8]                                                        ; camera_init:camera_init|delay_cnt[8]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; camera_init:camera_init|delay_cnt[5]                                                        ; camera_init:camera_init|delay_cnt[5]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; camera_init:camera_init|delay_cnt[10]                                                       ; camera_init:camera_init|delay_cnt[10]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; camera_init:camera_init|delay_cnt[2]                                                        ; camera_init:camera_init|delay_cnt[2]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[0]                                      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; camera_init:camera_init|delay_cnt[6]                                                        ; camera_init:camera_init|delay_cnt[6]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; camera_init:camera_init|delay_cnt[4]                                                        ; camera_init:camera_init|delay_cnt[4]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; camera_init:camera_init|delay_cnt[14]                                                       ; camera_init:camera_init|delay_cnt[14]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG_DONE                           ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.432      ;
; 0.314 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.434      ;
; 0.317 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                                ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.438      ;
; 0.322 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.442      ;
; 0.322 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.443      ;
; 0.331 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.452      ;
; 0.333 ; camera_init:camera_init|state.00                                                            ; camera_init:camera_init|wrreg_req                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.453      ;
; 0.335 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG_DONE                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.455      ;
; 0.341 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.461      ;
; 0.342 ; camera_init:camera_init|state.00                                                            ; camera_init:camera_init|state.01                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.462      ;
; 0.348 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                                ; camera_init:camera_init|i2c_control:i2c_control|Go                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.468      ;
; 0.355 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.475      ;
; 0.355 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.024      ; 0.463      ;
; 0.366 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.487      ;
; 0.369 ; camera_init:camera_init|delay_cnt[3]                                                        ; camera_init:camera_init|delay_cnt[3]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.489      ;
; 0.370 ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                      ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.490      ;
; 0.389 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                  ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.510      ;
; 0.395 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|Go                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.514      ;
; 0.401 ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG_DONE                           ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.520      ;
; 0.409 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.530      ;
; 0.410 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.531      ;
; 0.417 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.536      ;
; 0.421 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG_DONE                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.541      ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'camera_pclk'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                         ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.190 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.227      ; 0.501      ;
; 0.201 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                             ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.205 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.176      ; 0.485      ;
; 0.205 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 0.313      ;
; 0.208 ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                 ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.314      ;
; 0.209 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.176      ; 0.489      ;
; 0.215 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.176      ; 0.495      ;
; 0.219 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.176      ; 0.499      ;
; 0.221 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.330      ;
; 0.223 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.195      ; 0.502      ;
; 0.224 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.333      ;
; 0.224 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 0.332      ;
; 0.228 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.337      ;
; 0.232 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.153      ; 0.489      ;
; 0.235 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[0]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.009      ; 0.328      ;
; 0.235 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[2]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.298      ; 0.617      ;
; 0.250 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.195      ; 0.529      ;
; 0.263 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 0.371      ;
; 0.287 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 0.395      ;
; 0.289 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.398      ;
; 0.310 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.006      ; 0.400      ;
; 0.319 ; DVP_Capture:DVP_Capture|r_DataPixel[6]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.099      ; 0.522      ;
; 0.321 ; DVP_Capture:DVP_Capture|r_DataPixel[0]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.099      ; 0.524      ;
; 0.322 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.431      ;
; 0.322 ; DVP_Capture:DVP_Capture|r_DataPixel[7]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.099      ; 0.525      ;
; 0.323 ; DVP_Capture:DVP_Capture|r_DataPixel[2]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.099      ; 0.526      ;
; 0.324 ; DVP_Capture:DVP_Capture|r_DataPixel[1]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.099      ; 0.527      ;
; 0.325 ; DVP_Capture:DVP_Capture|r_DataPixel[3]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.099      ; 0.528      ;
; 0.328 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.027      ; 0.439      ;
; 0.328 ; DVP_Capture:DVP_Capture|r_Data[3]                                                                                                                                 ; DVP_Capture:DVP_Capture|r_DataPixel[3]                                                                                                                                         ; camera_pclk  ; camera_pclk ; 0.000        ; -0.086     ; 0.326      ;
; 0.330 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.439      ;
; 0.331 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.189      ; 0.604      ;
; 0.332 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.027      ; 0.443      ;
; 0.332 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.195      ; 0.611      ;
; 0.332 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.176      ; 0.612      ;
; 0.333 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.027      ; 0.444      ;
; 0.333 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.442      ;
; 0.335 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.189      ; 0.608      ;
; 0.335 ; DVP_Capture:DVP_Capture|r_DataPixel[4]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.099      ; 0.538      ;
; 0.335 ; DVP_Capture:DVP_Capture|r_DataPixel[5]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.099      ; 0.538      ;
; 0.338 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; -0.012     ; 0.410      ;
; 0.343 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[7]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.301      ; 0.728      ;
; 0.354 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.153      ; 0.611      ;
; 0.356 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[4]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.301      ; 0.741      ;
; 0.358 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[6]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.301      ; 0.743      ;
; 0.363 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[8]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.009      ; 0.456      ;
; 0.365 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.176      ; 0.645      ;
; 0.371 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[9]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.009      ; 0.464      ;
; 0.383 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; -0.012     ; 0.455      ;
; 0.388 ; DVP_Capture:DVP_Capture|r_Data[1]                                                                                                                                 ; DVP_Capture:DVP_Capture|r_DataPixel[1]                                                                                                                                         ; camera_pclk  ; camera_pclk ; 0.000        ; -0.086     ; 0.386      ;
; 0.390 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.499      ;
; 0.392 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.501      ;
; 0.396 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.505      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[1]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.278      ; 0.763      ;
; 0.402 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.511      ;
; 0.402 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.511      ;
; 0.404 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.513      ;
; 0.406 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.515      ;
; 0.408 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[3]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.007      ; 0.499      ;
; 0.425 ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                 ; DVP_Capture:DVP_Capture|r_DataValid                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.534      ;
; 0.426 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; -0.012     ; 0.498      ;
; 0.434 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; -0.012     ; 0.506      ;
; 0.436 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[5]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.045      ; 0.565      ;
; 0.438 ; DVP_Capture:DVP_Capture|r_Data[1]                                                                                                                                 ; DVP_Capture:DVP_Capture|r_DataPixel[9]                                                                                                                                         ; camera_pclk  ; camera_pclk ; 0.000        ; -0.020     ; 0.502      ;
; 0.440 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                               ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                            ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.549      ;
; 0.442 ; DVP_Capture:DVP_Capture|r_Vsync                                                                                                                                   ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                             ; camera_pclk  ; camera_pclk ; 0.000        ; 0.096      ; 0.622      ;
; 0.445 ; DVP_Capture:DVP_Capture|r_Data[3]                                                                                                                                 ; DVP_Capture:DVP_Capture|r_DataPixel[11]                                                                                                                                        ; camera_pclk  ; camera_pclk ; 0.000        ; -0.020     ; 0.509      ;
; 0.451 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; -0.133     ; 0.402      ;
; 0.455 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.153      ; 0.712      ;
; 0.466 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 0.000        ; -0.100     ; 0.450      ;
; 0.494 ; DVP_Capture:DVP_Capture|r_DataPixel[11]                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.028      ; 0.626      ;
; 0.503 ; DVP_Capture:DVP_Capture|r_DataPixel[13]                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.028      ; 0.635      ;
; 0.506 ; DVP_Capture:DVP_Capture|r_DataPixel[14]                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.028      ; 0.638      ;
; 0.509 ; DVP_Capture:DVP_Capture|r_DataPixel[8]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.028      ; 0.641      ;
; 0.509 ; DVP_Capture:DVP_Capture|r_DataPixel[12]                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.028      ; 0.641      ;
; 0.510 ; DVP_Capture:DVP_Capture|r_DataPixel[9]                                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.028      ; 0.642      ;
; 0.514 ; DVP_Capture:DVP_Capture|r_DataPixel[15]                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.028      ; 0.646      ;
; 0.515 ; DVP_Capture:DVP_Capture|r_DataPixel[10]                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.028      ; 0.647      ;
; 0.522 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.027      ; 0.633      ;
; 0.523 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; -0.127     ; 0.480      ;
; 0.523 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; -0.127     ; 0.480      ;
; 0.525 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 0.000        ; -0.127     ; 0.482      ;
; 0.529 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.189      ; 0.802      ;
; 0.532 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.189      ; 0.805      ;
; 0.533 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.189      ; 0.806      ;
; 0.533 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.189      ; 0.806      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                         ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -2.140 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[0]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.466     ; 1.569      ;
; -2.140 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[1]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.466     ; 1.569      ;
; -2.140 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[2]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.466     ; 1.569      ;
; -2.140 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[3]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.466     ; 1.569      ;
; -2.140 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[4]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.466     ; 1.569      ;
; -2.140 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[5]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.466     ; 1.569      ;
; -2.140 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[6]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.466     ; 1.569      ;
; -2.140 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[7]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.466     ; 1.569      ;
; -2.140 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[8]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.466     ; 1.569      ;
; -2.140 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[9]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.466     ; 1.569      ;
; -2.140 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[10]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.466     ; 1.569      ;
; -2.140 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[11]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.466     ; 1.569      ;
; -2.140 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[12]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.466     ; 1.569      ;
; -2.140 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[13]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.466     ; 1.569      ;
; -2.140 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[14]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.466     ; 1.569      ;
; -2.140 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[15]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.466     ; 1.569      ;
; -2.104 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.466     ; 1.587      ;
; -2.061 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.382      ;
; -2.061 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.382      ;
; -2.061 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.382      ;
; -2.061 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.382      ;
; -2.061 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.382      ;
; -2.061 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[7] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.382      ;
; -2.061 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[7] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.382      ;
; -2.061 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[6] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.382      ;
; -2.061 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[6] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.382      ;
; -2.061 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[5]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.382      ;
; -2.061 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[8]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.382      ;
; -2.061 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:rdfull_reg|dffe12a[0]                           ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.382      ;
; -2.061 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[1]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.382      ;
; -2.061 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[8]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.382      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[1] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.607     ; 1.380      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.607     ; 1.380      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[0] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.381      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[0] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.381      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.381      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.381      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.381      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.381      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.381      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.381      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.381      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.381      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.381      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[0]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.381      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[6]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.381      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[7]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.381      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[3] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.607     ; 1.380      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[3] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.607     ; 1.380      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[2]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.607     ; 1.380      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.607     ; 1.380      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.607     ; 1.380      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[3]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.607     ; 1.380      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.607     ; 1.380      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.607     ; 1.380      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[4]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.607     ; 1.380      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[4] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.607     ; 1.380      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[4] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.607     ; 1.380      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[8] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.381      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[8] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.381      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[9]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.381      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[1]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.381      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[9] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.381      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[9] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.381      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.607     ; 1.380      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.608     ; 1.379      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.608     ; 1.379      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[2]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.608     ; 1.379      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[3]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.608     ; 1.379      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[4]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.607     ; 1.380      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[4]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.381      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[5]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.607     ; 1.380      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[6]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 1.381      ;
; -2.060 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.608     ; 1.379      ;
; -1.867 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.415     ; 1.379      ;
; -1.867 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[3]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.415     ; 1.379      ;
; -1.867 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[5]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.415     ; 1.379      ;
; -1.867 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[6]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.415     ; 1.379      ;
; -1.867 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[7]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.415     ; 1.379      ;
; -1.867 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[8]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.415     ; 1.379      ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'camera_pclk'                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                                                          ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -0.961 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[0]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.166      ; 3.024      ;
; -0.961 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[1]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.166      ; 3.024      ;
; -0.961 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[2]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.166      ; 3.024      ;
; -0.961 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[3]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.166      ; 3.024      ;
; -0.961 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[4]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.166      ; 3.024      ;
; -0.961 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[5]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.166      ; 3.024      ;
; -0.961 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[6]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.166      ; 3.024      ;
; -0.961 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[7]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.166      ; 3.024      ;
; -0.948 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.368      ; 3.213      ;
; -0.938 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[8]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.237      ; 3.072      ;
; -0.938 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[9]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.237      ; 3.072      ;
; -0.938 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[10]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.237      ; 3.072      ;
; -0.938 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[11]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.237      ; 3.072      ;
; -0.938 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[12]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.237      ; 3.072      ;
; -0.938 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[13]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.237      ; 3.072      ;
; -0.938 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[14]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.237      ; 3.072      ;
; -0.938 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[15]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.237      ; 3.072      ;
; -0.911 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|dump_frame                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.142      ; 2.950      ;
; -0.911 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataValid                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.142      ; 2.950      ;
; -0.896 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.306      ; 3.099      ;
; -0.896 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.306      ; 3.099      ;
; -0.896 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.306      ; 3.099      ;
; -0.896 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.306      ; 3.099      ;
; -0.842 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.162      ; 2.901      ;
; -0.733 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[3]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.359     ; 1.381      ;
; -0.733 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[5] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.359     ; 1.381      ;
; -0.733 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.359     ; 1.381      ;
; -0.733 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[3] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.359     ; 1.381      ;
; -0.733 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.359     ; 1.381      ;
; -0.733 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[7] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.359     ; 1.381      ;
; -0.733 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.359     ; 1.381      ;
; -0.709 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.335     ; 1.381      ;
; -0.709 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.335     ; 1.381      ;
; -0.709 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.335     ; 1.381      ;
; -0.709 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.335     ; 1.381      ;
; -0.709 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.335     ; 1.381      ;
; -0.709 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.335     ; 1.381      ;
; -0.705 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[0]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.332     ; 1.380      ;
; -0.705 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[5]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.332     ; 1.380      ;
; -0.705 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[8]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.332     ; 1.380      ;
; -0.705 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[1] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.332     ; 1.380      ;
; -0.705 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[0] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.332     ; 1.380      ;
; -0.705 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.332     ; 1.380      ;
; -0.705 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.332     ; 1.380      ;
; -0.705 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[9]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.332     ; 1.380      ;
; -0.685 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.312     ; 1.380      ;
; -0.685 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.312     ; 1.380      ;
; -0.685 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.312     ; 1.380      ;
; -0.685 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.312     ; 1.380      ;
; -0.685 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.312     ; 1.380      ;
; -0.653 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.280     ; 1.380      ;
; -0.653 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.280     ; 1.380      ;
; -0.653 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.280     ; 1.380      ;
; -0.653 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.280     ; 1.380      ;
; -0.653 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.280     ; 1.380      ;
; -0.587 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[1] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.209     ; 1.385      ;
; -0.587 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[0] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.209     ; 1.385      ;
; -0.587 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[5] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.209     ; 1.385      ;
; -0.587 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[4] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.209     ; 1.385      ;
; -0.587 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[3] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.209     ; 1.385      ;
; -0.587 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[2] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.209     ; 1.385      ;
; -0.587 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[7] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.209     ; 1.385      ;
; -0.587 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[6] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.209     ; 1.385      ;
; -0.587 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[9] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.209     ; 1.385      ;
; -0.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.141     ; 1.382      ;
; -0.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.141     ; 1.382      ;
; -0.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.141     ; 1.382      ;
; -0.516 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.141     ; 1.382      ;
; -0.508 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.135     ; 1.380      ;
; -0.508 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.135     ; 1.380      ;
; -0.508 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.135     ; 1.380      ;
; -0.508 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.135     ; 1.380      ;
; -0.466 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[2]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.089     ; 1.384      ;
; -0.465 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[7]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.087     ; 1.385      ;
; -0.465 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[6]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.087     ; 1.385      ;
; -0.465 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[4]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.087     ; 1.385      ;
; -0.464 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[1]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.087     ; 1.384      ;
; -0.464 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[8] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.087     ; 1.384      ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'camera_pclk'                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                                                                          ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.849 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.413      ; 2.426      ;
; 0.880 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.563      ; 2.607      ;
; 0.880 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.563      ; 2.607      ;
; 0.880 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.563      ; 2.607      ;
; 0.880 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.563      ; 2.607      ;
; 0.910 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.628      ; 2.702      ;
; 0.924 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[8]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.492      ; 2.580      ;
; 0.924 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[9]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.492      ; 2.580      ;
; 0.924 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[10]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.492      ; 2.580      ;
; 0.924 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[11]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.492      ; 2.580      ;
; 0.924 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[12]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.492      ; 2.580      ;
; 0.924 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[13]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.492      ; 2.580      ;
; 0.924 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[14]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.492      ; 2.580      ;
; 0.924 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[15]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.492      ; 2.580      ;
; 0.950 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|dump_frame                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.393      ; 2.507      ;
; 0.950 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataValid                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.393      ; 2.507      ;
; 0.983 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[0]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.418      ; 2.565      ;
; 0.983 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[1]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.418      ; 2.565      ;
; 0.983 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[2]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.418      ; 2.565      ;
; 0.983 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[3]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.418      ; 2.565      ;
; 0.983 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[4]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.418      ; 2.565      ;
; 0.983 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[5]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.418      ; 2.565      ;
; 0.983 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[6]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.418      ; 2.565      ;
; 0.983 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[7]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.418      ; 2.565      ;
; 1.140 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[1]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.020      ; 1.244      ;
; 1.140 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[7]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.020      ; 1.244      ;
; 1.140 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[6]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.020      ; 1.244      ;
; 1.140 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[4]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.020      ; 1.244      ;
; 1.140 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[8] ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.020      ; 1.244      ;
; 1.143 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[2]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.017      ; 1.244      ;
; 1.187 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.031     ; 1.240      ;
; 1.187 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.031     ; 1.240      ;
; 1.187 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.031     ; 1.240      ;
; 1.187 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.031     ; 1.240      ;
; 1.195 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.037     ; 1.242      ;
; 1.195 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.037     ; 1.242      ;
; 1.195 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.037     ; 1.242      ;
; 1.195 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.037     ; 1.242      ;
; 1.268 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[1] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.107     ; 1.245      ;
; 1.268 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[0] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.107     ; 1.245      ;
; 1.268 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[5] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.107     ; 1.245      ;
; 1.268 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[4] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.107     ; 1.245      ;
; 1.268 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[3] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.107     ; 1.245      ;
; 1.268 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[2] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.107     ; 1.245      ;
; 1.268 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[7] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.107     ; 1.245      ;
; 1.268 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[6] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.107     ; 1.245      ;
; 1.268 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[9] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.107     ; 1.245      ;
; 1.337 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.181     ; 1.240      ;
; 1.337 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.181     ; 1.240      ;
; 1.337 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.181     ; 1.240      ;
; 1.337 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.181     ; 1.240      ;
; 1.337 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.181     ; 1.240      ;
; 1.369 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.214     ; 1.239      ;
; 1.369 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.214     ; 1.239      ;
; 1.369 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.214     ; 1.239      ;
; 1.369 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.214     ; 1.239      ;
; 1.369 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.214     ; 1.239      ;
; 1.391 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[0]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.236     ; 1.239      ;
; 1.391 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[5]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.236     ; 1.239      ;
; 1.391 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[8]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.236     ; 1.239      ;
; 1.391 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[1] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.236     ; 1.239      ;
; 1.391 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[0] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.236     ; 1.239      ;
; 1.391 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.236     ; 1.239      ;
; 1.391 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.236     ; 1.239      ;
; 1.391 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[9]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.236     ; 1.239      ;
; 1.395 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.238     ; 1.241      ;
; 1.395 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.238     ; 1.241      ;
; 1.395 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.238     ; 1.241      ;
; 1.395 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.238     ; 1.241      ;
; 1.395 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.238     ; 1.241      ;
; 1.395 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.238     ; 1.241      ;
; 1.421 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[3]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.264     ; 1.241      ;
; 1.421 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[5] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.264     ; 1.241      ;
; 1.421 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.264     ; 1.241      ;
; 1.421 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[3] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.264     ; 1.241      ;
; 1.421 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.264     ; 1.241      ;
; 1.421 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[7] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.264     ; 1.241      ;
; 1.421 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.264     ; 1.241      ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                         ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 2.191 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.146     ; 1.239      ;
; 2.191 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[3]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.146     ; 1.239      ;
; 2.191 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[5]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.146     ; 1.239      ;
; 2.191 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[6]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.146     ; 1.239      ;
; 2.191 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[7]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.146     ; 1.239      ;
; 2.191 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[8]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.146     ; 1.239      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[1] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.240      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.240      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.240      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.240      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.240      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.240      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.240      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.240      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.345     ; 1.241      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.345     ; 1.241      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.345     ; 1.241      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.345     ; 1.241      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.345     ; 1.241      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.240      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.240      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[0]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.240      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[7] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.345     ; 1.241      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[7] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.345     ; 1.241      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[6] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.345     ; 1.241      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[6] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.345     ; 1.241      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[3] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.240      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[3] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.240      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[2]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.240      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.240      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.240      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[3]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.240      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.240      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.240      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[4]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.240      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[5]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.345     ; 1.241      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[4] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.240      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[4] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.240      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[8]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.345     ; 1.241      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:rdfull_reg|dffe12a[0]                           ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.345     ; 1.241      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.240      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.347     ; 1.239      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.347     ; 1.239      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[1]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.345     ; 1.241      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[2]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.347     ; 1.239      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[3]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.347     ; 1.239      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[4]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.240      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[5]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.240      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.347     ; 1.239      ;
; 2.392 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[8]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.345     ; 1.241      ;
; 2.393 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[0] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.241      ;
; 2.393 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[0] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.241      ;
; 2.393 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.241      ;
; 2.393 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[6]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.241      ;
; 2.393 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[7]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.241      ;
; 2.393 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[8] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.241      ;
; 2.393 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[8] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.241      ;
; 2.393 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[9]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.241      ;
; 2.393 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[1]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.241      ;
; 2.393 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[9] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.241      ;
; 2.393 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[9] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.241      ;
; 2.393 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[4]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.241      ;
; 2.393 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[6]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.346     ; 1.241      ;
; 2.429 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.207     ; 1.436      ;
; 2.452 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[0]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.208     ; 1.444      ;
; 2.452 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[1]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.208     ; 1.444      ;
; 2.452 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[2]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.208     ; 1.444      ;
; 2.452 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[3]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.208     ; 1.444      ;
; 2.452 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[4]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.208     ; 1.444      ;
; 2.452 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[5]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.208     ; 1.444      ;
; 2.452 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[6]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.208     ; 1.444      ;
; 2.452 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[7]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.208     ; 1.444      ;
; 2.452 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[8]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.208     ; 1.444      ;
; 2.452 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[9]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.208     ; 1.444      ;
; 2.452 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[10]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.208     ; 1.444      ;
; 2.452 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[11]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.208     ; 1.444      ;
; 2.452 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[12]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.208     ; 1.444      ;
; 2.452 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[13]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.208     ; 1.444      ;
; 2.452 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[14]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.208     ; 1.444      ;
; 2.452 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[15]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.208     ; 1.444      ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                      ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                           ; -6.899   ; 0.143 ; -5.453   ; 0.849   ; -3.201              ;
;  camera_pclk                                               ; -3.388   ; 0.190 ; -3.073   ; 0.849   ; -3.201              ;
;  clk                                                       ; N/A      ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.502    ; 0.185 ; N/A      ; N/A     ; 6.402               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.038   ; 0.187 ; N/A      ; N/A     ; 0.205               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; -6.899   ; 0.143 ; -5.453   ; 2.191   ; 3.672               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 12.871   ; 0.187 ; N/A      ; N/A     ; 9.672               ;
; Design-wide TNS                                            ; -417.526 ; 0.0   ; -621.452 ; 0.0     ; -144.509            ;
;  camera_pclk                                               ; -134.999 ; 0.000 ; -204.717 ; 0.000   ; -144.509            ;
;  clk                                                       ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.075   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; -282.452 ; 0.000 ; -416.735 ; 0.000   ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdram_clk      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camera_sclk    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camera_xclk    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camera_rst_n   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camera_pwdn    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_p     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camera_sdat    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdram_dq[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_sdat             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst_n                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_pclk             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_vsync            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_href             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; camera_sclk    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; camera_xclk    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; camera_rst_n   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; camera_pwdn    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; tmds_clk_p     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; tmds_clk_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; tmds_data_p[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; tmds_data_p[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; tmds_data_p[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; tmds_data_n[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; tmds_data_n[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; tmds_data_n[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; camera_sdat    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; camera_sclk    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; camera_xclk    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; camera_rst_n   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; camera_pwdn    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; tmds_clk_p     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; tmds_data_p[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; tmds_data_p[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; tmds_data_n[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; tmds_data_n[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; camera_sdat    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; camera_sclk    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; camera_xclk    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; camera_rst_n   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; camera_pwdn    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; tmds_clk_p     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tmds_clk_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tmds_data_p[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; tmds_data_p[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; tmds_data_p[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; tmds_data_n[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tmds_data_n[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; tmds_data_n[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; camera_sdat    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; camera_pclk                                               ; camera_pclk                                               ; 810      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; camera_pclk                                               ; 10       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 6657     ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 10       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 28       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 169      ; 0        ; 0        ; 0        ;
; camera_pclk                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 69       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 10       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 11463    ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 2610     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; camera_pclk                                               ; camera_pclk                                               ; 810      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; camera_pclk                                               ; 10       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 6657     ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 10       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 28       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 169      ; 0        ; 0        ; 0        ;
; camera_pclk                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 69       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 10       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 11463    ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 2610     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; camera_pclk                                          ; camera_pclk                                          ; 54       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk                                          ; 24       ; 0        ; 0        ; 0        ;
; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 80       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; camera_pclk                                          ; camera_pclk                                          ; 54       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk                                          ; 24       ; 0        ; 0        ; 0        ;
; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 80       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 522   ; 522  ;
; Unconstrained Output Ports      ; 50    ; 50   ;
; Unconstrained Output Port Paths ; 119   ; 119  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                            ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; Target                                                    ; Clock                                                     ; Type      ; Status      ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; camera_pclk                                               ; camera_pclk                                               ; Base      ; Constrained ;
; clk                                                       ; clk                                                       ; Base      ; Constrained ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; Generated ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[1]      ; Generated ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; Generated ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[3]      ; Generated ; Constrained ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; camera_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_href    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_sdat    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_vsync   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; camera_rst_n   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_sclk    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_sdat    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_xclk    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cke      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cs_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dqm[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dqm[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_clk_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_clk_p     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; camera_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_href    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_sdat    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_vsync   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; camera_rst_n   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_sclk    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_sdat    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_xclk    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cke      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cs_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dqm[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dqm[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_clk_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_clk_p     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed Jan 05 14:09:30 2022
Info: Command: quartus_sta ov5640_sdram_hdmi -c ov5640_sdram_hdmi
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_mks1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a* 
    Info (332165): Entity dcfifo_ohs1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe6|dffe7a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ov5640_sdram_hdmi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -phase -90.00 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[2]} {pll_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 52 -multiply_by 25 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[3]} {pll_inst|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 35 -multiply_by 52 -duty_cycle 50.00 -name {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 7 -multiply_by 52 -duty_cycle 50.00 -name {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name camera_pclk camera_pclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.899
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.899            -282.452 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.388            -134.999 camera_pclk 
    Info (332119):    -0.038              -0.075 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.502               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.871               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.452               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.453               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.485               0.000 camera_pclk 
Info (332146): Worst-case recovery slack is -5.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.453            -416.735 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.063            -204.717 camera_pclk 
Info (332146): Worst-case removal slack is 2.449
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.449               0.000 camera_pclk 
    Info (332119):     4.587               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -143.565 camera_pclk 
    Info (332119):     0.205               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.702               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.429               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.691               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.832               0.000 clk 
Info (332114): Report Metastability: Found 65 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.288
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.288            -255.788 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.101            -123.135 camera_pclk 
    Info (332119):     0.161               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.964               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.305               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.401               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.430               0.000 camera_pclk 
Info (332146): Worst-case recovery slack is -4.762
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.762            -361.993 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.073            -186.271 camera_pclk 
Info (332146): Worst-case removal slack is 2.261
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.261               0.000 camera_pclk 
    Info (332119):     4.050               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -144.509 camera_pclk 
    Info (332119):     0.205               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.672               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.402               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.672               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.835               0.000 clk 
Info (332114): Report Metastability: Found 65 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.770
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.770            -112.753 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.861             -22.723 camera_pclk 
    Info (332119):     1.515               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.505               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.968               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.143               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.185               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.187               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.190               0.000 camera_pclk 
Info (332146): Worst-case recovery slack is -2.140
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.140            -164.980 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.961             -56.271 camera_pclk 
Info (332146): Worst-case removal slack is 0.849
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.849               0.000 camera_pclk 
    Info (332119):     2.191               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -109.603 camera_pclk 
    Info (332119):     0.692               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.734               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.469               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 clk 
    Info (332119):     9.734               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 65 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4820 megabytes
    Info: Processing ended: Wed Jan 05 14:09:32 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


