read_verilog 8input_30.v
flatten
splitnets -ports
hierarchy -auto-top
proc
techmap
opt
abc -g NOR
opt
hierarchy -auto-top
opt_clean -purge
show -format pdf -prefix ./30/8input_30_yosys
write_edif ./30/8input_30.edif
write_json ./30/8input_30.json
