Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:55:31 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postroute_timing_max.rpt
| Design       : diffeq_f_systemC
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.690ns  (logic 4.661ns (69.671%)  route 2.029ns (30.329%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.434ns = ( 9.434 - 7.000 ) 
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.784ns (routing 0.764ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.698ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=114, routed)         1.784     2.803    temp__0/temp/CLK
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     3.015 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     3.015    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     3.133 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     3.133    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.780 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     3.780    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y36                                                     f  temp__0/temp/DSP_M_DATA_INST/U[25]
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.839 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     3.839    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.379 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.379    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y36                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.455 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     4.474    temp__1/temp/PCIN[47]
    DSP48E2_X7Y37                                                     r  temp__1/temp/DSP_ALU_INST/PCIN[47]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[4])
                                                      0.476     4.950 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     4.950    temp__1/temp/DSP_ALU.ALU_OUT<4>
    DSP48E2_X7Y37                                                     f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[4]
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[4]_P[4])
                                                      0.078     5.028 r  temp__1/temp/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.469     5.497    n_101_temp__1/temp
    SLICE_X48Y93                                                      r  uport2_i_2__0/DI[5]
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_DI[5]_O[6])
                                                      0.185     5.682 f  uport2_i_2__0/O[6]
                         net (fo=2, routed)           0.507     6.189    uport2/uport2/B[5]
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_A_B_DATA_INST/B[5]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.196     6.385 r  uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     6.385    uport2/uport2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_PREADD_DATA_INST/B2_DATA[5]
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     6.464 r  uport2/uport2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     6.464    uport2/uport2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_MULTIPLIER_INST/B2B1[5]
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_V[6])
                                                      0.518     6.982 f  uport2/uport2/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, routed)           0.000     6.982    uport2/uport2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_M_DATA_INST/V[6]
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.082 r  uport2/uport2/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, routed)           0.000     7.082    uport2/uport2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_ALU_INST/V_DATA[6]
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     7.619 f  uport2/uport2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     7.619    uport2/uport2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_OUTPUT_INST/ALU_OUT[6]
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     7.690 r  uport2/uport2/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.344     8.034    n_99_uport2/uport2
    SLICE_X48Y97                                                      r  uport[31]_i_71/I1
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     8.071 r  uport[31]_i_71/O
                         net (fo=1, routed)           0.000     8.071    n_0_uport[31]_i_71
    SLICE_X48Y97                                                      r  uport_reg[31]_i_53/S[7]
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.249 r  uport_reg[31]_i_53/CO[7]
                         net (fo=1, routed)           0.000     8.249    n_0_uport_reg[31]_i_53
    SLICE_X48Y98                                                      r  uport_reg[31]_i_51/CI
    SLICE_X48Y98         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     8.354 r  uport_reg[31]_i_51/O[0]
                         net (fo=3, routed)           0.330     8.684    n_15_uport_reg[31]_i_51
    SLICE_X47Y98                                                      r  uport[31]_i_34/I1
    SLICE_X47Y98         LUT6 (Prop_LUT6_I1_O)        0.101     8.785 r  uport[31]_i_34/O
                         net (fo=1, routed)           0.002     8.787    n_0_uport[31]_i_34
    SLICE_X47Y98                                                      r  uport_reg[31]_i_2/S[0]
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_S[0]_O[5])
                                                      0.348     9.135 r  uport_reg[31]_i_2/O[5]
                         net (fo=2, routed)           0.358     9.493    temp/temp/B[12]
    DSP48E2_X7Y40        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
    AG12                                              0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     7.480    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     7.503 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     7.771    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     7.830 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=114, routed)         1.604     9.434    temp/temp/CLK
    DSP48E2_X7Y40                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.336     9.770    
                         clock uncertainty           -0.035     9.734    
    DSP48E2_X7Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[12])
                                                     -0.293     9.441    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.441    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.049ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 4.631ns (69.243%)  route 2.057ns (30.757%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.434ns = ( 9.434 - 7.000 ) 
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.784ns (routing 0.764ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.698ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=114, routed)         1.784     2.803    temp__0/temp/CLK
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     3.015 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     3.015    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     3.133 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     3.133    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.780 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     3.780    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y36                                                     f  temp__0/temp/DSP_M_DATA_INST/U[25]
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.839 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     3.839    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.379 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.379    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y36                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.455 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     4.474    temp__1/temp/PCIN[47]
    DSP48E2_X7Y37                                                     r  temp__1/temp/DSP_ALU_INST/PCIN[47]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[4])
                                                      0.476     4.950 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     4.950    temp__1/temp/DSP_ALU.ALU_OUT<4>
    DSP48E2_X7Y37                                                     f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[4]
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[4]_P[4])
                                                      0.078     5.028 r  temp__1/temp/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.469     5.497    n_101_temp__1/temp
    SLICE_X48Y93                                                      r  uport2_i_2__0/DI[5]
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_DI[5]_O[6])
                                                      0.185     5.682 f  uport2_i_2__0/O[6]
                         net (fo=2, routed)           0.507     6.189    uport2/uport2/B[5]
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_A_B_DATA_INST/B[5]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.196     6.385 r  uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     6.385    uport2/uport2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_PREADD_DATA_INST/B2_DATA[5]
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     6.464 r  uport2/uport2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     6.464    uport2/uport2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_MULTIPLIER_INST/B2B1[5]
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_V[6])
                                                      0.518     6.982 f  uport2/uport2/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, routed)           0.000     6.982    uport2/uport2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_M_DATA_INST/V[6]
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.082 r  uport2/uport2/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, routed)           0.000     7.082    uport2/uport2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_ALU_INST/V_DATA[6]
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     7.619 f  uport2/uport2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     7.619    uport2/uport2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_OUTPUT_INST/ALU_OUT[6]
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     7.690 r  uport2/uport2/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.344     8.034    n_99_uport2/uport2
    SLICE_X48Y97                                                      r  uport[31]_i_71/I1
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     8.071 r  uport[31]_i_71/O
                         net (fo=1, routed)           0.000     8.071    n_0_uport[31]_i_71
    SLICE_X48Y97                                                      r  uport_reg[31]_i_53/S[7]
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.249 r  uport_reg[31]_i_53/CO[7]
                         net (fo=1, routed)           0.000     8.249    n_0_uport_reg[31]_i_53
    SLICE_X48Y98                                                      r  uport_reg[31]_i_51/CI
    SLICE_X48Y98         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     8.354 r  uport_reg[31]_i_51/O[0]
                         net (fo=3, routed)           0.330     8.684    n_15_uport_reg[31]_i_51
    SLICE_X47Y98                                                      r  uport[31]_i_34/I1
    SLICE_X47Y98         LUT6 (Prop_LUT6_I1_O)        0.101     8.785 r  uport[31]_i_34/O
                         net (fo=1, routed)           0.002     8.787    n_0_uport[31]_i_34
    SLICE_X47Y98                                                      r  uport_reg[31]_i_2/S[0]
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_S[0]_O[4])
                                                      0.318     9.105 r  uport_reg[31]_i_2/O[4]
                         net (fo=2, routed)           0.386     9.491    temp/temp/B[11]
    DSP48E2_X7Y40        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
    AG12                                              0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     7.480    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     7.503 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     7.771    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     7.830 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=114, routed)         1.604     9.434    temp/temp/CLK
    DSP48E2_X7Y40                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.336     9.770    
                         clock uncertainty           -0.035     9.734    
    DSP48E2_X7Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[11])
                                                     -0.293     9.441    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.441    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                 -0.049    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[14]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 4.563ns (68.421%)  route 2.106ns (31.579%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.434ns = ( 9.434 - 7.000 ) 
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.784ns (routing 0.764ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.698ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=114, routed)         1.784     2.803    temp__0/temp/CLK
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     3.015 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     3.015    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     3.133 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     3.133    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.780 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     3.780    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y36                                                     f  temp__0/temp/DSP_M_DATA_INST/U[25]
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.839 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     3.839    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.379 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.379    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y36                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.455 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     4.474    temp__1/temp/PCIN[47]
    DSP48E2_X7Y37                                                     r  temp__1/temp/DSP_ALU_INST/PCIN[47]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[1])
                                                      0.416     4.890 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.890    temp__1/temp/DSP_ALU.ALU_OUT<1>
    DSP48E2_X7Y37                                                     f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[1]
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[1]_P[1])
                                                      0.141     5.031 r  temp__1/temp/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.399     5.430    n_104_temp__1/temp
    SLICE_X48Y93                                                      r  uport2_i_2__0/DI[2]
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     5.747 r  uport2_i_2__0/CO[7]
                         net (fo=1, routed)           0.000     5.747    n_0_uport2_i_2__0
    SLICE_X48Y94                                                      r  uport2_i_1__0/CI
    SLICE_X48Y94         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.096     5.843 f  uport2_i_1__0/O[2]
                         net (fo=2, routed)           0.506     6.349    uport2/uport2/B[9]
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_A_B_DATA_INST/B[9]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[9]_B2_DATA[9])
                                                      0.175     6.524 r  uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     6.524    uport2/uport2/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_PREADD_DATA_INST/B2_DATA[9]
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[9]_B2B1[9])
                                                      0.059     6.583 r  uport2/uport2/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     6.583    uport2/uport2/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_MULTIPLIER_INST/B2B1[9]
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[9]_V[10])
                                                      0.537     7.120 f  uport2/uport2/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     7.120    uport2/uport2/DSP_MULTIPLIER.V<10>
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_M_DATA_INST/V[10]
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[10]_V_DATA[10])
                                                      0.064     7.184 r  uport2/uport2/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     7.184    uport2/uport2/DSP_M_DATA.V_DATA<10>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_ALU_INST/V_DATA[10]
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[10]_ALU_OUT[10])
                                                      0.538     7.722 f  uport2/uport2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     7.722    uport2/uport2/DSP_ALU.ALU_OUT<10>
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_OUTPUT_INST/ALU_OUT[10]
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[10]_P[10])
                                                      0.068     7.790 r  uport2/uport2/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.347     8.137    n_95_uport2/uport2
    SLICE_X48Y98                                                      r  uport[31]_i_59/I1
    SLICE_X48Y98         LUT2 (Prop_LUT2_I1_O)        0.037     8.174 r  uport[31]_i_59/O
                         net (fo=1, routed)           0.000     8.174    n_0_uport[31]_i_59
    SLICE_X48Y98                                                      r  uport_reg[31]_i_51/S[3]
    SLICE_X48Y98         CARRY8 (Prop_CARRY8_S[3]_O[5])
                                                      0.253     8.427 f  uport_reg[31]_i_51/O[5]
                         net (fo=3, routed)           0.240     8.667    n_10_uport_reg[31]_i_51
    SLICE_X47Y99                                                      f  uport[31]_i_20/I0
    SLICE_X47Y99         LUT3 (Prop_LUT3_I0_O)        0.034     8.701 r  uport[31]_i_20/O
                         net (fo=1, routed)           0.285     8.986    n_0_uport[31]_i_20
    SLICE_X47Y98                                                      r  uport_reg[31]_i_2/DI[6]
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_DI[6]_O[7])
                                                      0.176     9.162 r  uport_reg[31]_i_2/O[7]
                         net (fo=2, routed)           0.310     9.472    temp/temp/B[14]
    DSP48E2_X7Y40        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
    AG12                                              0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     7.480    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     7.503 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     7.771    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     7.830 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=114, routed)         1.604     9.434    temp/temp/CLK
    DSP48E2_X7Y40                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.336     9.770    
                         clock uncertainty           -0.035     9.734    
    DSP48E2_X7Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[14])
                                                     -0.235     9.499    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.499    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.612ns  (logic 4.628ns (69.994%)  route 1.984ns (30.006%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.434ns = ( 9.434 - 7.000 ) 
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.784ns (routing 0.764ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.698ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=114, routed)         1.784     2.803    temp__0/temp/CLK
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     3.015 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     3.015    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     3.133 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     3.133    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.780 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     3.780    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y36                                                     f  temp__0/temp/DSP_M_DATA_INST/U[25]
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.839 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     3.839    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.379 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.379    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y36                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.455 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     4.474    temp__1/temp/PCIN[47]
    DSP48E2_X7Y37                                                     r  temp__1/temp/DSP_ALU_INST/PCIN[47]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[4])
                                                      0.476     4.950 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     4.950    temp__1/temp/DSP_ALU.ALU_OUT<4>
    DSP48E2_X7Y37                                                     f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[4]
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[4]_P[4])
                                                      0.078     5.028 r  temp__1/temp/DSP_OUTPUT_INST/P[4]
                         net (fo=2, routed)           0.469     5.497    n_101_temp__1/temp
    SLICE_X48Y93                                                      r  uport2_i_2__0/DI[5]
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_DI[5]_O[6])
                                                      0.185     5.682 f  uport2_i_2__0/O[6]
                         net (fo=2, routed)           0.507     6.189    uport2/uport2/B[5]
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_A_B_DATA_INST/B[5]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.196     6.385 r  uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     6.385    uport2/uport2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_PREADD_DATA_INST/B2_DATA[5]
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     6.464 r  uport2/uport2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     6.464    uport2/uport2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_MULTIPLIER_INST/B2B1[5]
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_V[6])
                                                      0.518     6.982 f  uport2/uport2/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, routed)           0.000     6.982    uport2/uport2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_M_DATA_INST/V[6]
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.082 r  uport2/uport2/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, routed)           0.000     7.082    uport2/uport2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_ALU_INST/V_DATA[6]
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     7.619 f  uport2/uport2/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     7.619    uport2/uport2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_OUTPUT_INST/ALU_OUT[6]
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     7.690 r  uport2/uport2/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.344     8.034    n_99_uport2/uport2
    SLICE_X48Y97                                                      r  uport[31]_i_71/I1
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.037     8.071 r  uport[31]_i_71/O
                         net (fo=1, routed)           0.000     8.071    n_0_uport[31]_i_71
    SLICE_X48Y97                                                      r  uport_reg[31]_i_53/S[7]
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.249 r  uport_reg[31]_i_53/CO[7]
                         net (fo=1, routed)           0.000     8.249    n_0_uport_reg[31]_i_53
    SLICE_X48Y98                                                      r  uport_reg[31]_i_51/CI
    SLICE_X48Y98         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     8.354 r  uport_reg[31]_i_51/O[0]
                         net (fo=3, routed)           0.330     8.684    n_15_uport_reg[31]_i_51
    SLICE_X47Y98                                                      r  uport[31]_i_34/I1
    SLICE_X47Y98         LUT6 (Prop_LUT6_I1_O)        0.101     8.785 r  uport[31]_i_34/O
                         net (fo=1, routed)           0.002     8.787    n_0_uport[31]_i_34
    SLICE_X47Y98                                                      r  uport_reg[31]_i_2/S[0]
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_S[0]_O[6])
                                                      0.315     9.102 r  uport_reg[31]_i_2/O[6]
                         net (fo=2, routed)           0.313     9.415    temp/temp/B[13]
    DSP48E2_X7Y40        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
    AG12                                              0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     7.480    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     7.503 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     7.771    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     7.830 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=114, routed)         1.604     9.434    temp/temp/CLK
    DSP48E2_X7Y40                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.336     9.770    
                         clock uncertainty           -0.035     9.734    
    DSP48E2_X7Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[13])
                                                     -0.291     9.443    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.443    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 4.465ns (67.224%)  route 2.177ns (32.776%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.434ns = ( 9.434 - 7.000 ) 
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.784ns (routing 0.764ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.698ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=114, routed)         1.784     2.803    temp__0/temp/CLK
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     3.015 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     3.015    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     3.133 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     3.133    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.780 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     3.780    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y36                                                     f  temp__0/temp/DSP_M_DATA_INST/U[25]
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.839 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     3.839    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.379 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.379    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y36                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.455 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     4.474    temp__1/temp/PCIN[47]
    DSP48E2_X7Y37                                                     r  temp__1/temp/DSP_ALU_INST/PCIN[47]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     4.863 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     4.863    temp__1/temp/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y37                                                     f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[0]
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     5.018 r  temp__1/temp/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.382     5.400    n_105_temp__1/temp
    SLICE_X48Y93                                                      r  uport2_i_2__0/DI[1]
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.173     5.573 f  uport2_i_2__0/O[2]
                         net (fo=2, routed)           0.491     6.064    uport2/uport2/B[1]
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_A_B_DATA_INST/B[1]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[1]_B2_DATA[1])
                                                      0.201     6.265 r  uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     6.265    uport2/uport2/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_PREADD_DATA_INST/B2_DATA[1]
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.073     6.338 r  uport2/uport2/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     6.338    uport2/uport2/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_MULTIPLIER_INST/B2B1[1]
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_V[0])
                                                      0.422     6.760 f  uport2/uport2/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     6.760    uport2/uport2/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_M_DATA_INST/V[0]
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.054     6.814 r  uport2/uport2/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     6.814    uport2/uport2/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_ALU_INST/V_DATA[0]
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.399     7.213 f  uport2/uport2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     7.213    uport2/uport2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_OUTPUT_INST/ALU_OUT[0]
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.368 r  uport2/uport2/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.329     7.697    n_105_uport2/uport2
    SLICE_X48Y97                                                      r  uport[31]_i_77/I1
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.064     7.761 r  uport[31]_i_77/O
                         net (fo=1, routed)           0.000     7.761    n_0_uport[31]_i_77
    SLICE_X48Y97                                                      r  uport_reg[31]_i_53/S[1]
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.178     7.939 f  uport_reg[31]_i_53/O[2]
                         net (fo=3, routed)           0.292     8.231    n_13_uport_reg[31]_i_53
    SLICE_X46Y97                                                      f  uport[23]_i_6/I0
    SLICE_X46Y97         LUT3 (Prop_LUT3_I0_O)        0.101     8.332 r  uport[23]_i_6/O
                         net (fo=1, routed)           0.312     8.644    n_0_uport[23]_i_6
    SLICE_X47Y97                                                      r  uport_reg[23]_i_1/DI[3]
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     8.959 r  uport_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.000     8.959    n_0_uport_reg[23]_i_1
    SLICE_X47Y98                                                      r  uport_reg[31]_i_2/CI
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     9.093 r  uport_reg[31]_i_2/O[1]
                         net (fo=2, routed)           0.352     9.445    temp/temp/B[8]
    DSP48E2_X7Y40        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
    AG12                                              0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     7.480    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     7.503 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     7.771    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     7.830 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=114, routed)         1.604     9.434    temp/temp/CLK
    DSP48E2_X7Y40                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.336     9.770    
                         clock uncertainty           -0.035     9.734    
    DSP48E2_X7Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[8])
                                                     -0.223     9.511    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.511    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 4.436ns (66.817%)  route 2.203ns (33.183%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.434ns = ( 9.434 - 7.000 ) 
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.784ns (routing 0.764ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.698ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=114, routed)         1.784     2.803    temp__0/temp/CLK
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     3.015 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     3.015    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     3.133 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     3.133    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.780 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     3.780    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y36                                                     f  temp__0/temp/DSP_M_DATA_INST/U[25]
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.839 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     3.839    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.379 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.379    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y36                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.455 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     4.474    temp__1/temp/PCIN[47]
    DSP48E2_X7Y37                                                     r  temp__1/temp/DSP_ALU_INST/PCIN[47]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     4.863 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     4.863    temp__1/temp/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y37                                                     f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[0]
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     5.018 r  temp__1/temp/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.382     5.400    n_105_temp__1/temp
    SLICE_X48Y93                                                      r  uport2_i_2__0/DI[1]
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.173     5.573 f  uport2_i_2__0/O[2]
                         net (fo=2, routed)           0.491     6.064    uport2/uport2/B[1]
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_A_B_DATA_INST/B[1]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[1]_B2_DATA[1])
                                                      0.201     6.265 r  uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     6.265    uport2/uport2/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_PREADD_DATA_INST/B2_DATA[1]
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.073     6.338 r  uport2/uport2/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     6.338    uport2/uport2/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_MULTIPLIER_INST/B2B1[1]
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_V[0])
                                                      0.422     6.760 f  uport2/uport2/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     6.760    uport2/uport2/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_M_DATA_INST/V[0]
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.054     6.814 r  uport2/uport2/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     6.814    uport2/uport2/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_ALU_INST/V_DATA[0]
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.399     7.213 f  uport2/uport2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     7.213    uport2/uport2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_OUTPUT_INST/ALU_OUT[0]
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.368 r  uport2/uport2/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.329     7.697    n_105_uport2/uport2
    SLICE_X48Y97                                                      r  uport[31]_i_77/I1
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.064     7.761 r  uport[31]_i_77/O
                         net (fo=1, routed)           0.000     7.761    n_0_uport[31]_i_77
    SLICE_X48Y97                                                      r  uport_reg[31]_i_53/S[1]
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.178     7.939 f  uport_reg[31]_i_53/O[2]
                         net (fo=3, routed)           0.292     8.231    n_13_uport_reg[31]_i_53
    SLICE_X46Y97                                                      f  uport[23]_i_6/I0
    SLICE_X46Y97         LUT3 (Prop_LUT3_I0_O)        0.101     8.332 r  uport[23]_i_6/O
                         net (fo=1, routed)           0.312     8.644    n_0_uport[23]_i_6
    SLICE_X47Y97                                                      r  uport_reg[23]_i_1/DI[3]
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     8.959 r  uport_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.000     8.959    n_0_uport_reg[23]_i_1
    SLICE_X47Y98                                                      r  uport_reg[31]_i_2/CI
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     9.064 r  uport_reg[31]_i_2/O[0]
                         net (fo=2, routed)           0.378     9.442    temp/temp/B[7]
    DSP48E2_X7Y40        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
    AG12                                              0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     7.480    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     7.503 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     7.771    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     7.830 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=114, routed)         1.604     9.434    temp/temp/CLK
    DSP48E2_X7Y40                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.336     9.770    
                         clock uncertainty           -0.035     9.734    
    DSP48E2_X7Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[7])
                                                     -0.193     9.541    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.541    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.600ns  (logic 4.469ns (67.712%)  route 2.131ns (32.288%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.434ns = ( 9.434 - 7.000 ) 
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.784ns (routing 0.764ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.698ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=114, routed)         1.784     2.803    temp__0/temp/CLK
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     3.015 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     3.015    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     3.133 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     3.133    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.780 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     3.780    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y36                                                     f  temp__0/temp/DSP_M_DATA_INST/U[25]
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.839 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     3.839    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.379 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.379    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y36                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.455 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     4.474    temp__1/temp/PCIN[47]
    DSP48E2_X7Y37                                                     r  temp__1/temp/DSP_ALU_INST/PCIN[47]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     4.863 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     4.863    temp__1/temp/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y37                                                     f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[0]
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     5.018 r  temp__1/temp/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.382     5.400    n_105_temp__1/temp
    SLICE_X48Y93                                                      r  uport2_i_2__0/DI[1]
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.173     5.573 f  uport2_i_2__0/O[2]
                         net (fo=2, routed)           0.491     6.064    uport2/uport2/B[1]
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_A_B_DATA_INST/B[1]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[1]_B2_DATA[1])
                                                      0.201     6.265 r  uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     6.265    uport2/uport2/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_PREADD_DATA_INST/B2_DATA[1]
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.073     6.338 r  uport2/uport2/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     6.338    uport2/uport2/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_MULTIPLIER_INST/B2B1[1]
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_V[0])
                                                      0.422     6.760 f  uport2/uport2/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     6.760    uport2/uport2/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_M_DATA_INST/V[0]
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.054     6.814 r  uport2/uport2/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     6.814    uport2/uport2/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_ALU_INST/V_DATA[0]
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.399     7.213 f  uport2/uport2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     7.213    uport2/uport2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_OUTPUT_INST/ALU_OUT[0]
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.368 r  uport2/uport2/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.329     7.697    n_105_uport2/uport2
    SLICE_X48Y97                                                      r  uport[31]_i_77/I1
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.064     7.761 r  uport[31]_i_77/O
                         net (fo=1, routed)           0.000     7.761    n_0_uport[31]_i_77
    SLICE_X48Y97                                                      r  uport_reg[31]_i_53/S[1]
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.178     7.939 f  uport_reg[31]_i_53/O[2]
                         net (fo=3, routed)           0.292     8.231    n_13_uport_reg[31]_i_53
    SLICE_X46Y97                                                      f  uport[23]_i_6/I0
    SLICE_X46Y97         LUT3 (Prop_LUT3_I0_O)        0.101     8.332 r  uport[23]_i_6/O
                         net (fo=1, routed)           0.312     8.644    n_0_uport[23]_i_6
    SLICE_X47Y97                                                      r  uport_reg[23]_i_1/DI[3]
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     8.959 r  uport_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.000     8.959    n_0_uport_reg[23]_i_1
    SLICE_X47Y98                                                      r  uport_reg[31]_i_2/CI
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.138     9.097 r  uport_reg[31]_i_2/O[3]
                         net (fo=2, routed)           0.306     9.403    temp/temp/B[10]
    DSP48E2_X7Y40        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
    AG12                                              0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     7.480    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     7.503 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     7.771    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     7.830 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=114, routed)         1.604     9.434    temp/temp/CLK
    DSP48E2_X7Y40                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.336     9.770    
                         clock uncertainty           -0.035     9.734    
    DSP48E2_X7Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[10])
                                                     -0.198     9.536    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.536    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[9]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 4.427ns (67.474%)  route 2.134ns (32.526%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.434ns = ( 9.434 - 7.000 ) 
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.784ns (routing 0.764ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.698ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=114, routed)         1.784     2.803    temp__0/temp/CLK
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     3.015 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     3.015    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     3.133 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     3.133    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.780 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     3.780    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y36                                                     f  temp__0/temp/DSP_M_DATA_INST/U[25]
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.839 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     3.839    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.379 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.379    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y36                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.455 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     4.474    temp__1/temp/PCIN[47]
    DSP48E2_X7Y37                                                     r  temp__1/temp/DSP_ALU_INST/PCIN[47]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     4.863 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     4.863    temp__1/temp/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y37                                                     f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[0]
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     5.018 r  temp__1/temp/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.382     5.400    n_105_temp__1/temp
    SLICE_X48Y93                                                      r  uport2_i_2__0/DI[1]
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.173     5.573 f  uport2_i_2__0/O[2]
                         net (fo=2, routed)           0.491     6.064    uport2/uport2/B[1]
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_A_B_DATA_INST/B[1]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[1]_B2_DATA[1])
                                                      0.201     6.265 r  uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     6.265    uport2/uport2/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_PREADD_DATA_INST/B2_DATA[1]
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.073     6.338 r  uport2/uport2/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     6.338    uport2/uport2/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_MULTIPLIER_INST/B2B1[1]
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_V[0])
                                                      0.422     6.760 f  uport2/uport2/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     6.760    uport2/uport2/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_M_DATA_INST/V[0]
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.054     6.814 r  uport2/uport2/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     6.814    uport2/uport2/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_ALU_INST/V_DATA[0]
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.399     7.213 f  uport2/uport2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     7.213    uport2/uport2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_OUTPUT_INST/ALU_OUT[0]
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.368 r  uport2/uport2/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.329     7.697    n_105_uport2/uport2
    SLICE_X48Y97                                                      r  uport[31]_i_77/I1
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.064     7.761 r  uport[31]_i_77/O
                         net (fo=1, routed)           0.000     7.761    n_0_uport[31]_i_77
    SLICE_X48Y97                                                      r  uport_reg[31]_i_53/S[1]
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.178     7.939 f  uport_reg[31]_i_53/O[2]
                         net (fo=3, routed)           0.292     8.231    n_13_uport_reg[31]_i_53
    SLICE_X46Y97                                                      f  uport[23]_i_6/I0
    SLICE_X46Y97         LUT3 (Prop_LUT3_I0_O)        0.101     8.332 r  uport[23]_i_6/O
                         net (fo=1, routed)           0.312     8.644    n_0_uport[23]_i_6
    SLICE_X47Y97                                                      r  uport_reg[23]_i_1/DI[3]
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_DI[3]_CO[7])
                                                      0.315     8.959 r  uport_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.000     8.959    n_0_uport_reg[23]_i_1
    SLICE_X47Y98                                                      r  uport_reg[31]_i_2/CI
    SLICE_X47Y98         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.096     9.055 r  uport_reg[31]_i_2/O[2]
                         net (fo=2, routed)           0.309     9.364    temp/temp/B[9]
    DSP48E2_X7Y40        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
    AG12                                              0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     7.480    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     7.503 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     7.771    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     7.830 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=114, routed)         1.604     9.434    temp/temp/CLK
    DSP48E2_X7Y40                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.336     9.770    
                         clock uncertainty           -0.035     9.734    
    DSP48E2_X7Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[9])
                                                     -0.207     9.527    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.527    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 4.268ns (65.581%)  route 2.240ns (34.419%))
  Logic Levels:           18  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.434ns = ( 9.434 - 7.000 ) 
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.784ns (routing 0.764ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.698ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=114, routed)         1.784     2.803    temp__0/temp/CLK
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     3.015 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     3.015    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     3.133 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     3.133    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.780 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     3.780    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y36                                                     f  temp__0/temp/DSP_M_DATA_INST/U[25]
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.839 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     3.839    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.379 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.379    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y36                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.455 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     4.474    temp__1/temp/PCIN[47]
    DSP48E2_X7Y37                                                     r  temp__1/temp/DSP_ALU_INST/PCIN[47]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     4.863 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     4.863    temp__1/temp/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y37                                                     f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[0]
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     5.018 r  temp__1/temp/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.382     5.400    n_105_temp__1/temp
    SLICE_X48Y93                                                      r  uport2_i_2__0/DI[1]
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.173     5.573 f  uport2_i_2__0/O[2]
                         net (fo=2, routed)           0.491     6.064    uport2/uport2/B[1]
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_A_B_DATA_INST/B[1]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[1]_B2_DATA[1])
                                                      0.201     6.265 r  uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     6.265    uport2/uport2/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_PREADD_DATA_INST/B2_DATA[1]
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.073     6.338 r  uport2/uport2/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     6.338    uport2/uport2/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_MULTIPLIER_INST/B2B1[1]
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_V[0])
                                                      0.422     6.760 f  uport2/uport2/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     6.760    uport2/uport2/DSP_MULTIPLIER.V<0>
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_M_DATA_INST/V[0]
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.054     6.814 r  uport2/uport2/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     6.814    uport2/uport2/DSP_M_DATA.V_DATA<0>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_ALU_INST/V_DATA[0]
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.399     7.213 f  uport2/uport2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     7.213    uport2/uport2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_OUTPUT_INST/ALU_OUT[0]
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.368 r  uport2/uport2/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.329     7.697    n_105_uport2/uport2
    SLICE_X48Y97                                                      r  uport[31]_i_77/I1
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.064     7.761 r  uport[31]_i_77/O
                         net (fo=1, routed)           0.000     7.761    n_0_uport[31]_i_77
    SLICE_X48Y97                                                      r  uport_reg[31]_i_53/S[1]
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.178     7.939 f  uport_reg[31]_i_53/O[2]
                         net (fo=3, routed)           0.292     8.231    n_13_uport_reg[31]_i_53
    SLICE_X46Y97                                                      f  uport[23]_i_6/I0
    SLICE_X46Y97         LUT3 (Prop_LUT3_I0_O)        0.101     8.332 r  uport[23]_i_6/O
                         net (fo=1, routed)           0.312     8.644    n_0_uport[23]_i_6
    SLICE_X47Y97                                                      r  uport_reg[23]_i_1/DI[3]
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_DI[3]_O[5])
                                                      0.252     8.896 r  uport_reg[23]_i_1/O[5]
                         net (fo=2, routed)           0.415     9.311    temp/temp/B[4]
    DSP48E2_X7Y40        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
    AG12                                              0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     7.480    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     7.503 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     7.771    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     7.830 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=114, routed)         1.604     9.434    temp/temp/CLK
    DSP48E2_X7Y40                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.336     9.770    
                         clock uncertainty           -0.035     9.734    
    DSP48E2_X7Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[4])
                                                     -0.212     9.522    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.522    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[6]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 4.411ns (68.102%)  route 2.066ns (31.897%))
  Logic Levels:           18  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.434ns = ( 9.434 - 7.000 ) 
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.784ns (routing 0.764ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.698ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.952    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=114, routed)         1.784     2.803    temp__0/temp/CLK
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y36        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[12])
                                                      0.212     3.015 r  temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     3.015    temp__0/temp/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_PREADD_DATA_INST/A2_DATA[12]
    DSP48E2_X7Y36        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     3.133 r  temp__0/temp/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     3.133    temp__0/temp/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_MULTIPLIER_INST/A2A1[12]
    DSP48E2_X7Y36        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[25])
                                                      0.647     3.780 f  temp__0/temp/DSP_MULTIPLIER_INST/U[25]
                         net (fo=1, routed)           0.000     3.780    temp__0/temp/DSP_MULTIPLIER.U<25>
    DSP48E2_X7Y36                                                     f  temp__0/temp/DSP_M_DATA_INST/U[25]
    DSP48E2_X7Y36        DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     3.839 r  temp__0/temp/DSP_M_DATA_INST/U_DATA[25]
                         net (fo=1, routed)           0.000     3.839    temp__0/temp/DSP_M_DATA.U_DATA<25>
    DSP48E2_X7Y36                                                     r  temp__0/temp/DSP_ALU_INST/U_DATA[25]
    DSP48E2_X7Y36        DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     4.379 f  temp__0/temp/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.379    temp__0/temp/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y36                                                     f  temp__0/temp/DSP_OUTPUT_INST/ALU_OUT[47]
    DSP48E2_X7Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     4.455 r  temp__0/temp/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.019     4.474    temp__1/temp/PCIN[47]
    DSP48E2_X7Y37                                                     r  temp__1/temp/DSP_ALU_INST/PCIN[47]
    DSP48E2_X7Y37        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[1])
                                                      0.416     4.890 f  temp__1/temp/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     4.890    temp__1/temp/DSP_ALU.ALU_OUT<1>
    DSP48E2_X7Y37                                                     f  temp__1/temp/DSP_OUTPUT_INST/ALU_OUT[1]
    DSP48E2_X7Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[1]_P[1])
                                                      0.141     5.031 r  temp__1/temp/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.399     5.430    n_104_temp__1/temp
    SLICE_X48Y93                                                      r  uport2_i_2__0/DI[2]
    SLICE_X48Y93         CARRY8 (Prop_CARRY8_DI[2]_O[3])
                                                      0.176     5.606 f  uport2_i_2__0/O[3]
                         net (fo=2, routed)           0.464     6.070    uport2/uport2/B[2]
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_A_B_DATA_INST/B[2]
    DSP48E2_X7Y41        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[2]_B2_DATA[2])
                                                      0.202     6.272 r  uport2/uport2/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     6.272    uport2/uport2/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_PREADD_DATA_INST/B2_DATA[2]
    DSP48E2_X7Y41        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[2]_B2B1[2])
                                                      0.066     6.338 r  uport2/uport2/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     6.338    uport2/uport2/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_MULTIPLIER_INST/B2B1[2]
    DSP48E2_X7Y41        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[2]_U[2])
                                                      0.498     6.836 f  uport2/uport2/DSP_MULTIPLIER_INST/U[2]
                         net (fo=1, routed)           0.000     6.836    uport2/uport2/DSP_MULTIPLIER.U<2>
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_M_DATA_INST/U[2]
    DSP48E2_X7Y41        DSP_M_DATA (Prop_DSP_M_DATA_U[2]_U_DATA[2])
                                                      0.070     6.906 r  uport2/uport2/DSP_M_DATA_INST/U_DATA[2]
                         net (fo=1, routed)           0.000     6.906    uport2/uport2/DSP_M_DATA.U_DATA<2>
    DSP48E2_X7Y41                                                     r  uport2/uport2/DSP_ALU_INST/U_DATA[2]
    DSP48E2_X7Y41        DSP_ALU (Prop_DSP_ALU_U_DATA[2]_ALU_OUT[2])
                                                      0.493     7.399 f  uport2/uport2/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     7.399    uport2/uport2/DSP_ALU.ALU_OUT<2>
    DSP48E2_X7Y41                                                     f  uport2/uport2/DSP_OUTPUT_INST/ALU_OUT[2]
    DSP48E2_X7Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[2]_P[2])
                                                      0.104     7.503 r  uport2/uport2/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.354     7.857    n_103_uport2/uport2
    SLICE_X48Y97                                                      r  uport[31]_i_75/I1
    SLICE_X48Y97         LUT2 (Prop_LUT2_I1_O)        0.064     7.921 r  uport[31]_i_75/O
                         net (fo=1, routed)           0.000     7.921    n_0_uport[31]_i_75
    SLICE_X48Y97                                                      r  uport_reg[31]_i_53/S[3]
    SLICE_X48Y97         CARRY8 (Prop_CARRY8_S[3]_O[5])
                                                      0.253     8.174 f  uport_reg[31]_i_53/O[5]
                         net (fo=3, routed)           0.174     8.348    n_10_uport_reg[31]_i_53
    SLICE_X48Y96                                                      f  uport[23]_i_3/I0
    SLICE_X48Y96         LUT3 (Prop_LUT3_I0_O)        0.100     8.448 r  uport[23]_i_3/O
                         net (fo=1, routed)           0.348     8.796    n_0_uport[23]_i_3
    SLICE_X47Y97                                                      r  uport_reg[23]_i_1/DI[6]
    SLICE_X47Y97         CARRY8 (Prop_CARRY8_DI[6]_O[7])
                                                      0.176     8.972 r  uport_reg[23]_i_1/O[7]
                         net (fo=2, routed)           0.308     9.280    temp/temp/B[6]
    DSP48E2_X7Y40        DSP_A_B_DATA                                 r  temp/temp/DSP_A_B_DATA_INST/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
    AG12                                              0.000     7.000 r  clk
                         net (fo=0)                   0.000     7.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     7.451 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     7.480    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     7.503 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     7.771    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     7.830 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=114, routed)         1.604     9.434    temp/temp/CLK
    DSP48E2_X7Y40                                                     r  temp/temp/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.336     9.770    
                         clock uncertainty           -0.035     9.734    
    DSP48E2_X7Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[6])
                                                     -0.207     9.527    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.527    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  0.248    




