<profile>

<section name = "Vivado HLS Report for 'dummy_proc_be'" level="0">
<item name = "Date">Fri Feb  2 16:43:26 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">fft_filter_hlsprj</item>
<item name = "Solution">solution3</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k410tffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.30, 2.83, 0.41</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">18433, 18433, 18433, 18433, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">18432, 18432, 9, -, -, 2048, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 205</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 16, 860, 4</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 90</column>
<column name="Register">-, -, 556, -</column>
<specialColumn name="Available">1590, 1540, 508400, 254200</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="filter_top_mul_32dEe_U10">filter_top_mul_32dEe, 0, 4, 215, 1</column>
<column name="filter_top_mul_32dEe_U11">filter_top_mul_32dEe, 0, 4, 215, 1</column>
<column name="filter_top_mul_32dEe_U12">filter_top_mul_32dEe, 0, 4, 215, 1</column>
<column name="filter_top_mul_32dEe_U13">filter_top_mul_32dEe, 0, 4, 215, 1</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_2_fu_156_p2">+, 0, 0, 19, 12, 1</column>
<column name="p_Val2_1_fu_261_p2">+, 0, 0, 70, 63, 63</column>
<column name="p_Val2_s_fu_247_p2">-, 0, 0, 70, 63, 63</column>
<column name="ap_block_state10">and, 0, 0, 8, 1, 1</column>
<column name="exitcond_fu_150_p2">icmp, 0, 0, 13, 12, 13</column>
<column name="icmp_fu_177_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state3">or, 0, 0, 8, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">45, 11, 1, 11</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="i_reg_139">9, 2, 12, 24</column>
<column name="input_xk1_blk_n">9, 2, 1, 2</column>
<column name="input_xk2_blk_n">9, 2, 1, 2</column>
<column name="out_r_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="complex_M_imag_V_wr_reg_378">32, 0, 32, 0</column>
<column name="complex_M_real_V_wr_reg_373">32, 0, 32, 0</column>
<column name="i_2_reg_285">12, 0, 12, 0</column>
<column name="i_reg_139">12, 0, 12, 0</column>
<column name="icmp_reg_300">1, 0, 1, 0</column>
<column name="input_xk2_read_reg_324">64, 0, 64, 0</column>
<column name="p_r_M_imag_V_reg_319">32, 0, 32, 0</column>
<column name="p_r_M_real_V_reg_314">32, 0, 32, 0</column>
<column name="p_y_M_imag_V_read_a_reg_309">32, 0, 32, 0</column>
<column name="tmp1_i_i_cast_reg_353">63, 0, 63, 0</column>
<column name="tmp_1_i_i_cast_reg_358">63, 0, 63, 0</column>
<column name="tmp_2_i_i_cast_reg_363">63, 0, 63, 0</column>
<column name="tmp_3_i_i_cast_reg_368">63, 0, 63, 0</column>
<column name="tmp_5_reg_304">32, 0, 32, 0</column>
<column name="tmp_reg_290">12, 0, 64, 52</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dummy_proc_be, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dummy_proc_be, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dummy_proc_be, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dummy_proc_be, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dummy_proc_be, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dummy_proc_be, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dummy_proc_be, return value</column>
<column name="coefs_address0">out, 11, ap_memory, coefs, array</column>
<column name="coefs_ce0">out, 1, ap_memory, coefs, array</column>
<column name="coefs_q0">in, 64, ap_memory, coefs, array</column>
<column name="input_xk1_dout">in, 64, ap_fifo, input_xk1, pointer</column>
<column name="input_xk1_empty_n">in, 1, ap_fifo, input_xk1, pointer</column>
<column name="input_xk1_read">out, 1, ap_fifo, input_xk1, pointer</column>
<column name="input_xk2_dout">in, 64, ap_fifo, input_xk2, pointer</column>
<column name="input_xk2_empty_n">in, 1, ap_fifo, input_xk2, pointer</column>
<column name="input_xk2_read">out, 1, ap_fifo, input_xk2, pointer</column>
<column name="output_xk1_address0">out, 11, ap_memory, output_xk1, array</column>
<column name="output_xk1_ce0">out, 1, ap_memory, output_xk1, array</column>
<column name="output_xk1_we0">out, 1, ap_memory, output_xk1, array</column>
<column name="output_xk1_d0">out, 64, ap_memory, output_xk1, array</column>
<column name="out_r_din">out, 64, ap_fifo, out_r, pointer</column>
<column name="out_r_full_n">in, 1, ap_fifo, out_r, pointer</column>
<column name="out_r_write">out, 1, ap_fifo, out_r, pointer</column>
</table>
</item>
</section>
</profile>
