# System-Verilog-Projects
A repository of all the basic System Verilog codes that I practiced during my college times containing all he OOPS concepts and interprocess communication concepts
