/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  wire [10:0] _01_;
  reg [15:0] _02_;
  wire [13:0] _03_;
  reg [12:0] _04_;
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire [4:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_42z;
  wire [3:0] celloutsig_0_43z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_65z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [18:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_80z;
  wire celloutsig_0_81z;
  wire celloutsig_0_8z;
  wire [19:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~(celloutsig_0_0z ^ in_data[75]);
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _00_ <= 11'h000;
    else _00_ <= { celloutsig_0_36z, celloutsig_0_0z, celloutsig_0_33z, celloutsig_0_43z };
  reg [13:0] _07_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _07_ <= 14'h0000;
    else _07_ <= { celloutsig_0_7z[13:1], celloutsig_0_1z };
  assign { _03_[13:8], _01_[10:8], _03_[4:0] } = _07_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 16'h0000;
    else _02_ <= { in_data[112:99], celloutsig_1_4z, celloutsig_1_5z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _04_ <= 13'h0000;
    else _04_ <= { celloutsig_0_12z[9:3], celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_0_43z = { celloutsig_0_42z[1], celloutsig_0_30z } / { 1'h1, celloutsig_0_42z[2:0] };
  assign celloutsig_0_7z = { in_data[26:15], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z } / { 1'h1, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, in_data[0] };
  assign celloutsig_0_34z = { celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_2z } / { 1'h1, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_16z = { in_data[58:54], celloutsig_0_1z, celloutsig_0_4z } == in_data[72:55];
  assign celloutsig_0_19z = { celloutsig_0_18z[4:1], celloutsig_0_6z, celloutsig_0_6z } >= { celloutsig_0_4z[4:0], celloutsig_0_17z };
  assign celloutsig_0_6z = { celloutsig_0_4z[10:6], celloutsig_0_1z, celloutsig_0_1z } < { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_8z = { celloutsig_1_7z[14:0], celloutsig_1_6z } < { celloutsig_1_0z[16:2], celloutsig_1_4z };
  assign celloutsig_1_18z = { celloutsig_1_0z[8:4], celloutsig_1_11z, celloutsig_1_6z } < { celloutsig_1_7z[10:2], celloutsig_1_17z, celloutsig_1_8z };
  assign celloutsig_0_13z = { celloutsig_0_12z[8:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z } < { in_data[50:25], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_26z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z } < { celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_13z };
  assign celloutsig_0_29z = celloutsig_0_10z[9:6] < celloutsig_0_18z[5:2];
  assign celloutsig_1_5z = in_data[120] & ~(in_data[148]);
  assign celloutsig_0_11z = celloutsig_0_3z & ~(celloutsig_0_6z);
  assign celloutsig_0_36z = { in_data[17:14], celloutsig_0_0z } % { 1'h1, celloutsig_0_12z[6:3] };
  assign celloutsig_0_65z = _00_[3:0] % { 1'h1, celloutsig_0_22z };
  assign celloutsig_1_7z = { in_data[187:176], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z } % { 1'h1, in_data[185:172], celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_11z = { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z } % { 1'h1, celloutsig_1_2z[1], celloutsig_1_2z };
  assign celloutsig_0_4z = { in_data[89:79], celloutsig_0_0z } % { 1'h1, in_data[50:42], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_42z = in_data[75:71] % { 1'h1, celloutsig_0_29z, celloutsig_0_38z, celloutsig_0_2z, celloutsig_0_13z };
  assign celloutsig_1_3z = celloutsig_1_0z[18:15] % { 1'h1, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_18z = celloutsig_0_4z[10:2] % { 1'h1, in_data[78:76], celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_11z };
  assign celloutsig_0_10z = { celloutsig_0_5z, celloutsig_0_4z } * { celloutsig_0_7z[8:2], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_80z = - { celloutsig_0_65z, celloutsig_0_69z, celloutsig_0_34z };
  assign celloutsig_0_5z = { celloutsig_0_4z[6:5], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } !== { celloutsig_0_4z[8:3], celloutsig_0_3z };
  assign celloutsig_1_4z = { in_data[102:100], celloutsig_1_3z } !== celloutsig_1_0z[12:6];
  assign celloutsig_1_17z = celloutsig_1_7z[11:6] !== { celloutsig_1_0z[13:9], celloutsig_1_8z };
  assign celloutsig_1_19z = celloutsig_1_7z[15:7] !== { _02_[10:4], celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_14z = { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_8z } !== { celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_0_3z = in_data[55:29] !== { in_data[50:33], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_0z = ~ in_data[115:96];
  assign celloutsig_0_30z = ~ { _04_[2:1], celloutsig_0_26z };
  assign celloutsig_1_2z = { celloutsig_1_0z[19], celloutsig_1_1z, celloutsig_1_1z } | in_data[148:146];
  assign celloutsig_0_12z = { _03_[13:8], _01_[10:8], _03_[4:2], celloutsig_0_3z } | { _03_[12:8], _01_[10:8], _03_[4:0] };
  assign celloutsig_0_33z = celloutsig_0_3z & _04_[6];
  assign celloutsig_0_69z = | { celloutsig_0_65z, celloutsig_0_24z };
  assign celloutsig_0_81z = | celloutsig_0_7z[9:5];
  assign celloutsig_1_6z = | celloutsig_1_0z[15:13];
  assign celloutsig_0_2z = | in_data[33:29];
  assign celloutsig_0_0z = ~^ in_data[53:44];
  assign celloutsig_0_15z = ~^ { celloutsig_0_10z[1], celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_38z = ^ { in_data[18:10], celloutsig_0_12z };
  assign celloutsig_0_8z = ^ { celloutsig_0_4z[9:8], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_17z = ^ in_data[29:21];
  assign celloutsig_0_24z = ^ { celloutsig_0_18z[3:1], celloutsig_0_14z };
  assign celloutsig_0_22z = { celloutsig_0_18z[4], celloutsig_0_19z, celloutsig_0_14z } << { celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_16z };
  assign celloutsig_1_1z = ~((in_data[169] & celloutsig_1_0z[7]) | celloutsig_1_0z[12]);
  assign { _01_[6], _01_[4:0] } = { celloutsig_0_33z, celloutsig_0_42z };
  assign _03_[7:5] = _01_[10:8];
  assign { out_data[128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
