$comment
	File created using the following command:
		vcd file DecoderDemo.msim.vcd -direction
$end
$date
	Sun Nov  3 14:32:59 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module DecoderDemo_vlg_vec_tst $end
$var reg 1 ! E0_L $end
$var reg 1 " E1 $end
$var reg 1 # X0 $end
$var reg 1 $ X1 $end
$var wire 1 % Y0 $end
$var wire 1 & Y1 $end
$var wire 1 ' Y2 $end
$var wire 1 ( Y3 $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / Y3~output_o $end
$var wire 1 0 Y2~output_o $end
$var wire 1 1 Y1~output_o $end
$var wire 1 2 Y0~output_o $end
$var wire 1 3 X0~input_o $end
$var wire 1 4 E0_L~input_o $end
$var wire 1 5 E1~input_o $end
$var wire 1 6 X1~input_o $end
$var wire 1 7 decoder_inst|Y3~0_combout $end
$var wire 1 8 decoder_inst|Y2~0_combout $end
$var wire 1 9 decoder_inst|Y1~0_combout $end
$var wire 1 : decoder_inst|Y0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
1%
0&
0'
0(
0)
1*
x+
1,
1-
1.
0/
00
01
12
03
04
15
06
07
08
09
1:
$end
#10000
1#
13
0:
19
11
02
0%
1&
#20000
1$
0#
16
03
09
18
10
01
0&
1'
#30000
1#
13
08
17
1/
00
0'
1(
#40000
0$
0#
06
03
1:
07
0/
12
1%
0(
#50000
1#
13
0:
19
11
02
0%
1&
#60000
1$
0#
16
03
09
18
10
01
0&
1'
#70000
1#
13
08
17
1/
00
0'
1(
#80000
