// Seed: 1951178057
module module_0 #(
    parameter id_1 = 32'd0,
    parameter id_4 = 32'd6
) ();
  wire _id_1;
  ;
  wor id_2, id_3, _id_4, id_5;
  assign id_2 = -1;
  assign module_1.id_6 = 0;
  wire [1 : id_4] id_6;
  parameter id_7 = 1;
  wire [1 : -1] id_8;
  wire [{  -1  } : 1] id_9, id_10, id_11;
  wire [{  id_1  {  1  }  }  +  -1 : -1 'b0] id_12, id_13, id_14;
endmodule
module module_1 #(
    parameter id_4 = 32'd25,
    parameter id_7 = 32'd4
) (
    input tri1 id_0,
    output wand id_1,
    input tri id_2,
    input tri id_3,
    input tri1 _id_4,
    input wand id_5,
    input wire id_6,
    input wor _id_7,
    input tri id_8,
    output supply0 id_9
);
  always begin : LABEL_0
    id_11(-1, id_7);
  end
  wire [id_7 : id_7] id_12[id_4 : 1];
  module_0 modCall_1 ();
endmodule
