INFO: [HLS 200-10] Running '/home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'sokrat' on host 'Lenovo-V110' (Linux_x86_64 version 5.4.0-59-generic) on Sun Nov 07 18:19:49 MSK 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z5'
Sourcing Tcl script '/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z5/lab4_z5m_prj/sol1/csynth.tcl'
INFO: [HLS 200-10] Opening project '/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z5/lab4_z5m_prj'.
INFO: [HLS 200-10] Adding design file './source/lab4_z5.c' to the project
INFO: [HLS 200-10] Adding test bench file 'source/lab4_z5_test.c' to the project
INFO: [HLS 200-10] Opening solution '/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z5/lab4_z5m_prj/sol1'.
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 0.1ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12t-csg325-1Q'
INFO: [XFORM 203-701] Set the default channel type in dataflow to ping-pong buffer.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for scalar propagation only).
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for start propagation only).
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for scalar propagation only).
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2 (for start propagation only).
INFO: [XFORM 203-701] Set the default channel type in dataflow to ping-pong buffer.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './source/lab4_z5.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ./source/lab4_z5.c:29:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ./source/lab4_z5.c:42:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ./source/lab4_z5.c
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1632.336 ; gain = 1227.754 ; free physical = 777 ; free virtual = 6175
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1632.336 ; gain = 1227.754 ; free physical = 777 ; free virtual = 6175
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1632.336 ; gain = 1227.754 ; free physical = 775 ; free virtual = 6175
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1632.336 ; gain = 1227.754 ; free physical = 776 ; free virtual = 6175
INFO: [XFORM 203-721] Changing loop 'Loop_Loop1_proc' (./source/lab4_z5.c:29) to a process function for dataflow in function 'foo_m'.
INFO: [XFORM 203-721] Changing loop 'Loop_Loop2_proc' (./source/lab4_z5.c:42) to a process function for dataflow in function 'foo_m'.
WARNING: [XFORM 203-713] All the elements of global array 'temp1'  should be updated in process function 'Loop_Loop1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'temp2'  should be updated in process function 'Loop_Loop1_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'foo_m', detected/extracted 2 process function(s): 
	 'Loop_Loop1_proc'
	 'Loop_Loop2_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1632.336 ; gain = 1227.754 ; free physical = 757 ; free virtual = 6157
INFO: [HLS 200-472] Inferring partial write operation for 'temp1' (./source/lab4_z5.c:32:4)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (./source/lab4_z5.c:33:4)
INFO: [HLS 200-472] Inferring partial write operation for 'temp1' (./source/lab4_z5.c:36:4)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (./source/lab4_z5.c:37:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1632.336 ; gain = 1227.754 ; free physical = 749 ; free virtual = 6148
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'foo_m' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Loop1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.54 seconds; current allocated memory: 110.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 110.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Loop2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 37.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 110.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 110.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'foo_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 110.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 110.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Loop1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Loop1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 111.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Loop2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'foo_m_sdiv_32ns_32ns_32_36_1' to 'foo_m_sdiv_32ns_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'foo_m_sdiv_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Loop2_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 112.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'foo_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'foo_m/data_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'foo_m/data_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'foo_m/scale' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'foo_m/sel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'foo_m' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'foo_m'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 113.522 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.06 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'foo_m_sdiv_32ns_3bkb_div'
INFO: [HLS 200-741] Implementing PIPO foo_m_temp1_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'foo_m_temp1_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO foo_m_temp1_memcore using a single memory for all blocks
INFO: [HLS 200-741] Implementing PIPO foo_m_temp1_memcore using a single memory for all blocks
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1632.336 ; gain = 1227.754 ; free physical = 735 ; free virtual = 6136
INFO: [VHDL 208-304] Generating VHDL RTL for foo_m.
INFO: [VLOG 209-307] Generating Verilog RTL for foo_m.
INFO: [HLS 200-112] Total elapsed time: 11.77 seconds; peak allocated memory: 113.522 MB.
