Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date             : Mon Jul 12 17:55:53 2021
| Host             : t3pers21.physics.lsa.umich.edu running 64-bit unknown
| Command          : report_power -file top_wrap_power_routed.rpt -pb top_wrap_power_summary_routed.pb -rpx top_wrap_power_routed.rpx
| Design           : top_wrap
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.616        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.454        |
| Device Static (W)        | 0.162        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.057 |       15 |       --- |             --- |
| Slice Logic              |     0.028 |    42282 |       --- |             --- |
|   LUT as Logic           |     0.023 |    11922 |    203800 |            5.85 |
|   Register               |     0.002 |    24090 |    407600 |            5.91 |
|   CARRY4                 |     0.002 |      491 |     50950 |            0.96 |
|   LUT as Shift Register  |    <0.001 |      355 |     64000 |            0.55 |
|   LUT as Distributed RAM |    <0.001 |       40 |     64000 |            0.06 |
|   F7/F8 Muxes            |    <0.001 |      590 |    203800 |            0.29 |
|   BUFG                   |    <0.001 |        3 |        32 |            9.38 |
|   Others                 |     0.000 |     1015 |       --- |             --- |
| Signals                  |     0.034 |    31075 |       --- |             --- |
| Block RAM                |     0.006 |      5.5 |       445 |            1.24 |
| MMCM                     |     0.204 |        2 |        10 |           20.00 |
| I/O                      |     0.125 |      146 |       500 |           29.20 |
| Static Power             |     0.162 |          |           |                 |
| Total                    |     0.616 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.201 |       0.130 |      0.071 |
| Vccaux    |       1.800 |     0.157 |       0.128 |      0.028 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.038 |       0.037 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_out1_clk_wiz_0                                                                         | top_inst/clk_gen_inst/inst/clk_out1_clk_wiz_0                        |            25.0 |
| clk_out2_clk_wiz_0                                                                         | top_inst/clk_gen_inst/inst/clk_out2_clk_wiz_0                        |            50.0 |
| clkfbout                                                                                   | ethernet_inst/example_clocks/clock_generator/clkfbout                |             5.0 |
| clkfbout_clk_wiz_0                                                                         | top_inst/clk_gen_inst/inst/clkfbout_clk_wiz_0                        |            83.2 |
| clkout0                                                                                    | ethernet_inst/example_clocks/clock_generator/clkout0                 |             8.0 |
| clkout1                                                                                    | ethernet_inst/example_clocks/clock_generator/clkout1                 |            10.0 |
| clkout2                                                                                    | ethernet_inst/example_clocks/clock_generator/clkout2                 |             5.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| eth_clk_in_p                                                                               | eth_clk_in_p                                                         |             5.0 |
| gmii_rx_clk                                                                                | gmii_rx_clk                                                          |             8.0 |
| mii_tx_clk                                                                                 | mii_tx_clk                                                           |             8.0 |
| osc_clk_p                                                                                  | osc_clk_p                                                            |             6.4 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| top_wrap                                     |     0.454 |
|   Control_Center_inst                        |     0.004 |
|   ETH_TX_Packing_inst                        |     0.012 |
|     ila_ETH_TX_PACKING_inst                  |     0.007 |
|       U0                                     |     0.007 |
|     vio_ETH_TX_PRELOAD_inst                  |     0.002 |
|       inst                                   |     0.002 |
|   ETH_TX_Submodule_Sending_FSM_vio_data_inst |     0.003 |
|   Sendback_Center_inst                       |     0.002 |
|     fifo_ETH_TX_inst                         |     0.002 |
|       U0                                     |     0.002 |
|   dbg_hub                                    |     0.002 |
|     inst                                     |     0.002 |
|       BSCANID.u_xsdbm_id                     |     0.002 |
|   ethernet_inst                              |     0.173 |
|     axi_lite_controller                      |     0.001 |
|     example_clocks                           |     0.115 |
|       clock_generator                        |     0.109 |
|     trimac_fifo_block                        |     0.056 |
|       trimac_sup_block                       |     0.045 |
|       user_side_FIFO                         |     0.010 |
|   fake_data_sent_inst                        |     0.004 |
|     ila_fake_data_monitor_inst               |     0.003 |
|       U0                                     |     0.003 |
|   ila_eth_rx_inst                            |     0.006 |
|     U0                                       |     0.006 |
|       ila_core_inst                          |     0.006 |
|   top_inst                                   |     0.229 |
|     clk_gen_inst                             |     0.099 |
|       inst                                   |     0.099 |
|     mezz_jtag_emul_inst                      |     0.035 |
|       prbs_chk_1jtagm_3jtags_tms_inst        |     0.002 |
|       prbs_chk_4jtags_tms_inst               |     0.002 |
|       prbs_chk_4jtags_tms_inst1              |     0.002 |
|       prbs_chk_4jtags_tms_inst2              |     0.002 |
|       prbs_chk_jtags_1tck3ttc_inst3          |     0.004 |
|       prbs_chk_jtags_3tms1tck_inst           |     0.001 |
|       prbs_chk_jtags_3ttc_inst3              |     0.004 |
|       prbs_chk_jtags_4tck_inst               |     0.002 |
|       prbs_chk_jtags_4tck_inst1              |     0.002 |
|       prbs_chk_jtags_4tck_inst2              |     0.002 |
|       prbs_chk_jtags_4tck_inst3              |     0.001 |
|       prbs_gen_4ch_inst                      |     0.007 |
|     vio_inst                                 |     0.017 |
|       inst                                   |     0.017 |
+----------------------------------------------+-----------+


