#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000019ed5bfae90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000019ed5d0ce80 .scope module, "tb" "tb" 3 21;
 .timescale -12 -12;
L_0000019ed5d20480 .functor NOT 1, L_0000019ed5d78300, C4<0>, C4<0>, C4<0>;
L_0000019ed5d20b80 .functor XOR 1, L_0000019ed5d76a00, L_0000019ed5d76d20, C4<0>, C4<0>;
L_0000019ed5d20f70 .functor XOR 1, L_0000019ed5d20b80, L_0000019ed5d78620, C4<0>, C4<0>;
v0000019ed5d779a0_0 .net *"_ivl_10", 0 0, L_0000019ed5d78620;  1 drivers
v0000019ed5d77a40_0 .net *"_ivl_12", 0 0, L_0000019ed5d20f70;  1 drivers
v0000019ed5d76dc0_0 .net *"_ivl_2", 0 0, L_0000019ed5d77fe0;  1 drivers
v0000019ed5d76be0_0 .net *"_ivl_4", 0 0, L_0000019ed5d76a00;  1 drivers
v0000019ed5d78580_0 .net *"_ivl_6", 0 0, L_0000019ed5d76d20;  1 drivers
v0000019ed5d76aa0_0 .net *"_ivl_8", 0 0, L_0000019ed5d20b80;  1 drivers
v0000019ed5d78440_0 .var "clk", 0 0;
v0000019ed5d77ae0_0 .net "in1", 0 0, v0000019ed5d0a840_0;  1 drivers
v0000019ed5d77360_0 .net "in2", 0 0, v0000019ed5d0aca0_0;  1 drivers
v0000019ed5d77180_0 .net "in3", 0 0, v0000019ed5d0ae80_0;  1 drivers
v0000019ed5d77c20_0 .net "out_dut", 0 0, L_0000019ed5d77720;  1 drivers
v0000019ed5d77ea0_0 .net "out_ref", 0 0, L_0000019ed5d20b10;  1 drivers
v0000019ed5d77f40_0 .var/2u "stats1", 159 0;
v0000019ed5d76e60_0 .var/2u "strobe", 0 0;
v0000019ed5d78120_0 .net "tb_match", 0 0, L_0000019ed5d78300;  1 drivers
v0000019ed5d784e0_0 .net "tb_mismatch", 0 0, L_0000019ed5d20480;  1 drivers
L_0000019ed5d77fe0 .concat [ 1 0 0 0], L_0000019ed5d20b10;
L_0000019ed5d76a00 .concat [ 1 0 0 0], L_0000019ed5d20b10;
L_0000019ed5d76d20 .concat [ 1 0 0 0], L_0000019ed5d77720;
L_0000019ed5d78620 .concat [ 1 0 0 0], L_0000019ed5d20b10;
L_0000019ed5d78300 .cmp/eeq 1, L_0000019ed5d77fe0, L_0000019ed5d20f70;
S_0000019ed5d0d010 .scope module, "good1" "RefModule" 3 64, 4 2 0, S_0000019ed5d0ce80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "in3";
    .port_info 3 /OUTPUT 1 "out";
L_0000019ed5d204f0 .functor XOR 1, v0000019ed5d0a840_0, v0000019ed5d0aca0_0, C4<0>, C4<0>;
L_0000019ed5d20640 .functor NOT 1, L_0000019ed5d204f0, C4<0>, C4<0>, C4<0>;
L_0000019ed5d20b10 .functor XOR 1, L_0000019ed5d20640, v0000019ed5d0ae80_0, C4<0>, C4<0>;
v0000019ed5d0a480_0 .net *"_ivl_0", 0 0, L_0000019ed5d204f0;  1 drivers
v0000019ed5d0b380_0 .net *"_ivl_2", 0 0, L_0000019ed5d20640;  1 drivers
v0000019ed5d0aa20_0 .net "in1", 0 0, v0000019ed5d0a840_0;  alias, 1 drivers
v0000019ed5d0afc0_0 .net "in2", 0 0, v0000019ed5d0aca0_0;  alias, 1 drivers
v0000019ed5d0a520_0 .net "in3", 0 0, v0000019ed5d0ae80_0;  alias, 1 drivers
v0000019ed5d0ab60_0 .net "out", 0 0, L_0000019ed5d20b10;  alias, 1 drivers
S_0000019ed5d15580 .scope module, "stim1" "stimulus_gen" 3 58, 3 6 0, S_0000019ed5d0ce80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in1";
    .port_info 2 /OUTPUT 1 "in2";
    .port_info 3 /OUTPUT 1 "in3";
v0000019ed5d0ac00_0 .net "clk", 0 0, v0000019ed5d78440_0;  1 drivers
v0000019ed5d0a840_0 .var "in1", 0 0;
v0000019ed5d0aca0_0 .var "in2", 0 0;
v0000019ed5d0ae80_0 .var "in3", 0 0;
E_0000019ed5d0b5d0/0 .event negedge, v0000019ed5d0ac00_0;
E_0000019ed5d0b5d0/1 .event posedge, v0000019ed5d0ac00_0;
E_0000019ed5d0b5d0 .event/or E_0000019ed5d0b5d0/0, E_0000019ed5d0b5d0/1;
S_0000019ed5d15710 .scope module, "top_module1" "TopModule" 3 70, 5 3 0, S_0000019ed5d0ce80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "in3";
    .port_info 3 /OUTPUT 1 "out";
L_0000019ed5d20870 .functor XNOR 1, v0000019ed5d0a840_0, v0000019ed5d0aca0_0, C4<0>, C4<0>;
L_0000019ed5d208e0 .functor NOT 2, L_0000019ed5d76c80, C4<00>, C4<00>, C4<00>;
L_0000019ed5d210c0 .functor XOR 2, L_0000019ed5d208e0, L_0000019ed5d768c0, C4<00>, C4<00>;
v0000019ed5d0a980_0 .net *"_ivl_0", 0 0, L_0000019ed5d20870;  1 drivers
v0000019ed5d0ad40_0 .net *"_ivl_10", 1 0, L_0000019ed5d768c0;  1 drivers
L_0000019ed5d79928 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019ed5d0a7a0_0 .net *"_ivl_13", 0 0, L_0000019ed5d79928;  1 drivers
v0000019ed5d0aac0_0 .net *"_ivl_14", 1 0, L_0000019ed5d210c0;  1 drivers
L_0000019ed5d79898 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000019ed5d0ade0_0 .net/2u *"_ivl_2", 1 0, L_0000019ed5d79898;  1 drivers
L_0000019ed5d798e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019ed5d0af20_0 .net/2u *"_ivl_4", 1 0, L_0000019ed5d798e0;  1 drivers
v0000019ed5d0b100_0 .net *"_ivl_6", 1 0, L_0000019ed5d76c80;  1 drivers
v0000019ed5d0a5c0_0 .net *"_ivl_8", 1 0, L_0000019ed5d208e0;  1 drivers
v0000019ed5d0b1a0_0 .net "in1", 0 0, v0000019ed5d0a840_0;  alias, 1 drivers
v0000019ed5d0a660_0 .net "in2", 0 0, v0000019ed5d0aca0_0;  alias, 1 drivers
v0000019ed5d0a700_0 .net "in3", 0 0, v0000019ed5d0ae80_0;  alias, 1 drivers
v0000019ed5d76b40_0 .net "out", 0 0, L_0000019ed5d77720;  alias, 1 drivers
L_0000019ed5d76c80 .functor MUXZ 2, L_0000019ed5d798e0, L_0000019ed5d79898, L_0000019ed5d20870, C4<>;
L_0000019ed5d768c0 .concat [ 1 1 0 0], v0000019ed5d0ae80_0, L_0000019ed5d79928;
L_0000019ed5d77720 .part L_0000019ed5d210c0, 0, 1;
S_0000019ed5d158a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 78, 3 78 0, S_0000019ed5d0ce80;
 .timescale -12 -12;
E_0000019ed5d0be10 .event edge, v0000019ed5d76e60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000019ed5d76e60_0;
    %nor/r;
    %assign/vec4 v0000019ed5d76e60_0, 0;
    %wait E_0000019ed5d0be10;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000019ed5d15580;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000019ed5d0b5d0;
    %vpi_func 3 13 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0000019ed5d0ae80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000019ed5d0aca0_0, 0;
    %assign/vec4 v0000019ed5d0a840_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 16 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000019ed5d0ce80;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019ed5d78440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019ed5d76e60_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0000019ed5d0ce80;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0000019ed5d78440_0;
    %inv;
    %store/vec4 v0000019ed5d78440_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0000019ed5d0ce80;
T_4 ;
    %vpi_call/w 3 50 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 51 "$dumpvars", 32'sb00000000000000000000000000000001, v0000019ed5d0ac00_0, v0000019ed5d784e0_0, v0000019ed5d77ae0_0, v0000019ed5d77360_0, v0000019ed5d77180_0, v0000019ed5d77ea0_0, v0000019ed5d77c20_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000019ed5d0ce80;
T_5 ;
    %load/vec4 v0000019ed5d77f40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %vpi_call/w 3 87 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v0000019ed5d77f40_0, 64, 32>, &PV<v0000019ed5d77f40_0, 32, 32> {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 88 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %vpi_call/w 3 90 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000019ed5d77f40_0, 128, 32>, &PV<v0000019ed5d77f40_0, 0, 32> {0 0 0};
    %vpi_call/w 3 91 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 92 "$display", "Mismatches: %1d in %1d samples", &PV<v0000019ed5d77f40_0, 128, 32>, &PV<v0000019ed5d77f40_0, 0, 32> {0 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0000019ed5d0ce80;
T_6 ;
    %wait E_0000019ed5d0b5d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000019ed5d77f40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000019ed5d77f40_0, 4, 32;
    %load/vec4 v0000019ed5d78120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000019ed5d77f40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 103 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000019ed5d77f40_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000019ed5d77f40_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000019ed5d77f40_0, 4, 32;
T_6.0 ;
    %load/vec4 v0000019ed5d77ea0_0;
    %load/vec4 v0000019ed5d77ea0_0;
    %load/vec4 v0000019ed5d77c20_0;
    %xor;
    %load/vec4 v0000019ed5d77ea0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0000019ed5d77f40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000019ed5d77f40_0, 4, 32;
T_6.6 ;
    %load/vec4 v0000019ed5d77f40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000019ed5d77f40_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000019ed5d0ce80;
T_7 ;
    %delay 1000000, 0;
    %vpi_call/w 3 115 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 116 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob029_m2014_q4g_test.sv";
    "dataset_code-complete-iccad2023/Prob029_m2014_q4g_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob029_m2014_q4g/Prob029_m2014_q4g_sample01.sv";
