<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1052" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1052{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1052{left:666px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_1052{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1052{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1052{left:96px;bottom:809px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t6_1052{left:96px;bottom:788px;letter-spacing:0.13px;word-spacing:-0.53px;}
#t7_1052{left:96px;bottom:753px;letter-spacing:0.1px;word-spacing:-0.83px;}
#t8_1052{left:96px;bottom:731px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t9_1052{left:96px;bottom:710px;letter-spacing:0.12px;word-spacing:-0.44px;}
#ta_1052{left:96px;bottom:688px;letter-spacing:0.13px;word-spacing:-0.64px;}
#tb_1052{left:96px;bottom:667px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tc_1052{left:96px;bottom:646px;letter-spacing:0.13px;word-spacing:-0.78px;}
#td_1052{left:96px;bottom:624px;letter-spacing:0.13px;word-spacing:-0.93px;}
#te_1052{left:96px;bottom:603px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tf_1052{left:96px;bottom:581px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tg_1052{left:96px;bottom:546px;letter-spacing:0.11px;word-spacing:-0.43px;}
#th_1052{left:96px;bottom:525px;letter-spacing:0.13px;word-spacing:-0.49px;}
#ti_1052{left:96px;bottom:485px;letter-spacing:0.14px;}
#tj_1052{left:168px;bottom:485px;letter-spacing:0.17px;word-spacing:-0.05px;}
#tk_1052{left:96px;bottom:450px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tl_1052{left:96px;bottom:429px;letter-spacing:0.11px;word-spacing:-0.86px;}
#tm_1052{left:96px;bottom:407px;letter-spacing:0.13px;word-spacing:-0.5px;}
#tn_1052{left:96px;bottom:386px;letter-spacing:0.13px;word-spacing:-0.51px;}
#to_1052{left:96px;bottom:351px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tp_1052{left:96px;bottom:329px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tq_1052{left:96px;bottom:308px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tr_1052{left:96px;bottom:287px;letter-spacing:0.12px;word-spacing:-0.57px;}
#ts_1052{left:96px;bottom:265px;letter-spacing:0.13px;word-spacing:-0.9px;}
#tt_1052{left:96px;bottom:244px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tu_1052{left:666px;bottom:244px;}
#tv_1052{left:672px;bottom:244px;letter-spacing:0.13px;}
#tw_1052{left:96px;bottom:209px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tx_1052{left:96px;bottom:187px;letter-spacing:0.11px;word-spacing:-0.44px;}
#ty_1052{left:96px;bottom:166px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tz_1052{left:125px;bottom:985px;letter-spacing:0.17px;}
#t10_1052{left:183px;bottom:985px;letter-spacing:0.18px;}
#t11_1052{left:426px;bottom:985px;letter-spacing:0.12px;word-spacing:-0.1px;}
#t12_1052{left:679px;bottom:985px;letter-spacing:0.14px;}
#t13_1052{left:123px;bottom:952px;letter-spacing:0.14px;}
#t14_1052{left:183px;bottom:952px;letter-spacing:0.17px;}
#t15_1052{left:426px;bottom:961px;letter-spacing:0.11px;}
#t16_1052{left:426px;bottom:942px;letter-spacing:0.11px;}
#t17_1052{left:679px;bottom:952px;letter-spacing:0.14px;}
#t18_1052{left:123px;bottom:918px;letter-spacing:0.14px;}
#t19_1052{left:183px;bottom:918px;letter-spacing:0.18px;}
#t1a_1052{left:426px;bottom:918px;letter-spacing:0.11px;word-spacing:0.05px;}
#t1b_1052{left:679px;bottom:918px;letter-spacing:-0.61px;}
#t1c_1052{left:131px;bottom:894px;letter-spacing:0.2px;}
#t1d_1052{left:183px;bottom:894px;letter-spacing:0.01px;}
#t1e_1052{left:426px;bottom:894px;letter-spacing:0.1px;word-spacing:0.04px;}
#t1f_1052{left:679px;bottom:894px;}
#t1g_1052{left:131px;bottom:860px;letter-spacing:0.2px;}
#t1h_1052{left:183px;bottom:860px;letter-spacing:0.17px;}
#t1i_1052{left:426px;bottom:869px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1j_1052{left:426px;bottom:851px;letter-spacing:0.12px;word-spacing:-0.06px;}
#t1k_1052{left:679px;bottom:860px;}
#t1l_1052{left:316px;bottom:1038px;letter-spacing:-0.1px;word-spacing:1.04px;}
#t1m_1052{left:388px;bottom:1038px;}
#t1n_1052{left:394px;bottom:1038px;letter-spacing:0.18px;}
#t1o_1052{left:438px;bottom:1038px;letter-spacing:0.17px;word-spacing:-0.05px;}
#t1p_1052{left:122px;bottom:1010px;letter-spacing:0.14px;}
#t1q_1052{left:281px;bottom:1010px;letter-spacing:0.16px;}
#t1r_1052{left:426px;bottom:1010px;letter-spacing:0.13px;}
#t1s_1052{left:694px;bottom:1010px;letter-spacing:0.13px;word-spacing:-0.41px;}
#t1t_1052{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1052{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1052{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1052{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_1052{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_1052{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s6_1052{font-size:15px;font-family:TimesNewRoman_61y;color:#000;}
.s7_1052{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s8_1052{font-size:15px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s9_1052{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1052" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1052Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1052" style="-webkit-user-select: none;"><object width="935" height="1210" data="1052/1052.svg" type="image/svg+xml" id="pdf1052" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1052" class="t s1_1052">597 </span><span id="t2_1052" class="t s2_1052">Secure Virtual Machine </span>
<span id="t3_1052" class="t s1_1052">AMD64 Technology </span><span id="t4_1052" class="t s1_1052">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1052" class="t s3_1052">In the case of exits due to specific instructions, the CPU will automatically advance the guest RIP in </span>
<span id="t6_1052" class="t s3_1052">response to the AE so that execution will resume at the next instruction on a subsequent VMRUN. </span>
<span id="t7_1052" class="t s3_1052">In the case of nested page faults, these are treated as AEs only if there was no reserved bit error. This is </span>
<span id="t8_1052" class="t s3_1052">intended to be used to help distinguish nested page faults due to demand misses (hypervisor needs to </span>
<span id="t9_1052" class="t s3_1052">allocate a page) vs MMIO emulation (hypervisor needs to emulate a device). Consequently, the </span>
<span id="ta_1052" class="t s3_1052">hypervisor should set a reserved page table bit, such as a reserved address bit, on all MMIO pages that </span>
<span id="tb_1052" class="t s3_1052">it intends to emulate. (This can include address bits that may become reserved when SEV is enabled; </span>
<span id="tc_1052" class="t s3_1052">see Section 15.34.1.) This will ensure that MMIO page faults become NAE events, which is critical so </span>
<span id="td_1052" class="t s3_1052">the guest #VC handler can be invoked to assist in the MMIO emulation. Nested page faults that are AE </span>
<span id="te_1052" class="t s3_1052">events do not invoke any guest handler and the hypervisor is intended to allocate memory as needed </span>
<span id="tf_1052" class="t s3_1052">and then resume the guest. </span>
<span id="tg_1052" class="t s3_1052">Note that when a guest is running with SEV-ES enabled, instruction bytes (VMCB offset D0h) are </span>
<span id="th_1052" class="t s3_1052">never saved to the VMCB on a nested page fault. </span>
<span id="ti_1052" class="t s4_1052">15.35.5 </span><span id="tj_1052" class="t s4_1052">#VC Exception </span>
<span id="tk_1052" class="t s3_1052">The VMM Communication Exception (#VC) is always generated by hardware when an SEV-ES </span>
<span id="tl_1052" class="t s3_1052">enabled guest is running and an NAE event occurs. The #VC exception is a precise, contributory, fault- </span>
<span id="tm_1052" class="t s3_1052">type exception utilizing exception vector 29. This exception cannot be masked. The error code of the </span>
<span id="tn_1052" class="t s3_1052">#VC exception is equal to the #VMEXIT code (see Appendix C) of the event that caused the NAE. </span>
<span id="to_1052" class="t s3_1052">In response to a #VC exception, a typical flow would involve the guest handler inspecting the error </span>
<span id="tp_1052" class="t s3_1052">code to determine the cause of the exception and deciding what register state must be copied to the </span>
<span id="tq_1052" class="t s3_1052">GHCB for the event to be handled. The handler should then execute the VMGEXIT instruction to </span>
<span id="tr_1052" class="t s3_1052">create an AE and invoke the hypervisor. After a later VMRUN, guest execution will resume after the </span>
<span id="ts_1052" class="t s3_1052">VMGEXIT instruction where the handler can view the results from the hypervisor and copy state from </span>
<span id="tt_1052" class="t s3_1052">the GHCB back to its internal state as needed. This flow is shown in Figure 15</span><span id="tu_1052" class="t s5_1052">-</span><span id="tv_1052" class="t s3_1052">31. </span>
<span id="tw_1052" class="t s3_1052">Note that it is inadvisable for the hypervisor to set the VMCB intercept bit for the #VC exception as </span>
<span id="tx_1052" class="t s3_1052">this would prevent proper handling of NAEs by the guest. Similarly, the hypervisor should avoid </span>
<span id="ty_1052" class="t s3_1052">setting intercept bits for events that would occur in the #VC handler (such as IRET). </span>
<span id="tz_1052" class="t s6_1052">A5h </span><span id="t10_1052" class="t s6_1052">VMEXIT_BUSLOCK </span><span id="t11_1052" class="t s6_1052">Bus Lock Threshold </span><span id="t12_1052" class="t s6_1052">No </span>
<span id="t13_1052" class="t s6_1052">400h </span><span id="t14_1052" class="t s6_1052">VMEXIT_NPF </span>
<span id="t15_1052" class="t s6_1052">Only if PFCODE[3]=0 (no reserved bit </span>
<span id="t16_1052" class="t s6_1052">error) </span>
<span id="t17_1052" class="t s6_1052">No </span>
<span id="t18_1052" class="t s6_1052">403h </span><span id="t19_1052" class="t s6_1052">VMEXIT_VMGEXIT </span><span id="t1a_1052" class="t s6_1052">VMGEXIT instruction </span><span id="t1b_1052" class="t s6_1052">Yes </span>
<span id="t1c_1052" class="t s6_1052">–1 </span><span id="t1d_1052" class="t s6_1052">VMEXIT_INVALID </span><span id="t1e_1052" class="t s6_1052">Invalid guest state </span><span id="t1f_1052" class="t s6_1052">– </span>
<span id="t1g_1052" class="t s6_1052">–2 </span><span id="t1h_1052" class="t s6_1052">VMEXIT_BUSY </span>
<span id="t1i_1052" class="t s6_1052">Busy bit was set in guest state (see </span>
<span id="t1j_1052" class="t s6_1052">Section 15.36.16) </span>
<span id="t1k_1052" class="t s6_1052">– </span>
<span id="t1l_1052" class="t s4_1052">Table 15</span><span id="t1m_1052" class="t s7_1052">-</span><span id="t1n_1052" class="t s4_1052">35. </span><span id="t1o_1052" class="t s4_1052">AE Exitcodes (continued) </span>
<span id="t1p_1052" class="t s8_1052">Code </span><span id="t1q_1052" class="t s8_1052">Name </span><span id="t1r_1052" class="t s8_1052">Notes </span><span id="t1s_1052" class="t s8_1052">HW Advances RIP </span>
<span id="t1t_1052" class="t s9_1052">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
