$date
	Sun Jun 16 23:44:35 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module memory_tb $end
$var wire 8 ! output_data [7:0] $end
$var parameter 32 " CLK_PERIOD $end
$var reg 8 # address [7:0] $end
$var reg 1 $ clk $end
$var reg 8 % input_data [7:0] $end
$var reg 1 & mem_write $end
$scope module dut $end
$var wire 8 ' address [7:0] $end
$var wire 1 $ clk $end
$var wire 8 ( input_data [7:0] $end
$var wire 1 & mem_write $end
$var reg 8 ) output_data [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
bx )
b10101010 (
b0 '
1&
b10101010 %
0$
b0 #
bx !
$end
#5000
1$
#10000
0$
#15000
b10101010 !
b10101010 )
1$
#20000
0$
b1010101 %
b1010101 (
b11111111 #
b11111111 '
#25000
bx !
bx )
1$
#30000
0$
#35000
b1010101 !
b1010101 )
1$
#40000
0$
b11110000 %
b11110000 (
b1010 #
b1010 '
#45000
bx !
bx )
1$
#50000
0$
#55000
b11110000 !
b11110000 )
1$
#60000
0$
b0 #
b0 '
0&
#65000
b10101010 !
b10101010 )
1$
#70000
0$
#75000
1$
#80000
0$
b11111111 #
b11111111 '
#85000
b1010101 !
b1010101 )
1$
#90000
0$
#95000
1$
#100000
0$
b1010 #
b1010 '
#105000
b11110000 !
b11110000 )
1$
#110000
0$
#115000
1$
#120000
0$
#125000
1$
#130000
0$
#135000
1$
#140000
0$
#145000
1$
#150000
0$
#155000
1$
#160000
0$
#165000
1$
#170000
0$
#175000
1$
#180000
0$
#185000
1$
#190000
0$
#195000
1$
#200000
0$
#205000
1$
#210000
0$
#215000
1$
#220000
0$
