// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module krnl_mmult_krnl_mmult_Pipeline_systolic1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        localC_7_7_4,
        localC_7_6_4,
        localC_7_5_4,
        localC_7_4_4,
        localC_7_3_4,
        localC_7_2_4,
        localC_7_1_4,
        localC_7_0_4,
        localC_6_7_4,
        localC_6_6_4,
        localC_6_5_4,
        localC_6_4_4,
        localC_6_3_4,
        localC_6_2_4,
        localC_6_1_4,
        localC_6_0_4,
        localC_5_7_4,
        localC_5_6_4,
        localC_5_5_4,
        localC_5_4_4,
        localC_5_3_4,
        localC_5_2_4,
        localC_5_1_4,
        localC_5_0_4,
        localC_4_7_4,
        localC_4_6_4,
        localC_4_5_4,
        localC_4_4_4,
        localC_4_3_4,
        localC_4_2_4,
        localC_4_1_4,
        localC_4_0_4,
        localC_3_7_4,
        localC_3_6_4,
        localC_3_5_4,
        localC_3_4_4,
        localC_3_3_4,
        localC_3_2_4,
        localC_3_1_4,
        localC_3_0_4,
        localC_2_7_4,
        localC_2_6_4,
        localC_2_5_4,
        localC_2_4_4,
        localC_2_3_4,
        localC_2_2_4,
        localC_2_1_4,
        localC_2_0_4,
        localC_1_7_4,
        localC_1_6_4,
        localC_1_5_4,
        localC_1_4_4,
        localC_1_3_4,
        localC_1_2_4,
        localC_1_1_4,
        localC_1_0_4,
        localC_0_7_2,
        localC_0_6_2,
        localC_0_5_2,
        localC_0_4_2,
        localC_0_3_2,
        localC_0_2_2,
        localC_0_1_2,
        localC_0_0_2,
        localA_7_address0,
        localA_7_ce0,
        localA_7_q0,
        localA_6_address0,
        localA_6_ce0,
        localA_6_q0,
        localA_5_address0,
        localA_5_ce0,
        localA_5_q0,
        localA_4_address0,
        localA_4_ce0,
        localA_4_q0,
        localA_3_address0,
        localA_3_ce0,
        localA_3_q0,
        localA_2_address0,
        localA_2_ce0,
        localA_2_q0,
        localA_1_address0,
        localA_1_ce0,
        localA_1_q0,
        localA_0_address0,
        localA_0_ce0,
        localA_0_q0,
        localB_7_address0,
        localB_7_ce0,
        localB_7_q0,
        localB_6_address0,
        localB_6_ce0,
        localB_6_q0,
        localB_5_address0,
        localB_5_ce0,
        localB_5_q0,
        localB_4_address0,
        localB_4_ce0,
        localB_4_q0,
        localB_3_address0,
        localB_3_ce0,
        localB_3_q0,
        localB_2_address0,
        localB_2_ce0,
        localB_2_q0,
        localB_1_address0,
        localB_1_ce0,
        localB_1_q0,
        localB_0_address0,
        localB_0_ce0,
        localB_0_q0,
        localC_7_7_2_out,
        localC_7_7_2_out_ap_vld,
        localC_7_6_2_out,
        localC_7_6_2_out_ap_vld,
        localC_7_5_2_out,
        localC_7_5_2_out_ap_vld,
        localC_7_4_2_out,
        localC_7_4_2_out_ap_vld,
        localC_7_3_2_out,
        localC_7_3_2_out_ap_vld,
        localC_7_2_2_out,
        localC_7_2_2_out_ap_vld,
        localC_7_1_2_out,
        localC_7_1_2_out_ap_vld,
        localC_7_0_2_out,
        localC_7_0_2_out_ap_vld,
        localC_6_7_2_out,
        localC_6_7_2_out_ap_vld,
        localC_6_6_2_out,
        localC_6_6_2_out_ap_vld,
        localC_6_5_2_out,
        localC_6_5_2_out_ap_vld,
        localC_6_4_2_out,
        localC_6_4_2_out_ap_vld,
        localC_6_3_2_out,
        localC_6_3_2_out_ap_vld,
        localC_6_2_2_out,
        localC_6_2_2_out_ap_vld,
        localC_6_1_2_out,
        localC_6_1_2_out_ap_vld,
        localC_6_0_2_out,
        localC_6_0_2_out_ap_vld,
        localC_5_7_2_out,
        localC_5_7_2_out_ap_vld,
        localC_5_6_2_out,
        localC_5_6_2_out_ap_vld,
        localC_5_5_2_out,
        localC_5_5_2_out_ap_vld,
        localC_5_4_2_out,
        localC_5_4_2_out_ap_vld,
        localC_5_3_2_out,
        localC_5_3_2_out_ap_vld,
        localC_5_2_2_out,
        localC_5_2_2_out_ap_vld,
        localC_5_1_2_out,
        localC_5_1_2_out_ap_vld,
        localC_5_0_2_out,
        localC_5_0_2_out_ap_vld,
        localC_4_7_2_out,
        localC_4_7_2_out_ap_vld,
        localC_4_6_2_out,
        localC_4_6_2_out_ap_vld,
        localC_4_5_2_out,
        localC_4_5_2_out_ap_vld,
        localC_4_4_2_out,
        localC_4_4_2_out_ap_vld,
        localC_4_3_2_out,
        localC_4_3_2_out_ap_vld,
        localC_4_2_2_out,
        localC_4_2_2_out_ap_vld,
        localC_4_1_2_out,
        localC_4_1_2_out_ap_vld,
        localC_4_0_2_out,
        localC_4_0_2_out_ap_vld,
        localC_3_7_2_out,
        localC_3_7_2_out_ap_vld,
        localC_3_6_2_out,
        localC_3_6_2_out_ap_vld,
        localC_3_5_2_out,
        localC_3_5_2_out_ap_vld,
        localC_3_4_2_out,
        localC_3_4_2_out_ap_vld,
        localC_3_3_2_out,
        localC_3_3_2_out_ap_vld,
        localC_3_2_2_out,
        localC_3_2_2_out_ap_vld,
        localC_3_1_2_out,
        localC_3_1_2_out_ap_vld,
        localC_3_0_2_out,
        localC_3_0_2_out_ap_vld,
        localC_2_7_2_out,
        localC_2_7_2_out_ap_vld,
        localC_2_6_2_out,
        localC_2_6_2_out_ap_vld,
        localC_2_5_2_out,
        localC_2_5_2_out_ap_vld,
        localC_2_4_2_out,
        localC_2_4_2_out_ap_vld,
        localC_2_3_2_out,
        localC_2_3_2_out_ap_vld,
        localC_2_2_2_out,
        localC_2_2_2_out_ap_vld,
        localC_2_1_2_out,
        localC_2_1_2_out_ap_vld,
        localC_2_0_2_out,
        localC_2_0_2_out_ap_vld,
        localC_1_7_2_out,
        localC_1_7_2_out_ap_vld,
        localC_1_6_2_out,
        localC_1_6_2_out_ap_vld,
        localC_1_5_2_out,
        localC_1_5_2_out_ap_vld,
        localC_1_4_2_out,
        localC_1_4_2_out_ap_vld,
        localC_1_3_2_out,
        localC_1_3_2_out_ap_vld,
        localC_1_2_2_out,
        localC_1_2_2_out_ap_vld,
        localC_1_1_2_out,
        localC_1_1_2_out_ap_vld,
        localC_1_0_2_out,
        localC_1_0_2_out_ap_vld,
        localC_0_7_4_out,
        localC_0_7_4_out_ap_vld,
        localC_0_6_4_out,
        localC_0_6_4_out_ap_vld,
        localC_0_5_4_out,
        localC_0_5_4_out_ap_vld,
        localC_0_4_4_out,
        localC_0_4_4_out_ap_vld,
        localC_0_3_4_out,
        localC_0_3_4_out_ap_vld,
        localC_0_2_4_out,
        localC_0_2_4_out_ap_vld,
        localC_0_1_4_out,
        localC_0_1_4_out_ap_vld,
        localC_0_0_4_out,
        localC_0_0_4_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] localC_7_7_4;
input  [31:0] localC_7_6_4;
input  [31:0] localC_7_5_4;
input  [31:0] localC_7_4_4;
input  [31:0] localC_7_3_4;
input  [31:0] localC_7_2_4;
input  [31:0] localC_7_1_4;
input  [31:0] localC_7_0_4;
input  [31:0] localC_6_7_4;
input  [31:0] localC_6_6_4;
input  [31:0] localC_6_5_4;
input  [31:0] localC_6_4_4;
input  [31:0] localC_6_3_4;
input  [31:0] localC_6_2_4;
input  [31:0] localC_6_1_4;
input  [31:0] localC_6_0_4;
input  [31:0] localC_5_7_4;
input  [31:0] localC_5_6_4;
input  [31:0] localC_5_5_4;
input  [31:0] localC_5_4_4;
input  [31:0] localC_5_3_4;
input  [31:0] localC_5_2_4;
input  [31:0] localC_5_1_4;
input  [31:0] localC_5_0_4;
input  [31:0] localC_4_7_4;
input  [31:0] localC_4_6_4;
input  [31:0] localC_4_5_4;
input  [31:0] localC_4_4_4;
input  [31:0] localC_4_3_4;
input  [31:0] localC_4_2_4;
input  [31:0] localC_4_1_4;
input  [31:0] localC_4_0_4;
input  [31:0] localC_3_7_4;
input  [31:0] localC_3_6_4;
input  [31:0] localC_3_5_4;
input  [31:0] localC_3_4_4;
input  [31:0] localC_3_3_4;
input  [31:0] localC_3_2_4;
input  [31:0] localC_3_1_4;
input  [31:0] localC_3_0_4;
input  [31:0] localC_2_7_4;
input  [31:0] localC_2_6_4;
input  [31:0] localC_2_5_4;
input  [31:0] localC_2_4_4;
input  [31:0] localC_2_3_4;
input  [31:0] localC_2_2_4;
input  [31:0] localC_2_1_4;
input  [31:0] localC_2_0_4;
input  [31:0] localC_1_7_4;
input  [31:0] localC_1_6_4;
input  [31:0] localC_1_5_4;
input  [31:0] localC_1_4_4;
input  [31:0] localC_1_3_4;
input  [31:0] localC_1_2_4;
input  [31:0] localC_1_1_4;
input  [31:0] localC_1_0_4;
input  [31:0] localC_0_7_2;
input  [31:0] localC_0_6_2;
input  [31:0] localC_0_5_2;
input  [31:0] localC_0_4_2;
input  [31:0] localC_0_3_2;
input  [31:0] localC_0_2_2;
input  [31:0] localC_0_1_2;
input  [31:0] localC_0_0_2;
output  [11:0] localA_7_address0;
output   localA_7_ce0;
input  [31:0] localA_7_q0;
output  [11:0] localA_6_address0;
output   localA_6_ce0;
input  [31:0] localA_6_q0;
output  [11:0] localA_5_address0;
output   localA_5_ce0;
input  [31:0] localA_5_q0;
output  [11:0] localA_4_address0;
output   localA_4_ce0;
input  [31:0] localA_4_q0;
output  [11:0] localA_3_address0;
output   localA_3_ce0;
input  [31:0] localA_3_q0;
output  [11:0] localA_2_address0;
output   localA_2_ce0;
input  [31:0] localA_2_q0;
output  [11:0] localA_1_address0;
output   localA_1_ce0;
input  [31:0] localA_1_q0;
output  [11:0] localA_0_address0;
output   localA_0_ce0;
input  [31:0] localA_0_q0;
output  [11:0] localB_7_address0;
output   localB_7_ce0;
input  [31:0] localB_7_q0;
output  [11:0] localB_6_address0;
output   localB_6_ce0;
input  [31:0] localB_6_q0;
output  [11:0] localB_5_address0;
output   localB_5_ce0;
input  [31:0] localB_5_q0;
output  [11:0] localB_4_address0;
output   localB_4_ce0;
input  [31:0] localB_4_q0;
output  [11:0] localB_3_address0;
output   localB_3_ce0;
input  [31:0] localB_3_q0;
output  [11:0] localB_2_address0;
output   localB_2_ce0;
input  [31:0] localB_2_q0;
output  [11:0] localB_1_address0;
output   localB_1_ce0;
input  [31:0] localB_1_q0;
output  [11:0] localB_0_address0;
output   localB_0_ce0;
input  [31:0] localB_0_q0;
output  [31:0] localC_7_7_2_out;
output   localC_7_7_2_out_ap_vld;
output  [31:0] localC_7_6_2_out;
output   localC_7_6_2_out_ap_vld;
output  [31:0] localC_7_5_2_out;
output   localC_7_5_2_out_ap_vld;
output  [31:0] localC_7_4_2_out;
output   localC_7_4_2_out_ap_vld;
output  [31:0] localC_7_3_2_out;
output   localC_7_3_2_out_ap_vld;
output  [31:0] localC_7_2_2_out;
output   localC_7_2_2_out_ap_vld;
output  [31:0] localC_7_1_2_out;
output   localC_7_1_2_out_ap_vld;
output  [31:0] localC_7_0_2_out;
output   localC_7_0_2_out_ap_vld;
output  [31:0] localC_6_7_2_out;
output   localC_6_7_2_out_ap_vld;
output  [31:0] localC_6_6_2_out;
output   localC_6_6_2_out_ap_vld;
output  [31:0] localC_6_5_2_out;
output   localC_6_5_2_out_ap_vld;
output  [31:0] localC_6_4_2_out;
output   localC_6_4_2_out_ap_vld;
output  [31:0] localC_6_3_2_out;
output   localC_6_3_2_out_ap_vld;
output  [31:0] localC_6_2_2_out;
output   localC_6_2_2_out_ap_vld;
output  [31:0] localC_6_1_2_out;
output   localC_6_1_2_out_ap_vld;
output  [31:0] localC_6_0_2_out;
output   localC_6_0_2_out_ap_vld;
output  [31:0] localC_5_7_2_out;
output   localC_5_7_2_out_ap_vld;
output  [31:0] localC_5_6_2_out;
output   localC_5_6_2_out_ap_vld;
output  [31:0] localC_5_5_2_out;
output   localC_5_5_2_out_ap_vld;
output  [31:0] localC_5_4_2_out;
output   localC_5_4_2_out_ap_vld;
output  [31:0] localC_5_3_2_out;
output   localC_5_3_2_out_ap_vld;
output  [31:0] localC_5_2_2_out;
output   localC_5_2_2_out_ap_vld;
output  [31:0] localC_5_1_2_out;
output   localC_5_1_2_out_ap_vld;
output  [31:0] localC_5_0_2_out;
output   localC_5_0_2_out_ap_vld;
output  [31:0] localC_4_7_2_out;
output   localC_4_7_2_out_ap_vld;
output  [31:0] localC_4_6_2_out;
output   localC_4_6_2_out_ap_vld;
output  [31:0] localC_4_5_2_out;
output   localC_4_5_2_out_ap_vld;
output  [31:0] localC_4_4_2_out;
output   localC_4_4_2_out_ap_vld;
output  [31:0] localC_4_3_2_out;
output   localC_4_3_2_out_ap_vld;
output  [31:0] localC_4_2_2_out;
output   localC_4_2_2_out_ap_vld;
output  [31:0] localC_4_1_2_out;
output   localC_4_1_2_out_ap_vld;
output  [31:0] localC_4_0_2_out;
output   localC_4_0_2_out_ap_vld;
output  [31:0] localC_3_7_2_out;
output   localC_3_7_2_out_ap_vld;
output  [31:0] localC_3_6_2_out;
output   localC_3_6_2_out_ap_vld;
output  [31:0] localC_3_5_2_out;
output   localC_3_5_2_out_ap_vld;
output  [31:0] localC_3_4_2_out;
output   localC_3_4_2_out_ap_vld;
output  [31:0] localC_3_3_2_out;
output   localC_3_3_2_out_ap_vld;
output  [31:0] localC_3_2_2_out;
output   localC_3_2_2_out_ap_vld;
output  [31:0] localC_3_1_2_out;
output   localC_3_1_2_out_ap_vld;
output  [31:0] localC_3_0_2_out;
output   localC_3_0_2_out_ap_vld;
output  [31:0] localC_2_7_2_out;
output   localC_2_7_2_out_ap_vld;
output  [31:0] localC_2_6_2_out;
output   localC_2_6_2_out_ap_vld;
output  [31:0] localC_2_5_2_out;
output   localC_2_5_2_out_ap_vld;
output  [31:0] localC_2_4_2_out;
output   localC_2_4_2_out_ap_vld;
output  [31:0] localC_2_3_2_out;
output   localC_2_3_2_out_ap_vld;
output  [31:0] localC_2_2_2_out;
output   localC_2_2_2_out_ap_vld;
output  [31:0] localC_2_1_2_out;
output   localC_2_1_2_out_ap_vld;
output  [31:0] localC_2_0_2_out;
output   localC_2_0_2_out_ap_vld;
output  [31:0] localC_1_7_2_out;
output   localC_1_7_2_out_ap_vld;
output  [31:0] localC_1_6_2_out;
output   localC_1_6_2_out_ap_vld;
output  [31:0] localC_1_5_2_out;
output   localC_1_5_2_out_ap_vld;
output  [31:0] localC_1_4_2_out;
output   localC_1_4_2_out_ap_vld;
output  [31:0] localC_1_3_2_out;
output   localC_1_3_2_out_ap_vld;
output  [31:0] localC_1_2_2_out;
output   localC_1_2_2_out_ap_vld;
output  [31:0] localC_1_1_2_out;
output   localC_1_1_2_out_ap_vld;
output  [31:0] localC_1_0_2_out;
output   localC_1_0_2_out_ap_vld;
output  [31:0] localC_0_7_4_out;
output   localC_0_7_4_out_ap_vld;
output  [31:0] localC_0_6_4_out;
output   localC_0_6_4_out_ap_vld;
output  [31:0] localC_0_5_4_out;
output   localC_0_5_4_out_ap_vld;
output  [31:0] localC_0_4_4_out;
output   localC_0_4_4_out_ap_vld;
output  [31:0] localC_0_3_4_out;
output   localC_0_3_4_out_ap_vld;
output  [31:0] localC_0_2_4_out;
output   localC_0_2_4_out_ap_vld;
output  [31:0] localC_0_1_4_out;
output   localC_0_1_4_out_ap_vld;
output  [31:0] localC_0_0_4_out;
output   localC_0_0_4_out_ap_vld;

reg ap_idle;
reg localA_7_ce0;
reg localA_6_ce0;
reg localA_5_ce0;
reg localA_4_ce0;
reg localA_3_ce0;
reg localA_2_ce0;
reg localA_1_ce0;
reg localA_0_ce0;
reg localB_7_ce0;
reg localB_6_ce0;
reg localB_5_ce0;
reg localB_4_ce0;
reg localB_3_ce0;
reg localB_2_ce0;
reg localB_1_ce0;
reg localB_0_ce0;
reg localC_7_7_2_out_ap_vld;
reg localC_7_6_2_out_ap_vld;
reg localC_7_5_2_out_ap_vld;
reg localC_7_4_2_out_ap_vld;
reg localC_7_3_2_out_ap_vld;
reg localC_7_2_2_out_ap_vld;
reg localC_7_1_2_out_ap_vld;
reg localC_7_0_2_out_ap_vld;
reg localC_6_7_2_out_ap_vld;
reg localC_6_6_2_out_ap_vld;
reg localC_6_5_2_out_ap_vld;
reg localC_6_4_2_out_ap_vld;
reg localC_6_3_2_out_ap_vld;
reg localC_6_2_2_out_ap_vld;
reg localC_6_1_2_out_ap_vld;
reg localC_6_0_2_out_ap_vld;
reg localC_5_7_2_out_ap_vld;
reg localC_5_6_2_out_ap_vld;
reg localC_5_5_2_out_ap_vld;
reg localC_5_4_2_out_ap_vld;
reg localC_5_3_2_out_ap_vld;
reg localC_5_2_2_out_ap_vld;
reg localC_5_1_2_out_ap_vld;
reg localC_5_0_2_out_ap_vld;
reg localC_4_7_2_out_ap_vld;
reg localC_4_6_2_out_ap_vld;
reg localC_4_5_2_out_ap_vld;
reg localC_4_4_2_out_ap_vld;
reg localC_4_3_2_out_ap_vld;
reg localC_4_2_2_out_ap_vld;
reg localC_4_1_2_out_ap_vld;
reg localC_4_0_2_out_ap_vld;
reg localC_3_7_2_out_ap_vld;
reg localC_3_6_2_out_ap_vld;
reg localC_3_5_2_out_ap_vld;
reg localC_3_4_2_out_ap_vld;
reg localC_3_3_2_out_ap_vld;
reg localC_3_2_2_out_ap_vld;
reg localC_3_1_2_out_ap_vld;
reg localC_3_0_2_out_ap_vld;
reg localC_2_7_2_out_ap_vld;
reg localC_2_6_2_out_ap_vld;
reg localC_2_5_2_out_ap_vld;
reg localC_2_4_2_out_ap_vld;
reg localC_2_3_2_out_ap_vld;
reg localC_2_2_2_out_ap_vld;
reg localC_2_1_2_out_ap_vld;
reg localC_2_0_2_out_ap_vld;
reg localC_1_7_2_out_ap_vld;
reg localC_1_6_2_out_ap_vld;
reg localC_1_5_2_out_ap_vld;
reg localC_1_4_2_out_ap_vld;
reg localC_1_3_2_out_ap_vld;
reg localC_1_2_2_out_ap_vld;
reg localC_1_1_2_out_ap_vld;
reg localC_1_0_2_out_ap_vld;
reg localC_0_7_4_out_ap_vld;
reg localC_0_6_4_out_ap_vld;
reg localC_0_5_4_out_ap_vld;
reg localC_0_4_4_out_ap_vld;
reg localC_0_3_4_out_ap_vld;
reg localC_0_2_4_out_ap_vld;
reg localC_0_1_4_out_ap_vld;
reg localC_0_0_4_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln243_fu_3036_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln243_reg_8388;
wire   [0:0] icmp_ln249_fu_3070_p2;
reg   [0:0] icmp_ln249_reg_8397;
wire   [0:0] icmp_ln249_1_fu_3076_p2;
reg   [0:0] icmp_ln249_1_reg_8402;
wire   [0:0] and_ln249_1_fu_3094_p2;
reg   [0:0] and_ln249_1_reg_8407;
wire   [0:0] and_ln249_2_fu_3112_p2;
reg   [0:0] and_ln249_2_reg_8415;
wire   [0:0] and_ln249_3_fu_3130_p2;
reg   [0:0] and_ln249_3_reg_8426;
wire   [0:0] and_ln249_4_fu_3148_p2;
reg   [0:0] and_ln249_4_reg_8440;
wire   [0:0] and_ln249_5_fu_3166_p2;
reg   [0:0] and_ln249_5_reg_8457;
wire   [0:0] and_ln249_6_fu_3194_p2;
reg   [0:0] and_ln249_6_reg_8477;
wire   [0:0] and_ln249_7_fu_3212_p2;
reg   [0:0] and_ln249_7_reg_8500;
reg   [0:0] and_ln249_7_reg_8500_pp0_iter1_reg;
wire   [0:0] and_ln249_8_fu_3242_p2;
reg   [0:0] and_ln249_8_reg_8531;
reg   [0:0] and_ln249_8_reg_8531_pp0_iter1_reg;
wire   [0:0] and_ln249_9_fu_3272_p2;
reg   [0:0] and_ln249_9_reg_8561;
reg   [0:0] and_ln249_9_reg_8561_pp0_iter1_reg;
wire   [0:0] and_ln249_10_fu_3312_p2;
reg   [0:0] and_ln249_10_reg_8588;
reg   [0:0] and_ln249_10_reg_8588_pp0_iter1_reg;
wire   [0:0] and_ln249_11_fu_3342_p2;
reg   [0:0] and_ln249_11_reg_8612;
reg   [0:0] and_ln249_11_reg_8612_pp0_iter1_reg;
wire   [0:0] and_ln249_12_fu_3382_p2;
reg   [0:0] and_ln249_12_reg_8633;
reg   [0:0] and_ln249_12_reg_8633_pp0_iter1_reg;
wire   [0:0] and_ln249_13_fu_3412_p2;
reg   [0:0] and_ln249_13_reg_8651;
reg   [0:0] and_ln249_13_reg_8651_pp0_iter1_reg;
reg   [0:0] tmp_3_reg_8701;
reg   [0:0] tmp_3_reg_8701_pp0_iter1_reg;
wire   [31:0] mul_ln252_7_fu_4094_p2;
reg   [31:0] mul_ln252_7_reg_8713;
wire   [31:0] mul_ln252_15_fu_4331_p2;
reg   [31:0] mul_ln252_15_reg_8718;
wire   [31:0] mul_ln252_23_fu_4575_p2;
reg   [31:0] mul_ln252_23_reg_8723;
wire   [31:0] mul_ln252_31_fu_4819_p2;
reg   [31:0] mul_ln252_31_reg_8728;
wire   [31:0] mul_ln252_39_fu_5063_p2;
reg   [31:0] mul_ln252_39_reg_8733;
wire   [31:0] mul_ln252_47_fu_5307_p2;
reg   [31:0] mul_ln252_47_reg_8738;
wire   [31:0] mul_ln252_55_fu_5551_p2;
reg   [31:0] mul_ln252_55_reg_8743;
wire   [31:0] mul_ln252_56_fu_5571_p2;
reg   [31:0] mul_ln252_56_reg_8748;
wire   [31:0] mul_ln252_57_fu_5584_p2;
reg   [31:0] mul_ln252_57_reg_8753;
wire   [31:0] mul_ln252_58_fu_5604_p2;
reg   [31:0] mul_ln252_58_reg_8758;
wire   [31:0] mul_ln252_59_fu_5624_p2;
reg   [31:0] mul_ln252_59_reg_8763;
wire   [31:0] mul_ln252_60_fu_5644_p2;
reg   [31:0] mul_ln252_60_reg_8768;
wire   [31:0] mul_ln252_61_fu_5664_p2;
reg   [31:0] mul_ln252_61_reg_8773;
wire   [31:0] mul_ln252_62_fu_5684_p2;
reg   [31:0] mul_ln252_62_reg_8778;
wire   [31:0] mul_ln252_63_fu_5704_p2;
reg   [31:0] mul_ln252_63_reg_8783;
wire   [63:0] p_cast79_fu_3064_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] p_cast80_fu_3224_p1;
wire   [63:0] p_cast81_fu_3254_p1;
wire   [63:0] p_cast82_fu_3284_p1;
wire   [63:0] p_cast83_fu_3324_p1;
wire   [63:0] p_cast84_fu_3354_p1;
wire   [63:0] p_cast85_fu_3394_p1;
wire   [63:0] zext_ln243_fu_3048_p1;
reg   [12:0] k_fu_400;
wire    ap_loop_init;
reg   [12:0] ap_sig_allocacmp_k_1;
wire   [12:0] add_ln243_fu_3042_p2;
reg  signed [31:0] bufA_0_1_fu_404;
wire   [31:0] bufA_0_0_1_fu_5717_p3;
reg  signed [31:0] bufA_0_2_fu_408;
wire   [31:0] bufA_0_1_1_fu_5697_p3;
reg  signed [31:0] bufA_0_3_fu_412;
wire   [31:0] bufA_0_2_1_fu_5677_p3;
reg  signed [31:0] bufA_0_4_fu_416;
wire   [31:0] bufA_0_3_1_fu_5657_p3;
reg  signed [31:0] bufA_0_5_fu_420;
wire   [31:0] bufA_0_4_1_fu_5637_p3;
reg  signed [31:0] bufA_0_6_fu_424;
wire   [31:0] bufA_0_5_1_fu_5617_p3;
reg  signed [31:0] bufA_0_6_2_fu_428;
wire   [31:0] bufA_0_6_3_fu_5597_p3;
reg  signed [31:0] bufA_1_1_fu_432;
wire   [31:0] bufA_1_0_1_fu_5564_p3;
reg  signed [31:0] bufA_1_2_fu_436;
wire   [31:0] bufA_1_1_1_fu_5544_p3;
reg  signed [31:0] bufA_1_3_fu_440;
wire   [31:0] bufA_1_2_1_fu_5511_p3;
reg  signed [31:0] bufA_1_4_fu_444;
wire   [31:0] bufA_1_3_1_fu_5478_p3;
reg  signed [31:0] bufA_1_5_fu_448;
wire   [31:0] bufA_1_4_1_fu_5445_p3;
reg  signed [31:0] bufA_1_6_fu_452;
wire   [31:0] bufA_1_5_1_fu_5412_p3;
reg  signed [31:0] bufA_1_6_2_fu_456;
wire   [31:0] bufA_1_6_3_fu_5379_p3;
reg  signed [31:0] bufA_2_1_fu_460;
wire   [31:0] bufA_2_0_1_fu_5320_p3;
reg  signed [31:0] bufA_2_2_fu_464;
wire   [31:0] bufA_2_1_1_fu_5300_p3;
reg  signed [31:0] bufA_2_3_fu_468;
wire   [31:0] bufA_2_2_1_fu_5267_p3;
reg  signed [31:0] bufA_2_4_fu_472;
wire   [31:0] bufA_2_3_1_fu_5234_p3;
reg  signed [31:0] bufA_2_5_fu_476;
wire   [31:0] bufA_2_4_1_fu_5201_p3;
reg  signed [31:0] bufA_2_6_fu_480;
wire   [31:0] bufA_2_5_1_fu_5168_p3;
reg  signed [31:0] bufA_2_6_2_fu_484;
wire   [31:0] bufA_2_6_3_fu_5135_p3;
reg  signed [31:0] bufA_3_1_fu_488;
wire   [31:0] bufA_3_0_1_fu_5076_p3;
reg  signed [31:0] bufA_3_2_fu_492;
wire   [31:0] bufA_3_1_1_fu_5056_p3;
reg  signed [31:0] bufA_3_3_fu_496;
wire   [31:0] bufA_3_2_1_fu_5023_p3;
reg  signed [31:0] bufA_3_4_fu_500;
wire   [31:0] bufA_3_3_1_fu_4990_p3;
reg  signed [31:0] bufA_3_5_fu_504;
wire   [31:0] bufA_3_4_1_fu_4957_p3;
reg  signed [31:0] bufA_3_6_fu_508;
wire   [31:0] bufA_3_5_1_fu_4924_p3;
reg  signed [31:0] bufA_3_6_2_fu_512;
wire   [31:0] bufA_3_6_3_fu_4891_p3;
reg  signed [31:0] bufA_4_1_fu_516;
wire   [31:0] bufA_4_0_1_fu_4832_p3;
reg  signed [31:0] bufA_4_2_fu_520;
wire   [31:0] bufA_4_1_1_fu_4812_p3;
reg  signed [31:0] bufA_4_3_fu_524;
wire   [31:0] bufA_4_2_1_fu_4779_p3;
reg  signed [31:0] bufA_4_4_fu_528;
wire   [31:0] bufA_4_3_1_fu_4746_p3;
reg  signed [31:0] bufA_4_5_fu_532;
wire   [31:0] bufA_4_4_1_fu_4713_p3;
reg  signed [31:0] bufA_4_6_fu_536;
wire   [31:0] bufA_4_5_1_fu_4680_p3;
reg  signed [31:0] bufA_4_6_2_fu_540;
wire   [31:0] bufA_4_6_3_fu_4647_p3;
reg  signed [31:0] bufA_5_1_fu_544;
wire   [31:0] bufA_5_0_1_fu_4588_p3;
reg  signed [31:0] bufA_5_2_fu_548;
wire   [31:0] bufA_5_1_1_fu_4568_p3;
reg  signed [31:0] bufA_5_3_fu_552;
wire   [31:0] bufA_5_2_1_fu_4535_p3;
reg  signed [31:0] bufA_5_4_fu_556;
wire   [31:0] bufA_5_3_1_fu_4502_p3;
reg  signed [31:0] bufA_5_5_fu_560;
wire   [31:0] bufA_5_4_1_fu_4469_p3;
reg  signed [31:0] bufA_5_6_fu_564;
wire   [31:0] bufA_5_5_1_fu_4436_p3;
reg  signed [31:0] bufA_5_6_2_fu_568;
wire   [31:0] bufA_5_6_3_fu_4403_p3;
reg  signed [31:0] bufA_6_1_fu_572;
wire   [31:0] bufA_6_0_1_fu_4344_p3;
reg  signed [31:0] bufA_6_2_fu_576;
wire   [31:0] bufA_6_1_1_fu_4324_p3;
reg  signed [31:0] bufA_6_3_fu_580;
wire   [31:0] bufA_6_2_1_fu_4291_p3;
reg  signed [31:0] bufA_6_4_fu_584;
wire   [31:0] bufA_6_3_1_fu_4258_p3;
reg  signed [31:0] bufA_6_5_fu_588;
wire   [31:0] bufA_6_4_1_fu_4225_p3;
reg  signed [31:0] bufA_6_6_fu_592;
wire   [31:0] bufA_6_5_1_fu_4192_p3;
reg  signed [31:0] bufA_6_6_2_fu_596;
wire   [31:0] bufA_6_6_3_fu_4159_p3;
reg  signed [31:0] bufA_7_1_fu_600;
wire   [31:0] bufA_7_0_1_fu_4100_p3;
reg  signed [31:0] bufA_7_2_fu_604;
wire   [31:0] bufA_7_1_1_fu_4087_p3;
reg  signed [31:0] bufA_7_3_fu_608;
wire   [31:0] bufA_7_2_1_fu_4061_p3;
reg  signed [31:0] bufA_7_4_fu_612;
wire   [31:0] bufA_7_3_1_fu_4035_p3;
reg  signed [31:0] bufA_7_5_fu_616;
wire   [31:0] bufA_7_4_1_fu_4009_p3;
reg  signed [31:0] bufA_7_6_fu_620;
wire   [31:0] bufA_7_5_1_fu_3983_p3;
reg  signed [31:0] bufA_7_6_2_fu_624;
wire   [31:0] bufA_7_6_3_fu_3957_p3;
reg  signed [31:0] bufB_1_0_fu_628;
wire   [31:0] bufB_0_0_1_fu_5710_p3;
reg  signed [31:0] bufB_1_1_fu_632;
wire   [31:0] bufB_0_1_1_fu_5690_p3;
reg  signed [31:0] bufB_1_2_fu_636;
wire   [31:0] bufB_0_2_1_fu_5670_p3;
reg  signed [31:0] bufB_1_3_fu_640;
wire   [31:0] bufB_0_3_1_fu_5650_p3;
reg  signed [31:0] bufB_1_4_fu_644;
wire   [31:0] bufB_0_4_1_fu_5630_p3;
reg  signed [31:0] bufB_1_5_fu_648;
wire   [31:0] bufB_0_5_1_fu_5610_p3;
reg  signed [31:0] bufB_1_6_fu_652;
wire   [31:0] bufB_0_6_1_fu_5590_p3;
reg  signed [31:0] bufB_1_7_fu_656;
wire   [31:0] bufB_0_7_1_fu_5577_p3;
reg  signed [31:0] bufB_2_0_fu_660;
wire   [31:0] bufB_1_0_1_fu_5557_p3;
reg  signed [31:0] bufB_2_1_fu_664;
wire   [31:0] bufB_1_1_1_fu_5537_p3;
reg  signed [31:0] bufB_2_2_fu_668;
wire   [31:0] bufB_1_2_1_fu_5504_p3;
reg  signed [31:0] bufB_2_3_fu_672;
wire   [31:0] bufB_1_3_1_fu_5471_p3;
reg  signed [31:0] bufB_2_4_fu_676;
wire   [31:0] bufB_1_4_1_fu_5438_p3;
reg  signed [31:0] bufB_2_5_fu_680;
wire   [31:0] bufB_1_5_1_fu_5405_p3;
reg  signed [31:0] bufB_2_6_fu_684;
wire   [31:0] bufB_1_6_1_fu_5372_p3;
reg  signed [31:0] bufB_2_7_fu_688;
wire   [31:0] bufB_1_7_1_fu_5346_p3;
reg  signed [31:0] bufB_3_0_fu_692;
wire   [31:0] bufB_2_0_1_fu_5313_p3;
reg  signed [31:0] bufB_3_1_fu_696;
wire   [31:0] bufB_2_1_1_fu_5293_p3;
reg  signed [31:0] bufB_3_2_fu_700;
wire   [31:0] bufB_2_2_1_fu_5260_p3;
reg  signed [31:0] bufB_3_3_fu_704;
wire   [31:0] bufB_2_3_1_fu_5227_p3;
reg  signed [31:0] bufB_3_4_fu_708;
wire   [31:0] bufB_2_4_1_fu_5194_p3;
reg  signed [31:0] bufB_3_5_fu_712;
wire   [31:0] bufB_2_5_1_fu_5161_p3;
reg  signed [31:0] bufB_3_6_fu_716;
wire   [31:0] bufB_2_6_1_fu_5128_p3;
reg  signed [31:0] bufB_3_7_fu_720;
wire   [31:0] bufB_2_7_1_fu_5102_p3;
reg  signed [31:0] bufB_4_0_fu_724;
wire   [31:0] bufB_3_0_1_fu_5069_p3;
reg  signed [31:0] bufB_4_1_fu_728;
wire   [31:0] bufB_3_1_1_fu_5049_p3;
reg  signed [31:0] bufB_4_2_fu_732;
wire   [31:0] bufB_3_2_1_fu_5016_p3;
reg  signed [31:0] bufB_4_3_fu_736;
wire   [31:0] bufB_3_3_1_fu_4983_p3;
reg  signed [31:0] bufB_4_4_fu_740;
wire   [31:0] bufB_3_4_1_fu_4950_p3;
reg  signed [31:0] bufB_4_5_fu_744;
wire   [31:0] bufB_3_5_1_fu_4917_p3;
reg  signed [31:0] bufB_4_6_fu_748;
wire   [31:0] bufB_3_6_1_fu_4884_p3;
reg  signed [31:0] bufB_4_7_fu_752;
wire   [31:0] bufB_3_7_1_fu_4858_p3;
reg  signed [31:0] bufB_5_0_fu_756;
wire   [31:0] bufB_4_0_1_fu_4825_p3;
reg  signed [31:0] bufB_5_1_fu_760;
wire   [31:0] bufB_4_1_1_fu_4805_p3;
reg  signed [31:0] bufB_5_2_fu_764;
wire   [31:0] bufB_4_2_1_fu_4772_p3;
reg  signed [31:0] bufB_5_3_fu_768;
wire   [31:0] bufB_4_3_1_fu_4739_p3;
reg  signed [31:0] bufB_5_4_fu_772;
wire   [31:0] bufB_4_4_1_fu_4706_p3;
reg  signed [31:0] bufB_5_5_fu_776;
wire   [31:0] bufB_4_5_1_fu_4673_p3;
reg  signed [31:0] bufB_5_6_fu_780;
wire   [31:0] bufB_4_6_1_fu_4640_p3;
reg  signed [31:0] bufB_5_7_fu_784;
wire   [31:0] bufB_4_7_1_fu_4614_p3;
reg  signed [31:0] bufB_6_0_fu_788;
wire   [31:0] bufB_5_0_1_fu_4581_p3;
reg  signed [31:0] bufB_6_1_fu_792;
wire   [31:0] bufB_5_1_1_fu_4561_p3;
reg  signed [31:0] bufB_6_2_fu_796;
wire   [31:0] bufB_5_2_1_fu_4528_p3;
reg  signed [31:0] bufB_6_3_fu_800;
wire   [31:0] bufB_5_3_1_fu_4495_p3;
reg  signed [31:0] bufB_6_4_fu_804;
wire   [31:0] bufB_5_4_1_fu_4462_p3;
reg  signed [31:0] bufB_6_5_fu_808;
wire   [31:0] bufB_5_5_1_fu_4429_p3;
reg  signed [31:0] bufB_6_6_fu_812;
wire   [31:0] bufB_5_6_1_fu_4396_p3;
reg  signed [31:0] bufB_6_7_fu_816;
wire   [31:0] bufB_5_7_1_fu_4370_p3;
reg  signed [31:0] bufB_6_0_2_fu_820;
wire   [31:0] bufB_6_0_3_fu_4337_p3;
reg  signed [31:0] bufB_6_1_2_fu_824;
wire   [31:0] bufB_6_1_3_fu_4317_p3;
reg  signed [31:0] bufB_6_2_2_fu_828;
wire   [31:0] bufB_6_2_3_fu_4284_p3;
reg  signed [31:0] bufB_6_3_2_fu_832;
wire   [31:0] bufB_6_3_3_fu_4251_p3;
reg  signed [31:0] bufB_6_4_2_fu_836;
wire   [31:0] bufB_6_4_3_fu_4218_p3;
reg  signed [31:0] bufB_6_5_2_fu_840;
wire   [31:0] bufB_6_5_3_fu_4185_p3;
reg  signed [31:0] bufB_6_6_2_fu_844;
wire   [31:0] bufB_6_6_3_fu_4152_p3;
reg  signed [31:0] bufB_6_7_2_fu_848;
wire   [31:0] bufB_6_7_3_fu_4126_p3;
reg   [31:0] localC_0_0_3_fu_852;
wire   [31:0] localC_0_0_4_fu_6747_p3;
reg   [31:0] localC_0_1_3_fu_856;
wire   [31:0] localC_0_1_4_fu_6735_p3;
reg   [31:0] localC_0_2_3_fu_860;
wire   [31:0] localC_0_2_4_fu_6723_p3;
reg   [31:0] localC_0_3_3_fu_864;
wire   [31:0] localC_0_3_4_fu_6711_p3;
reg   [31:0] localC_0_4_3_fu_868;
wire   [31:0] localC_0_4_4_fu_6699_p3;
reg   [31:0] localC_0_5_3_fu_872;
wire   [31:0] localC_0_5_4_fu_6687_p3;
reg   [31:0] localC_0_6_3_fu_876;
wire   [31:0] localC_0_6_4_fu_6675_p3;
reg   [31:0] localC_0_7_3_fu_880;
wire   [31:0] localC_0_7_4_fu_6663_p3;
reg   [31:0] localC_1_0_2_fu_884;
wire   [31:0] localC_1_0_3_fu_6651_p3;
reg   [31:0] localC_1_1_2_fu_888;
wire   [31:0] localC_1_1_3_fu_5530_p3;
reg   [31:0] localC_1_2_2_fu_892;
wire   [31:0] localC_1_2_3_fu_5497_p3;
reg   [31:0] localC_1_3_2_fu_896;
wire   [31:0] localC_1_3_3_fu_5464_p3;
reg   [31:0] localC_1_4_2_fu_900;
wire   [31:0] localC_1_4_3_fu_5431_p3;
reg   [31:0] localC_1_5_2_fu_904;
wire   [31:0] localC_1_5_3_fu_5398_p3;
reg   [31:0] localC_1_6_2_fu_908;
wire   [31:0] localC_1_6_3_fu_5365_p3;
reg   [31:0] localC_1_7_2_fu_912;
wire   [31:0] localC_1_7_3_fu_5339_p3;
reg   [31:0] localC_2_0_2_fu_916;
wire   [31:0] localC_2_0_3_fu_6639_p3;
reg   [31:0] localC_2_1_2_fu_920;
wire   [31:0] localC_2_1_3_fu_5286_p3;
reg   [31:0] localC_2_2_2_fu_924;
wire   [31:0] localC_2_2_3_fu_5253_p3;
reg   [31:0] localC_2_3_2_fu_928;
wire   [31:0] localC_2_3_3_fu_5220_p3;
reg   [31:0] localC_2_4_2_fu_932;
wire   [31:0] localC_2_4_3_fu_5187_p3;
reg   [31:0] localC_2_5_2_fu_936;
wire   [31:0] localC_2_5_3_fu_5154_p3;
reg   [31:0] localC_2_6_2_fu_940;
wire   [31:0] localC_2_6_3_fu_5121_p3;
reg   [31:0] localC_2_7_2_fu_944;
wire   [31:0] localC_2_7_3_fu_5095_p3;
reg   [31:0] localC_3_0_2_fu_948;
wire   [31:0] localC_3_0_3_fu_6627_p3;
reg   [31:0] localC_3_1_2_fu_952;
wire   [31:0] localC_3_1_3_fu_5042_p3;
reg   [31:0] localC_3_2_2_fu_956;
wire   [31:0] localC_3_2_3_fu_5009_p3;
reg   [31:0] localC_3_3_2_fu_960;
wire   [31:0] localC_3_3_3_fu_4976_p3;
reg   [31:0] localC_3_4_2_fu_964;
wire   [31:0] localC_3_4_3_fu_4943_p3;
reg   [31:0] localC_3_5_2_fu_968;
wire   [31:0] localC_3_5_3_fu_4910_p3;
reg   [31:0] localC_3_6_2_fu_972;
wire   [31:0] localC_3_6_3_fu_4877_p3;
reg   [31:0] localC_3_7_2_fu_976;
wire   [31:0] localC_3_7_3_fu_4851_p3;
reg   [31:0] localC_4_0_2_fu_980;
wire   [31:0] localC_4_0_3_fu_6615_p3;
reg   [31:0] localC_4_1_2_fu_984;
wire   [31:0] localC_4_1_3_fu_4798_p3;
reg   [31:0] localC_4_2_2_fu_988;
wire   [31:0] localC_4_2_3_fu_4765_p3;
reg   [31:0] localC_4_3_2_fu_992;
wire   [31:0] localC_4_3_3_fu_4732_p3;
reg   [31:0] localC_4_4_2_fu_996;
wire   [31:0] localC_4_4_3_fu_4699_p3;
reg   [31:0] localC_4_5_2_fu_1000;
wire   [31:0] localC_4_5_3_fu_4666_p3;
reg   [31:0] localC_4_6_2_fu_1004;
wire   [31:0] localC_4_6_3_fu_4633_p3;
reg   [31:0] localC_4_7_2_fu_1008;
wire   [31:0] localC_4_7_3_fu_4607_p3;
reg   [31:0] localC_5_0_2_fu_1012;
wire   [31:0] localC_5_0_3_fu_6603_p3;
reg   [31:0] localC_5_1_2_fu_1016;
wire   [31:0] localC_5_1_3_fu_4554_p3;
reg   [31:0] localC_5_2_2_fu_1020;
wire   [31:0] localC_5_2_3_fu_4521_p3;
reg   [31:0] localC_5_3_2_fu_1024;
wire   [31:0] localC_5_3_3_fu_4488_p3;
reg   [31:0] localC_5_4_2_fu_1028;
wire   [31:0] localC_5_4_3_fu_4455_p3;
reg   [31:0] localC_5_5_2_fu_1032;
wire   [31:0] localC_5_5_3_fu_4422_p3;
reg   [31:0] localC_5_6_2_fu_1036;
wire   [31:0] localC_5_6_3_fu_4389_p3;
reg   [31:0] localC_5_7_2_fu_1040;
wire   [31:0] localC_5_7_3_fu_4363_p3;
reg   [31:0] localC_6_0_2_fu_1044;
wire   [31:0] localC_6_0_3_fu_6591_p3;
reg   [31:0] localC_6_1_2_fu_1048;
wire   [31:0] localC_6_1_3_fu_4310_p3;
reg   [31:0] localC_6_2_2_fu_1052;
wire   [31:0] localC_6_2_3_fu_4277_p3;
reg   [31:0] localC_6_3_2_fu_1056;
wire   [31:0] localC_6_3_3_fu_4244_p3;
reg   [31:0] localC_6_4_2_fu_1060;
wire   [31:0] localC_6_4_3_fu_4211_p3;
reg   [31:0] localC_6_5_2_fu_1064;
wire   [31:0] localC_6_5_3_fu_4178_p3;
reg   [31:0] localC_6_6_2_fu_1068;
wire   [31:0] localC_6_6_3_fu_4145_p3;
reg   [31:0] localC_6_7_2_fu_1072;
wire   [31:0] localC_6_7_3_fu_4119_p3;
reg   [31:0] localC_7_0_2_fu_1076;
wire   [31:0] localC_7_0_3_fu_6579_p3;
reg   [31:0] localC_7_1_2_fu_1080;
wire   [31:0] localC_7_1_3_fu_4080_p3;
reg   [31:0] localC_7_2_2_fu_1084;
wire   [31:0] localC_7_2_3_fu_4054_p3;
reg   [31:0] localC_7_3_2_fu_1088;
wire   [31:0] localC_7_3_3_fu_4028_p3;
reg   [31:0] localC_7_4_2_fu_1092;
wire   [31:0] localC_7_4_3_fu_4002_p3;
reg   [31:0] localC_7_5_2_fu_1096;
wire   [31:0] localC_7_5_3_fu_3976_p3;
reg   [31:0] localC_7_6_2_fu_1100;
wire   [31:0] localC_7_6_3_fu_3950_p3;
reg   [31:0] localC_7_7_2_fu_1104;
wire   [31:0] localC_7_7_3_fu_3930_p3;
wire    ap_block_pp0_stage0_01001;
wire   [11:0] trunc_ln243_fu_3054_p1;
wire   [11:0] empty_37_fu_3058_p2;
wire   [0:0] icmp_ln249_2_fu_3082_p2;
wire   [0:0] icmp_ln249_3_fu_3088_p2;
wire   [0:0] icmp_ln249_4_fu_3100_p2;
wire   [0:0] icmp_ln249_5_fu_3106_p2;
wire   [0:0] icmp_ln249_6_fu_3118_p2;
wire   [0:0] icmp_ln249_7_fu_3124_p2;
wire   [0:0] icmp_ln249_8_fu_3136_p2;
wire   [0:0] icmp_ln249_9_fu_3142_p2;
wire   [0:0] icmp_ln249_10_fu_3154_p2;
wire   [0:0] icmp_ln249_11_fu_3160_p2;
wire   [9:0] tmp_fu_3172_p4;
wire   [0:0] icmp_ln249_12_fu_3182_p2;
wire   [0:0] icmp_ln249_13_fu_3188_p2;
wire   [0:0] icmp_ln249_14_fu_3200_p2;
wire   [0:0] icmp_ln249_15_fu_3206_p2;
wire   [11:0] empty_38_fu_3218_p2;
wire   [0:0] icmp_ln249_16_fu_3230_p2;
wire   [0:0] icmp_ln249_17_fu_3236_p2;
wire   [11:0] empty_39_fu_3248_p2;
wire   [0:0] icmp_ln249_18_fu_3260_p2;
wire   [0:0] icmp_ln249_19_fu_3266_p2;
wire   [11:0] empty_40_fu_3278_p2;
wire   [10:0] tmp_1_fu_3290_p4;
wire   [0:0] icmp_ln249_20_fu_3300_p2;
wire   [0:0] icmp_ln249_21_fu_3306_p2;
wire   [11:0] empty_41_fu_3318_p2;
wire   [0:0] icmp_ln249_22_fu_3330_p2;
wire   [0:0] icmp_ln249_23_fu_3336_p2;
wire   [11:0] empty_42_fu_3348_p2;
wire   [11:0] tmp_2_fu_3360_p4;
wire   [0:0] icmp_ln249_24_fu_3370_p2;
wire   [0:0] icmp_ln249_25_fu_3376_p2;
wire   [11:0] empty_43_fu_3388_p2;
wire   [0:0] icmp_ln249_26_fu_3400_p2;
wire   [0:0] icmp_ln249_27_fu_3406_p2;
wire   [31:0] mul_ln252_fu_3918_p2;
wire   [0:0] and_ln249_fu_3914_p2;
wire   [31:0] localC_7_7_fu_3924_p2;
wire   [31:0] mul_ln252_1_fu_3938_p2;
wire   [31:0] localC_7_6_fu_3944_p2;
wire  signed [31:0] bufA_7_6_3_fu_3957_p1;
wire  signed [31:0] bufA_7_6_3_fu_3957_p2;
wire   [31:0] mul_ln252_2_fu_3964_p2;
wire   [31:0] localC_7_5_fu_3970_p2;
wire  signed [31:0] bufA_7_5_1_fu_3983_p1;
wire  signed [31:0] bufA_7_5_1_fu_3983_p2;
wire   [31:0] mul_ln252_3_fu_3990_p2;
wire   [31:0] localC_7_4_fu_3996_p2;
wire  signed [31:0] bufA_7_4_1_fu_4009_p1;
wire  signed [31:0] bufA_7_4_1_fu_4009_p2;
wire   [31:0] mul_ln252_4_fu_4016_p2;
wire   [31:0] localC_7_3_fu_4022_p2;
wire  signed [31:0] bufA_7_3_1_fu_4035_p1;
wire  signed [31:0] bufA_7_3_1_fu_4035_p2;
wire   [31:0] mul_ln252_5_fu_4042_p2;
wire   [31:0] localC_7_2_fu_4048_p2;
wire  signed [31:0] bufA_7_2_1_fu_4061_p1;
wire  signed [31:0] bufA_7_2_1_fu_4061_p2;
wire   [31:0] mul_ln252_6_fu_4068_p2;
wire   [31:0] localC_7_1_fu_4074_p2;
wire  signed [31:0] bufA_7_1_1_fu_4087_p1;
wire  signed [31:0] bufA_7_1_1_fu_4087_p2;
wire  signed [31:0] bufA_7_0_1_fu_4100_p1;
wire  signed [31:0] bufA_7_0_1_fu_4100_p2;
wire   [31:0] mul_ln252_8_fu_4107_p2;
wire   [31:0] localC_6_7_fu_4113_p2;
wire  signed [31:0] bufB_6_7_3_fu_4126_p1;
wire  signed [31:0] bufB_6_7_3_fu_4126_p2;
wire   [31:0] mul_ln252_9_fu_4133_p2;
wire   [31:0] localC_6_6_fu_4139_p2;
wire  signed [31:0] bufB_6_6_3_fu_4152_p1;
wire  signed [31:0] bufB_6_6_3_fu_4152_p2;
wire  signed [31:0] bufA_6_6_3_fu_4159_p1;
wire  signed [31:0] bufA_6_6_3_fu_4159_p2;
wire   [31:0] mul_ln252_10_fu_4166_p2;
wire   [31:0] localC_6_5_fu_4172_p2;
wire  signed [31:0] bufB_6_5_3_fu_4185_p1;
wire  signed [31:0] bufB_6_5_3_fu_4185_p2;
wire  signed [31:0] bufA_6_5_1_fu_4192_p1;
wire  signed [31:0] bufA_6_5_1_fu_4192_p2;
wire   [31:0] mul_ln252_11_fu_4199_p2;
wire   [31:0] localC_6_4_fu_4205_p2;
wire  signed [31:0] bufB_6_4_3_fu_4218_p1;
wire  signed [31:0] bufB_6_4_3_fu_4218_p2;
wire  signed [31:0] bufA_6_4_1_fu_4225_p1;
wire  signed [31:0] bufA_6_4_1_fu_4225_p2;
wire   [31:0] mul_ln252_12_fu_4232_p2;
wire   [31:0] localC_6_3_fu_4238_p2;
wire  signed [31:0] bufB_6_3_3_fu_4251_p1;
wire  signed [31:0] bufB_6_3_3_fu_4251_p2;
wire  signed [31:0] bufA_6_3_1_fu_4258_p1;
wire  signed [31:0] bufA_6_3_1_fu_4258_p2;
wire   [31:0] mul_ln252_13_fu_4265_p2;
wire   [31:0] localC_6_2_fu_4271_p2;
wire  signed [31:0] bufB_6_2_3_fu_4284_p1;
wire  signed [31:0] bufB_6_2_3_fu_4284_p2;
wire  signed [31:0] bufA_6_2_1_fu_4291_p1;
wire  signed [31:0] bufA_6_2_1_fu_4291_p2;
wire   [31:0] mul_ln252_14_fu_4298_p2;
wire   [31:0] localC_6_1_fu_4304_p2;
wire  signed [31:0] bufB_6_1_3_fu_4317_p1;
wire  signed [31:0] bufB_6_1_3_fu_4317_p2;
wire  signed [31:0] bufA_6_1_1_fu_4324_p1;
wire  signed [31:0] bufA_6_1_1_fu_4324_p2;
wire  signed [31:0] bufB_6_0_3_fu_4337_p1;
wire  signed [31:0] bufB_6_0_3_fu_4337_p2;
wire  signed [31:0] bufA_6_0_1_fu_4344_p1;
wire  signed [31:0] bufA_6_0_1_fu_4344_p2;
wire   [31:0] mul_ln252_16_fu_4351_p2;
wire   [31:0] localC_5_7_fu_4357_p2;
wire  signed [31:0] bufB_5_7_1_fu_4370_p1;
wire  signed [31:0] bufB_5_7_1_fu_4370_p2;
wire   [31:0] mul_ln252_17_fu_4377_p2;
wire   [31:0] localC_5_6_fu_4383_p2;
wire  signed [31:0] bufB_5_6_1_fu_4396_p1;
wire  signed [31:0] bufB_5_6_1_fu_4396_p2;
wire  signed [31:0] bufA_5_6_3_fu_4403_p1;
wire  signed [31:0] bufA_5_6_3_fu_4403_p2;
wire   [31:0] mul_ln252_18_fu_4410_p2;
wire   [31:0] localC_5_5_fu_4416_p2;
wire  signed [31:0] bufB_5_5_1_fu_4429_p1;
wire  signed [31:0] bufB_5_5_1_fu_4429_p2;
wire  signed [31:0] bufA_5_5_1_fu_4436_p1;
wire  signed [31:0] bufA_5_5_1_fu_4436_p2;
wire   [31:0] mul_ln252_19_fu_4443_p2;
wire   [31:0] localC_5_4_fu_4449_p2;
wire  signed [31:0] bufB_5_4_1_fu_4462_p1;
wire  signed [31:0] bufB_5_4_1_fu_4462_p2;
wire  signed [31:0] bufA_5_4_1_fu_4469_p1;
wire  signed [31:0] bufA_5_4_1_fu_4469_p2;
wire   [31:0] mul_ln252_20_fu_4476_p2;
wire   [31:0] localC_5_3_fu_4482_p2;
wire  signed [31:0] bufB_5_3_1_fu_4495_p1;
wire  signed [31:0] bufB_5_3_1_fu_4495_p2;
wire  signed [31:0] bufA_5_3_1_fu_4502_p1;
wire  signed [31:0] bufA_5_3_1_fu_4502_p2;
wire   [31:0] mul_ln252_21_fu_4509_p2;
wire   [31:0] localC_5_2_fu_4515_p2;
wire  signed [31:0] bufB_5_2_1_fu_4528_p1;
wire  signed [31:0] bufB_5_2_1_fu_4528_p2;
wire  signed [31:0] bufA_5_2_1_fu_4535_p1;
wire  signed [31:0] bufA_5_2_1_fu_4535_p2;
wire   [31:0] mul_ln252_22_fu_4542_p2;
wire   [31:0] localC_5_1_fu_4548_p2;
wire  signed [31:0] bufB_5_1_1_fu_4561_p1;
wire  signed [31:0] bufB_5_1_1_fu_4561_p2;
wire  signed [31:0] bufA_5_1_1_fu_4568_p1;
wire  signed [31:0] bufA_5_1_1_fu_4568_p2;
wire  signed [31:0] bufB_5_0_1_fu_4581_p1;
wire  signed [31:0] bufB_5_0_1_fu_4581_p2;
wire  signed [31:0] bufA_5_0_1_fu_4588_p1;
wire  signed [31:0] bufA_5_0_1_fu_4588_p2;
wire   [31:0] mul_ln252_24_fu_4595_p2;
wire   [31:0] localC_4_7_fu_4601_p2;
wire  signed [31:0] bufB_4_7_1_fu_4614_p1;
wire  signed [31:0] bufB_4_7_1_fu_4614_p2;
wire   [31:0] mul_ln252_25_fu_4621_p2;
wire   [31:0] localC_4_6_fu_4627_p2;
wire  signed [31:0] bufB_4_6_1_fu_4640_p1;
wire  signed [31:0] bufB_4_6_1_fu_4640_p2;
wire  signed [31:0] bufA_4_6_3_fu_4647_p1;
wire  signed [31:0] bufA_4_6_3_fu_4647_p2;
wire   [31:0] mul_ln252_26_fu_4654_p2;
wire   [31:0] localC_4_5_fu_4660_p2;
wire  signed [31:0] bufB_4_5_1_fu_4673_p1;
wire  signed [31:0] bufB_4_5_1_fu_4673_p2;
wire  signed [31:0] bufA_4_5_1_fu_4680_p1;
wire  signed [31:0] bufA_4_5_1_fu_4680_p2;
wire   [31:0] mul_ln252_27_fu_4687_p2;
wire   [31:0] localC_4_4_fu_4693_p2;
wire  signed [31:0] bufB_4_4_1_fu_4706_p1;
wire  signed [31:0] bufB_4_4_1_fu_4706_p2;
wire  signed [31:0] bufA_4_4_1_fu_4713_p1;
wire  signed [31:0] bufA_4_4_1_fu_4713_p2;
wire   [31:0] mul_ln252_28_fu_4720_p2;
wire   [31:0] localC_4_3_fu_4726_p2;
wire  signed [31:0] bufB_4_3_1_fu_4739_p1;
wire  signed [31:0] bufB_4_3_1_fu_4739_p2;
wire  signed [31:0] bufA_4_3_1_fu_4746_p1;
wire  signed [31:0] bufA_4_3_1_fu_4746_p2;
wire   [31:0] mul_ln252_29_fu_4753_p2;
wire   [31:0] localC_4_2_fu_4759_p2;
wire  signed [31:0] bufB_4_2_1_fu_4772_p1;
wire  signed [31:0] bufB_4_2_1_fu_4772_p2;
wire  signed [31:0] bufA_4_2_1_fu_4779_p1;
wire  signed [31:0] bufA_4_2_1_fu_4779_p2;
wire   [31:0] mul_ln252_30_fu_4786_p2;
wire   [31:0] localC_4_1_fu_4792_p2;
wire  signed [31:0] bufB_4_1_1_fu_4805_p1;
wire  signed [31:0] bufB_4_1_1_fu_4805_p2;
wire  signed [31:0] bufA_4_1_1_fu_4812_p1;
wire  signed [31:0] bufA_4_1_1_fu_4812_p2;
wire  signed [31:0] bufB_4_0_1_fu_4825_p1;
wire  signed [31:0] bufB_4_0_1_fu_4825_p2;
wire  signed [31:0] bufA_4_0_1_fu_4832_p1;
wire  signed [31:0] bufA_4_0_1_fu_4832_p2;
wire   [31:0] mul_ln252_32_fu_4839_p2;
wire   [31:0] localC_3_7_fu_4845_p2;
wire  signed [31:0] bufB_3_7_1_fu_4858_p1;
wire  signed [31:0] bufB_3_7_1_fu_4858_p2;
wire   [31:0] mul_ln252_33_fu_4865_p2;
wire   [31:0] localC_3_6_fu_4871_p2;
wire  signed [31:0] bufB_3_6_1_fu_4884_p1;
wire  signed [31:0] bufB_3_6_1_fu_4884_p2;
wire  signed [31:0] bufA_3_6_3_fu_4891_p1;
wire  signed [31:0] bufA_3_6_3_fu_4891_p2;
wire   [31:0] mul_ln252_34_fu_4898_p2;
wire   [31:0] localC_3_5_fu_4904_p2;
wire  signed [31:0] bufB_3_5_1_fu_4917_p1;
wire  signed [31:0] bufB_3_5_1_fu_4917_p2;
wire  signed [31:0] bufA_3_5_1_fu_4924_p1;
wire  signed [31:0] bufA_3_5_1_fu_4924_p2;
wire   [31:0] mul_ln252_35_fu_4931_p2;
wire   [31:0] localC_3_4_fu_4937_p2;
wire  signed [31:0] bufB_3_4_1_fu_4950_p1;
wire  signed [31:0] bufB_3_4_1_fu_4950_p2;
wire  signed [31:0] bufA_3_4_1_fu_4957_p1;
wire  signed [31:0] bufA_3_4_1_fu_4957_p2;
wire   [31:0] mul_ln252_36_fu_4964_p2;
wire   [31:0] localC_3_3_fu_4970_p2;
wire  signed [31:0] bufB_3_3_1_fu_4983_p1;
wire  signed [31:0] bufB_3_3_1_fu_4983_p2;
wire  signed [31:0] bufA_3_3_1_fu_4990_p1;
wire  signed [31:0] bufA_3_3_1_fu_4990_p2;
wire   [31:0] mul_ln252_37_fu_4997_p2;
wire   [31:0] localC_3_2_fu_5003_p2;
wire  signed [31:0] bufB_3_2_1_fu_5016_p1;
wire  signed [31:0] bufB_3_2_1_fu_5016_p2;
wire  signed [31:0] bufA_3_2_1_fu_5023_p1;
wire  signed [31:0] bufA_3_2_1_fu_5023_p2;
wire   [31:0] mul_ln252_38_fu_5030_p2;
wire   [31:0] localC_3_1_fu_5036_p2;
wire  signed [31:0] bufB_3_1_1_fu_5049_p1;
wire  signed [31:0] bufB_3_1_1_fu_5049_p2;
wire  signed [31:0] bufA_3_1_1_fu_5056_p1;
wire  signed [31:0] bufA_3_1_1_fu_5056_p2;
wire  signed [31:0] bufB_3_0_1_fu_5069_p1;
wire  signed [31:0] bufB_3_0_1_fu_5069_p2;
wire  signed [31:0] bufA_3_0_1_fu_5076_p1;
wire  signed [31:0] bufA_3_0_1_fu_5076_p2;
wire   [31:0] mul_ln252_40_fu_5083_p2;
wire   [31:0] localC_2_7_fu_5089_p2;
wire  signed [31:0] bufB_2_7_1_fu_5102_p1;
wire  signed [31:0] bufB_2_7_1_fu_5102_p2;
wire   [31:0] mul_ln252_41_fu_5109_p2;
wire   [31:0] localC_2_6_fu_5115_p2;
wire  signed [31:0] bufB_2_6_1_fu_5128_p1;
wire  signed [31:0] bufB_2_6_1_fu_5128_p2;
wire  signed [31:0] bufA_2_6_3_fu_5135_p1;
wire  signed [31:0] bufA_2_6_3_fu_5135_p2;
wire   [31:0] mul_ln252_42_fu_5142_p2;
wire   [31:0] localC_2_5_fu_5148_p2;
wire  signed [31:0] bufB_2_5_1_fu_5161_p1;
wire  signed [31:0] bufB_2_5_1_fu_5161_p2;
wire  signed [31:0] bufA_2_5_1_fu_5168_p1;
wire  signed [31:0] bufA_2_5_1_fu_5168_p2;
wire   [31:0] mul_ln252_43_fu_5175_p2;
wire   [31:0] localC_2_4_fu_5181_p2;
wire  signed [31:0] bufB_2_4_1_fu_5194_p1;
wire  signed [31:0] bufB_2_4_1_fu_5194_p2;
wire  signed [31:0] bufA_2_4_1_fu_5201_p1;
wire  signed [31:0] bufA_2_4_1_fu_5201_p2;
wire   [31:0] mul_ln252_44_fu_5208_p2;
wire   [31:0] localC_2_3_fu_5214_p2;
wire  signed [31:0] bufB_2_3_1_fu_5227_p1;
wire  signed [31:0] bufB_2_3_1_fu_5227_p2;
wire  signed [31:0] bufA_2_3_1_fu_5234_p1;
wire  signed [31:0] bufA_2_3_1_fu_5234_p2;
wire   [31:0] mul_ln252_45_fu_5241_p2;
wire   [31:0] localC_2_2_fu_5247_p2;
wire  signed [31:0] bufB_2_2_1_fu_5260_p1;
wire  signed [31:0] bufB_2_2_1_fu_5260_p2;
wire  signed [31:0] bufA_2_2_1_fu_5267_p1;
wire  signed [31:0] bufA_2_2_1_fu_5267_p2;
wire   [31:0] mul_ln252_46_fu_5274_p2;
wire   [31:0] localC_2_1_fu_5280_p2;
wire  signed [31:0] bufB_2_1_1_fu_5293_p1;
wire  signed [31:0] bufB_2_1_1_fu_5293_p2;
wire  signed [31:0] bufA_2_1_1_fu_5300_p1;
wire  signed [31:0] bufA_2_1_1_fu_5300_p2;
wire  signed [31:0] bufB_2_0_1_fu_5313_p1;
wire  signed [31:0] bufB_2_0_1_fu_5313_p2;
wire  signed [31:0] bufA_2_0_1_fu_5320_p1;
wire  signed [31:0] bufA_2_0_1_fu_5320_p2;
wire   [31:0] mul_ln252_48_fu_5327_p2;
wire   [31:0] localC_1_7_fu_5333_p2;
wire  signed [31:0] bufB_1_7_1_fu_5346_p1;
wire  signed [31:0] bufB_1_7_1_fu_5346_p2;
wire   [31:0] mul_ln252_49_fu_5353_p2;
wire   [31:0] localC_1_6_fu_5359_p2;
wire  signed [31:0] bufB_1_6_1_fu_5372_p1;
wire  signed [31:0] bufB_1_6_1_fu_5372_p2;
wire  signed [31:0] bufA_1_6_3_fu_5379_p1;
wire  signed [31:0] bufA_1_6_3_fu_5379_p2;
wire   [31:0] mul_ln252_50_fu_5386_p2;
wire   [31:0] localC_1_5_fu_5392_p2;
wire  signed [31:0] bufB_1_5_1_fu_5405_p1;
wire  signed [31:0] bufB_1_5_1_fu_5405_p2;
wire  signed [31:0] bufA_1_5_1_fu_5412_p1;
wire  signed [31:0] bufA_1_5_1_fu_5412_p2;
wire   [31:0] mul_ln252_51_fu_5419_p2;
wire   [31:0] localC_1_4_fu_5425_p2;
wire  signed [31:0] bufB_1_4_1_fu_5438_p1;
wire  signed [31:0] bufB_1_4_1_fu_5438_p2;
wire  signed [31:0] bufA_1_4_1_fu_5445_p1;
wire  signed [31:0] bufA_1_4_1_fu_5445_p2;
wire   [31:0] mul_ln252_52_fu_5452_p2;
wire   [31:0] localC_1_3_fu_5458_p2;
wire  signed [31:0] bufB_1_3_1_fu_5471_p1;
wire  signed [31:0] bufB_1_3_1_fu_5471_p2;
wire  signed [31:0] bufA_1_3_1_fu_5478_p1;
wire  signed [31:0] bufA_1_3_1_fu_5478_p2;
wire   [31:0] mul_ln252_53_fu_5485_p2;
wire   [31:0] localC_1_2_fu_5491_p2;
wire  signed [31:0] bufB_1_2_1_fu_5504_p1;
wire  signed [31:0] bufB_1_2_1_fu_5504_p2;
wire  signed [31:0] bufA_1_2_1_fu_5511_p1;
wire  signed [31:0] bufA_1_2_1_fu_5511_p2;
wire   [31:0] mul_ln252_54_fu_5518_p2;
wire   [31:0] localC_1_1_fu_5524_p2;
wire  signed [31:0] bufB_1_1_1_fu_5537_p1;
wire  signed [31:0] bufB_1_1_1_fu_5537_p2;
wire  signed [31:0] bufA_1_1_1_fu_5544_p1;
wire  signed [31:0] bufA_1_1_1_fu_5544_p2;
wire  signed [31:0] bufB_1_0_1_fu_5557_p1;
wire  signed [31:0] bufB_1_0_1_fu_5557_p2;
wire  signed [31:0] bufA_1_0_1_fu_5564_p1;
wire  signed [31:0] bufA_1_0_1_fu_5564_p2;
wire  signed [31:0] bufB_0_7_1_fu_5577_p1;
wire  signed [31:0] bufB_0_7_1_fu_5577_p2;
wire  signed [31:0] bufB_0_6_1_fu_5590_p1;
wire  signed [31:0] bufB_0_6_1_fu_5590_p2;
wire  signed [31:0] bufA_0_6_3_fu_5597_p1;
wire  signed [31:0] bufA_0_6_3_fu_5597_p2;
wire  signed [31:0] bufB_0_5_1_fu_5610_p1;
wire  signed [31:0] bufB_0_5_1_fu_5610_p2;
wire  signed [31:0] bufA_0_5_1_fu_5617_p1;
wire  signed [31:0] bufA_0_5_1_fu_5617_p2;
wire  signed [31:0] bufB_0_4_1_fu_5630_p1;
wire  signed [31:0] bufB_0_4_1_fu_5630_p2;
wire  signed [31:0] bufA_0_4_1_fu_5637_p1;
wire  signed [31:0] bufA_0_4_1_fu_5637_p2;
wire  signed [31:0] bufB_0_3_1_fu_5650_p1;
wire  signed [31:0] bufB_0_3_1_fu_5650_p2;
wire  signed [31:0] bufA_0_3_1_fu_5657_p1;
wire  signed [31:0] bufA_0_3_1_fu_5657_p2;
wire  signed [31:0] bufB_0_2_1_fu_5670_p1;
wire  signed [31:0] bufB_0_2_1_fu_5670_p2;
wire  signed [31:0] bufA_0_2_1_fu_5677_p1;
wire  signed [31:0] bufA_0_2_1_fu_5677_p2;
wire  signed [31:0] bufB_0_1_1_fu_5690_p1;
wire  signed [31:0] bufB_0_1_1_fu_5690_p2;
wire  signed [31:0] bufA_0_1_1_fu_5697_p1;
wire  signed [31:0] bufA_0_1_1_fu_5697_p2;
wire  signed [31:0] bufB_0_0_1_fu_5710_p1;
wire  signed [31:0] bufB_0_0_1_fu_5710_p2;
wire  signed [31:0] bufA_0_0_1_fu_5717_p1;
wire  signed [31:0] bufA_0_0_1_fu_5717_p2;
wire   [31:0] localC_7_0_fu_6574_p2;
wire   [31:0] localC_6_0_fu_6586_p2;
wire   [31:0] localC_5_0_fu_6598_p2;
wire   [31:0] localC_4_0_fu_6610_p2;
wire   [31:0] localC_3_0_fu_6622_p2;
wire   [31:0] localC_2_0_fu_6634_p2;
wire   [31:0] localC_1_0_fu_6646_p2;
wire   [31:0] localC_0_7_fu_6658_p2;
wire   [31:0] localC_0_6_fu_6670_p2;
wire   [31:0] localC_0_5_fu_6682_p2;
wire   [31:0] localC_0_4_fu_6694_p2;
wire   [31:0] localC_0_3_fu_6706_p2;
wire   [31:0] localC_0_2_fu_6718_p2;
wire   [31:0] localC_0_1_fu_6730_p2;
wire   [31:0] localC_0_0_fu_6742_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U25(
    .din0(bufB_6_7_2_fu_848),
    .din1(bufA_7_6_2_fu_624),
    .dout(mul_ln252_fu_3918_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U26(
    .din0(bufB_6_6_2_fu_844),
    .din1(bufA_7_6_fu_620),
    .dout(mul_ln252_1_fu_3938_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U27(
    .din0(bufB_6_5_2_fu_840),
    .din1(bufA_7_5_fu_616),
    .dout(mul_ln252_2_fu_3964_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U28(
    .din0(bufB_6_4_2_fu_836),
    .din1(bufA_7_4_fu_612),
    .dout(mul_ln252_3_fu_3990_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U29(
    .din0(bufB_6_3_2_fu_832),
    .din1(bufA_7_3_fu_608),
    .dout(mul_ln252_4_fu_4016_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U30(
    .din0(bufB_6_2_2_fu_828),
    .din1(bufA_7_2_fu_604),
    .dout(mul_ln252_5_fu_4042_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U31(
    .din0(bufB_6_1_2_fu_824),
    .din1(bufA_7_1_fu_600),
    .dout(mul_ln252_6_fu_4068_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U32(
    .din0(localA_7_q0),
    .din1(bufB_6_0_2_fu_820),
    .dout(mul_ln252_7_fu_4094_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U33(
    .din0(bufB_6_7_fu_816),
    .din1(bufA_6_6_2_fu_596),
    .dout(mul_ln252_8_fu_4107_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U34(
    .din0(bufB_6_6_fu_812),
    .din1(bufA_6_6_fu_592),
    .dout(mul_ln252_9_fu_4133_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U35(
    .din0(bufB_6_5_fu_808),
    .din1(bufA_6_5_fu_588),
    .dout(mul_ln252_10_fu_4166_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U36(
    .din0(bufB_6_4_fu_804),
    .din1(bufA_6_4_fu_584),
    .dout(mul_ln252_11_fu_4199_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U37(
    .din0(bufB_6_3_fu_800),
    .din1(bufA_6_3_fu_580),
    .dout(mul_ln252_12_fu_4232_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U38(
    .din0(bufB_6_2_fu_796),
    .din1(bufA_6_2_fu_576),
    .dout(mul_ln252_13_fu_4265_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U39(
    .din0(bufB_6_1_fu_792),
    .din1(bufA_6_1_fu_572),
    .dout(mul_ln252_14_fu_4298_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U40(
    .din0(localA_6_q0),
    .din1(bufB_6_0_fu_788),
    .dout(mul_ln252_15_fu_4331_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U41(
    .din0(bufB_5_7_fu_784),
    .din1(bufA_5_6_2_fu_568),
    .dout(mul_ln252_16_fu_4351_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U42(
    .din0(bufB_5_6_fu_780),
    .din1(bufA_5_6_fu_564),
    .dout(mul_ln252_17_fu_4377_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U43(
    .din0(bufB_5_5_fu_776),
    .din1(bufA_5_5_fu_560),
    .dout(mul_ln252_18_fu_4410_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U44(
    .din0(bufB_5_4_fu_772),
    .din1(bufA_5_4_fu_556),
    .dout(mul_ln252_19_fu_4443_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U45(
    .din0(bufB_5_3_fu_768),
    .din1(bufA_5_3_fu_552),
    .dout(mul_ln252_20_fu_4476_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U46(
    .din0(bufB_5_2_fu_764),
    .din1(bufA_5_2_fu_548),
    .dout(mul_ln252_21_fu_4509_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U47(
    .din0(bufB_5_1_fu_760),
    .din1(bufA_5_1_fu_544),
    .dout(mul_ln252_22_fu_4542_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U48(
    .din0(localA_5_q0),
    .din1(bufB_5_0_fu_756),
    .dout(mul_ln252_23_fu_4575_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U49(
    .din0(bufB_4_7_fu_752),
    .din1(bufA_4_6_2_fu_540),
    .dout(mul_ln252_24_fu_4595_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U50(
    .din0(bufB_4_6_fu_748),
    .din1(bufA_4_6_fu_536),
    .dout(mul_ln252_25_fu_4621_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U51(
    .din0(bufB_4_5_fu_744),
    .din1(bufA_4_5_fu_532),
    .dout(mul_ln252_26_fu_4654_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U52(
    .din0(bufB_4_4_fu_740),
    .din1(bufA_4_4_fu_528),
    .dout(mul_ln252_27_fu_4687_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U53(
    .din0(bufB_4_3_fu_736),
    .din1(bufA_4_3_fu_524),
    .dout(mul_ln252_28_fu_4720_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U54(
    .din0(bufB_4_2_fu_732),
    .din1(bufA_4_2_fu_520),
    .dout(mul_ln252_29_fu_4753_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U55(
    .din0(bufB_4_1_fu_728),
    .din1(bufA_4_1_fu_516),
    .dout(mul_ln252_30_fu_4786_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U56(
    .din0(localA_4_q0),
    .din1(bufB_4_0_fu_724),
    .dout(mul_ln252_31_fu_4819_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U57(
    .din0(bufB_3_7_fu_720),
    .din1(bufA_3_6_2_fu_512),
    .dout(mul_ln252_32_fu_4839_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U58(
    .din0(bufB_3_6_fu_716),
    .din1(bufA_3_6_fu_508),
    .dout(mul_ln252_33_fu_4865_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U59(
    .din0(bufB_3_5_fu_712),
    .din1(bufA_3_5_fu_504),
    .dout(mul_ln252_34_fu_4898_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U60(
    .din0(bufB_3_4_fu_708),
    .din1(bufA_3_4_fu_500),
    .dout(mul_ln252_35_fu_4931_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U61(
    .din0(bufB_3_3_fu_704),
    .din1(bufA_3_3_fu_496),
    .dout(mul_ln252_36_fu_4964_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U62(
    .din0(bufB_3_2_fu_700),
    .din1(bufA_3_2_fu_492),
    .dout(mul_ln252_37_fu_4997_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U63(
    .din0(bufB_3_1_fu_696),
    .din1(bufA_3_1_fu_488),
    .dout(mul_ln252_38_fu_5030_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U64(
    .din0(localA_3_q0),
    .din1(bufB_3_0_fu_692),
    .dout(mul_ln252_39_fu_5063_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U65(
    .din0(bufB_2_7_fu_688),
    .din1(bufA_2_6_2_fu_484),
    .dout(mul_ln252_40_fu_5083_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U66(
    .din0(bufB_2_6_fu_684),
    .din1(bufA_2_6_fu_480),
    .dout(mul_ln252_41_fu_5109_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U67(
    .din0(bufB_2_5_fu_680),
    .din1(bufA_2_5_fu_476),
    .dout(mul_ln252_42_fu_5142_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U68(
    .din0(bufB_2_4_fu_676),
    .din1(bufA_2_4_fu_472),
    .dout(mul_ln252_43_fu_5175_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U69(
    .din0(bufB_2_3_fu_672),
    .din1(bufA_2_3_fu_468),
    .dout(mul_ln252_44_fu_5208_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U70(
    .din0(bufB_2_2_fu_668),
    .din1(bufA_2_2_fu_464),
    .dout(mul_ln252_45_fu_5241_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U71(
    .din0(bufB_2_1_fu_664),
    .din1(bufA_2_1_fu_460),
    .dout(mul_ln252_46_fu_5274_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U72(
    .din0(localA_2_q0),
    .din1(bufB_2_0_fu_660),
    .dout(mul_ln252_47_fu_5307_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U73(
    .din0(bufB_1_7_fu_656),
    .din1(bufA_1_6_2_fu_456),
    .dout(mul_ln252_48_fu_5327_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U74(
    .din0(bufB_1_6_fu_652),
    .din1(bufA_1_6_fu_452),
    .dout(mul_ln252_49_fu_5353_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U75(
    .din0(bufB_1_5_fu_648),
    .din1(bufA_1_5_fu_448),
    .dout(mul_ln252_50_fu_5386_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U76(
    .din0(bufB_1_4_fu_644),
    .din1(bufA_1_4_fu_444),
    .dout(mul_ln252_51_fu_5419_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U77(
    .din0(bufB_1_3_fu_640),
    .din1(bufA_1_3_fu_440),
    .dout(mul_ln252_52_fu_5452_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U78(
    .din0(bufB_1_2_fu_636),
    .din1(bufA_1_2_fu_436),
    .dout(mul_ln252_53_fu_5485_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U79(
    .din0(bufB_1_1_fu_632),
    .din1(bufA_1_1_fu_432),
    .dout(mul_ln252_54_fu_5518_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U80(
    .din0(localA_1_q0),
    .din1(bufB_1_0_fu_628),
    .dout(mul_ln252_55_fu_5551_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U81(
    .din0(localB_7_q0),
    .din1(bufA_0_6_2_fu_428),
    .dout(mul_ln252_56_fu_5571_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U82(
    .din0(localB_6_q0),
    .din1(bufA_0_6_fu_424),
    .dout(mul_ln252_57_fu_5584_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U83(
    .din0(localB_5_q0),
    .din1(bufA_0_5_fu_420),
    .dout(mul_ln252_58_fu_5604_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U84(
    .din0(localB_4_q0),
    .din1(bufA_0_4_fu_416),
    .dout(mul_ln252_59_fu_5624_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U85(
    .din0(localB_3_q0),
    .din1(bufA_0_3_fu_412),
    .dout(mul_ln252_60_fu_5644_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U86(
    .din0(localB_2_q0),
    .din1(bufA_0_2_fu_408),
    .dout(mul_ln252_61_fu_5664_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U87(
    .din0(localB_1_q0),
    .din1(bufA_0_1_fu_404),
    .dout(mul_ln252_62_fu_5684_p2)
);

krnl_mmult_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U88(
    .din0(localB_0_q0),
    .din1(localA_0_q0),
    .dout(mul_ln252_63_fu_5704_p2)
);

krnl_mmult_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_0_1_fu_404 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_0_1_fu_404 <= bufA_0_0_1_fu_5717_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_0_2_fu_408 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_0_2_fu_408 <= bufA_0_1_1_fu_5697_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_0_3_fu_412 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_0_3_fu_412 <= bufA_0_2_1_fu_5677_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_0_4_fu_416 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_0_4_fu_416 <= bufA_0_3_1_fu_5657_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_0_5_fu_420 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_0_5_fu_420 <= bufA_0_4_1_fu_5637_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_0_6_2_fu_428 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_0_6_2_fu_428 <= bufA_0_6_3_fu_5597_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_0_6_fu_424 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_0_6_fu_424 <= bufA_0_5_1_fu_5617_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_1_1_fu_432 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_1_1_fu_432 <= bufA_1_0_1_fu_5564_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_1_2_fu_436 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_1_2_fu_436 <= bufA_1_1_1_fu_5544_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_1_3_fu_440 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_1_3_fu_440 <= bufA_1_2_1_fu_5511_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_1_4_fu_444 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_1_4_fu_444 <= bufA_1_3_1_fu_5478_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_1_5_fu_448 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_1_5_fu_448 <= bufA_1_4_1_fu_5445_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_1_6_2_fu_456 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_1_6_2_fu_456 <= bufA_1_6_3_fu_5379_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_1_6_fu_452 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_1_6_fu_452 <= bufA_1_5_1_fu_5412_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_2_1_fu_460 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_2_1_fu_460 <= bufA_2_0_1_fu_5320_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_2_2_fu_464 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_2_2_fu_464 <= bufA_2_1_1_fu_5300_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_2_3_fu_468 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_2_3_fu_468 <= bufA_2_2_1_fu_5267_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_2_4_fu_472 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_2_4_fu_472 <= bufA_2_3_1_fu_5234_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_2_5_fu_476 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_2_5_fu_476 <= bufA_2_4_1_fu_5201_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_2_6_2_fu_484 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_2_6_2_fu_484 <= bufA_2_6_3_fu_5135_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_2_6_fu_480 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_2_6_fu_480 <= bufA_2_5_1_fu_5168_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_3_1_fu_488 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_3_1_fu_488 <= bufA_3_0_1_fu_5076_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_3_2_fu_492 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_3_2_fu_492 <= bufA_3_1_1_fu_5056_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_3_3_fu_496 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_3_3_fu_496 <= bufA_3_2_1_fu_5023_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_3_4_fu_500 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_3_4_fu_500 <= bufA_3_3_1_fu_4990_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_3_5_fu_504 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_3_5_fu_504 <= bufA_3_4_1_fu_4957_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_3_6_2_fu_512 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_3_6_2_fu_512 <= bufA_3_6_3_fu_4891_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_3_6_fu_508 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_3_6_fu_508 <= bufA_3_5_1_fu_4924_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_4_1_fu_516 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_4_1_fu_516 <= bufA_4_0_1_fu_4832_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_4_2_fu_520 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_4_2_fu_520 <= bufA_4_1_1_fu_4812_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_4_3_fu_524 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_4_3_fu_524 <= bufA_4_2_1_fu_4779_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_4_4_fu_528 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_4_4_fu_528 <= bufA_4_3_1_fu_4746_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_4_5_fu_532 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_4_5_fu_532 <= bufA_4_4_1_fu_4713_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_4_6_2_fu_540 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_4_6_2_fu_540 <= bufA_4_6_3_fu_4647_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_4_6_fu_536 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_4_6_fu_536 <= bufA_4_5_1_fu_4680_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_5_1_fu_544 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_5_1_fu_544 <= bufA_5_0_1_fu_4588_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_5_2_fu_548 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_5_2_fu_548 <= bufA_5_1_1_fu_4568_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_5_3_fu_552 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_5_3_fu_552 <= bufA_5_2_1_fu_4535_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_5_4_fu_556 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_5_4_fu_556 <= bufA_5_3_1_fu_4502_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_5_5_fu_560 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_5_5_fu_560 <= bufA_5_4_1_fu_4469_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_5_6_2_fu_568 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_5_6_2_fu_568 <= bufA_5_6_3_fu_4403_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_5_6_fu_564 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_5_6_fu_564 <= bufA_5_5_1_fu_4436_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_6_1_fu_572 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_6_1_fu_572 <= bufA_6_0_1_fu_4344_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_6_2_fu_576 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_6_2_fu_576 <= bufA_6_1_1_fu_4324_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_6_3_fu_580 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_6_3_fu_580 <= bufA_6_2_1_fu_4291_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_6_4_fu_584 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_6_4_fu_584 <= bufA_6_3_1_fu_4258_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_6_5_fu_588 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_6_5_fu_588 <= bufA_6_4_1_fu_4225_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_6_6_2_fu_596 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_6_6_2_fu_596 <= bufA_6_6_3_fu_4159_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_6_6_fu_592 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_6_6_fu_592 <= bufA_6_5_1_fu_4192_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_7_1_fu_600 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_7_1_fu_600 <= bufA_7_0_1_fu_4100_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_7_2_fu_604 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_7_2_fu_604 <= bufA_7_1_1_fu_4087_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_7_3_fu_608 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_7_3_fu_608 <= bufA_7_2_1_fu_4061_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_7_4_fu_612 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_7_4_fu_612 <= bufA_7_3_1_fu_4035_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_7_5_fu_616 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_7_5_fu_616 <= bufA_7_4_1_fu_4009_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_7_6_2_fu_624 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_7_6_2_fu_624 <= bufA_7_6_3_fu_3957_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufA_7_6_fu_620 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufA_7_6_fu_620 <= bufA_7_5_1_fu_3983_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_1_0_fu_628 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_1_0_fu_628 <= bufB_0_0_1_fu_5710_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_1_1_fu_632 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_1_1_fu_632 <= bufB_0_1_1_fu_5690_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_1_2_fu_636 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_1_2_fu_636 <= bufB_0_2_1_fu_5670_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_1_3_fu_640 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_1_3_fu_640 <= bufB_0_3_1_fu_5650_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_1_4_fu_644 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_1_4_fu_644 <= bufB_0_4_1_fu_5630_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_1_5_fu_648 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_1_5_fu_648 <= bufB_0_5_1_fu_5610_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_1_6_fu_652 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_1_6_fu_652 <= bufB_0_6_1_fu_5590_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_1_7_fu_656 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_1_7_fu_656 <= bufB_0_7_1_fu_5577_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_2_0_fu_660 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_2_0_fu_660 <= bufB_1_0_1_fu_5557_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_2_1_fu_664 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_2_1_fu_664 <= bufB_1_1_1_fu_5537_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_2_2_fu_668 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_2_2_fu_668 <= bufB_1_2_1_fu_5504_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_2_3_fu_672 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_2_3_fu_672 <= bufB_1_3_1_fu_5471_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_2_4_fu_676 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_2_4_fu_676 <= bufB_1_4_1_fu_5438_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_2_5_fu_680 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_2_5_fu_680 <= bufB_1_5_1_fu_5405_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_2_6_fu_684 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_2_6_fu_684 <= bufB_1_6_1_fu_5372_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_2_7_fu_688 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_2_7_fu_688 <= bufB_1_7_1_fu_5346_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_3_0_fu_692 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_3_0_fu_692 <= bufB_2_0_1_fu_5313_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_3_1_fu_696 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_3_1_fu_696 <= bufB_2_1_1_fu_5293_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_3_2_fu_700 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_3_2_fu_700 <= bufB_2_2_1_fu_5260_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_3_3_fu_704 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_3_3_fu_704 <= bufB_2_3_1_fu_5227_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_3_4_fu_708 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_3_4_fu_708 <= bufB_2_4_1_fu_5194_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_3_5_fu_712 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_3_5_fu_712 <= bufB_2_5_1_fu_5161_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_3_6_fu_716 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_3_6_fu_716 <= bufB_2_6_1_fu_5128_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_3_7_fu_720 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_3_7_fu_720 <= bufB_2_7_1_fu_5102_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_4_0_fu_724 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_4_0_fu_724 <= bufB_3_0_1_fu_5069_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_4_1_fu_728 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_4_1_fu_728 <= bufB_3_1_1_fu_5049_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_4_2_fu_732 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_4_2_fu_732 <= bufB_3_2_1_fu_5016_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_4_3_fu_736 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_4_3_fu_736 <= bufB_3_3_1_fu_4983_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_4_4_fu_740 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_4_4_fu_740 <= bufB_3_4_1_fu_4950_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_4_5_fu_744 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_4_5_fu_744 <= bufB_3_5_1_fu_4917_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_4_6_fu_748 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_4_6_fu_748 <= bufB_3_6_1_fu_4884_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_4_7_fu_752 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_4_7_fu_752 <= bufB_3_7_1_fu_4858_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_5_0_fu_756 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_5_0_fu_756 <= bufB_4_0_1_fu_4825_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_5_1_fu_760 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_5_1_fu_760 <= bufB_4_1_1_fu_4805_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_5_2_fu_764 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_5_2_fu_764 <= bufB_4_2_1_fu_4772_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_5_3_fu_768 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_5_3_fu_768 <= bufB_4_3_1_fu_4739_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_5_4_fu_772 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_5_4_fu_772 <= bufB_4_4_1_fu_4706_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_5_5_fu_776 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_5_5_fu_776 <= bufB_4_5_1_fu_4673_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_5_6_fu_780 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_5_6_fu_780 <= bufB_4_6_1_fu_4640_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_5_7_fu_784 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_5_7_fu_784 <= bufB_4_7_1_fu_4614_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_6_0_2_fu_820 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_6_0_2_fu_820 <= bufB_6_0_3_fu_4337_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_6_0_fu_788 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_6_0_fu_788 <= bufB_5_0_1_fu_4581_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_6_1_2_fu_824 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_6_1_2_fu_824 <= bufB_6_1_3_fu_4317_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_6_1_fu_792 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_6_1_fu_792 <= bufB_5_1_1_fu_4561_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_6_2_2_fu_828 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_6_2_2_fu_828 <= bufB_6_2_3_fu_4284_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_6_2_fu_796 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_6_2_fu_796 <= bufB_5_2_1_fu_4528_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_6_3_2_fu_832 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_6_3_2_fu_832 <= bufB_6_3_3_fu_4251_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_6_3_fu_800 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_6_3_fu_800 <= bufB_5_3_1_fu_4495_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_6_4_2_fu_836 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_6_4_2_fu_836 <= bufB_6_4_3_fu_4218_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_6_4_fu_804 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_6_4_fu_804 <= bufB_5_4_1_fu_4462_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_6_5_2_fu_840 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_6_5_2_fu_840 <= bufB_6_5_3_fu_4185_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_6_5_fu_808 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_6_5_fu_808 <= bufB_5_5_1_fu_4429_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_6_6_2_fu_844 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_6_6_2_fu_844 <= bufB_6_6_3_fu_4152_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_6_6_fu_812 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_6_6_fu_812 <= bufB_5_6_1_fu_4396_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_6_7_2_fu_848 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_6_7_2_fu_848 <= bufB_6_7_3_fu_4126_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            bufB_6_7_fu_816 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            bufB_6_7_fu_816 <= bufB_5_7_1_fu_4370_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln243_fu_3036_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            k_fu_400 <= add_ln243_fu_3042_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            k_fu_400 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localC_0_0_3_fu_852 <= localC_0_0_2;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            localC_0_0_3_fu_852 <= localC_0_0_4_fu_6747_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localC_0_1_3_fu_856 <= localC_0_1_2;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            localC_0_1_3_fu_856 <= localC_0_1_4_fu_6735_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localC_0_2_3_fu_860 <= localC_0_2_2;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            localC_0_2_3_fu_860 <= localC_0_2_4_fu_6723_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localC_0_3_3_fu_864 <= localC_0_3_2;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            localC_0_3_3_fu_864 <= localC_0_3_4_fu_6711_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localC_0_4_3_fu_868 <= localC_0_4_2;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            localC_0_4_3_fu_868 <= localC_0_4_4_fu_6699_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localC_0_5_3_fu_872 <= localC_0_5_2;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            localC_0_5_3_fu_872 <= localC_0_5_4_fu_6687_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localC_0_6_3_fu_876 <= localC_0_6_2;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            localC_0_6_3_fu_876 <= localC_0_6_4_fu_6675_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localC_0_7_3_fu_880 <= localC_0_7_2;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            localC_0_7_3_fu_880 <= localC_0_7_4_fu_6663_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localC_1_0_2_fu_884 <= localC_1_0_4;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            localC_1_0_2_fu_884 <= localC_1_0_3_fu_6651_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_1_1_2_fu_888 <= localC_1_1_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_1_1_2_fu_888 <= localC_1_1_3_fu_5530_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_1_2_2_fu_892 <= localC_1_2_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_1_2_2_fu_892 <= localC_1_2_3_fu_5497_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_1_3_2_fu_896 <= localC_1_3_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_1_3_2_fu_896 <= localC_1_3_3_fu_5464_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_1_4_2_fu_900 <= localC_1_4_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_1_4_2_fu_900 <= localC_1_4_3_fu_5431_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_1_5_2_fu_904 <= localC_1_5_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_1_5_2_fu_904 <= localC_1_5_3_fu_5398_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_1_6_2_fu_908 <= localC_1_6_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_1_6_2_fu_908 <= localC_1_6_3_fu_5365_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_1_7_2_fu_912 <= localC_1_7_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_1_7_2_fu_912 <= localC_1_7_3_fu_5339_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localC_2_0_2_fu_916 <= localC_2_0_4;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            localC_2_0_2_fu_916 <= localC_2_0_3_fu_6639_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_2_1_2_fu_920 <= localC_2_1_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_2_1_2_fu_920 <= localC_2_1_3_fu_5286_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_2_2_2_fu_924 <= localC_2_2_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_2_2_2_fu_924 <= localC_2_2_3_fu_5253_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_2_3_2_fu_928 <= localC_2_3_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_2_3_2_fu_928 <= localC_2_3_3_fu_5220_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_2_4_2_fu_932 <= localC_2_4_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_2_4_2_fu_932 <= localC_2_4_3_fu_5187_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_2_5_2_fu_936 <= localC_2_5_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_2_5_2_fu_936 <= localC_2_5_3_fu_5154_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_2_6_2_fu_940 <= localC_2_6_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_2_6_2_fu_940 <= localC_2_6_3_fu_5121_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_2_7_2_fu_944 <= localC_2_7_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_2_7_2_fu_944 <= localC_2_7_3_fu_5095_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localC_3_0_2_fu_948 <= localC_3_0_4;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            localC_3_0_2_fu_948 <= localC_3_0_3_fu_6627_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_3_1_2_fu_952 <= localC_3_1_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_3_1_2_fu_952 <= localC_3_1_3_fu_5042_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_3_2_2_fu_956 <= localC_3_2_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_3_2_2_fu_956 <= localC_3_2_3_fu_5009_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_3_3_2_fu_960 <= localC_3_3_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_3_3_2_fu_960 <= localC_3_3_3_fu_4976_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_3_4_2_fu_964 <= localC_3_4_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_3_4_2_fu_964 <= localC_3_4_3_fu_4943_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_3_5_2_fu_968 <= localC_3_5_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_3_5_2_fu_968 <= localC_3_5_3_fu_4910_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_3_6_2_fu_972 <= localC_3_6_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_3_6_2_fu_972 <= localC_3_6_3_fu_4877_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_3_7_2_fu_976 <= localC_3_7_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_3_7_2_fu_976 <= localC_3_7_3_fu_4851_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localC_4_0_2_fu_980 <= localC_4_0_4;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            localC_4_0_2_fu_980 <= localC_4_0_3_fu_6615_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_4_1_2_fu_984 <= localC_4_1_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_4_1_2_fu_984 <= localC_4_1_3_fu_4798_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_4_2_2_fu_988 <= localC_4_2_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_4_2_2_fu_988 <= localC_4_2_3_fu_4765_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_4_3_2_fu_992 <= localC_4_3_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_4_3_2_fu_992 <= localC_4_3_3_fu_4732_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_4_4_2_fu_996 <= localC_4_4_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_4_4_2_fu_996 <= localC_4_4_3_fu_4699_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_4_5_2_fu_1000 <= localC_4_5_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_4_5_2_fu_1000 <= localC_4_5_3_fu_4666_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_4_6_2_fu_1004 <= localC_4_6_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_4_6_2_fu_1004 <= localC_4_6_3_fu_4633_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_4_7_2_fu_1008 <= localC_4_7_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_4_7_2_fu_1008 <= localC_4_7_3_fu_4607_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localC_5_0_2_fu_1012 <= localC_5_0_4;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            localC_5_0_2_fu_1012 <= localC_5_0_3_fu_6603_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_5_1_2_fu_1016 <= localC_5_1_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_5_1_2_fu_1016 <= localC_5_1_3_fu_4554_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_5_2_2_fu_1020 <= localC_5_2_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_5_2_2_fu_1020 <= localC_5_2_3_fu_4521_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_5_3_2_fu_1024 <= localC_5_3_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_5_3_2_fu_1024 <= localC_5_3_3_fu_4488_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_5_4_2_fu_1028 <= localC_5_4_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_5_4_2_fu_1028 <= localC_5_4_3_fu_4455_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_5_5_2_fu_1032 <= localC_5_5_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_5_5_2_fu_1032 <= localC_5_5_3_fu_4422_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_5_6_2_fu_1036 <= localC_5_6_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_5_6_2_fu_1036 <= localC_5_6_3_fu_4389_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_5_7_2_fu_1040 <= localC_5_7_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_5_7_2_fu_1040 <= localC_5_7_3_fu_4363_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localC_6_0_2_fu_1044 <= localC_6_0_4;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            localC_6_0_2_fu_1044 <= localC_6_0_3_fu_6591_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_6_1_2_fu_1048 <= localC_6_1_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_6_1_2_fu_1048 <= localC_6_1_3_fu_4310_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_6_2_2_fu_1052 <= localC_6_2_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_6_2_2_fu_1052 <= localC_6_2_3_fu_4277_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_6_3_2_fu_1056 <= localC_6_3_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_6_3_2_fu_1056 <= localC_6_3_3_fu_4244_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_6_4_2_fu_1060 <= localC_6_4_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_6_4_2_fu_1060 <= localC_6_4_3_fu_4211_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_6_5_2_fu_1064 <= localC_6_5_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_6_5_2_fu_1064 <= localC_6_5_3_fu_4178_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_6_6_2_fu_1068 <= localC_6_6_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_6_6_2_fu_1068 <= localC_6_6_3_fu_4145_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_6_7_2_fu_1072 <= localC_6_7_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_6_7_2_fu_1072 <= localC_6_7_3_fu_4119_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            localC_7_0_2_fu_1076 <= localC_7_0_4;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            localC_7_0_2_fu_1076 <= localC_7_0_3_fu_6579_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_7_1_2_fu_1080 <= localC_7_1_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_7_1_2_fu_1080 <= localC_7_1_3_fu_4080_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_7_2_2_fu_1084 <= localC_7_2_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_7_2_2_fu_1084 <= localC_7_2_3_fu_4054_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_7_3_2_fu_1088 <= localC_7_3_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_7_3_2_fu_1088 <= localC_7_3_3_fu_4028_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_7_4_2_fu_1092 <= localC_7_4_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_7_4_2_fu_1092 <= localC_7_4_3_fu_4002_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_7_5_2_fu_1096 <= localC_7_5_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_7_5_2_fu_1096 <= localC_7_5_3_fu_3976_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_7_6_2_fu_1100 <= localC_7_6_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_7_6_2_fu_1100 <= localC_7_6_3_fu_3950_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            localC_7_7_2_fu_1104 <= localC_7_7_4;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            localC_7_7_2_fu_1104 <= localC_7_7_3_fu_3930_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln243_fu_3036_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln249_10_reg_8588 <= and_ln249_10_fu_3312_p2;
        and_ln249_11_reg_8612 <= and_ln249_11_fu_3342_p2;
        and_ln249_12_reg_8633 <= and_ln249_12_fu_3382_p2;
        and_ln249_13_reg_8651 <= and_ln249_13_fu_3412_p2;
        and_ln249_1_reg_8407 <= and_ln249_1_fu_3094_p2;
        and_ln249_2_reg_8415 <= and_ln249_2_fu_3112_p2;
        and_ln249_3_reg_8426 <= and_ln249_3_fu_3130_p2;
        and_ln249_4_reg_8440 <= and_ln249_4_fu_3148_p2;
        and_ln249_5_reg_8457 <= and_ln249_5_fu_3166_p2;
        and_ln249_6_reg_8477 <= and_ln249_6_fu_3194_p2;
        and_ln249_7_reg_8500 <= and_ln249_7_fu_3212_p2;
        and_ln249_8_reg_8531 <= and_ln249_8_fu_3242_p2;
        and_ln249_9_reg_8561 <= and_ln249_9_fu_3272_p2;
        icmp_ln249_1_reg_8402 <= icmp_ln249_1_fu_3076_p2;
        icmp_ln249_reg_8397 <= icmp_ln249_fu_3070_p2;
        tmp_3_reg_8701 <= ap_sig_allocacmp_k_1[32'd12];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln249_10_reg_8588_pp0_iter1_reg <= and_ln249_10_reg_8588;
        and_ln249_11_reg_8612_pp0_iter1_reg <= and_ln249_11_reg_8612;
        and_ln249_12_reg_8633_pp0_iter1_reg <= and_ln249_12_reg_8633;
        and_ln249_13_reg_8651_pp0_iter1_reg <= and_ln249_13_reg_8651;
        and_ln249_7_reg_8500_pp0_iter1_reg <= and_ln249_7_reg_8500;
        and_ln249_8_reg_8531_pp0_iter1_reg <= and_ln249_8_reg_8531;
        and_ln249_9_reg_8561_pp0_iter1_reg <= and_ln249_9_reg_8561;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln243_reg_8388 <= icmp_ln243_fu_3036_p2;
        tmp_3_reg_8701_pp0_iter1_reg <= tmp_3_reg_8701;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln249_8_reg_8531) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln252_15_reg_8718 <= mul_ln252_15_fu_4331_p2;
        mul_ln252_57_reg_8753 <= mul_ln252_57_fu_5584_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln249_9_reg_8561) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln252_23_reg_8723 <= mul_ln252_23_fu_4575_p2;
        mul_ln252_58_reg_8758 <= mul_ln252_58_fu_5604_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln249_10_reg_8588) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln252_31_reg_8728 <= mul_ln252_31_fu_4819_p2;
        mul_ln252_59_reg_8763 <= mul_ln252_59_fu_5624_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln249_11_reg_8612) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln252_39_reg_8733 <= mul_ln252_39_fu_5063_p2;
        mul_ln252_60_reg_8768 <= mul_ln252_60_fu_5644_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln249_12_reg_8633) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln252_47_reg_8738 <= mul_ln252_47_fu_5307_p2;
        mul_ln252_61_reg_8773 <= mul_ln252_61_fu_5664_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln249_13_reg_8651) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln252_55_reg_8743 <= mul_ln252_55_fu_5551_p2;
        mul_ln252_62_reg_8778 <= mul_ln252_62_fu_5684_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln249_7_reg_8500) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln252_56_reg_8748 <= mul_ln252_56_fu_5571_p2;
        mul_ln252_7_reg_8713 <= mul_ln252_7_fu_4094_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_reg_8701 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln252_63_reg_8783 <= mul_ln252_63_fu_5704_p2;
    end
end

always @ (*) begin
    if (((icmp_ln243_fu_3036_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_k_1 = 13'd0;
    end else begin
        ap_sig_allocacmp_k_1 = k_fu_400;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localA_0_ce0 = 1'b1;
    end else begin
        localA_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localA_1_ce0 = 1'b1;
    end else begin
        localA_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localA_2_ce0 = 1'b1;
    end else begin
        localA_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localA_3_ce0 = 1'b1;
    end else begin
        localA_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localA_4_ce0 = 1'b1;
    end else begin
        localA_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localA_5_ce0 = 1'b1;
    end else begin
        localA_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localA_6_ce0 = 1'b1;
    end else begin
        localA_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localA_7_ce0 = 1'b1;
    end else begin
        localA_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localB_0_ce0 = 1'b1;
    end else begin
        localB_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localB_1_ce0 = 1'b1;
    end else begin
        localB_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localB_2_ce0 = 1'b1;
    end else begin
        localB_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localB_3_ce0 = 1'b1;
    end else begin
        localB_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localB_4_ce0 = 1'b1;
    end else begin
        localB_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localB_5_ce0 = 1'b1;
    end else begin
        localB_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localB_6_ce0 = 1'b1;
    end else begin
        localB_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localB_7_ce0 = 1'b1;
    end else begin
        localB_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_0_0_4_out_ap_vld = 1'b1;
    end else begin
        localC_0_0_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_0_1_4_out_ap_vld = 1'b1;
    end else begin
        localC_0_1_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_0_2_4_out_ap_vld = 1'b1;
    end else begin
        localC_0_2_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_0_3_4_out_ap_vld = 1'b1;
    end else begin
        localC_0_3_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_0_4_4_out_ap_vld = 1'b1;
    end else begin
        localC_0_4_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_0_5_4_out_ap_vld = 1'b1;
    end else begin
        localC_0_5_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_0_6_4_out_ap_vld = 1'b1;
    end else begin
        localC_0_6_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_0_7_4_out_ap_vld = 1'b1;
    end else begin
        localC_0_7_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_1_0_2_out_ap_vld = 1'b1;
    end else begin
        localC_1_0_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_1_1_2_out_ap_vld = 1'b1;
    end else begin
        localC_1_1_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_1_2_2_out_ap_vld = 1'b1;
    end else begin
        localC_1_2_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_1_3_2_out_ap_vld = 1'b1;
    end else begin
        localC_1_3_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_1_4_2_out_ap_vld = 1'b1;
    end else begin
        localC_1_4_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_1_5_2_out_ap_vld = 1'b1;
    end else begin
        localC_1_5_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_1_6_2_out_ap_vld = 1'b1;
    end else begin
        localC_1_6_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_1_7_2_out_ap_vld = 1'b1;
    end else begin
        localC_1_7_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_2_0_2_out_ap_vld = 1'b1;
    end else begin
        localC_2_0_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_2_1_2_out_ap_vld = 1'b1;
    end else begin
        localC_2_1_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_2_2_2_out_ap_vld = 1'b1;
    end else begin
        localC_2_2_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_2_3_2_out_ap_vld = 1'b1;
    end else begin
        localC_2_3_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_2_4_2_out_ap_vld = 1'b1;
    end else begin
        localC_2_4_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_2_5_2_out_ap_vld = 1'b1;
    end else begin
        localC_2_5_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_2_6_2_out_ap_vld = 1'b1;
    end else begin
        localC_2_6_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_2_7_2_out_ap_vld = 1'b1;
    end else begin
        localC_2_7_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_3_0_2_out_ap_vld = 1'b1;
    end else begin
        localC_3_0_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_3_1_2_out_ap_vld = 1'b1;
    end else begin
        localC_3_1_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_3_2_2_out_ap_vld = 1'b1;
    end else begin
        localC_3_2_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_3_3_2_out_ap_vld = 1'b1;
    end else begin
        localC_3_3_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_3_4_2_out_ap_vld = 1'b1;
    end else begin
        localC_3_4_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_3_5_2_out_ap_vld = 1'b1;
    end else begin
        localC_3_5_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_3_6_2_out_ap_vld = 1'b1;
    end else begin
        localC_3_6_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_3_7_2_out_ap_vld = 1'b1;
    end else begin
        localC_3_7_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_4_0_2_out_ap_vld = 1'b1;
    end else begin
        localC_4_0_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_4_1_2_out_ap_vld = 1'b1;
    end else begin
        localC_4_1_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_4_2_2_out_ap_vld = 1'b1;
    end else begin
        localC_4_2_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_4_3_2_out_ap_vld = 1'b1;
    end else begin
        localC_4_3_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_4_4_2_out_ap_vld = 1'b1;
    end else begin
        localC_4_4_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_4_5_2_out_ap_vld = 1'b1;
    end else begin
        localC_4_5_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_4_6_2_out_ap_vld = 1'b1;
    end else begin
        localC_4_6_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_4_7_2_out_ap_vld = 1'b1;
    end else begin
        localC_4_7_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_5_0_2_out_ap_vld = 1'b1;
    end else begin
        localC_5_0_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_5_1_2_out_ap_vld = 1'b1;
    end else begin
        localC_5_1_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_5_2_2_out_ap_vld = 1'b1;
    end else begin
        localC_5_2_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_5_3_2_out_ap_vld = 1'b1;
    end else begin
        localC_5_3_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_5_4_2_out_ap_vld = 1'b1;
    end else begin
        localC_5_4_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_5_5_2_out_ap_vld = 1'b1;
    end else begin
        localC_5_5_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_5_6_2_out_ap_vld = 1'b1;
    end else begin
        localC_5_6_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_5_7_2_out_ap_vld = 1'b1;
    end else begin
        localC_5_7_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_6_0_2_out_ap_vld = 1'b1;
    end else begin
        localC_6_0_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_6_1_2_out_ap_vld = 1'b1;
    end else begin
        localC_6_1_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_6_2_2_out_ap_vld = 1'b1;
    end else begin
        localC_6_2_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_6_3_2_out_ap_vld = 1'b1;
    end else begin
        localC_6_3_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_6_4_2_out_ap_vld = 1'b1;
    end else begin
        localC_6_4_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_6_5_2_out_ap_vld = 1'b1;
    end else begin
        localC_6_5_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_6_6_2_out_ap_vld = 1'b1;
    end else begin
        localC_6_6_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_6_7_2_out_ap_vld = 1'b1;
    end else begin
        localC_6_7_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_7_0_2_out_ap_vld = 1'b1;
    end else begin
        localC_7_0_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_7_1_2_out_ap_vld = 1'b1;
    end else begin
        localC_7_1_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_7_2_2_out_ap_vld = 1'b1;
    end else begin
        localC_7_2_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_7_3_2_out_ap_vld = 1'b1;
    end else begin
        localC_7_3_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_7_4_2_out_ap_vld = 1'b1;
    end else begin
        localC_7_4_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_7_5_2_out_ap_vld = 1'b1;
    end else begin
        localC_7_5_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_7_6_2_out_ap_vld = 1'b1;
    end else begin
        localC_7_6_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln243_reg_8388 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localC_7_7_2_out_ap_vld = 1'b1;
    end else begin
        localC_7_7_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln243_fu_3042_p2 = (ap_sig_allocacmp_k_1 + 13'd1);

assign and_ln249_10_fu_3312_p2 = (icmp_ln249_21_fu_3306_p2 & icmp_ln249_20_fu_3300_p2);

assign and_ln249_11_fu_3342_p2 = (icmp_ln249_23_fu_3336_p2 & icmp_ln249_22_fu_3330_p2);

assign and_ln249_12_fu_3382_p2 = (icmp_ln249_25_fu_3376_p2 & icmp_ln249_24_fu_3370_p2);

assign and_ln249_13_fu_3412_p2 = (icmp_ln249_27_fu_3406_p2 & icmp_ln249_26_fu_3400_p2);

assign and_ln249_1_fu_3094_p2 = (icmp_ln249_3_fu_3088_p2 & icmp_ln249_2_fu_3082_p2);

assign and_ln249_2_fu_3112_p2 = (icmp_ln249_5_fu_3106_p2 & icmp_ln249_4_fu_3100_p2);

assign and_ln249_3_fu_3130_p2 = (icmp_ln249_7_fu_3124_p2 & icmp_ln249_6_fu_3118_p2);

assign and_ln249_4_fu_3148_p2 = (icmp_ln249_9_fu_3142_p2 & icmp_ln249_8_fu_3136_p2);

assign and_ln249_5_fu_3166_p2 = (icmp_ln249_11_fu_3160_p2 & icmp_ln249_10_fu_3154_p2);

assign and_ln249_6_fu_3194_p2 = (icmp_ln249_13_fu_3188_p2 & icmp_ln249_12_fu_3182_p2);

assign and_ln249_7_fu_3212_p2 = (icmp_ln249_15_fu_3206_p2 & icmp_ln249_14_fu_3200_p2);

assign and_ln249_8_fu_3242_p2 = (icmp_ln249_17_fu_3236_p2 & icmp_ln249_16_fu_3230_p2);

assign and_ln249_9_fu_3272_p2 = (icmp_ln249_19_fu_3266_p2 & icmp_ln249_18_fu_3260_p2);

assign and_ln249_fu_3914_p2 = (icmp_ln249_reg_8397 & icmp_ln249_1_reg_8402);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bufA_0_0_1_fu_5717_p1 = bufA_0_1_fu_404;

assign bufA_0_0_1_fu_5717_p2 = localA_0_q0;

assign bufA_0_0_1_fu_5717_p3 = ((tmp_3_reg_8701[0:0] == 1'b1) ? bufA_0_0_1_fu_5717_p1 : bufA_0_0_1_fu_5717_p2);

assign bufA_0_1_1_fu_5697_p1 = bufA_0_1_fu_404;

assign bufA_0_1_1_fu_5697_p2 = bufA_0_2_fu_408;

assign bufA_0_1_1_fu_5697_p3 = ((and_ln249_13_reg_8651[0:0] == 1'b1) ? bufA_0_1_1_fu_5697_p1 : bufA_0_1_1_fu_5697_p2);

assign bufA_0_2_1_fu_5677_p1 = bufA_0_2_fu_408;

assign bufA_0_2_1_fu_5677_p2 = bufA_0_3_fu_412;

assign bufA_0_2_1_fu_5677_p3 = ((and_ln249_12_reg_8633[0:0] == 1'b1) ? bufA_0_2_1_fu_5677_p1 : bufA_0_2_1_fu_5677_p2);

assign bufA_0_3_1_fu_5657_p1 = bufA_0_3_fu_412;

assign bufA_0_3_1_fu_5657_p2 = bufA_0_4_fu_416;

assign bufA_0_3_1_fu_5657_p3 = ((and_ln249_11_reg_8612[0:0] == 1'b1) ? bufA_0_3_1_fu_5657_p1 : bufA_0_3_1_fu_5657_p2);

assign bufA_0_4_1_fu_5637_p1 = bufA_0_4_fu_416;

assign bufA_0_4_1_fu_5637_p2 = bufA_0_5_fu_420;

assign bufA_0_4_1_fu_5637_p3 = ((and_ln249_10_reg_8588[0:0] == 1'b1) ? bufA_0_4_1_fu_5637_p1 : bufA_0_4_1_fu_5637_p2);

assign bufA_0_5_1_fu_5617_p1 = bufA_0_5_fu_420;

assign bufA_0_5_1_fu_5617_p2 = bufA_0_6_fu_424;

assign bufA_0_5_1_fu_5617_p3 = ((and_ln249_9_reg_8561[0:0] == 1'b1) ? bufA_0_5_1_fu_5617_p1 : bufA_0_5_1_fu_5617_p2);

assign bufA_0_6_3_fu_5597_p1 = bufA_0_6_fu_424;

assign bufA_0_6_3_fu_5597_p2 = bufA_0_6_2_fu_428;

assign bufA_0_6_3_fu_5597_p3 = ((and_ln249_8_reg_8531[0:0] == 1'b1) ? bufA_0_6_3_fu_5597_p1 : bufA_0_6_3_fu_5597_p2);

assign bufA_1_0_1_fu_5564_p1 = localA_1_q0;

assign bufA_1_0_1_fu_5564_p2 = bufA_1_1_fu_432;

assign bufA_1_0_1_fu_5564_p3 = ((and_ln249_13_reg_8651[0:0] == 1'b1) ? bufA_1_0_1_fu_5564_p1 : bufA_1_0_1_fu_5564_p2);

assign bufA_1_1_1_fu_5544_p1 = bufA_1_1_fu_432;

assign bufA_1_1_1_fu_5544_p2 = bufA_1_2_fu_436;

assign bufA_1_1_1_fu_5544_p3 = ((and_ln249_12_reg_8633[0:0] == 1'b1) ? bufA_1_1_1_fu_5544_p1 : bufA_1_1_1_fu_5544_p2);

assign bufA_1_2_1_fu_5511_p1 = bufA_1_2_fu_436;

assign bufA_1_2_1_fu_5511_p2 = bufA_1_3_fu_440;

assign bufA_1_2_1_fu_5511_p3 = ((and_ln249_11_reg_8612[0:0] == 1'b1) ? bufA_1_2_1_fu_5511_p1 : bufA_1_2_1_fu_5511_p2);

assign bufA_1_3_1_fu_5478_p1 = bufA_1_3_fu_440;

assign bufA_1_3_1_fu_5478_p2 = bufA_1_4_fu_444;

assign bufA_1_3_1_fu_5478_p3 = ((and_ln249_10_reg_8588[0:0] == 1'b1) ? bufA_1_3_1_fu_5478_p1 : bufA_1_3_1_fu_5478_p2);

assign bufA_1_4_1_fu_5445_p1 = bufA_1_4_fu_444;

assign bufA_1_4_1_fu_5445_p2 = bufA_1_5_fu_448;

assign bufA_1_4_1_fu_5445_p3 = ((and_ln249_9_reg_8561[0:0] == 1'b1) ? bufA_1_4_1_fu_5445_p1 : bufA_1_4_1_fu_5445_p2);

assign bufA_1_5_1_fu_5412_p1 = bufA_1_5_fu_448;

assign bufA_1_5_1_fu_5412_p2 = bufA_1_6_fu_452;

assign bufA_1_5_1_fu_5412_p3 = ((and_ln249_8_reg_8531[0:0] == 1'b1) ? bufA_1_5_1_fu_5412_p1 : bufA_1_5_1_fu_5412_p2);

assign bufA_1_6_3_fu_5379_p1 = bufA_1_6_fu_452;

assign bufA_1_6_3_fu_5379_p2 = bufA_1_6_2_fu_456;

assign bufA_1_6_3_fu_5379_p3 = ((and_ln249_7_reg_8500[0:0] == 1'b1) ? bufA_1_6_3_fu_5379_p1 : bufA_1_6_3_fu_5379_p2);

assign bufA_2_0_1_fu_5320_p1 = localA_2_q0;

assign bufA_2_0_1_fu_5320_p2 = bufA_2_1_fu_460;

assign bufA_2_0_1_fu_5320_p3 = ((and_ln249_12_reg_8633[0:0] == 1'b1) ? bufA_2_0_1_fu_5320_p1 : bufA_2_0_1_fu_5320_p2);

assign bufA_2_1_1_fu_5300_p1 = bufA_2_1_fu_460;

assign bufA_2_1_1_fu_5300_p2 = bufA_2_2_fu_464;

assign bufA_2_1_1_fu_5300_p3 = ((and_ln249_11_reg_8612[0:0] == 1'b1) ? bufA_2_1_1_fu_5300_p1 : bufA_2_1_1_fu_5300_p2);

assign bufA_2_2_1_fu_5267_p1 = bufA_2_2_fu_464;

assign bufA_2_2_1_fu_5267_p2 = bufA_2_3_fu_468;

assign bufA_2_2_1_fu_5267_p3 = ((and_ln249_10_reg_8588[0:0] == 1'b1) ? bufA_2_2_1_fu_5267_p1 : bufA_2_2_1_fu_5267_p2);

assign bufA_2_3_1_fu_5234_p1 = bufA_2_3_fu_468;

assign bufA_2_3_1_fu_5234_p2 = bufA_2_4_fu_472;

assign bufA_2_3_1_fu_5234_p3 = ((and_ln249_9_reg_8561[0:0] == 1'b1) ? bufA_2_3_1_fu_5234_p1 : bufA_2_3_1_fu_5234_p2);

assign bufA_2_4_1_fu_5201_p1 = bufA_2_4_fu_472;

assign bufA_2_4_1_fu_5201_p2 = bufA_2_5_fu_476;

assign bufA_2_4_1_fu_5201_p3 = ((and_ln249_8_reg_8531[0:0] == 1'b1) ? bufA_2_4_1_fu_5201_p1 : bufA_2_4_1_fu_5201_p2);

assign bufA_2_5_1_fu_5168_p1 = bufA_2_5_fu_476;

assign bufA_2_5_1_fu_5168_p2 = bufA_2_6_fu_480;

assign bufA_2_5_1_fu_5168_p3 = ((and_ln249_7_reg_8500[0:0] == 1'b1) ? bufA_2_5_1_fu_5168_p1 : bufA_2_5_1_fu_5168_p2);

assign bufA_2_6_3_fu_5135_p1 = bufA_2_6_fu_480;

assign bufA_2_6_3_fu_5135_p2 = bufA_2_6_2_fu_484;

assign bufA_2_6_3_fu_5135_p3 = ((and_ln249_6_reg_8477[0:0] == 1'b1) ? bufA_2_6_3_fu_5135_p1 : bufA_2_6_3_fu_5135_p2);

assign bufA_3_0_1_fu_5076_p1 = localA_3_q0;

assign bufA_3_0_1_fu_5076_p2 = bufA_3_1_fu_488;

assign bufA_3_0_1_fu_5076_p3 = ((and_ln249_11_reg_8612[0:0] == 1'b1) ? bufA_3_0_1_fu_5076_p1 : bufA_3_0_1_fu_5076_p2);

assign bufA_3_1_1_fu_5056_p1 = bufA_3_1_fu_488;

assign bufA_3_1_1_fu_5056_p2 = bufA_3_2_fu_492;

assign bufA_3_1_1_fu_5056_p3 = ((and_ln249_10_reg_8588[0:0] == 1'b1) ? bufA_3_1_1_fu_5056_p1 : bufA_3_1_1_fu_5056_p2);

assign bufA_3_2_1_fu_5023_p1 = bufA_3_2_fu_492;

assign bufA_3_2_1_fu_5023_p2 = bufA_3_3_fu_496;

assign bufA_3_2_1_fu_5023_p3 = ((and_ln249_9_reg_8561[0:0] == 1'b1) ? bufA_3_2_1_fu_5023_p1 : bufA_3_2_1_fu_5023_p2);

assign bufA_3_3_1_fu_4990_p1 = bufA_3_3_fu_496;

assign bufA_3_3_1_fu_4990_p2 = bufA_3_4_fu_500;

assign bufA_3_3_1_fu_4990_p3 = ((and_ln249_8_reg_8531[0:0] == 1'b1) ? bufA_3_3_1_fu_4990_p1 : bufA_3_3_1_fu_4990_p2);

assign bufA_3_4_1_fu_4957_p1 = bufA_3_4_fu_500;

assign bufA_3_4_1_fu_4957_p2 = bufA_3_5_fu_504;

assign bufA_3_4_1_fu_4957_p3 = ((and_ln249_7_reg_8500[0:0] == 1'b1) ? bufA_3_4_1_fu_4957_p1 : bufA_3_4_1_fu_4957_p2);

assign bufA_3_5_1_fu_4924_p1 = bufA_3_5_fu_504;

assign bufA_3_5_1_fu_4924_p2 = bufA_3_6_fu_508;

assign bufA_3_5_1_fu_4924_p3 = ((and_ln249_6_reg_8477[0:0] == 1'b1) ? bufA_3_5_1_fu_4924_p1 : bufA_3_5_1_fu_4924_p2);

assign bufA_3_6_3_fu_4891_p1 = bufA_3_6_fu_508;

assign bufA_3_6_3_fu_4891_p2 = bufA_3_6_2_fu_512;

assign bufA_3_6_3_fu_4891_p3 = ((and_ln249_5_reg_8457[0:0] == 1'b1) ? bufA_3_6_3_fu_4891_p1 : bufA_3_6_3_fu_4891_p2);

assign bufA_4_0_1_fu_4832_p1 = localA_4_q0;

assign bufA_4_0_1_fu_4832_p2 = bufA_4_1_fu_516;

assign bufA_4_0_1_fu_4832_p3 = ((and_ln249_10_reg_8588[0:0] == 1'b1) ? bufA_4_0_1_fu_4832_p1 : bufA_4_0_1_fu_4832_p2);

assign bufA_4_1_1_fu_4812_p1 = bufA_4_1_fu_516;

assign bufA_4_1_1_fu_4812_p2 = bufA_4_2_fu_520;

assign bufA_4_1_1_fu_4812_p3 = ((and_ln249_9_reg_8561[0:0] == 1'b1) ? bufA_4_1_1_fu_4812_p1 : bufA_4_1_1_fu_4812_p2);

assign bufA_4_2_1_fu_4779_p1 = bufA_4_2_fu_520;

assign bufA_4_2_1_fu_4779_p2 = bufA_4_3_fu_524;

assign bufA_4_2_1_fu_4779_p3 = ((and_ln249_8_reg_8531[0:0] == 1'b1) ? bufA_4_2_1_fu_4779_p1 : bufA_4_2_1_fu_4779_p2);

assign bufA_4_3_1_fu_4746_p1 = bufA_4_3_fu_524;

assign bufA_4_3_1_fu_4746_p2 = bufA_4_4_fu_528;

assign bufA_4_3_1_fu_4746_p3 = ((and_ln249_7_reg_8500[0:0] == 1'b1) ? bufA_4_3_1_fu_4746_p1 : bufA_4_3_1_fu_4746_p2);

assign bufA_4_4_1_fu_4713_p1 = bufA_4_4_fu_528;

assign bufA_4_4_1_fu_4713_p2 = bufA_4_5_fu_532;

assign bufA_4_4_1_fu_4713_p3 = ((and_ln249_6_reg_8477[0:0] == 1'b1) ? bufA_4_4_1_fu_4713_p1 : bufA_4_4_1_fu_4713_p2);

assign bufA_4_5_1_fu_4680_p1 = bufA_4_5_fu_532;

assign bufA_4_5_1_fu_4680_p2 = bufA_4_6_fu_536;

assign bufA_4_5_1_fu_4680_p3 = ((and_ln249_5_reg_8457[0:0] == 1'b1) ? bufA_4_5_1_fu_4680_p1 : bufA_4_5_1_fu_4680_p2);

assign bufA_4_6_3_fu_4647_p1 = bufA_4_6_fu_536;

assign bufA_4_6_3_fu_4647_p2 = bufA_4_6_2_fu_540;

assign bufA_4_6_3_fu_4647_p3 = ((and_ln249_4_reg_8440[0:0] == 1'b1) ? bufA_4_6_3_fu_4647_p1 : bufA_4_6_3_fu_4647_p2);

assign bufA_5_0_1_fu_4588_p1 = localA_5_q0;

assign bufA_5_0_1_fu_4588_p2 = bufA_5_1_fu_544;

assign bufA_5_0_1_fu_4588_p3 = ((and_ln249_9_reg_8561[0:0] == 1'b1) ? bufA_5_0_1_fu_4588_p1 : bufA_5_0_1_fu_4588_p2);

assign bufA_5_1_1_fu_4568_p1 = bufA_5_1_fu_544;

assign bufA_5_1_1_fu_4568_p2 = bufA_5_2_fu_548;

assign bufA_5_1_1_fu_4568_p3 = ((and_ln249_8_reg_8531[0:0] == 1'b1) ? bufA_5_1_1_fu_4568_p1 : bufA_5_1_1_fu_4568_p2);

assign bufA_5_2_1_fu_4535_p1 = bufA_5_2_fu_548;

assign bufA_5_2_1_fu_4535_p2 = bufA_5_3_fu_552;

assign bufA_5_2_1_fu_4535_p3 = ((and_ln249_7_reg_8500[0:0] == 1'b1) ? bufA_5_2_1_fu_4535_p1 : bufA_5_2_1_fu_4535_p2);

assign bufA_5_3_1_fu_4502_p1 = bufA_5_3_fu_552;

assign bufA_5_3_1_fu_4502_p2 = bufA_5_4_fu_556;

assign bufA_5_3_1_fu_4502_p3 = ((and_ln249_6_reg_8477[0:0] == 1'b1) ? bufA_5_3_1_fu_4502_p1 : bufA_5_3_1_fu_4502_p2);

assign bufA_5_4_1_fu_4469_p1 = bufA_5_4_fu_556;

assign bufA_5_4_1_fu_4469_p2 = bufA_5_5_fu_560;

assign bufA_5_4_1_fu_4469_p3 = ((and_ln249_5_reg_8457[0:0] == 1'b1) ? bufA_5_4_1_fu_4469_p1 : bufA_5_4_1_fu_4469_p2);

assign bufA_5_5_1_fu_4436_p1 = bufA_5_5_fu_560;

assign bufA_5_5_1_fu_4436_p2 = bufA_5_6_fu_564;

assign bufA_5_5_1_fu_4436_p3 = ((and_ln249_4_reg_8440[0:0] == 1'b1) ? bufA_5_5_1_fu_4436_p1 : bufA_5_5_1_fu_4436_p2);

assign bufA_5_6_3_fu_4403_p1 = bufA_5_6_fu_564;

assign bufA_5_6_3_fu_4403_p2 = bufA_5_6_2_fu_568;

assign bufA_5_6_3_fu_4403_p3 = ((and_ln249_3_reg_8426[0:0] == 1'b1) ? bufA_5_6_3_fu_4403_p1 : bufA_5_6_3_fu_4403_p2);

assign bufA_6_0_1_fu_4344_p1 = localA_6_q0;

assign bufA_6_0_1_fu_4344_p2 = bufA_6_1_fu_572;

assign bufA_6_0_1_fu_4344_p3 = ((and_ln249_8_reg_8531[0:0] == 1'b1) ? bufA_6_0_1_fu_4344_p1 : bufA_6_0_1_fu_4344_p2);

assign bufA_6_1_1_fu_4324_p1 = bufA_6_1_fu_572;

assign bufA_6_1_1_fu_4324_p2 = bufA_6_2_fu_576;

assign bufA_6_1_1_fu_4324_p3 = ((and_ln249_7_reg_8500[0:0] == 1'b1) ? bufA_6_1_1_fu_4324_p1 : bufA_6_1_1_fu_4324_p2);

assign bufA_6_2_1_fu_4291_p1 = bufA_6_2_fu_576;

assign bufA_6_2_1_fu_4291_p2 = bufA_6_3_fu_580;

assign bufA_6_2_1_fu_4291_p3 = ((and_ln249_6_reg_8477[0:0] == 1'b1) ? bufA_6_2_1_fu_4291_p1 : bufA_6_2_1_fu_4291_p2);

assign bufA_6_3_1_fu_4258_p1 = bufA_6_3_fu_580;

assign bufA_6_3_1_fu_4258_p2 = bufA_6_4_fu_584;

assign bufA_6_3_1_fu_4258_p3 = ((and_ln249_5_reg_8457[0:0] == 1'b1) ? bufA_6_3_1_fu_4258_p1 : bufA_6_3_1_fu_4258_p2);

assign bufA_6_4_1_fu_4225_p1 = bufA_6_4_fu_584;

assign bufA_6_4_1_fu_4225_p2 = bufA_6_5_fu_588;

assign bufA_6_4_1_fu_4225_p3 = ((and_ln249_4_reg_8440[0:0] == 1'b1) ? bufA_6_4_1_fu_4225_p1 : bufA_6_4_1_fu_4225_p2);

assign bufA_6_5_1_fu_4192_p1 = bufA_6_5_fu_588;

assign bufA_6_5_1_fu_4192_p2 = bufA_6_6_fu_592;

assign bufA_6_5_1_fu_4192_p3 = ((and_ln249_3_reg_8426[0:0] == 1'b1) ? bufA_6_5_1_fu_4192_p1 : bufA_6_5_1_fu_4192_p2);

assign bufA_6_6_3_fu_4159_p1 = bufA_6_6_fu_592;

assign bufA_6_6_3_fu_4159_p2 = bufA_6_6_2_fu_596;

assign bufA_6_6_3_fu_4159_p3 = ((and_ln249_2_reg_8415[0:0] == 1'b1) ? bufA_6_6_3_fu_4159_p1 : bufA_6_6_3_fu_4159_p2);

assign bufA_7_0_1_fu_4100_p1 = localA_7_q0;

assign bufA_7_0_1_fu_4100_p2 = bufA_7_1_fu_600;

assign bufA_7_0_1_fu_4100_p3 = ((and_ln249_7_reg_8500[0:0] == 1'b1) ? bufA_7_0_1_fu_4100_p1 : bufA_7_0_1_fu_4100_p2);

assign bufA_7_1_1_fu_4087_p1 = bufA_7_1_fu_600;

assign bufA_7_1_1_fu_4087_p2 = bufA_7_2_fu_604;

assign bufA_7_1_1_fu_4087_p3 = ((and_ln249_6_reg_8477[0:0] == 1'b1) ? bufA_7_1_1_fu_4087_p1 : bufA_7_1_1_fu_4087_p2);

assign bufA_7_2_1_fu_4061_p1 = bufA_7_2_fu_604;

assign bufA_7_2_1_fu_4061_p2 = bufA_7_3_fu_608;

assign bufA_7_2_1_fu_4061_p3 = ((and_ln249_5_reg_8457[0:0] == 1'b1) ? bufA_7_2_1_fu_4061_p1 : bufA_7_2_1_fu_4061_p2);

assign bufA_7_3_1_fu_4035_p1 = bufA_7_3_fu_608;

assign bufA_7_3_1_fu_4035_p2 = bufA_7_4_fu_612;

assign bufA_7_3_1_fu_4035_p3 = ((and_ln249_4_reg_8440[0:0] == 1'b1) ? bufA_7_3_1_fu_4035_p1 : bufA_7_3_1_fu_4035_p2);

assign bufA_7_4_1_fu_4009_p1 = bufA_7_4_fu_612;

assign bufA_7_4_1_fu_4009_p2 = bufA_7_5_fu_616;

assign bufA_7_4_1_fu_4009_p3 = ((and_ln249_3_reg_8426[0:0] == 1'b1) ? bufA_7_4_1_fu_4009_p1 : bufA_7_4_1_fu_4009_p2);

assign bufA_7_5_1_fu_3983_p1 = bufA_7_5_fu_616;

assign bufA_7_5_1_fu_3983_p2 = bufA_7_6_fu_620;

assign bufA_7_5_1_fu_3983_p3 = ((and_ln249_2_reg_8415[0:0] == 1'b1) ? bufA_7_5_1_fu_3983_p1 : bufA_7_5_1_fu_3983_p2);

assign bufA_7_6_3_fu_3957_p1 = bufA_7_6_fu_620;

assign bufA_7_6_3_fu_3957_p2 = bufA_7_6_2_fu_624;

assign bufA_7_6_3_fu_3957_p3 = ((and_ln249_1_reg_8407[0:0] == 1'b1) ? bufA_7_6_3_fu_3957_p1 : bufA_7_6_3_fu_3957_p2);

assign bufB_0_0_1_fu_5710_p1 = bufB_1_0_fu_628;

assign bufB_0_0_1_fu_5710_p2 = localB_0_q0;

assign bufB_0_0_1_fu_5710_p3 = ((tmp_3_reg_8701[0:0] == 1'b1) ? bufB_0_0_1_fu_5710_p1 : bufB_0_0_1_fu_5710_p2);

assign bufB_0_1_1_fu_5690_p1 = localB_1_q0;

assign bufB_0_1_1_fu_5690_p2 = bufB_1_1_fu_632;

assign bufB_0_1_1_fu_5690_p3 = ((and_ln249_13_reg_8651[0:0] == 1'b1) ? bufB_0_1_1_fu_5690_p1 : bufB_0_1_1_fu_5690_p2);

assign bufB_0_2_1_fu_5670_p1 = localB_2_q0;

assign bufB_0_2_1_fu_5670_p2 = bufB_1_2_fu_636;

assign bufB_0_2_1_fu_5670_p3 = ((and_ln249_12_reg_8633[0:0] == 1'b1) ? bufB_0_2_1_fu_5670_p1 : bufB_0_2_1_fu_5670_p2);

assign bufB_0_3_1_fu_5650_p1 = localB_3_q0;

assign bufB_0_3_1_fu_5650_p2 = bufB_1_3_fu_640;

assign bufB_0_3_1_fu_5650_p3 = ((and_ln249_11_reg_8612[0:0] == 1'b1) ? bufB_0_3_1_fu_5650_p1 : bufB_0_3_1_fu_5650_p2);

assign bufB_0_4_1_fu_5630_p1 = localB_4_q0;

assign bufB_0_4_1_fu_5630_p2 = bufB_1_4_fu_644;

assign bufB_0_4_1_fu_5630_p3 = ((and_ln249_10_reg_8588[0:0] == 1'b1) ? bufB_0_4_1_fu_5630_p1 : bufB_0_4_1_fu_5630_p2);

assign bufB_0_5_1_fu_5610_p1 = localB_5_q0;

assign bufB_0_5_1_fu_5610_p2 = bufB_1_5_fu_648;

assign bufB_0_5_1_fu_5610_p3 = ((and_ln249_9_reg_8561[0:0] == 1'b1) ? bufB_0_5_1_fu_5610_p1 : bufB_0_5_1_fu_5610_p2);

assign bufB_0_6_1_fu_5590_p1 = localB_6_q0;

assign bufB_0_6_1_fu_5590_p2 = bufB_1_6_fu_652;

assign bufB_0_6_1_fu_5590_p3 = ((and_ln249_8_reg_8531[0:0] == 1'b1) ? bufB_0_6_1_fu_5590_p1 : bufB_0_6_1_fu_5590_p2);

assign bufB_0_7_1_fu_5577_p1 = localB_7_q0;

assign bufB_0_7_1_fu_5577_p2 = bufB_1_7_fu_656;

assign bufB_0_7_1_fu_5577_p3 = ((and_ln249_7_reg_8500[0:0] == 1'b1) ? bufB_0_7_1_fu_5577_p1 : bufB_0_7_1_fu_5577_p2);

assign bufB_1_0_1_fu_5557_p1 = bufB_1_0_fu_628;

assign bufB_1_0_1_fu_5557_p2 = bufB_2_0_fu_660;

assign bufB_1_0_1_fu_5557_p3 = ((and_ln249_13_reg_8651[0:0] == 1'b1) ? bufB_1_0_1_fu_5557_p1 : bufB_1_0_1_fu_5557_p2);

assign bufB_1_1_1_fu_5537_p1 = bufB_1_1_fu_632;

assign bufB_1_1_1_fu_5537_p2 = bufB_2_1_fu_664;

assign bufB_1_1_1_fu_5537_p3 = ((and_ln249_12_reg_8633[0:0] == 1'b1) ? bufB_1_1_1_fu_5537_p1 : bufB_1_1_1_fu_5537_p2);

assign bufB_1_2_1_fu_5504_p1 = bufB_1_2_fu_636;

assign bufB_1_2_1_fu_5504_p2 = bufB_2_2_fu_668;

assign bufB_1_2_1_fu_5504_p3 = ((and_ln249_11_reg_8612[0:0] == 1'b1) ? bufB_1_2_1_fu_5504_p1 : bufB_1_2_1_fu_5504_p2);

assign bufB_1_3_1_fu_5471_p1 = bufB_1_3_fu_640;

assign bufB_1_3_1_fu_5471_p2 = bufB_2_3_fu_672;

assign bufB_1_3_1_fu_5471_p3 = ((and_ln249_10_reg_8588[0:0] == 1'b1) ? bufB_1_3_1_fu_5471_p1 : bufB_1_3_1_fu_5471_p2);

assign bufB_1_4_1_fu_5438_p1 = bufB_1_4_fu_644;

assign bufB_1_4_1_fu_5438_p2 = bufB_2_4_fu_676;

assign bufB_1_4_1_fu_5438_p3 = ((and_ln249_9_reg_8561[0:0] == 1'b1) ? bufB_1_4_1_fu_5438_p1 : bufB_1_4_1_fu_5438_p2);

assign bufB_1_5_1_fu_5405_p1 = bufB_1_5_fu_648;

assign bufB_1_5_1_fu_5405_p2 = bufB_2_5_fu_680;

assign bufB_1_5_1_fu_5405_p3 = ((and_ln249_8_reg_8531[0:0] == 1'b1) ? bufB_1_5_1_fu_5405_p1 : bufB_1_5_1_fu_5405_p2);

assign bufB_1_6_1_fu_5372_p1 = bufB_1_6_fu_652;

assign bufB_1_6_1_fu_5372_p2 = bufB_2_6_fu_684;

assign bufB_1_6_1_fu_5372_p3 = ((and_ln249_7_reg_8500[0:0] == 1'b1) ? bufB_1_6_1_fu_5372_p1 : bufB_1_6_1_fu_5372_p2);

assign bufB_1_7_1_fu_5346_p1 = bufB_1_7_fu_656;

assign bufB_1_7_1_fu_5346_p2 = bufB_2_7_fu_688;

assign bufB_1_7_1_fu_5346_p3 = ((and_ln249_6_reg_8477[0:0] == 1'b1) ? bufB_1_7_1_fu_5346_p1 : bufB_1_7_1_fu_5346_p2);

assign bufB_2_0_1_fu_5313_p1 = bufB_2_0_fu_660;

assign bufB_2_0_1_fu_5313_p2 = bufB_3_0_fu_692;

assign bufB_2_0_1_fu_5313_p3 = ((and_ln249_12_reg_8633[0:0] == 1'b1) ? bufB_2_0_1_fu_5313_p1 : bufB_2_0_1_fu_5313_p2);

assign bufB_2_1_1_fu_5293_p1 = bufB_2_1_fu_664;

assign bufB_2_1_1_fu_5293_p2 = bufB_3_1_fu_696;

assign bufB_2_1_1_fu_5293_p3 = ((and_ln249_11_reg_8612[0:0] == 1'b1) ? bufB_2_1_1_fu_5293_p1 : bufB_2_1_1_fu_5293_p2);

assign bufB_2_2_1_fu_5260_p1 = bufB_2_2_fu_668;

assign bufB_2_2_1_fu_5260_p2 = bufB_3_2_fu_700;

assign bufB_2_2_1_fu_5260_p3 = ((and_ln249_10_reg_8588[0:0] == 1'b1) ? bufB_2_2_1_fu_5260_p1 : bufB_2_2_1_fu_5260_p2);

assign bufB_2_3_1_fu_5227_p1 = bufB_2_3_fu_672;

assign bufB_2_3_1_fu_5227_p2 = bufB_3_3_fu_704;

assign bufB_2_3_1_fu_5227_p3 = ((and_ln249_9_reg_8561[0:0] == 1'b1) ? bufB_2_3_1_fu_5227_p1 : bufB_2_3_1_fu_5227_p2);

assign bufB_2_4_1_fu_5194_p1 = bufB_2_4_fu_676;

assign bufB_2_4_1_fu_5194_p2 = bufB_3_4_fu_708;

assign bufB_2_4_1_fu_5194_p3 = ((and_ln249_8_reg_8531[0:0] == 1'b1) ? bufB_2_4_1_fu_5194_p1 : bufB_2_4_1_fu_5194_p2);

assign bufB_2_5_1_fu_5161_p1 = bufB_2_5_fu_680;

assign bufB_2_5_1_fu_5161_p2 = bufB_3_5_fu_712;

assign bufB_2_5_1_fu_5161_p3 = ((and_ln249_7_reg_8500[0:0] == 1'b1) ? bufB_2_5_1_fu_5161_p1 : bufB_2_5_1_fu_5161_p2);

assign bufB_2_6_1_fu_5128_p1 = bufB_2_6_fu_684;

assign bufB_2_6_1_fu_5128_p2 = bufB_3_6_fu_716;

assign bufB_2_6_1_fu_5128_p3 = ((and_ln249_6_reg_8477[0:0] == 1'b1) ? bufB_2_6_1_fu_5128_p1 : bufB_2_6_1_fu_5128_p2);

assign bufB_2_7_1_fu_5102_p1 = bufB_2_7_fu_688;

assign bufB_2_7_1_fu_5102_p2 = bufB_3_7_fu_720;

assign bufB_2_7_1_fu_5102_p3 = ((and_ln249_5_reg_8457[0:0] == 1'b1) ? bufB_2_7_1_fu_5102_p1 : bufB_2_7_1_fu_5102_p2);

assign bufB_3_0_1_fu_5069_p1 = bufB_3_0_fu_692;

assign bufB_3_0_1_fu_5069_p2 = bufB_4_0_fu_724;

assign bufB_3_0_1_fu_5069_p3 = ((and_ln249_11_reg_8612[0:0] == 1'b1) ? bufB_3_0_1_fu_5069_p1 : bufB_3_0_1_fu_5069_p2);

assign bufB_3_1_1_fu_5049_p1 = bufB_3_1_fu_696;

assign bufB_3_1_1_fu_5049_p2 = bufB_4_1_fu_728;

assign bufB_3_1_1_fu_5049_p3 = ((and_ln249_10_reg_8588[0:0] == 1'b1) ? bufB_3_1_1_fu_5049_p1 : bufB_3_1_1_fu_5049_p2);

assign bufB_3_2_1_fu_5016_p1 = bufB_3_2_fu_700;

assign bufB_3_2_1_fu_5016_p2 = bufB_4_2_fu_732;

assign bufB_3_2_1_fu_5016_p3 = ((and_ln249_9_reg_8561[0:0] == 1'b1) ? bufB_3_2_1_fu_5016_p1 : bufB_3_2_1_fu_5016_p2);

assign bufB_3_3_1_fu_4983_p1 = bufB_3_3_fu_704;

assign bufB_3_3_1_fu_4983_p2 = bufB_4_3_fu_736;

assign bufB_3_3_1_fu_4983_p3 = ((and_ln249_8_reg_8531[0:0] == 1'b1) ? bufB_3_3_1_fu_4983_p1 : bufB_3_3_1_fu_4983_p2);

assign bufB_3_4_1_fu_4950_p1 = bufB_3_4_fu_708;

assign bufB_3_4_1_fu_4950_p2 = bufB_4_4_fu_740;

assign bufB_3_4_1_fu_4950_p3 = ((and_ln249_7_reg_8500[0:0] == 1'b1) ? bufB_3_4_1_fu_4950_p1 : bufB_3_4_1_fu_4950_p2);

assign bufB_3_5_1_fu_4917_p1 = bufB_3_5_fu_712;

assign bufB_3_5_1_fu_4917_p2 = bufB_4_5_fu_744;

assign bufB_3_5_1_fu_4917_p3 = ((and_ln249_6_reg_8477[0:0] == 1'b1) ? bufB_3_5_1_fu_4917_p1 : bufB_3_5_1_fu_4917_p2);

assign bufB_3_6_1_fu_4884_p1 = bufB_3_6_fu_716;

assign bufB_3_6_1_fu_4884_p2 = bufB_4_6_fu_748;

assign bufB_3_6_1_fu_4884_p3 = ((and_ln249_5_reg_8457[0:0] == 1'b1) ? bufB_3_6_1_fu_4884_p1 : bufB_3_6_1_fu_4884_p2);

assign bufB_3_7_1_fu_4858_p1 = bufB_3_7_fu_720;

assign bufB_3_7_1_fu_4858_p2 = bufB_4_7_fu_752;

assign bufB_3_7_1_fu_4858_p3 = ((and_ln249_4_reg_8440[0:0] == 1'b1) ? bufB_3_7_1_fu_4858_p1 : bufB_3_7_1_fu_4858_p2);

assign bufB_4_0_1_fu_4825_p1 = bufB_4_0_fu_724;

assign bufB_4_0_1_fu_4825_p2 = bufB_5_0_fu_756;

assign bufB_4_0_1_fu_4825_p3 = ((and_ln249_10_reg_8588[0:0] == 1'b1) ? bufB_4_0_1_fu_4825_p1 : bufB_4_0_1_fu_4825_p2);

assign bufB_4_1_1_fu_4805_p1 = bufB_4_1_fu_728;

assign bufB_4_1_1_fu_4805_p2 = bufB_5_1_fu_760;

assign bufB_4_1_1_fu_4805_p3 = ((and_ln249_9_reg_8561[0:0] == 1'b1) ? bufB_4_1_1_fu_4805_p1 : bufB_4_1_1_fu_4805_p2);

assign bufB_4_2_1_fu_4772_p1 = bufB_4_2_fu_732;

assign bufB_4_2_1_fu_4772_p2 = bufB_5_2_fu_764;

assign bufB_4_2_1_fu_4772_p3 = ((and_ln249_8_reg_8531[0:0] == 1'b1) ? bufB_4_2_1_fu_4772_p1 : bufB_4_2_1_fu_4772_p2);

assign bufB_4_3_1_fu_4739_p1 = bufB_4_3_fu_736;

assign bufB_4_3_1_fu_4739_p2 = bufB_5_3_fu_768;

assign bufB_4_3_1_fu_4739_p3 = ((and_ln249_7_reg_8500[0:0] == 1'b1) ? bufB_4_3_1_fu_4739_p1 : bufB_4_3_1_fu_4739_p2);

assign bufB_4_4_1_fu_4706_p1 = bufB_4_4_fu_740;

assign bufB_4_4_1_fu_4706_p2 = bufB_5_4_fu_772;

assign bufB_4_4_1_fu_4706_p3 = ((and_ln249_6_reg_8477[0:0] == 1'b1) ? bufB_4_4_1_fu_4706_p1 : bufB_4_4_1_fu_4706_p2);

assign bufB_4_5_1_fu_4673_p1 = bufB_4_5_fu_744;

assign bufB_4_5_1_fu_4673_p2 = bufB_5_5_fu_776;

assign bufB_4_5_1_fu_4673_p3 = ((and_ln249_5_reg_8457[0:0] == 1'b1) ? bufB_4_5_1_fu_4673_p1 : bufB_4_5_1_fu_4673_p2);

assign bufB_4_6_1_fu_4640_p1 = bufB_4_6_fu_748;

assign bufB_4_6_1_fu_4640_p2 = bufB_5_6_fu_780;

assign bufB_4_6_1_fu_4640_p3 = ((and_ln249_4_reg_8440[0:0] == 1'b1) ? bufB_4_6_1_fu_4640_p1 : bufB_4_6_1_fu_4640_p2);

assign bufB_4_7_1_fu_4614_p1 = bufB_4_7_fu_752;

assign bufB_4_7_1_fu_4614_p2 = bufB_5_7_fu_784;

assign bufB_4_7_1_fu_4614_p3 = ((and_ln249_3_reg_8426[0:0] == 1'b1) ? bufB_4_7_1_fu_4614_p1 : bufB_4_7_1_fu_4614_p2);

assign bufB_5_0_1_fu_4581_p1 = bufB_5_0_fu_756;

assign bufB_5_0_1_fu_4581_p2 = bufB_6_0_fu_788;

assign bufB_5_0_1_fu_4581_p3 = ((and_ln249_9_reg_8561[0:0] == 1'b1) ? bufB_5_0_1_fu_4581_p1 : bufB_5_0_1_fu_4581_p2);

assign bufB_5_1_1_fu_4561_p1 = bufB_5_1_fu_760;

assign bufB_5_1_1_fu_4561_p2 = bufB_6_1_fu_792;

assign bufB_5_1_1_fu_4561_p3 = ((and_ln249_8_reg_8531[0:0] == 1'b1) ? bufB_5_1_1_fu_4561_p1 : bufB_5_1_1_fu_4561_p2);

assign bufB_5_2_1_fu_4528_p1 = bufB_5_2_fu_764;

assign bufB_5_2_1_fu_4528_p2 = bufB_6_2_fu_796;

assign bufB_5_2_1_fu_4528_p3 = ((and_ln249_7_reg_8500[0:0] == 1'b1) ? bufB_5_2_1_fu_4528_p1 : bufB_5_2_1_fu_4528_p2);

assign bufB_5_3_1_fu_4495_p1 = bufB_5_3_fu_768;

assign bufB_5_3_1_fu_4495_p2 = bufB_6_3_fu_800;

assign bufB_5_3_1_fu_4495_p3 = ((and_ln249_6_reg_8477[0:0] == 1'b1) ? bufB_5_3_1_fu_4495_p1 : bufB_5_3_1_fu_4495_p2);

assign bufB_5_4_1_fu_4462_p1 = bufB_5_4_fu_772;

assign bufB_5_4_1_fu_4462_p2 = bufB_6_4_fu_804;

assign bufB_5_4_1_fu_4462_p3 = ((and_ln249_5_reg_8457[0:0] == 1'b1) ? bufB_5_4_1_fu_4462_p1 : bufB_5_4_1_fu_4462_p2);

assign bufB_5_5_1_fu_4429_p1 = bufB_5_5_fu_776;

assign bufB_5_5_1_fu_4429_p2 = bufB_6_5_fu_808;

assign bufB_5_5_1_fu_4429_p3 = ((and_ln249_4_reg_8440[0:0] == 1'b1) ? bufB_5_5_1_fu_4429_p1 : bufB_5_5_1_fu_4429_p2);

assign bufB_5_6_1_fu_4396_p1 = bufB_5_6_fu_780;

assign bufB_5_6_1_fu_4396_p2 = bufB_6_6_fu_812;

assign bufB_5_6_1_fu_4396_p3 = ((and_ln249_3_reg_8426[0:0] == 1'b1) ? bufB_5_6_1_fu_4396_p1 : bufB_5_6_1_fu_4396_p2);

assign bufB_5_7_1_fu_4370_p1 = bufB_5_7_fu_784;

assign bufB_5_7_1_fu_4370_p2 = bufB_6_7_fu_816;

assign bufB_5_7_1_fu_4370_p3 = ((and_ln249_2_reg_8415[0:0] == 1'b1) ? bufB_5_7_1_fu_4370_p1 : bufB_5_7_1_fu_4370_p2);

assign bufB_6_0_3_fu_4337_p1 = bufB_6_0_fu_788;

assign bufB_6_0_3_fu_4337_p2 = bufB_6_0_2_fu_820;

assign bufB_6_0_3_fu_4337_p3 = ((and_ln249_8_reg_8531[0:0] == 1'b1) ? bufB_6_0_3_fu_4337_p1 : bufB_6_0_3_fu_4337_p2);

assign bufB_6_1_3_fu_4317_p1 = bufB_6_1_fu_792;

assign bufB_6_1_3_fu_4317_p2 = bufB_6_1_2_fu_824;

assign bufB_6_1_3_fu_4317_p3 = ((and_ln249_7_reg_8500[0:0] == 1'b1) ? bufB_6_1_3_fu_4317_p1 : bufB_6_1_3_fu_4317_p2);

assign bufB_6_2_3_fu_4284_p1 = bufB_6_2_fu_796;

assign bufB_6_2_3_fu_4284_p2 = bufB_6_2_2_fu_828;

assign bufB_6_2_3_fu_4284_p3 = ((and_ln249_6_reg_8477[0:0] == 1'b1) ? bufB_6_2_3_fu_4284_p1 : bufB_6_2_3_fu_4284_p2);

assign bufB_6_3_3_fu_4251_p1 = bufB_6_3_fu_800;

assign bufB_6_3_3_fu_4251_p2 = bufB_6_3_2_fu_832;

assign bufB_6_3_3_fu_4251_p3 = ((and_ln249_5_reg_8457[0:0] == 1'b1) ? bufB_6_3_3_fu_4251_p1 : bufB_6_3_3_fu_4251_p2);

assign bufB_6_4_3_fu_4218_p1 = bufB_6_4_fu_804;

assign bufB_6_4_3_fu_4218_p2 = bufB_6_4_2_fu_836;

assign bufB_6_4_3_fu_4218_p3 = ((and_ln249_4_reg_8440[0:0] == 1'b1) ? bufB_6_4_3_fu_4218_p1 : bufB_6_4_3_fu_4218_p2);

assign bufB_6_5_3_fu_4185_p1 = bufB_6_5_fu_808;

assign bufB_6_5_3_fu_4185_p2 = bufB_6_5_2_fu_840;

assign bufB_6_5_3_fu_4185_p3 = ((and_ln249_3_reg_8426[0:0] == 1'b1) ? bufB_6_5_3_fu_4185_p1 : bufB_6_5_3_fu_4185_p2);

assign bufB_6_6_3_fu_4152_p1 = bufB_6_6_fu_812;

assign bufB_6_6_3_fu_4152_p2 = bufB_6_6_2_fu_844;

assign bufB_6_6_3_fu_4152_p3 = ((and_ln249_2_reg_8415[0:0] == 1'b1) ? bufB_6_6_3_fu_4152_p1 : bufB_6_6_3_fu_4152_p2);

assign bufB_6_7_3_fu_4126_p1 = bufB_6_7_fu_816;

assign bufB_6_7_3_fu_4126_p2 = bufB_6_7_2_fu_848;

assign bufB_6_7_3_fu_4126_p3 = ((and_ln249_1_reg_8407[0:0] == 1'b1) ? bufB_6_7_3_fu_4126_p1 : bufB_6_7_3_fu_4126_p2);

assign empty_37_fu_3058_p2 = ($signed(trunc_ln243_fu_3054_p1) + $signed(12'd4089));

assign empty_38_fu_3218_p2 = ($signed(trunc_ln243_fu_3054_p1) + $signed(12'd4090));

assign empty_39_fu_3248_p2 = ($signed(trunc_ln243_fu_3054_p1) + $signed(12'd4091));

assign empty_40_fu_3278_p2 = ($signed(trunc_ln243_fu_3054_p1) + $signed(12'd4092));

assign empty_41_fu_3318_p2 = ($signed(trunc_ln243_fu_3054_p1) + $signed(12'd4093));

assign empty_42_fu_3348_p2 = ($signed(trunc_ln243_fu_3054_p1) + $signed(12'd4094));

assign empty_43_fu_3388_p2 = ($signed(trunc_ln243_fu_3054_p1) + $signed(12'd4095));

assign icmp_ln243_fu_3036_p2 = ((ap_sig_allocacmp_k_1 == 13'd4111) ? 1'b1 : 1'b0);

assign icmp_ln249_10_fu_3154_p2 = ((ap_sig_allocacmp_k_1 > 13'd8) ? 1'b1 : 1'b0);

assign icmp_ln249_11_fu_3160_p2 = ((ap_sig_allocacmp_k_1 < 13'd4105) ? 1'b1 : 1'b0);

assign icmp_ln249_12_fu_3182_p2 = ((tmp_fu_3172_p4 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln249_13_fu_3188_p2 = ((ap_sig_allocacmp_k_1 < 13'd4104) ? 1'b1 : 1'b0);

assign icmp_ln249_14_fu_3200_p2 = ((ap_sig_allocacmp_k_1 > 13'd6) ? 1'b1 : 1'b0);

assign icmp_ln249_15_fu_3206_p2 = ((ap_sig_allocacmp_k_1 < 13'd4103) ? 1'b1 : 1'b0);

assign icmp_ln249_16_fu_3230_p2 = ((ap_sig_allocacmp_k_1 > 13'd5) ? 1'b1 : 1'b0);

assign icmp_ln249_17_fu_3236_p2 = ((ap_sig_allocacmp_k_1 < 13'd4102) ? 1'b1 : 1'b0);

assign icmp_ln249_18_fu_3260_p2 = ((ap_sig_allocacmp_k_1 > 13'd4) ? 1'b1 : 1'b0);

assign icmp_ln249_19_fu_3266_p2 = ((ap_sig_allocacmp_k_1 < 13'd4101) ? 1'b1 : 1'b0);

assign icmp_ln249_1_fu_3076_p2 = ((ap_sig_allocacmp_k_1 < 13'd4110) ? 1'b1 : 1'b0);

assign icmp_ln249_20_fu_3300_p2 = ((tmp_1_fu_3290_p4 != 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln249_21_fu_3306_p2 = ((ap_sig_allocacmp_k_1 < 13'd4100) ? 1'b1 : 1'b0);

assign icmp_ln249_22_fu_3330_p2 = ((ap_sig_allocacmp_k_1 > 13'd2) ? 1'b1 : 1'b0);

assign icmp_ln249_23_fu_3336_p2 = ((ap_sig_allocacmp_k_1 < 13'd4099) ? 1'b1 : 1'b0);

assign icmp_ln249_24_fu_3370_p2 = ((tmp_2_fu_3360_p4 != 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln249_25_fu_3376_p2 = ((ap_sig_allocacmp_k_1 < 13'd4098) ? 1'b1 : 1'b0);

assign icmp_ln249_26_fu_3400_p2 = ((ap_sig_allocacmp_k_1 != 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln249_27_fu_3406_p2 = ((ap_sig_allocacmp_k_1 < 13'd4097) ? 1'b1 : 1'b0);

assign icmp_ln249_2_fu_3082_p2 = ((ap_sig_allocacmp_k_1 > 13'd12) ? 1'b1 : 1'b0);

assign icmp_ln249_3_fu_3088_p2 = ((ap_sig_allocacmp_k_1 < 13'd4109) ? 1'b1 : 1'b0);

assign icmp_ln249_4_fu_3100_p2 = ((ap_sig_allocacmp_k_1 > 13'd11) ? 1'b1 : 1'b0);

assign icmp_ln249_5_fu_3106_p2 = ((ap_sig_allocacmp_k_1 < 13'd4108) ? 1'b1 : 1'b0);

assign icmp_ln249_6_fu_3118_p2 = ((ap_sig_allocacmp_k_1 > 13'd10) ? 1'b1 : 1'b0);

assign icmp_ln249_7_fu_3124_p2 = ((ap_sig_allocacmp_k_1 < 13'd4107) ? 1'b1 : 1'b0);

assign icmp_ln249_8_fu_3136_p2 = ((ap_sig_allocacmp_k_1 > 13'd9) ? 1'b1 : 1'b0);

assign icmp_ln249_9_fu_3142_p2 = ((ap_sig_allocacmp_k_1 < 13'd4106) ? 1'b1 : 1'b0);

assign icmp_ln249_fu_3070_p2 = ((ap_sig_allocacmp_k_1 > 13'd13) ? 1'b1 : 1'b0);

assign localA_0_address0 = zext_ln243_fu_3048_p1;

assign localA_1_address0 = p_cast85_fu_3394_p1;

assign localA_2_address0 = p_cast84_fu_3354_p1;

assign localA_3_address0 = p_cast83_fu_3324_p1;

assign localA_4_address0 = p_cast82_fu_3284_p1;

assign localA_5_address0 = p_cast81_fu_3254_p1;

assign localA_6_address0 = p_cast80_fu_3224_p1;

assign localA_7_address0 = p_cast79_fu_3064_p1;

assign localB_0_address0 = zext_ln243_fu_3048_p1;

assign localB_1_address0 = p_cast85_fu_3394_p1;

assign localB_2_address0 = p_cast84_fu_3354_p1;

assign localB_3_address0 = p_cast83_fu_3324_p1;

assign localB_4_address0 = p_cast82_fu_3284_p1;

assign localB_5_address0 = p_cast81_fu_3254_p1;

assign localB_6_address0 = p_cast80_fu_3224_p1;

assign localB_7_address0 = p_cast79_fu_3064_p1;

assign localC_0_0_4_fu_6747_p3 = ((tmp_3_reg_8701_pp0_iter1_reg[0:0] == 1'b1) ? localC_0_0_3_fu_852 : localC_0_0_fu_6742_p2);

assign localC_0_0_4_out = localC_0_0_3_fu_852;

assign localC_0_0_fu_6742_p2 = (localC_0_0_3_fu_852 + mul_ln252_63_reg_8783);

assign localC_0_1_4_fu_6735_p3 = ((and_ln249_13_reg_8651_pp0_iter1_reg[0:0] == 1'b1) ? localC_0_1_fu_6730_p2 : localC_0_1_3_fu_856);

assign localC_0_1_4_out = localC_0_1_3_fu_856;

assign localC_0_1_fu_6730_p2 = (localC_0_1_3_fu_856 + mul_ln252_62_reg_8778);

assign localC_0_2_4_fu_6723_p3 = ((and_ln249_12_reg_8633_pp0_iter1_reg[0:0] == 1'b1) ? localC_0_2_fu_6718_p2 : localC_0_2_3_fu_860);

assign localC_0_2_4_out = localC_0_2_3_fu_860;

assign localC_0_2_fu_6718_p2 = (localC_0_2_3_fu_860 + mul_ln252_61_reg_8773);

assign localC_0_3_4_fu_6711_p3 = ((and_ln249_11_reg_8612_pp0_iter1_reg[0:0] == 1'b1) ? localC_0_3_fu_6706_p2 : localC_0_3_3_fu_864);

assign localC_0_3_4_out = localC_0_3_3_fu_864;

assign localC_0_3_fu_6706_p2 = (localC_0_3_3_fu_864 + mul_ln252_60_reg_8768);

assign localC_0_4_4_fu_6699_p3 = ((and_ln249_10_reg_8588_pp0_iter1_reg[0:0] == 1'b1) ? localC_0_4_fu_6694_p2 : localC_0_4_3_fu_868);

assign localC_0_4_4_out = localC_0_4_3_fu_868;

assign localC_0_4_fu_6694_p2 = (localC_0_4_3_fu_868 + mul_ln252_59_reg_8763);

assign localC_0_5_4_fu_6687_p3 = ((and_ln249_9_reg_8561_pp0_iter1_reg[0:0] == 1'b1) ? localC_0_5_fu_6682_p2 : localC_0_5_3_fu_872);

assign localC_0_5_4_out = localC_0_5_3_fu_872;

assign localC_0_5_fu_6682_p2 = (localC_0_5_3_fu_872 + mul_ln252_58_reg_8758);

assign localC_0_6_4_fu_6675_p3 = ((and_ln249_8_reg_8531_pp0_iter1_reg[0:0] == 1'b1) ? localC_0_6_fu_6670_p2 : localC_0_6_3_fu_876);

assign localC_0_6_4_out = localC_0_6_3_fu_876;

assign localC_0_6_fu_6670_p2 = (localC_0_6_3_fu_876 + mul_ln252_57_reg_8753);

assign localC_0_7_4_fu_6663_p3 = ((and_ln249_7_reg_8500_pp0_iter1_reg[0:0] == 1'b1) ? localC_0_7_fu_6658_p2 : localC_0_7_3_fu_880);

assign localC_0_7_4_out = localC_0_7_3_fu_880;

assign localC_0_7_fu_6658_p2 = (localC_0_7_3_fu_880 + mul_ln252_56_reg_8748);

assign localC_1_0_2_out = localC_1_0_2_fu_884;

assign localC_1_0_3_fu_6651_p3 = ((and_ln249_13_reg_8651_pp0_iter1_reg[0:0] == 1'b1) ? localC_1_0_fu_6646_p2 : localC_1_0_2_fu_884);

assign localC_1_0_fu_6646_p2 = (localC_1_0_2_fu_884 + mul_ln252_55_reg_8743);

assign localC_1_1_2_out = localC_1_1_2_fu_888;

assign localC_1_1_3_fu_5530_p3 = ((and_ln249_12_reg_8633[0:0] == 1'b1) ? localC_1_1_fu_5524_p2 : localC_1_1_2_fu_888);

assign localC_1_1_fu_5524_p2 = (localC_1_1_2_fu_888 + mul_ln252_54_fu_5518_p2);

assign localC_1_2_2_out = localC_1_2_2_fu_892;

assign localC_1_2_3_fu_5497_p3 = ((and_ln249_11_reg_8612[0:0] == 1'b1) ? localC_1_2_fu_5491_p2 : localC_1_2_2_fu_892);

assign localC_1_2_fu_5491_p2 = (localC_1_2_2_fu_892 + mul_ln252_53_fu_5485_p2);

assign localC_1_3_2_out = localC_1_3_2_fu_896;

assign localC_1_3_3_fu_5464_p3 = ((and_ln249_10_reg_8588[0:0] == 1'b1) ? localC_1_3_fu_5458_p2 : localC_1_3_2_fu_896);

assign localC_1_3_fu_5458_p2 = (localC_1_3_2_fu_896 + mul_ln252_52_fu_5452_p2);

assign localC_1_4_2_out = localC_1_4_2_fu_900;

assign localC_1_4_3_fu_5431_p3 = ((and_ln249_9_reg_8561[0:0] == 1'b1) ? localC_1_4_fu_5425_p2 : localC_1_4_2_fu_900);

assign localC_1_4_fu_5425_p2 = (localC_1_4_2_fu_900 + mul_ln252_51_fu_5419_p2);

assign localC_1_5_2_out = localC_1_5_2_fu_904;

assign localC_1_5_3_fu_5398_p3 = ((and_ln249_8_reg_8531[0:0] == 1'b1) ? localC_1_5_fu_5392_p2 : localC_1_5_2_fu_904);

assign localC_1_5_fu_5392_p2 = (localC_1_5_2_fu_904 + mul_ln252_50_fu_5386_p2);

assign localC_1_6_2_out = localC_1_6_2_fu_908;

assign localC_1_6_3_fu_5365_p3 = ((and_ln249_7_reg_8500[0:0] == 1'b1) ? localC_1_6_fu_5359_p2 : localC_1_6_2_fu_908);

assign localC_1_6_fu_5359_p2 = (localC_1_6_2_fu_908 + mul_ln252_49_fu_5353_p2);

assign localC_1_7_2_out = localC_1_7_2_fu_912;

assign localC_1_7_3_fu_5339_p3 = ((and_ln249_6_reg_8477[0:0] == 1'b1) ? localC_1_7_fu_5333_p2 : localC_1_7_2_fu_912);

assign localC_1_7_fu_5333_p2 = (localC_1_7_2_fu_912 + mul_ln252_48_fu_5327_p2);

assign localC_2_0_2_out = localC_2_0_2_fu_916;

assign localC_2_0_3_fu_6639_p3 = ((and_ln249_12_reg_8633_pp0_iter1_reg[0:0] == 1'b1) ? localC_2_0_fu_6634_p2 : localC_2_0_2_fu_916);

assign localC_2_0_fu_6634_p2 = (localC_2_0_2_fu_916 + mul_ln252_47_reg_8738);

assign localC_2_1_2_out = localC_2_1_2_fu_920;

assign localC_2_1_3_fu_5286_p3 = ((and_ln249_11_reg_8612[0:0] == 1'b1) ? localC_2_1_fu_5280_p2 : localC_2_1_2_fu_920);

assign localC_2_1_fu_5280_p2 = (localC_2_1_2_fu_920 + mul_ln252_46_fu_5274_p2);

assign localC_2_2_2_out = localC_2_2_2_fu_924;

assign localC_2_2_3_fu_5253_p3 = ((and_ln249_10_reg_8588[0:0] == 1'b1) ? localC_2_2_fu_5247_p2 : localC_2_2_2_fu_924);

assign localC_2_2_fu_5247_p2 = (localC_2_2_2_fu_924 + mul_ln252_45_fu_5241_p2);

assign localC_2_3_2_out = localC_2_3_2_fu_928;

assign localC_2_3_3_fu_5220_p3 = ((and_ln249_9_reg_8561[0:0] == 1'b1) ? localC_2_3_fu_5214_p2 : localC_2_3_2_fu_928);

assign localC_2_3_fu_5214_p2 = (localC_2_3_2_fu_928 + mul_ln252_44_fu_5208_p2);

assign localC_2_4_2_out = localC_2_4_2_fu_932;

assign localC_2_4_3_fu_5187_p3 = ((and_ln249_8_reg_8531[0:0] == 1'b1) ? localC_2_4_fu_5181_p2 : localC_2_4_2_fu_932);

assign localC_2_4_fu_5181_p2 = (localC_2_4_2_fu_932 + mul_ln252_43_fu_5175_p2);

assign localC_2_5_2_out = localC_2_5_2_fu_936;

assign localC_2_5_3_fu_5154_p3 = ((and_ln249_7_reg_8500[0:0] == 1'b1) ? localC_2_5_fu_5148_p2 : localC_2_5_2_fu_936);

assign localC_2_5_fu_5148_p2 = (localC_2_5_2_fu_936 + mul_ln252_42_fu_5142_p2);

assign localC_2_6_2_out = localC_2_6_2_fu_940;

assign localC_2_6_3_fu_5121_p3 = ((and_ln249_6_reg_8477[0:0] == 1'b1) ? localC_2_6_fu_5115_p2 : localC_2_6_2_fu_940);

assign localC_2_6_fu_5115_p2 = (localC_2_6_2_fu_940 + mul_ln252_41_fu_5109_p2);

assign localC_2_7_2_out = localC_2_7_2_fu_944;

assign localC_2_7_3_fu_5095_p3 = ((and_ln249_5_reg_8457[0:0] == 1'b1) ? localC_2_7_fu_5089_p2 : localC_2_7_2_fu_944);

assign localC_2_7_fu_5089_p2 = (localC_2_7_2_fu_944 + mul_ln252_40_fu_5083_p2);

assign localC_3_0_2_out = localC_3_0_2_fu_948;

assign localC_3_0_3_fu_6627_p3 = ((and_ln249_11_reg_8612_pp0_iter1_reg[0:0] == 1'b1) ? localC_3_0_fu_6622_p2 : localC_3_0_2_fu_948);

assign localC_3_0_fu_6622_p2 = (localC_3_0_2_fu_948 + mul_ln252_39_reg_8733);

assign localC_3_1_2_out = localC_3_1_2_fu_952;

assign localC_3_1_3_fu_5042_p3 = ((and_ln249_10_reg_8588[0:0] == 1'b1) ? localC_3_1_fu_5036_p2 : localC_3_1_2_fu_952);

assign localC_3_1_fu_5036_p2 = (localC_3_1_2_fu_952 + mul_ln252_38_fu_5030_p2);

assign localC_3_2_2_out = localC_3_2_2_fu_956;

assign localC_3_2_3_fu_5009_p3 = ((and_ln249_9_reg_8561[0:0] == 1'b1) ? localC_3_2_fu_5003_p2 : localC_3_2_2_fu_956);

assign localC_3_2_fu_5003_p2 = (localC_3_2_2_fu_956 + mul_ln252_37_fu_4997_p2);

assign localC_3_3_2_out = localC_3_3_2_fu_960;

assign localC_3_3_3_fu_4976_p3 = ((and_ln249_8_reg_8531[0:0] == 1'b1) ? localC_3_3_fu_4970_p2 : localC_3_3_2_fu_960);

assign localC_3_3_fu_4970_p2 = (localC_3_3_2_fu_960 + mul_ln252_36_fu_4964_p2);

assign localC_3_4_2_out = localC_3_4_2_fu_964;

assign localC_3_4_3_fu_4943_p3 = ((and_ln249_7_reg_8500[0:0] == 1'b1) ? localC_3_4_fu_4937_p2 : localC_3_4_2_fu_964);

assign localC_3_4_fu_4937_p2 = (localC_3_4_2_fu_964 + mul_ln252_35_fu_4931_p2);

assign localC_3_5_2_out = localC_3_5_2_fu_968;

assign localC_3_5_3_fu_4910_p3 = ((and_ln249_6_reg_8477[0:0] == 1'b1) ? localC_3_5_fu_4904_p2 : localC_3_5_2_fu_968);

assign localC_3_5_fu_4904_p2 = (localC_3_5_2_fu_968 + mul_ln252_34_fu_4898_p2);

assign localC_3_6_2_out = localC_3_6_2_fu_972;

assign localC_3_6_3_fu_4877_p3 = ((and_ln249_5_reg_8457[0:0] == 1'b1) ? localC_3_6_fu_4871_p2 : localC_3_6_2_fu_972);

assign localC_3_6_fu_4871_p2 = (localC_3_6_2_fu_972 + mul_ln252_33_fu_4865_p2);

assign localC_3_7_2_out = localC_3_7_2_fu_976;

assign localC_3_7_3_fu_4851_p3 = ((and_ln249_4_reg_8440[0:0] == 1'b1) ? localC_3_7_fu_4845_p2 : localC_3_7_2_fu_976);

assign localC_3_7_fu_4845_p2 = (localC_3_7_2_fu_976 + mul_ln252_32_fu_4839_p2);

assign localC_4_0_2_out = localC_4_0_2_fu_980;

assign localC_4_0_3_fu_6615_p3 = ((and_ln249_10_reg_8588_pp0_iter1_reg[0:0] == 1'b1) ? localC_4_0_fu_6610_p2 : localC_4_0_2_fu_980);

assign localC_4_0_fu_6610_p2 = (localC_4_0_2_fu_980 + mul_ln252_31_reg_8728);

assign localC_4_1_2_out = localC_4_1_2_fu_984;

assign localC_4_1_3_fu_4798_p3 = ((and_ln249_9_reg_8561[0:0] == 1'b1) ? localC_4_1_fu_4792_p2 : localC_4_1_2_fu_984);

assign localC_4_1_fu_4792_p2 = (localC_4_1_2_fu_984 + mul_ln252_30_fu_4786_p2);

assign localC_4_2_2_out = localC_4_2_2_fu_988;

assign localC_4_2_3_fu_4765_p3 = ((and_ln249_8_reg_8531[0:0] == 1'b1) ? localC_4_2_fu_4759_p2 : localC_4_2_2_fu_988);

assign localC_4_2_fu_4759_p2 = (localC_4_2_2_fu_988 + mul_ln252_29_fu_4753_p2);

assign localC_4_3_2_out = localC_4_3_2_fu_992;

assign localC_4_3_3_fu_4732_p3 = ((and_ln249_7_reg_8500[0:0] == 1'b1) ? localC_4_3_fu_4726_p2 : localC_4_3_2_fu_992);

assign localC_4_3_fu_4726_p2 = (localC_4_3_2_fu_992 + mul_ln252_28_fu_4720_p2);

assign localC_4_4_2_out = localC_4_4_2_fu_996;

assign localC_4_4_3_fu_4699_p3 = ((and_ln249_6_reg_8477[0:0] == 1'b1) ? localC_4_4_fu_4693_p2 : localC_4_4_2_fu_996);

assign localC_4_4_fu_4693_p2 = (localC_4_4_2_fu_996 + mul_ln252_27_fu_4687_p2);

assign localC_4_5_2_out = localC_4_5_2_fu_1000;

assign localC_4_5_3_fu_4666_p3 = ((and_ln249_5_reg_8457[0:0] == 1'b1) ? localC_4_5_fu_4660_p2 : localC_4_5_2_fu_1000);

assign localC_4_5_fu_4660_p2 = (localC_4_5_2_fu_1000 + mul_ln252_26_fu_4654_p2);

assign localC_4_6_2_out = localC_4_6_2_fu_1004;

assign localC_4_6_3_fu_4633_p3 = ((and_ln249_4_reg_8440[0:0] == 1'b1) ? localC_4_6_fu_4627_p2 : localC_4_6_2_fu_1004);

assign localC_4_6_fu_4627_p2 = (localC_4_6_2_fu_1004 + mul_ln252_25_fu_4621_p2);

assign localC_4_7_2_out = localC_4_7_2_fu_1008;

assign localC_4_7_3_fu_4607_p3 = ((and_ln249_3_reg_8426[0:0] == 1'b1) ? localC_4_7_fu_4601_p2 : localC_4_7_2_fu_1008);

assign localC_4_7_fu_4601_p2 = (localC_4_7_2_fu_1008 + mul_ln252_24_fu_4595_p2);

assign localC_5_0_2_out = localC_5_0_2_fu_1012;

assign localC_5_0_3_fu_6603_p3 = ((and_ln249_9_reg_8561_pp0_iter1_reg[0:0] == 1'b1) ? localC_5_0_fu_6598_p2 : localC_5_0_2_fu_1012);

assign localC_5_0_fu_6598_p2 = (localC_5_0_2_fu_1012 + mul_ln252_23_reg_8723);

assign localC_5_1_2_out = localC_5_1_2_fu_1016;

assign localC_5_1_3_fu_4554_p3 = ((and_ln249_8_reg_8531[0:0] == 1'b1) ? localC_5_1_fu_4548_p2 : localC_5_1_2_fu_1016);

assign localC_5_1_fu_4548_p2 = (localC_5_1_2_fu_1016 + mul_ln252_22_fu_4542_p2);

assign localC_5_2_2_out = localC_5_2_2_fu_1020;

assign localC_5_2_3_fu_4521_p3 = ((and_ln249_7_reg_8500[0:0] == 1'b1) ? localC_5_2_fu_4515_p2 : localC_5_2_2_fu_1020);

assign localC_5_2_fu_4515_p2 = (localC_5_2_2_fu_1020 + mul_ln252_21_fu_4509_p2);

assign localC_5_3_2_out = localC_5_3_2_fu_1024;

assign localC_5_3_3_fu_4488_p3 = ((and_ln249_6_reg_8477[0:0] == 1'b1) ? localC_5_3_fu_4482_p2 : localC_5_3_2_fu_1024);

assign localC_5_3_fu_4482_p2 = (localC_5_3_2_fu_1024 + mul_ln252_20_fu_4476_p2);

assign localC_5_4_2_out = localC_5_4_2_fu_1028;

assign localC_5_4_3_fu_4455_p3 = ((and_ln249_5_reg_8457[0:0] == 1'b1) ? localC_5_4_fu_4449_p2 : localC_5_4_2_fu_1028);

assign localC_5_4_fu_4449_p2 = (localC_5_4_2_fu_1028 + mul_ln252_19_fu_4443_p2);

assign localC_5_5_2_out = localC_5_5_2_fu_1032;

assign localC_5_5_3_fu_4422_p3 = ((and_ln249_4_reg_8440[0:0] == 1'b1) ? localC_5_5_fu_4416_p2 : localC_5_5_2_fu_1032);

assign localC_5_5_fu_4416_p2 = (localC_5_5_2_fu_1032 + mul_ln252_18_fu_4410_p2);

assign localC_5_6_2_out = localC_5_6_2_fu_1036;

assign localC_5_6_3_fu_4389_p3 = ((and_ln249_3_reg_8426[0:0] == 1'b1) ? localC_5_6_fu_4383_p2 : localC_5_6_2_fu_1036);

assign localC_5_6_fu_4383_p2 = (localC_5_6_2_fu_1036 + mul_ln252_17_fu_4377_p2);

assign localC_5_7_2_out = localC_5_7_2_fu_1040;

assign localC_5_7_3_fu_4363_p3 = ((and_ln249_2_reg_8415[0:0] == 1'b1) ? localC_5_7_fu_4357_p2 : localC_5_7_2_fu_1040);

assign localC_5_7_fu_4357_p2 = (localC_5_7_2_fu_1040 + mul_ln252_16_fu_4351_p2);

assign localC_6_0_2_out = localC_6_0_2_fu_1044;

assign localC_6_0_3_fu_6591_p3 = ((and_ln249_8_reg_8531_pp0_iter1_reg[0:0] == 1'b1) ? localC_6_0_fu_6586_p2 : localC_6_0_2_fu_1044);

assign localC_6_0_fu_6586_p2 = (localC_6_0_2_fu_1044 + mul_ln252_15_reg_8718);

assign localC_6_1_2_out = localC_6_1_2_fu_1048;

assign localC_6_1_3_fu_4310_p3 = ((and_ln249_7_reg_8500[0:0] == 1'b1) ? localC_6_1_fu_4304_p2 : localC_6_1_2_fu_1048);

assign localC_6_1_fu_4304_p2 = (localC_6_1_2_fu_1048 + mul_ln252_14_fu_4298_p2);

assign localC_6_2_2_out = localC_6_2_2_fu_1052;

assign localC_6_2_3_fu_4277_p3 = ((and_ln249_6_reg_8477[0:0] == 1'b1) ? localC_6_2_fu_4271_p2 : localC_6_2_2_fu_1052);

assign localC_6_2_fu_4271_p2 = (localC_6_2_2_fu_1052 + mul_ln252_13_fu_4265_p2);

assign localC_6_3_2_out = localC_6_3_2_fu_1056;

assign localC_6_3_3_fu_4244_p3 = ((and_ln249_5_reg_8457[0:0] == 1'b1) ? localC_6_3_fu_4238_p2 : localC_6_3_2_fu_1056);

assign localC_6_3_fu_4238_p2 = (localC_6_3_2_fu_1056 + mul_ln252_12_fu_4232_p2);

assign localC_6_4_2_out = localC_6_4_2_fu_1060;

assign localC_6_4_3_fu_4211_p3 = ((and_ln249_4_reg_8440[0:0] == 1'b1) ? localC_6_4_fu_4205_p2 : localC_6_4_2_fu_1060);

assign localC_6_4_fu_4205_p2 = (localC_6_4_2_fu_1060 + mul_ln252_11_fu_4199_p2);

assign localC_6_5_2_out = localC_6_5_2_fu_1064;

assign localC_6_5_3_fu_4178_p3 = ((and_ln249_3_reg_8426[0:0] == 1'b1) ? localC_6_5_fu_4172_p2 : localC_6_5_2_fu_1064);

assign localC_6_5_fu_4172_p2 = (localC_6_5_2_fu_1064 + mul_ln252_10_fu_4166_p2);

assign localC_6_6_2_out = localC_6_6_2_fu_1068;

assign localC_6_6_3_fu_4145_p3 = ((and_ln249_2_reg_8415[0:0] == 1'b1) ? localC_6_6_fu_4139_p2 : localC_6_6_2_fu_1068);

assign localC_6_6_fu_4139_p2 = (localC_6_6_2_fu_1068 + mul_ln252_9_fu_4133_p2);

assign localC_6_7_2_out = localC_6_7_2_fu_1072;

assign localC_6_7_3_fu_4119_p3 = ((and_ln249_1_reg_8407[0:0] == 1'b1) ? localC_6_7_fu_4113_p2 : localC_6_7_2_fu_1072);

assign localC_6_7_fu_4113_p2 = (localC_6_7_2_fu_1072 + mul_ln252_8_fu_4107_p2);

assign localC_7_0_2_out = localC_7_0_2_fu_1076;

assign localC_7_0_3_fu_6579_p3 = ((and_ln249_7_reg_8500_pp0_iter1_reg[0:0] == 1'b1) ? localC_7_0_fu_6574_p2 : localC_7_0_2_fu_1076);

assign localC_7_0_fu_6574_p2 = (localC_7_0_2_fu_1076 + mul_ln252_7_reg_8713);

assign localC_7_1_2_out = localC_7_1_2_fu_1080;

assign localC_7_1_3_fu_4080_p3 = ((and_ln249_6_reg_8477[0:0] == 1'b1) ? localC_7_1_fu_4074_p2 : localC_7_1_2_fu_1080);

assign localC_7_1_fu_4074_p2 = (localC_7_1_2_fu_1080 + mul_ln252_6_fu_4068_p2);

assign localC_7_2_2_out = localC_7_2_2_fu_1084;

assign localC_7_2_3_fu_4054_p3 = ((and_ln249_5_reg_8457[0:0] == 1'b1) ? localC_7_2_fu_4048_p2 : localC_7_2_2_fu_1084);

assign localC_7_2_fu_4048_p2 = (localC_7_2_2_fu_1084 + mul_ln252_5_fu_4042_p2);

assign localC_7_3_2_out = localC_7_3_2_fu_1088;

assign localC_7_3_3_fu_4028_p3 = ((and_ln249_4_reg_8440[0:0] == 1'b1) ? localC_7_3_fu_4022_p2 : localC_7_3_2_fu_1088);

assign localC_7_3_fu_4022_p2 = (localC_7_3_2_fu_1088 + mul_ln252_4_fu_4016_p2);

assign localC_7_4_2_out = localC_7_4_2_fu_1092;

assign localC_7_4_3_fu_4002_p3 = ((and_ln249_3_reg_8426[0:0] == 1'b1) ? localC_7_4_fu_3996_p2 : localC_7_4_2_fu_1092);

assign localC_7_4_fu_3996_p2 = (localC_7_4_2_fu_1092 + mul_ln252_3_fu_3990_p2);

assign localC_7_5_2_out = localC_7_5_2_fu_1096;

assign localC_7_5_3_fu_3976_p3 = ((and_ln249_2_reg_8415[0:0] == 1'b1) ? localC_7_5_fu_3970_p2 : localC_7_5_2_fu_1096);

assign localC_7_5_fu_3970_p2 = (localC_7_5_2_fu_1096 + mul_ln252_2_fu_3964_p2);

assign localC_7_6_2_out = localC_7_6_2_fu_1100;

assign localC_7_6_3_fu_3950_p3 = ((and_ln249_1_reg_8407[0:0] == 1'b1) ? localC_7_6_fu_3944_p2 : localC_7_6_2_fu_1100);

assign localC_7_6_fu_3944_p2 = (localC_7_6_2_fu_1100 + mul_ln252_1_fu_3938_p2);

assign localC_7_7_2_out = localC_7_7_2_fu_1104;

assign localC_7_7_3_fu_3930_p3 = ((and_ln249_fu_3914_p2[0:0] == 1'b1) ? localC_7_7_fu_3924_p2 : localC_7_7_2_fu_1104);

assign localC_7_7_fu_3924_p2 = (localC_7_7_2_fu_1104 + mul_ln252_fu_3918_p2);

assign p_cast79_fu_3064_p1 = empty_37_fu_3058_p2;

assign p_cast80_fu_3224_p1 = empty_38_fu_3218_p2;

assign p_cast81_fu_3254_p1 = empty_39_fu_3248_p2;

assign p_cast82_fu_3284_p1 = empty_40_fu_3278_p2;

assign p_cast83_fu_3324_p1 = empty_41_fu_3318_p2;

assign p_cast84_fu_3354_p1 = empty_42_fu_3348_p2;

assign p_cast85_fu_3394_p1 = empty_43_fu_3388_p2;

assign tmp_1_fu_3290_p4 = {{ap_sig_allocacmp_k_1[12:2]}};

assign tmp_2_fu_3360_p4 = {{ap_sig_allocacmp_k_1[12:1]}};

assign tmp_fu_3172_p4 = {{ap_sig_allocacmp_k_1[12:3]}};

assign trunc_ln243_fu_3054_p1 = ap_sig_allocacmp_k_1[11:0];

assign zext_ln243_fu_3048_p1 = ap_sig_allocacmp_k_1;

endmodule //krnl_mmult_krnl_mmult_Pipeline_systolic1
