m255
K4
z2
13
cModel Technology
Z0 d/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design
!s112 0.1
!i10d 8192
!i10e 25
!i10f 100
T_opt
VZK2FE4XTR0<liK>5_z]P22
04 16 10 work tb_memory_access bench_arch 1
=1-e0db550d5e60-5a5c819d-1e555-3efa
o-quiet -auto_acc_if_foreign -work LIB_PIPELINE_BENCH -L vunit_lib -L osvvm -L LIB_PIPELINE -L LIB_PIPELINE_BENCH -g {/tb_memory_access/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/test_output/LIB_PIPELINE_BENCH.tb_memory_access.all_1a2cef00fa7baacf013e65b088f9e6a0b558caad/,tb path : /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/"}
n@_opt
Z1 OL;O;10.2c;57
Z2 d/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design
!s110 1516011933
T_opt1
V6f6TnEY3n20Iad3]bN41Q3
04 6 10 work tb_alu bench_arch 1
=1-e0db550d5e60-5a5c819e-e62f7-3f03
o-quiet -auto_acc_if_foreign -work LIB_PIPELINE_BENCH -L vunit_lib -L osvvm -L LIB_PIPELINE -L LIB_PIPELINE_BENCH -g {/tb_alu/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/test_output/LIB_PIPELINE_BENCH.tb_alu.all_c379f9c4821ba209c2f798a940dbde6c22569ce2/,tb path : /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/"}
n@_opt1
R1
R2
!s110 1516011935
T_opt2
!s110 1516011936
VKQh8o6Q^?c=UO61dVUE7j2
04 7 10 work tb_demo bench_arch 1
=1-e0db550d5e60-5a5c81a0-b9dc6-3f0c
o-quiet -auto_acc_if_foreign -work LIB_PIPELINE_BENCH -L vunit_lib -L osvvm -L LIB_PIPELINE -L LIB_PIPELINE_BENCH -g {/tb_demo/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/test_output/LIB_PIPELINE_BENCH.tb_demo.all_b202b8ccee22bd486e70d2bbb5d7af8a06944552/,tb path : /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/"}
n@_opt2
R1
Priscv_core_config_bench
Z3 w1516001162
R2
8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/RISCV_CORE_CONFIG_BENCH.vhd
F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/RISCV_CORE_CONFIG_BENCH.vhd
l0
L1
V@IiPI_>R9fH5WzgFnnXP=2
Z4 OL;C;10.2c;57
33
Z5 o-quiet -2008 -work LIB_PIPELINE_BENCH
Z6 tExplicit 1
!s110 1516006292
!s100 A8L8aYEL3R;E40SP?7@[;1
!i10b 1
!s108 1516006292.755233
!s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/RISCV_CORE_CONFIG_BENCH.vhd|
!s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/RISCV_CORE_CONFIG_BENCH.vhd|
!i111 0
Etb_alu
R3
Z7 D^#x9 vunit_lib 13 vunit_context 0 22 N[>[J;SI1Zdo_QQ[QacQ<2
Z8 DPx9 vunit_lib 7 run_pkg 0 22 oncUCQOPhCdN33>99<MBn3
Z9 DPx9 vunit_lib 12 run_base_pkg 0 22 K9kFiG21S=>mUHTX3;WbK2
Z10 DPx9 vunit_lib 21 run_special_types_pkg 0 22 h38NJ=TRI=M9IHd7JdNUj1
Z11 DPx9 vunit_lib 13 run_types_pkg 0 22 @0eljG^Je91f1Mbff<LLB3
Z12 DPx9 vunit_lib 4 path 0 22 aankJ7E^@eMf]F;8bRSG03
Z13 DPx9 vunit_lib 14 check_base_pkg 0 22 2Rj`W@S5MDn1?`3kmBYM62
Z14 DPx9 vunit_lib 23 check_special_types_pkg 0 22 EHR10b=5M]XC3Y^A9j<UK0
Z15 DPx9 vunit_lib 12 log_base_pkg 0 22 HhB1:Qjbz=b?_l3f;3LV@1
Z16 DPx9 vunit_lib 7 log_pkg 0 22 7W88>5;CZX;a1FbKNg0E90
Z17 DPx9 vunit_lib 18 log_formatting_pkg 0 22 23d=V6@oaech?7[dILl4h0
Z18 DPx9 vunit_lib 21 log_special_types_pkg 0 22 aglReUBYOklS6DoU0G>HP0
Z19 DPx9 vunit_lib 15 check_types_pkg 0 22 B[a`JCIi[K^3B_kj9e<E_0
Z20 DPx9 vunit_lib 9 check_pkg 0 22 V3[J?FP33EQI8Gjg4>EYZ1
Z21 DPx9 vunit_lib 13 log_types_pkg 0 22 B79Ulb:ikn6d6S2^?kDN60
Z22 DPx9 vunit_lib 10 dictionary 0 22 TT=^9E`noZND;S2aD^k5h1
Z23 DPx9 vunit_lib 10 string_ops 0 22 ljiT]a5iQ7Ggl1>FHI3kh1
Z24 DPx9 vunit_lib 4 lang 0 22 M`LfRnonQVAibbUm;Jm8B0
Z25 DPx18 lib_pipeline_bench 23 riscv_core_config_bench 0 22 @IiPI_>R9fH5WzgFnnXP=2
Z26 DPx12 lib_pipeline 17 riscv_core_config 0 22 54QU[8`^Nn9n`>>nToRGK1
Z27 DPx4 ieee 11 numeric_std 0 22 WES[o8HS0jHV[MIXQk2Ha1
Z28 DPx4 ieee 15 std_logic_arith 0 22 I`lKR?Ob>E^B_e2VdVLiQ0
Z29 DPx4 ieee 18 std_logic_unsigned 0 22 @_jbHPR7i^Jh?`2fDCO`m3
Z30 DPx3 std 6 textio 0 22 Y8d?=bLj9m4jiPLbo;>GT0
Z31 DPx4 ieee 14 std_logic_1164 0 22 1bm?@Gd;P>[>_lN8Do9gP3
R2
Z32 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/alu_bench.vhd
Z33 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/alu_bench.vhd
l0
L16
VWm6=CHLB=PKnT=1Cg;2MM3
R4
33
Z34 !s110 1516006297
Z35 !s108 1516006297.101401
Z36 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/alu_bench.vhd|
Z37 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/alu_bench.vhd|
R5
R6
!s100 aLQRDm4O;l=:iQ0=XC]<i2
!i10b 1
!i111 0
Abench_arch
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R30
R31
DEx4 work 6 tb_alu 0 22 Wm6=CHLB=PKnT=1Cg;2MM3
l36
L20
VdH_`O2ABUU;aA>YbV17ii0
R4
33
R34
R35
R36
R37
R5
R6
!s100 ^z6=Gb7W^cE==YZ2RHmYd3
!i10b 1
!i111 0
Etb_decode
Z38 w1516001760
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R30
R31
R2
Z39 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/decode_bench.vhd
Z40 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/decode_bench.vhd
l0
L16
V1JcQhz0R3VHZR[kYQomRZ1
R4
33
R34
Z41 !s108 1516006296.997072
Z42 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/decode_bench.vhd|
Z43 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/decode_bench.vhd|
R5
R6
!s100 E=SBafYM_1_]Q_;=WaE5[0
!i10b 1
!i111 0
Abench_arch
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R30
R31
DEx4 work 9 tb_decode 0 22 1JcQhz0R3VHZR[kYQomRZ1
l87
L20
VTWzA45:K0ibR4`5[IBUDP2
R4
33
R34
R41
R42
R43
R5
R6
!s100 C?;1XLZj:R<kAld[IVkIY2
!i10b 1
!i111 0
Etb_demo
R3
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
Z44 DPx4 ieee 16 std_logic_textio 0 22 E=LR>a2bb_I?VV>QDdAdh3
R27
R28
R29
R30
R31
R2
Z45 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/demo_bench.vhd
Z46 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/demo_bench.vhd
l0
L18
VFL]cE>@BFKW[RXGdKPaMI0
R4
33
Z47 !s110 1516006296
Z48 !s108 1516006296.893439
Z49 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/demo_bench.vhd|
Z50 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/demo_bench.vhd|
R5
R6
!s100 nV8=<7RN[5Y7;1323YP>l2
!i10b 1
!i111 0
Abench_arch
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R44
R27
R28
R29
R30
R31
DEx4 work 7 tb_demo 0 22 FL]cE>@BFKW[RXGdKPaMI0
l57
L22
VSj_4zoAY<kA;^eU3mdJF@3
R4
33
R47
R48
R49
R50
R5
R6
!s100 R[2VNmHJ]PAgP_[Xj69>`2
!i10b 1
!i111 0
Etb_execute
Z51 w1516011918
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R30
R31
R2
Z52 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/execute_bench.vhd
Z53 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/execute_bench.vhd
l0
L16
V^YLL3POO8cYMe]fghj3O>2
R4
33
Z54 !s110 1516011921
Z55 !s108 1516011921.165808
Z56 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/execute_bench.vhd|
Z57 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/execute_bench.vhd|
R5
R6
!s100 Welo3J<QXZR2J6k^c@n913
!i10b 1
!i111 0
Abench_arch
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R30
R31
DEx4 work 10 tb_execute 0 22 ^YLL3POO8cYMe]fghj3O>2
l71
L20
VDC7@j9^i?LENJDV1coB]A3
R4
33
R54
R55
R56
R57
R5
R6
!s100 R7ao2;3ZZJ]ZEBC5^>]C[3
!i10b 1
!i111 0
Etb_fetch
R3
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R30
R31
R2
Z58 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/fetch_bench.vhd
Z59 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/fetch_bench.vhd
l0
L16
VD^ACBcBWM4M;c=WbLDTGE1
R4
33
R47
Z60 !s108 1516006296.685743
Z61 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/fetch_bench.vhd|
Z62 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/fetch_bench.vhd|
R5
R6
!s100 CM9PFUK:VZ]?]b3b>G0@40
!i10b 1
!i111 0
Abench_arch
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R30
R31
DEx4 work 8 tb_fetch 0 22 D^ACBcBWM4M;c=WbLDTGE1
l52
L20
VYR=@3>gSmC5;e78a0iAa^3
R4
33
R47
R60
R61
R62
R5
R6
!s100 AFY4ilo4j982Y3z744M:F2
!i10b 1
!i111 0
Etb_memory_access
R3
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R44
R27
R28
R29
R30
R31
R2
Z63 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/memory_access_bench.vhd
Z64 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/memory_access_bench.vhd
l0
L18
Vncg2IlMN58TYcW7lOe1no1
R4
33
R47
Z65 !s108 1516006296.582055
Z66 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/memory_access_bench.vhd|
Z67 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/memory_access_bench.vhd|
R5
R6
!s100 ^WnCQKANW5kN?HhLDL`>X2
!i10b 1
!i111 0
Abench_arch
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R44
R27
R28
R29
R30
R31
DEx4 work 16 tb_memory_access 0 22 ncg2IlMN58TYcW7lOe1no1
l63
L22
V`6<hCXBnZlQ]Q[AWfdDXf2
R4
33
R47
R65
R66
R67
R5
R6
!s100 8o96mSYboa9WFUWd7g7<32
!i10b 1
!i111 0
Etb_pipeline
R3
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R44
R27
R28
R29
R30
R31
R2
Z68 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/pipeline_bench.vhd
Z69 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/pipeline_bench.vhd
l0
L18
VBfhNo0T[[IG9VhcW:VP6@2
R4
33
R47
Z70 !s108 1516006296.478336
Z71 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/pipeline_bench.vhd|
Z72 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/pipeline_bench.vhd|
R5
R6
!s100 Y6[L`Tlg5Fkd?38<3ARLD0
!i10b 1
!i111 0
Abench_arch
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R44
R27
R28
R29
R30
R31
DEx4 work 11 tb_pipeline 0 22 BfhNo0T[[IG9VhcW:VP6@2
l57
L22
VzTklo`fUMk3VAPCU7S>J63
R4
33
R47
R70
R71
R72
R5
R6
!s100 1BI93?Q_N8Qi27=f6;<]12
!i10b 1
!i111 0
Etb_reg_integer
R3
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R30
R31
R2
Z73 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/reg_integer_bench.vhd
Z74 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/reg_integer_bench.vhd
l0
L16
Vgo6B0<?;LdY0bI@5QF<2R1
R4
33
R47
Z75 !s108 1516006296.374330
Z76 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/reg_integer_bench.vhd|
Z77 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/reg_integer_bench.vhd|
R5
R6
!s100 6bKjRBY9TmS8BPigcZ^Y[0
!i10b 1
!i111 0
Abench_arch
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R30
R31
DEx4 work 14 tb_reg_integer 0 22 go6B0<?;LdY0bI@5QF<2R1
l44
L20
V_=`:zz]1VNEFn]0XFUdci1
R4
33
R47
R75
R76
R77
R5
R6
!s100 W;;i<2Rb0S>Iz1c?=^?;o1
!i10b 1
!i111 0
Etb_writeback
R3
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R30
R31
R2
Z78 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/writeback_bench.vhd
Z79 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/writeback_bench.vhd
l0
L15
ViOdSYA>:W40U>93:5hEfW0
R4
33
R47
Z80 !s108 1516006296.270307
Z81 !s90 -quiet|-modelsimini|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/writeback_bench.vhd|
Z82 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/writeback_bench.vhd|
R5
R6
!s100 0_<JbnaK;jGHlG<KJ[SSG3
!i10b 1
!i111 0
Abench_arch
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R30
R31
DEx4 work 12 tb_writeback 0 22 iOdSYA>:W40U>93:5hEfW0
l58
L19
VV>^FQ<gB9m4c]maZWn^mE3
R4
33
R47
R80
R81
R82
R5
R6
!s100 mGb2iXP][2kaG0]fKBkg=0
!i10b 1
!i111 0
