{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701617868879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701617868879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  3 12:37:48 2023 " "Processing started: Sun Dec  3 12:37:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701617868879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701617868879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off principal -c principal " "Command: quartus_map --read_settings_files=on --write_settings_files=off principal -c principal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701617868879 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701617869307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701617869307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.vhd 10 5 " "Found 10 design units, including 5 entities, in source file principal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PRINCIPAL-ONE " "Found design unit 1: PRINCIPAL-ONE" {  } { { "principal.vhd" "" { Text "C:/Users/samuelb/Desktop/IFCE/TELEMATICA/LAB_ELETRONICA/Projetos Quartus/Prog_Pri/principal.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701617880410 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DIV_CLK-master " "Found design unit 2: DIV_CLK-master" {  } { { "principal.vhd" "" { Text "C:/Users/samuelb/Desktop/IFCE/TELEMATICA/LAB_ELETRONICA/Projetos Quartus/Prog_Pri/principal.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701617880410 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 CONT_9-MASTER " "Found design unit 3: CONT_9-MASTER" {  } { { "principal.vhd" "" { Text "C:/Users/samuelb/Desktop/IFCE/TELEMATICA/LAB_ELETRONICA/Projetos Quartus/Prog_Pri/principal.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701617880410 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 DECODIFICADOR_7SEG-ONE " "Found design unit 4: DECODIFICADOR_7SEG-ONE" {  } { { "principal.vhd" "" { Text "C:/Users/samuelb/Desktop/IFCE/TELEMATICA/LAB_ELETRONICA/Projetos Quartus/Prog_Pri/principal.vhd" 134 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701617880410 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 CONT_5-MASTER " "Found design unit 5: CONT_5-MASTER" {  } { { "principal.vhd" "" { Text "C:/Users/samuelb/Desktop/IFCE/TELEMATICA/LAB_ELETRONICA/Projetos Quartus/Prog_Pri/principal.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701617880410 ""} { "Info" "ISGN_ENTITY_NAME" "1 PRINCIPAL " "Found entity 1: PRINCIPAL" {  } { { "principal.vhd" "" { Text "C:/Users/samuelb/Desktop/IFCE/TELEMATICA/LAB_ELETRONICA/Projetos Quartus/Prog_Pri/principal.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701617880410 ""} { "Info" "ISGN_ENTITY_NAME" "2 DIV_CLK " "Found entity 2: DIV_CLK" {  } { { "principal.vhd" "" { Text "C:/Users/samuelb/Desktop/IFCE/TELEMATICA/LAB_ELETRONICA/Projetos Quartus/Prog_Pri/principal.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701617880410 ""} { "Info" "ISGN_ENTITY_NAME" "3 CONT_9 " "Found entity 3: CONT_9" {  } { { "principal.vhd" "" { Text "C:/Users/samuelb/Desktop/IFCE/TELEMATICA/LAB_ELETRONICA/Projetos Quartus/Prog_Pri/principal.vhd" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701617880410 ""} { "Info" "ISGN_ENTITY_NAME" "4 DECODIFICADOR_7SEG " "Found entity 4: DECODIFICADOR_7SEG" {  } { { "principal.vhd" "" { Text "C:/Users/samuelb/Desktop/IFCE/TELEMATICA/LAB_ELETRONICA/Projetos Quartus/Prog_Pri/principal.vhd" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701617880410 ""} { "Info" "ISGN_ENTITY_NAME" "5 CONT_5 " "Found entity 5: CONT_5" {  } { { "principal.vhd" "" { Text "C:/Users/samuelb/Desktop/IFCE/TELEMATICA/LAB_ELETRONICA/Projetos Quartus/Prog_Pri/principal.vhd" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701617880410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701617880410 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "principal " "Elaborating entity \"principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701617880443 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TESTE principal.vhd(11) " "VHDL Signal Declaration warning at principal.vhd(11): used implicit default value for signal \"TESTE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "principal.vhd" "" { Text "C:/Users/samuelb/Desktop/IFCE/TELEMATICA/LAB_ELETRONICA/Projetos Quartus/Prog_Pri/principal.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701617880465 "|principal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VAICOMDEUS principal.vhd(21) " "Verilog HDL or VHDL warning at principal.vhd(21): object \"VAICOMDEUS\" assigned a value but never read" {  } { { "principal.vhd" "" { Text "C:/Users/samuelb/Desktop/IFCE/TELEMATICA/LAB_ELETRONICA/Projetos Quartus/Prog_Pri/principal.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701617880465 "|principal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_CLK DIV_CLK:CHIP1 " "Elaborating entity \"DIV_CLK\" for hierarchy \"DIV_CLK:CHIP1\"" {  } { { "principal.vhd" "CHIP1" { Text "C:/Users/samuelb/Desktop/IFCE/TELEMATICA/LAB_ELETRONICA/Projetos Quartus/Prog_Pri/principal.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701617880466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONT_9 CONT_9:CHIP2 " "Elaborating entity \"CONT_9\" for hierarchy \"CONT_9:CHIP2\"" {  } { { "principal.vhd" "CHIP2" { Text "C:/Users/samuelb/Desktop/IFCE/TELEMATICA/LAB_ELETRONICA/Projetos Quartus/Prog_Pri/principal.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701617880467 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET principal.vhd(110) " "VHDL Process Statement warning at principal.vhd(110): signal \"RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "principal.vhd" "" { Text "C:/Users/samuelb/Desktop/IFCE/TELEMATICA/LAB_ELETRONICA/Projetos Quartus/Prog_Pri/principal.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701617880467 "|principal|CONT_9:CHIP2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODIFICADOR_7SEG DECODIFICADOR_7SEG:CHIP3 " "Elaborating entity \"DECODIFICADOR_7SEG\" for hierarchy \"DECODIFICADOR_7SEG:CHIP3\"" {  } { { "principal.vhd" "CHIP3" { Text "C:/Users/samuelb/Desktop/IFCE/TELEMATICA/LAB_ELETRONICA/Projetos Quartus/Prog_Pri/principal.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701617880468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONT_5 CONT_5:CHIP4 " "Elaborating entity \"CONT_5\" for hierarchy \"CONT_5:CHIP4\"" {  } { { "principal.vhd" "CHIP4" { Text "C:/Users/samuelb/Desktop/IFCE/TELEMATICA/LAB_ELETRONICA/Projetos Quartus/Prog_Pri/principal.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701617880469 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET principal.vhd(166) " "VHDL Process Statement warning at principal.vhd(166): signal \"RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "principal.vhd" "" { Text "C:/Users/samuelb/Desktop/IFCE/TELEMATICA/LAB_ELETRONICA/Projetos Quartus/Prog_Pri/principal.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701617880469 "|principal|CONT_5:CHIP4"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TESTE GND " "Pin \"TESTE\" is stuck at GND" {  } { { "principal.vhd" "" { Text "C:/Users/samuelb/Desktop/IFCE/TELEMATICA/LAB_ELETRONICA/Projetos Quartus/Prog_Pri/principal.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701617880866 "|PRINCIPAL|TESTE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701617880866 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701617880921 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701617881333 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701617881333 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701617881374 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701617881374 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701617881374 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701617881374 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701617881392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  3 12:38:01 2023 " "Processing ended: Sun Dec  3 12:38:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701617881392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701617881392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701617881392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701617881392 ""}
