-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity yuv_filter_yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mul_ln30 : IN STD_LOGIC_VECTOR (31 downto 0);
    height : IN STD_LOGIC_VECTOR (15 downto 0);
    out_channels_ch1_address0 : OUT STD_LOGIC_VECTOR (21 downto 0);
    out_channels_ch1_ce0 : OUT STD_LOGIC;
    out_channels_ch1_we0 : OUT STD_LOGIC;
    out_channels_ch1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_channels_ch2_address0 : OUT STD_LOGIC_VECTOR (21 downto 0);
    out_channels_ch2_ce0 : OUT STD_LOGIC;
    out_channels_ch2_we0 : OUT STD_LOGIC;
    out_channels_ch2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_channels_ch3_address0 : OUT STD_LOGIC_VECTOR (21 downto 0);
    out_channels_ch3_ce0 : OUT STD_LOGIC;
    out_channels_ch3_we0 : OUT STD_LOGIC;
    out_channels_ch3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_scale_channels_ch1_address0 : OUT STD_LOGIC_VECTOR (21 downto 0);
    p_scale_channels_ch1_ce0 : OUT STD_LOGIC;
    p_scale_channels_ch1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_scale_channels_ch2_address0 : OUT STD_LOGIC_VECTOR (21 downto 0);
    p_scale_channels_ch2_ce0 : OUT STD_LOGIC;
    p_scale_channels_ch2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_scale_channels_ch3_address0 : OUT STD_LOGIC_VECTOR (21 downto 0);
    p_scale_channels_ch3_ce0 : OUT STD_LOGIC;
    p_scale_channels_ch3_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of yuv_filter_yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv9_1F0 : STD_LOGIC_VECTOR (8 downto 0) := "111110000";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv18_12A : STD_LOGIC_VECTOR (17 downto 0) := "000000000100101010";
    constant ap_const_lv18_80 : STD_LOGIC_VECTOR (17 downto 0) := "000000000010000000";
    constant ap_const_lv18_199 : STD_LOGIC_VECTOR (17 downto 0) := "000000000110011001";
    constant ap_const_lv17_1FF30 : STD_LOGIC_VECTOR (16 downto 0) := "11111111100110000";
    constant ap_const_lv16_FF9C : STD_LOGIC_VECTOR (15 downto 0) := "1111111110011100";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln115_fu_234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln129_fu_318_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln129_reg_690 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln129_1_fu_340_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln129_1_reg_695 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln129_1_reg_695_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln129_1_reg_695_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln129_1_reg_695_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln129_1_reg_695_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln129_1_reg_695_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln129_1_reg_695_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln124_fu_400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln124_reg_734 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln124_fu_406_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln124_reg_740 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_621_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln128_fu_455_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln128_reg_757 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_6_reg_763 : STD_LOGIC_VECTOR (2 downto 0);
    signal R_fu_516_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal R_reg_768 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_641_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal G_fu_613_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal G_reg_778 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal y_fu_114 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln118_fu_324_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal x_fu_118 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal select_ln115_fu_276_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal indvar_flatten13_fu_122 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal add_ln115_1_fu_240_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_indvar_flatten13_load : STD_LOGIC_VECTOR (31 downto 0);
    signal p_scale_channels_ch1_ce0_local : STD_LOGIC;
    signal p_scale_channels_ch3_ce0_local : STD_LOGIC;
    signal p_scale_channels_ch2_ce0_local : STD_LOGIC;
    signal out_channels_ch3_we0_local : STD_LOGIC;
    signal B_fu_559_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_channels_ch3_ce0_local : STD_LOGIC;
    signal out_channels_ch1_we0_local : STD_LOGIC;
    signal out_channels_ch1_ce0_local : STD_LOGIC;
    signal out_channels_ch2_we0_local : STD_LOGIC;
    signal out_channels_ch2_ce0_local : STD_LOGIC;
    signal icmp_ln118_fu_263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln115_fu_257_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln129_fu_284_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln129_1_fu_296_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl2_fu_288_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_shl3_fu_300_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln98_fu_268_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln118_1_fu_308_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln129_fu_314_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln123_fu_344_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal C_fu_348_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal bit_sel4_fu_358_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln125_fu_366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln125_fu_372_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal E_fu_376_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal bit_sel7_fu_392_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal D_fu_410_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_425_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_5_fu_437_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln128_1_fu_433_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln128_2_fu_445_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln128_1_fu_449_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln126_4_fu_422_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_630_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_fu_471_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln126_fu_480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_486_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln126_fu_510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln126_fu_502_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln4_fu_493_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln128_fu_524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_529_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln128_fu_553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln128_fu_545_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln6_fu_536_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_649_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_2_fu_568_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln127_fu_577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_583_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln127_fu_607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln127_fu_599_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln5_fu_590_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_621_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_621_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_630_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_641_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_649_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component yuv_filter_mac_muladd_9s_9ns_8ns_18_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component yuv_filter_mac_muladd_9ns_8s_18s_18_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component yuv_filter_mac_muladd_9s_8s_18s_18_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component yuv_filter_mac_muladd_8s_8s_18s_18_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component yuv_filter_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mac_muladd_9s_9ns_8ns_18_4_1_U33 : component yuv_filter_mac_muladd_9s_9ns_8ns_18_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        din2_WIDTH => 8,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => C_fu_348_p2,
        din1 => grp_fu_621_p1,
        din2 => grp_fu_621_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_621_p3);

    mac_muladd_9ns_8s_18s_18_4_1_U34 : component yuv_filter_mac_muladd_9ns_8s_18s_18_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 9,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_630_p0,
        din1 => E_fu_376_p3,
        din2 => grp_fu_621_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_630_p3);

    mac_muladd_9s_8s_18s_18_4_1_U35 : component yuv_filter_mac_muladd_9s_8s_18s_18_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 9,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_641_p0,
        din1 => E_fu_376_p3,
        din2 => grp_fu_621_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_641_p3);

    mac_muladd_8s_8s_18s_18_4_1_U36 : component yuv_filter_mac_muladd_8s_8s_18s_18_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => D_fu_410_p3,
        din1 => grp_fu_649_p1,
        din2 => grp_fu_641_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_649_p3);

    flow_control_loop_pipe_sequential_init_U : component yuv_filter_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten13_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln115_fu_234_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten13_fu_122 <= add_ln115_1_fu_240_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten13_fu_122 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;

    x_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_118 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    x_fu_118 <= select_ln115_fu_276_p3;
                end if;
            end if; 
        end if;
    end process;

    y_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    y_fu_114 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    y_fu_114 <= add_ln118_fu_324_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                G_reg_778 <= G_fu_613_p3;
                R_reg_768 <= R_fu_516_p3;
                add_ln128_reg_757 <= add_ln128_fu_455_p2;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                tmp_6_reg_763 <= add_ln128_fu_455_p2(18 downto 16);
                trunc_ln124_reg_740 <= trunc_ln124_fu_406_p1;
                xor_ln124_reg_734 <= xor_ln124_fu_400_p2;
                    zext_ln129_1_reg_695(21 downto 0) <= zext_ln129_1_fu_340_p1(21 downto 0);
                    zext_ln129_1_reg_695_pp0_iter3_reg(21 downto 0) <= zext_ln129_1_reg_695(21 downto 0);
                    zext_ln129_1_reg_695_pp0_iter4_reg(21 downto 0) <= zext_ln129_1_reg_695_pp0_iter3_reg(21 downto 0);
                    zext_ln129_1_reg_695_pp0_iter5_reg(21 downto 0) <= zext_ln129_1_reg_695_pp0_iter4_reg(21 downto 0);
                    zext_ln129_1_reg_695_pp0_iter6_reg(21 downto 0) <= zext_ln129_1_reg_695_pp0_iter5_reg(21 downto 0);
                    zext_ln129_1_reg_695_pp0_iter7_reg(21 downto 0) <= zext_ln129_1_reg_695_pp0_iter6_reg(21 downto 0);
                    zext_ln129_1_reg_695_pp0_iter8_reg(21 downto 0) <= zext_ln129_1_reg_695_pp0_iter7_reg(21 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln129_reg_690 <= add_ln129_fu_318_p2;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if;
        end if;
    end process;
    zext_ln129_1_reg_695(63 downto 22) <= "000000000000000000000000000000000000000000";
    zext_ln129_1_reg_695_pp0_iter3_reg(63 downto 22) <= "000000000000000000000000000000000000000000";
    zext_ln129_1_reg_695_pp0_iter4_reg(63 downto 22) <= "000000000000000000000000000000000000000000";
    zext_ln129_1_reg_695_pp0_iter5_reg(63 downto 22) <= "000000000000000000000000000000000000000000";
    zext_ln129_1_reg_695_pp0_iter6_reg(63 downto 22) <= "000000000000000000000000000000000000000000";
    zext_ln129_1_reg_695_pp0_iter7_reg(63 downto 22) <= "000000000000000000000000000000000000000000";
    zext_ln129_1_reg_695_pp0_iter8_reg(63 downto 22) <= "000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    B_fu_559_p3 <= 
        select_ln128_fu_545_p3 when (or_ln128_fu_553_p2(0) = '1') else 
        trunc_ln6_fu_536_p4;
    C_fu_348_p2 <= std_logic_vector(unsigned(zext_ln123_fu_344_p1) + unsigned(ap_const_lv9_1F0));
    D_fu_410_p3 <= (xor_ln124_fu_400_p2 & trunc_ln124_fu_406_p1);
    E_fu_376_p3 <= (xor_ln125_fu_366_p2 & trunc_ln125_fu_372_p1);
    G_fu_613_p3 <= 
        select_ln127_fu_599_p3 when (or_ln127_fu_607_p2(0) = '1') else 
        trunc_ln5_fu_590_p4;
    R_fu_516_p3 <= 
        select_ln126_fu_502_p3 when (or_ln126_fu_510_p2(0) = '1') else 
        trunc_ln4_fu_493_p4;
    add_ln115_1_fu_240_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten13_load) + unsigned(ap_const_lv32_1));
    add_ln115_fu_257_p2 <= std_logic_vector(unsigned(x_fu_118) + unsigned(ap_const_lv16_1));
    add_ln118_1_fu_308_p2 <= std_logic_vector(unsigned(p_shl2_fu_288_p3) + unsigned(p_shl3_fu_300_p3));
    add_ln118_fu_324_p2 <= std_logic_vector(unsigned(select_ln98_fu_268_p3) + unsigned(ap_const_lv16_1));
    add_ln128_1_fu_449_p2 <= std_logic_vector(signed(sext_ln128_1_fu_433_p1) + signed(sext_ln128_2_fu_445_p1));
    add_ln128_fu_455_p2 <= std_logic_vector(unsigned(add_ln128_1_fu_449_p2) + unsigned(sext_ln126_4_fu_422_p1));
    add_ln129_fu_318_p2 <= std_logic_vector(unsigned(add_ln118_1_fu_308_p2) + unsigned(zext_ln129_fu_314_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln115_fu_234_p2)
    begin
        if (((icmp_ln115_fu_234_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten13_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten13_fu_122)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten13_load <= ap_const_lv32_0;
        else 
            ap_sig_allocacmp_indvar_flatten13_load <= indvar_flatten13_fu_122;
        end if; 
    end process;

    bit_sel4_fu_358_p3 <= p_scale_channels_ch3_q0(7 downto 7);
    bit_sel7_fu_392_p3 <= p_scale_channels_ch2_q0(7 downto 7);
    grp_fu_621_p1 <= ap_const_lv18_12A(9 - 1 downto 0);
    grp_fu_621_p2 <= ap_const_lv18_80(8 - 1 downto 0);
    grp_fu_630_p0 <= ap_const_lv18_199(9 - 1 downto 0);
    grp_fu_641_p0 <= ap_const_lv17_1FF30(9 - 1 downto 0);
    grp_fu_649_p1 <= ap_const_lv16_FF9C(8 - 1 downto 0);
    icmp_ln115_fu_234_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten13_load = mul_ln30) else "0";
    icmp_ln118_fu_263_p2 <= "1" when (y_fu_114 = height) else "0";
    icmp_ln126_fu_480_p2 <= "1" when (tmp_fu_471_p4 = ap_const_lv2_1) else "0";
    icmp_ln127_fu_577_p2 <= "1" when (tmp_2_fu_568_p4 = ap_const_lv2_1) else "0";
    icmp_ln128_fu_524_p2 <= "1" when (signed(tmp_6_reg_763) > signed(ap_const_lv3_0)) else "0";
    or_ln126_fu_510_p2 <= (tmp_1_fu_486_p3 or icmp_ln126_fu_480_p2);
    or_ln127_fu_607_p2 <= (tmp_3_fu_583_p3 or icmp_ln127_fu_577_p2);
    or_ln128_fu_553_p2 <= (tmp_7_fu_529_p3 or icmp_ln128_fu_524_p2);
    out_channels_ch1_address0 <= zext_ln129_1_reg_695_pp0_iter7_reg(22 - 1 downto 0);
    out_channels_ch1_ce0 <= out_channels_ch1_ce0_local;

    out_channels_ch1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            out_channels_ch1_ce0_local <= ap_const_logic_1;
        else 
            out_channels_ch1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    out_channels_ch1_d0 <= R_reg_768;
    out_channels_ch1_we0 <= out_channels_ch1_we0_local;

    out_channels_ch1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            out_channels_ch1_we0_local <= ap_const_logic_1;
        else 
            out_channels_ch1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    out_channels_ch2_address0 <= zext_ln129_1_reg_695_pp0_iter8_reg(22 - 1 downto 0);
    out_channels_ch2_ce0 <= out_channels_ch2_ce0_local;

    out_channels_ch2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            out_channels_ch2_ce0_local <= ap_const_logic_1;
        else 
            out_channels_ch2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    out_channels_ch2_d0 <= G_reg_778;
    out_channels_ch2_we0 <= out_channels_ch2_we0_local;

    out_channels_ch2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            out_channels_ch2_we0_local <= ap_const_logic_1;
        else 
            out_channels_ch2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    out_channels_ch3_address0 <= zext_ln129_1_reg_695_pp0_iter6_reg(22 - 1 downto 0);
    out_channels_ch3_ce0 <= out_channels_ch3_ce0_local;

    out_channels_ch3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            out_channels_ch3_ce0_local <= ap_const_logic_1;
        else 
            out_channels_ch3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    out_channels_ch3_d0 <= B_fu_559_p3;
    out_channels_ch3_we0 <= out_channels_ch3_we0_local;

    out_channels_ch3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            out_channels_ch3_we0_local <= ap_const_logic_1;
        else 
            out_channels_ch3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_scale_channels_ch1_address0 <= zext_ln129_1_fu_340_p1(22 - 1 downto 0);
    p_scale_channels_ch1_ce0 <= p_scale_channels_ch1_ce0_local;

    p_scale_channels_ch1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_scale_channels_ch1_ce0_local <= ap_const_logic_1;
        else 
            p_scale_channels_ch1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_scale_channels_ch2_address0 <= zext_ln129_1_reg_695_pp0_iter3_reg(22 - 1 downto 0);
    p_scale_channels_ch2_ce0 <= p_scale_channels_ch2_ce0_local;

    p_scale_channels_ch2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            p_scale_channels_ch2_ce0_local <= ap_const_logic_1;
        else 
            p_scale_channels_ch2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_scale_channels_ch3_address0 <= zext_ln129_1_reg_695(22 - 1 downto 0);
    p_scale_channels_ch3_ce0 <= p_scale_channels_ch3_ce0_local;

    p_scale_channels_ch3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_scale_channels_ch3_ce0_local <= ap_const_logic_1;
        else 
            p_scale_channels_ch3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_shl2_fu_288_p3 <= (trunc_ln129_fu_284_p1 & ap_const_lv10_0);
    p_shl3_fu_300_p3 <= (trunc_ln129_1_fu_296_p1 & ap_const_lv8_0);
    select_ln115_fu_276_p3 <= 
        add_ln115_fu_257_p2 when (icmp_ln118_fu_263_p2(0) = '1') else 
        x_fu_118;
    select_ln126_fu_502_p3 <= 
        ap_const_lv8_FF when (icmp_ln126_fu_480_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln127_fu_599_p3 <= 
        ap_const_lv8_FF when (icmp_ln127_fu_577_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln128_fu_545_p3 <= 
        ap_const_lv8_FF when (icmp_ln128_fu_524_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln98_fu_268_p3 <= 
        ap_const_lv16_0 when (icmp_ln118_fu_263_p2(0) = '1') else 
        y_fu_114;
        sext_ln126_4_fu_422_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_621_p3),19));

        sext_ln128_1_fu_433_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_4_fu_425_p4),19));

        sext_ln128_2_fu_445_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_5_fu_437_p4),19));

    tmp_1_fu_486_p3 <= grp_fu_630_p3(17 downto 17);
    tmp_2_fu_568_p4 <= grp_fu_649_p3(17 downto 16);
    tmp_3_fu_583_p3 <= grp_fu_649_p3(17 downto 17);
    tmp_4_fu_425_p4 <= ((xor_ln124_reg_734 & trunc_ln124_reg_740) & ap_const_lv9_0);
    tmp_5_fu_437_p4 <= ((xor_ln124_reg_734 & trunc_ln124_reg_740) & ap_const_lv2_0);
    tmp_7_fu_529_p3 <= add_ln128_reg_757(18 downto 18);
    tmp_fu_471_p4 <= grp_fu_630_p3(17 downto 16);
    trunc_ln124_fu_406_p1 <= p_scale_channels_ch2_q0(7 - 1 downto 0);
    trunc_ln125_fu_372_p1 <= p_scale_channels_ch3_q0(7 - 1 downto 0);
    trunc_ln129_1_fu_296_p1 <= select_ln115_fu_276_p3(14 - 1 downto 0);
    trunc_ln129_fu_284_p1 <= select_ln115_fu_276_p3(12 - 1 downto 0);
    trunc_ln4_fu_493_p4 <= grp_fu_630_p3(15 downto 8);
    trunc_ln5_fu_590_p4 <= grp_fu_649_p3(15 downto 8);
    trunc_ln6_fu_536_p4 <= add_ln128_reg_757(15 downto 8);
    xor_ln124_fu_400_p2 <= (bit_sel7_fu_392_p3 xor ap_const_lv1_1);
    xor_ln125_fu_366_p2 <= (bit_sel4_fu_358_p3 xor ap_const_lv1_1);
    zext_ln123_fu_344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_scale_channels_ch1_q0),9));
    zext_ln129_1_fu_340_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln129_reg_690),64));
    zext_ln129_fu_314_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln98_fu_268_p3),22));
end behav;
