
---------- Begin Simulation Statistics ----------
final_tick                                  139559000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  23423                       # Simulator instruction rate (inst/s)
host_mem_usage                                4362968                       # Number of bytes of host memory used
host_op_rate                                    46112                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.10                       # Real time elapsed on the host
host_tick_rate                              126591059                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       25817                       # Number of instructions simulated
sim_ops                                         50834                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000140                       # Number of seconds simulated
sim_ticks                                   139559000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 8371                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1350                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              8345                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1813                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8371                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6558                       # Number of indirect misses.
system.cpu.branchPred.lookups                   10138                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     723                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1125                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     34236                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    18740                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1593                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5995                       # Number of branches committed
system.cpu.commit.bw_lim_events                  2286                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              29                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           25214                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                25817                       # Number of instructions committed
system.cpu.commit.committedOps                  50834                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        99136                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.512770                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.558062                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        84753     85.49%     85.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3755      3.79%     89.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2371      2.39%     91.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3008      3.03%     94.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1326      1.34%     96.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          636      0.64%     96.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          466      0.47%     97.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          535      0.54%     97.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         2286      2.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        99136                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2691                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  455                       # Number of function calls committed.
system.cpu.commit.int_insts                     48712                       # Number of committed integer instructions.
system.cpu.commit.loads                          5899                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          151      0.30%      0.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            39341     77.39%     77.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.01%     77.70% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              140      0.28%     77.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             28      0.06%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.74%     78.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             194      0.38%     79.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             288      0.57%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            430      0.85%     80.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.37%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5739     11.29%     92.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           3370      6.63%     98.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          160      0.31%     99.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          429      0.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             50834                       # Class of committed instruction
system.cpu.commit.refs                           9698                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       25817                       # Number of Instructions Simulated
system.cpu.committedOps                         50834                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              10.811442                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        10.811442                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 17653                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  82237                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    72070                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     11835                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1601                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   598                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        7880                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            82                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4678                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            17                       # TLB misses on write requests
system.cpu.fetch.Branches                       10138                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      6108                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         23291                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1027                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          43145                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  263                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1576                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3202                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.036321                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              77020                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2536                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.154576                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             103757                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.818566                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.306787                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    90840     87.55%     87.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      517      0.50%     88.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      737      0.71%     88.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      660      0.64%     89.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      774      0.75%     90.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      509      0.49%     90.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      821      0.79%     91.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      798      0.77%     92.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     8101      7.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               103757                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      5298                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2224                       # number of floating regfile writes
system.cpu.idleCycles                          175362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1848                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     7354                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.241965                       # Inst execution rate
system.cpu.iew.exec_refs                        12607                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4677                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    4740                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  8970                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 51                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                17                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 5419                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               76064                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  7930                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1742                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 67537                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     11                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   842                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1601                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   856                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            17                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              772                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3069                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1618                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1741                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            107                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     69061                       # num instructions consuming a value
system.cpu.iew.wb_count                         66140                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.646689                       # average fanout of values written-back
system.cpu.iew.wb_producers                     44661                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.236960                       # insts written-back per cycle
system.cpu.iew.wb_sent                          66628                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    92237                       # number of integer regfile reads
system.cpu.int_regfile_writes                   51898                       # number of integer regfile writes
system.cpu.ipc                               0.092495                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.092495                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               760      1.10%      1.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 53649     77.43%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.01%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   227      0.33%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  32      0.05%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.55%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  228      0.33%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  310      0.45%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 445      0.64%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.27%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7997     11.54%     92.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                4364      6.30%     98.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             229      0.33%     99.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            475      0.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  69284                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    2949                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                5881                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         2850                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               3301                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         749                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010811                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     646     86.25%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     10      1.34%     87.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     87.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      6      0.80%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     9      1.20%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     89.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     21      2.80%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    29      3.87%     96.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 8      1.07%     97.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               20      2.67%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  66324                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             237352                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        63290                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             97989                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      75989                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     69284                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  75                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           25213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               164                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             46                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        30418                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        103757                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.667753                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.632895                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               83068     80.06%     80.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                5434      5.24%     85.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3795      3.66%     88.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2583      2.49%     91.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2562      2.47%     93.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                2292      2.21%     96.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                2002      1.93%     98.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1377      1.33%     99.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 644      0.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          103757                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.248224                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        6379                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           318                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                62                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               70                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 8970                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                5419                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   28828                       # number of misc regfile reads
system.cpu.numCycles                           279119                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    8204                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 56288                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    140                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    72442                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    84                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                198411                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  80053                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               88226                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     11987                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   5049                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1601                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5343                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    31918                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5480                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           114638                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4180                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 42                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1857                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             41                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       172898                       # The number of ROB reads
system.cpu.rob.rob_writes                      156796                       # The number of ROB writes
system.cpu.timesIdled                            1952                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3710                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7453                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    139559000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3384                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          509                       # Transaction distribution
system.membus.trans_dist::WritebackClean         2420                       # Transaction distribution
system.membus.trans_dist::CleanEvict              781                       # Transaction distribution
system.membus.trans_dist::ReadExReq               358                       # Transaction distribution
system.membus.trans_dist::ReadExResp              358                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2436                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           949                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         7292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         7292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         3903                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         3903                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       310784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       310784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       116160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       116160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  426944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3743                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000801                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.028303                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3740     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                       3      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                3743                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19413000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              13.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12799500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            6970997                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    139559000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         155904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          83584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             239488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       155904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        155904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        32576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           32576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          509                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                509                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        1117118925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         598915154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1716034079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   1117118925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1117118925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      233420990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            233420990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      233420990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       1117118925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        598915154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1949455069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1988.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000023095750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          160                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          160                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8508                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2419                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3743                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2928                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3743                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2928                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    652                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   317                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              322                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     55116000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   15455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               113072250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17831.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36581.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2424                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2347                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3743                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2928                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    404.058625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   252.327369                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   358.953654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          218     24.58%     24.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          200     22.55%     47.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          108     12.18%     59.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           71      8.00%     67.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           48      5.41%     72.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           31      3.49%     76.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           29      3.27%     79.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      2.59%     82.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          159     17.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          887                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.175000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.677699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.267140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              2      1.25%      1.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            25     15.62%     16.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            76     47.50%     64.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            34     21.25%     85.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            19     11.88%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             3      1.88%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           160                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.118750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.111838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.493631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              150     93.75%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.88%     95.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5      3.12%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           160                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 197824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   41728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  165056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  239552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               187392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1417.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1182.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1716.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1342.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     139553000                       # Total gap between requests
system.mem_ctrls.avgGap                      20919.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       127232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        70592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       165056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 911671766.063098669052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 505821910.446477770805                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1182696923.881655693054                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2436                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2928                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     68895000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     44177250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3453163000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28282.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33800.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1179358.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2927400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1533180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            12138000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            7026120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10448880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         62398470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          1044960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           97517010                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        698.751138                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      2223750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      4420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    132915250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3491460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1832985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             9931740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            6436260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10448880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         61929360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          1440000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           95510685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        684.374960                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      3263500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      4420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    131875500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       139559000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    139559000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3375                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3375                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3375                       # number of overall hits
system.cpu.icache.overall_hits::total            3375                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2733                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2733                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2733                       # number of overall misses
system.cpu.icache.overall_misses::total          2733                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    161409000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    161409000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    161409000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    161409000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6108                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6108                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6108                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6108                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.447446                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.447446                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.447446                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.447446                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59059.275521                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59059.275521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59059.275521                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59059.275521                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          334                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   111.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2420                       # number of writebacks
system.cpu.icache.writebacks::total              2420                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          297                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          297                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          297                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          297                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2436                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2436                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2436                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2436                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    145869000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    145869000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    145869000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    145869000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.398821                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.398821                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.398821                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.398821                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59880.541872                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59880.541872                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59880.541872                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59880.541872                       # average overall mshr miss latency
system.cpu.icache.replacements                   2420                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3375                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3375                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2733                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2733                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    161409000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    161409000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6108                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6108                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.447446                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.447446                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59059.275521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59059.275521                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          297                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          297                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2436                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2436                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    145869000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    145869000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.398821                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.398821                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59880.541872                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59880.541872                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    139559000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.929879                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                5783                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2420                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.389669                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.929879                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995617                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995617                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8544                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8544                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    139559000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    139559000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    139559000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    139559000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    139559000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    139559000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    139559000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         8738                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             8738                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         8738                       # number of overall hits
system.cpu.dcache.overall_hits::total            8738                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2098                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2098                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2098                       # number of overall misses
system.cpu.dcache.overall_misses::total          2098                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    126724999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    126724999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    126724999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    126724999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10836                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10836                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10836                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10836                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.193614                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.193614                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.193614                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.193614                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60402.764061                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60402.764061                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60402.764061                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60402.764061                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1638                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          509                       # number of writebacks
system.cpu.dcache.writebacks::total               509                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          791                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          791                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          791                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          791                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1307                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1307                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     84716500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     84716500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     84716500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     84716500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.120616                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.120616                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.120616                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.120616                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64817.521041                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64817.521041                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64817.521041                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64817.521041                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1290                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         5301                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            5301                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1735                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1735                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    104181000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    104181000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7036                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7036                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.246589                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.246589                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60046.685879                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60046.685879                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          786                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          786                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          949                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          949                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     62681500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     62681500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.134878                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.134878                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66050.052687                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66050.052687                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3437                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3437                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          363                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          363                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     22543999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22543999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095526                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095526                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62104.680441                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62104.680441                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          358                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          358                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22035000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22035000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.094211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.094211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61550.279330                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61550.279330                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    139559000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.895306                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                8375                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1290                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.492248                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.895306                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993457                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993457                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             12142                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            12142                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                  162765500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 117995                       # Simulator instruction rate (inst/s)
host_mem_usage                                4362968                       # Number of bytes of host memory used
host_op_rate                                   232077                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.39                       # Real time elapsed on the host
host_tick_rate                               60157408                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       45505                       # Number of instructions simulated
sim_ops                                         89521                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000023                       # Number of seconds simulated
sim_ticks                                    23206500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2830                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               160                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2503                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2515                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2830                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              315                       # Number of indirect misses.
system.cpu.branchPred.lookups                    3116                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     276                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           50                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     10162                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     7992                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               160                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       2529                       # Number of branches committed
system.cpu.commit.bw_lim_events                  4087                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2873                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                19688                       # Number of instructions committed
system.cpu.commit.committedOps                  38687                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        45722                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.846135                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.332176                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        39173     85.68%     85.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          641      1.40%     87.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          981      2.15%     89.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          457      1.00%     90.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          148      0.32%     90.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           72      0.16%     90.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           76      0.17%     90.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           87      0.19%     91.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         4087      8.94%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        45722                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  203                       # Number of function calls committed.
system.cpu.commit.int_insts                     38485                       # Number of committed integer instructions.
system.cpu.commit.loads                          8077                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            26365     68.15%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     68.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            8077     20.88%     89.03% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4245     10.97%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             38687                       # Class of committed instruction
system.cpu.commit.refs                          12322                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       19688                       # Number of Instructions Simulated
system.cpu.committedOps                         38687                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.357426                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.357426                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 37304                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  43027                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     2652                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      4362                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    172                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1710                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        8464                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4330                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        3116                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      5242                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         40461                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    55                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          23910                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     344                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.067136                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               5567                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2791                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.515157                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              46200                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.021775                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.357945                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    38124     82.52%     82.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      112      0.24%     82.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      299      0.65%     83.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      298      0.65%     84.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     2047      4.43%     88.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      142      0.31%     88.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2106      4.56%     93.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      508      1.10%     94.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     2564      5.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                46200                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                             213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  177                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     2624                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.893758                       # Inst execution rate
system.cpu.iew.exec_refs                        13749                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4330                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1362                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  8651                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  4                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                85                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4525                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               41433                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  9419                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               281                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 41482                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     18                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 10548                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    172                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 10644                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           406                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5999                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          570                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          281                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            103                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     38686                       # num instructions consuming a value
system.cpu.iew.wb_count                         40392                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.812981                       # average fanout of values written-back
system.cpu.iew.wb_producers                     31451                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.870273                       # insts written-back per cycle
system.cpu.iew.wb_sent                          40423                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    61657                       # number of integer regfile reads
system.cpu.int_regfile_writes                   33243                       # number of integer regfile writes
system.cpu.ipc                               0.424191                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.424191                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 27932     66.89%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 9477     22.70%     89.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                4349     10.41%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  41758                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         189                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004526                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     123     65.08%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     65.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     66     34.92%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  41947                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             129958                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        40392                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             44182                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      41429                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     41758                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   4                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2735                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                48                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         2762                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         46200                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.903853                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.691779                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               32545     70.44%     70.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3475      7.52%     77.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2328      5.04%     83.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2872      6.22%     89.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2125      4.60%     93.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1228      2.66%     96.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                1091      2.36%     98.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 463      1.00%     99.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  73      0.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           46200                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.899705                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        5242                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              4191                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              813                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 8651                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4525                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   22892                       # number of misc regfile reads
system.cpu.numCycles                            46413                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   14920                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 39582                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    355                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     3415                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   9565                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   139                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 96145                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  42186                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               42898                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      5147                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  12070                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    172                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 22546                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     3314                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups            62678                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      9763                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        83195                       # The number of ROB reads
system.cpu.rob.rob_writes                       83644                       # The number of ROB writes
system.cpu.timesIdled                               4                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1278                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2555                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     23206500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                952                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          444                       # Transaction distribution
system.membus.trans_dist::WritebackClean            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict              827                       # Transaction distribution
system.membus.trans_dist::ReadExReq               326                       # Transaction distribution
system.membus.trans_dist::ReadExResp              326                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq              7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           944                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port           21                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total           21                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         3812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         3812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3833                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port          896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total          896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       109760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       109760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  110656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1277                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1277    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1277                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4558500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              19.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy              37250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            6504250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             28.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     23206500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          81344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              81792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        28416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           28416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          444                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                444                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          19304936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        3505224829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3524529765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     19304936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19304936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1224484519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1224484519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1224484519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         19304936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       3505224829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4749014285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        27.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000009751750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1937                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 30                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1277                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        451                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1277                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      451                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    524                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   424                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                6                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      4653250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3765000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                18772000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6179.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24929.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      699                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      26                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                96.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1277                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  451                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           67                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    798.567164                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   626.723555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   359.347356                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            6      8.96%      8.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            4      5.97%     14.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            3      4.48%     19.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            4      5.97%     25.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            1      1.49%     26.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      1.49%     28.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      2.99%     31.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      1.49%     32.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           45     67.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           67                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean             23                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.912878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      2.828427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21                1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25                1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  48192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   33536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   81728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                28864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2076.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        88.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3521.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1243.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      23196000                       # Total gap between requests
system.mem_ctrls.avgGap                      13423.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst          448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        47744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         2048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 19304936.117036174983                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2057354620.472712516785                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 88251136.535022526979                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1270                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          451                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst       199750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     18572250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks     42821000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28535.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     14623.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks     94946.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               385560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               220110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5319300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             140940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         10367160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           180960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           18457950                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        795.378450                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       388750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     22037750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                42840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                34155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               57120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy              26100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          3876570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          5646720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           11527425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        496.732596                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     14635250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      7791250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        23206500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     23206500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         5218                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5218                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5218                       # number of overall hits
system.cpu.icache.overall_hits::total            5218                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           24                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             24                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           24                       # number of overall misses
system.cpu.icache.overall_misses::total            24                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst       989000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       989000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst       989000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       989000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         5242                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5242                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         5242                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5242                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004578                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004578                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004578                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004578                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41208.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41208.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41208.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41208.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            7                       # number of writebacks
system.cpu.icache.writebacks::total                 7                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           17                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            7                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       424500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       424500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       424500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       424500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001335                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001335                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001335                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001335                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60642.857143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60642.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60642.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60642.857143                       # average overall mshr miss latency
system.cpu.icache.replacements                      7                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5218                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5218                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           24                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            24                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       989000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       989000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         5242                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5242                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004578                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004578                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41208.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41208.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       424500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       424500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001335                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001335                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60642.857143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60642.857143                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     23206500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                   16                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2242                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 7                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            320.285714                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst           16                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              5249                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             5249                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     23206500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     23206500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     23206500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     23206500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     23206500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     23206500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     23206500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         5283                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             5283                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         5283                       # number of overall hits
system.cpu.dcache.overall_hits::total            5283                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1394                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1394                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1394                       # number of overall misses
system.cpu.dcache.overall_misses::total          1394                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     58004461                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     58004461                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     58004461                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     58004461                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         6677                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         6677                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         6677                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         6677                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.208776                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.208776                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.208776                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.208776                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41610.086801                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41610.086801                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41610.086801                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41610.086801                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13723                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               492                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.892276                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          444                       # number of writebacks
system.cpu.dcache.writebacks::total               444                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          124                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          124                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          124                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          124                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1270                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1270                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1270                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1270                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     54715463                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     54715463                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     54715463                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     54715463                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.190205                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.190205                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.190205                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.190205                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43083.041732                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43083.041732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43083.041732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43083.041732                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1271                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1399                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1399                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1033                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1033                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     49239500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     49239500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.424753                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.424753                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47666.505324                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47666.505324                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           89                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           89                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          944                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          944                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     46656500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     46656500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.388158                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.388158                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 49424.258475                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49424.258475                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3884                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3884                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          361                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          361                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8764961                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8764961                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4245                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4245                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.085041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.085041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 24279.670360                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24279.670360                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          326                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          326                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8058963                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8058963                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.076796                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.076796                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 24720.745399                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24720.745399                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     23206500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                   16                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7374                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1271                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.801731                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data           16                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              7948                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             7948                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                  168147500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1984391                       # Simulator instruction rate (inst/s)
host_mem_usage                                4363992                       # Number of bytes of host memory used
host_op_rate                                  3890360                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.02                       # Real time elapsed on the host
host_tick_rate                              230864083                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       46011                       # Number of instructions simulated
sim_ops                                         90596                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000005                       # Number of seconds simulated
sim_ticks                                     5382000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                  469                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               117                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               390                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 47                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             469                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              422                       # Number of indirect misses.
system.cpu.branchPred.lookups                     497                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      28                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          116                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                       839                       # number of cc regfile reads
system.cpu.cc_regfile_writes                      501                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               143                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        138                       # Number of branches committed
system.cpu.commit.bw_lim_events                    33                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               2                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2201                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                  506                       # Number of instructions committed
system.cpu.commit.committedOps                   1075                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         3861                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.278425                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.104594                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         3518     91.12%     91.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          104      2.69%     93.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2           60      1.55%     95.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3           64      1.66%     97.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4           40      1.04%     98.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           23      0.60%     98.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           13      0.34%     98.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            6      0.16%     99.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           33      0.85%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         3861                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   13                       # Number of function calls committed.
system.cpu.commit.int_insts                      1071                       # Number of committed integer instructions.
system.cpu.commit.loads                           135                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            3      0.28%      0.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu              833     77.49%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             135     12.56%     90.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            104      9.67%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              1075                       # Class of committed instruction
system.cpu.commit.refs                            239                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                         506                       # Number of Instructions Simulated
system.cpu.committedOps                          1075                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              21.272727                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        21.272727                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                   854                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                   3726                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     2733                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                       513                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    144                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                    46                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                         219                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         165                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                         497                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       308                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          1174                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    87                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                           1806                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            5                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           193                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                     288                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.046172                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               2705                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                 75                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.167781                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples               4290                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.918881                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.449193                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     3706     86.39%     86.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                       30      0.70%     87.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                       27      0.63%     87.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                       22      0.51%     88.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                       16      0.37%     88.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                       26      0.61%     89.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                       33      0.77%     89.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                       40      0.93%     90.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      390      9.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                 4290                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                            6474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  172                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                      253                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.223430                       # Inst execution rate
system.cpu.iew.exec_refs                          384                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        165                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     746                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                   333                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 21                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  291                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                3218                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                   219                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               143                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                  2405                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    144                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     9                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                7                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          204                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          188                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          171                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              1                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                      2217                       # num instructions consuming a value
system.cpu.iew.wb_count                          2318                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.715381                       # average fanout of values written-back
system.cpu.iew.wb_producers                      1586                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.215347                       # insts written-back per cycle
system.cpu.iew.wb_sent                           2370                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                     2560                       # number of integer regfile reads
system.cpu.int_regfile_writes                    1861                       # number of integer regfile writes
system.cpu.ipc                               0.047009                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.047009                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                79      3.10%      3.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  2050     80.46%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                  237      9.30%     92.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 182      7.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                   2548                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                          23                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009027                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      19     82.61%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     82.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      3     13.04%     95.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     1      4.35%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                   2492                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads               9417                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses         2318                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes              5390                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                       3160                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                      2548                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  58                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2170                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                 8                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             57                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         2815                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples          4290                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.593939                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.507782                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                3482     81.17%     81.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 239      5.57%     86.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 157      3.66%     90.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                  73      1.70%     92.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 110      2.56%     94.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 102      2.38%     97.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  76      1.77%     98.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  38      0.89%     99.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  13      0.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total            4290                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.236715                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                         340                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                18                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               46                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                  333                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 291                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    1161                       # number of misc regfile reads
system.cpu.numCycles                            10764                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                     799                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                  1107                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     45                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     2759                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                  8118                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                   3546                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                3593                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                       525                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                    144                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                    49                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     2508                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups             4522                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles             14                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  3                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       130                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              3                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                         7104                       # The number of ROB reads
system.cpu.rob.rob_writes                        6933                       # The number of ROB writes
system.cpu.timesIdled                              76                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          170                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           341                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      5382000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                156                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           26                       # Transaction distribution
system.membus.trans_dist::WritebackClean          103                       # Transaction distribution
system.membus.trans_dist::CleanEvict               41                       # Transaction distribution
system.membus.trans_dist::ReadExReq                14                       # Transaction distribution
system.membus.trans_dist::ReadExResp               14                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            104                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            53                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total          201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        13184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        13184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         5952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         5952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   19136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               171                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     171    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 171                       # Request fanout histogram
system.membus.reqLayer2.occupancy              877500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              16.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy             539000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy             353250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      5382000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           6592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           4288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              10880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         6592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          6592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         1664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              67                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           26                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 26                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        1224823486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         796729840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2021553326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   1224823486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1224823486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      309178744                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            309178744                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      309178744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       1224823486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        796729840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2330732070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples        82.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        51.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000056504750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            7                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            8                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 372                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                111                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         171                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        129                       # Number of write requests accepted
system.mem_ctrls.readBursts                       171                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      129                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     38                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                4                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      2683000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     660000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 5158000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20172.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4962.41                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38781.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      107                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     107                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   171                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  129                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           29                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    406.068966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   269.503236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   331.794464                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            6     20.69%     20.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            6     20.69%     41.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            1      3.45%     44.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7     24.14%     68.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            1      3.45%     72.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3     10.34%     82.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      3.45%     86.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            4     13.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           29                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            8                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     107.750000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.241464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    254.310693                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              7     87.50%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1     12.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             8                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                7    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             7                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                   8448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    7616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   10944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 8256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1569.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1415.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2033.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1534.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       5397000                       # Total gap between requests
system.mem_ctrls.avgGap                      17990.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst         5184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         3264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         7616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 963210702.341137051582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 606465997.770345568657                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1415087328.130806207657                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           67                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          129                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      3098000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      2060000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    684405250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29788.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30746.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5305467.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               128520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                45540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              542640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             167040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          2441310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy            10560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy            3950250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        733.974359                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      5122000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               135660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                64515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              399840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             428040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          2441310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy            10560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy            4094565                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        760.788740                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      5122000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON         5382000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      5382000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          173                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              173                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          173                       # number of overall hits
system.cpu.icache.overall_hits::total             173                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          135                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            135                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          135                       # number of overall misses
system.cpu.icache.overall_misses::total           135                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7900999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7900999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7900999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7900999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          308                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          308                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          308                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          308                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.438312                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.438312                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.438312                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.438312                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58525.918519                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58525.918519                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58525.918519                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58525.918519                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          112                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    22.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          103                       # number of writebacks
system.cpu.icache.writebacks::total               103                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           31                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           31                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          104                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          104                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          104                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          104                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6271499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6271499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6271499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6271499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.337662                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.337662                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.337662                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.337662                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60302.875000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60302.875000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60302.875000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60302.875000                       # average overall mshr miss latency
system.cpu.icache.replacements                    103                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          173                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             173                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          135                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           135                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7900999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7900999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          308                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          308                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.438312                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.438312                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58525.918519                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58525.918519                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           31                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          104                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          104                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6271499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6271499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.337662                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.337662                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60302.875000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60302.875000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      5382000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                   16                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3287                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               119                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             27.621849                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst           16                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses               411                       # Number of tag accesses
system.cpu.icache.tags.data_accesses              411                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      5382000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED      5382000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      5382000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      5382000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED      5382000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      5382000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      5382000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data          206                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total              206                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data          206                       # number of overall hits
system.cpu.dcache.overall_hits::total             206                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          100                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            100                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          100                       # number of overall misses
system.cpu.dcache.overall_misses::total           100                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      5646500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      5646500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      5646500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      5646500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data          306                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total          306                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data          306                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total          306                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.326797                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.326797                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.326797                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.326797                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        56465                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        56465                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        56465                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        56465                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           26                       # number of writebacks
system.cpu.dcache.writebacks::total                26                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           33                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           33                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           33                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           33                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           67                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           67                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           67                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           67                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      4087000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      4087000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      4087000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      4087000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.218954                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.218954                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.218954                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.218954                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        61000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        61000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        61000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        61000                       # average overall mshr miss latency
system.cpu.dcache.replacements                     67                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data          116                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             116                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           86                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            86                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5058000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5058000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data          202                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          202                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.425743                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.425743                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58813.953488                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58813.953488                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           33                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           53                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      3512500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      3512500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.262376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.262376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66273.584906                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66273.584906                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data           90                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total             90                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       588500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       588500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          104                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          104                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.134615                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.134615                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42035.714286                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42035.714286                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       574500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       574500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.134615                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.134615                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41035.714286                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41035.714286                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      5382000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                   16                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1122                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                83                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.518072                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data           16                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses               373                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses              373                       # Number of data accesses

---------- End Simulation Statistics   ----------
