{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633445697532 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633445697533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  5 17:54:57 2021 " "Processing started: Tue Oct  5 17:54:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633445697533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445697533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lesson_5f_2 -c lesson_5f_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lesson_5f_2 -c lesson_5f_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445697533 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633445697746 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633445697746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_5f_2.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_5f_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lesson_5f_2 " "Found entity 1: lesson_5f_2" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445706224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445706224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file 7seg_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_controller " "Found entity 1: seg7_controller" {  } { { "7seg_controller.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/7seg_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445706224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445706224 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "12 sdram_controller.v(122) " "Verilog HDL Expression warning at sdram_controller.v(122): truncated literal to match 12 bits" {  } { { "output_files/sdram_controller.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/output_files/sdram_controller.v" 122 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1633445706225 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller.v(144) " "Verilog HDL warning at sdram_controller.v(144): extended using \"x\" or \"z\"" {  } { { "output_files/sdram_controller.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/output_files/sdram_controller.v" 144 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1633445706225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "output_files/sdram_controller.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/output_files/sdram_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445706225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445706225 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clkd 7seg_controller.v(14) " "Verilog HDL Implicit Net warning at 7seg_controller.v(14): created implicit net for \"clkd\"" {  } { { "7seg_controller.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/7seg_controller.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445706225 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lesson_5f_2 " "Elaborating entity \"lesson_5f_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633445706292 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_l\[0\] lesson_5f_2.v(165) " "Inferred latch for \"dout_l\[0\]\" at lesson_5f_2.v(165)" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445706295 "|lesson_5f_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_l\[1\] lesson_5f_2.v(165) " "Inferred latch for \"dout_l\[1\]\" at lesson_5f_2.v(165)" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445706296 "|lesson_5f_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_l\[2\] lesson_5f_2.v(165) " "Inferred latch for \"dout_l\[2\]\" at lesson_5f_2.v(165)" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445706296 "|lesson_5f_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_l\[3\] lesson_5f_2.v(165) " "Inferred latch for \"dout_l\[3\]\" at lesson_5f_2.v(165)" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445706296 "|lesson_5f_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_l\[4\] lesson_5f_2.v(165) " "Inferred latch for \"dout_l\[4\]\" at lesson_5f_2.v(165)" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445706296 "|lesson_5f_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_l\[5\] lesson_5f_2.v(165) " "Inferred latch for \"dout_l\[5\]\" at lesson_5f_2.v(165)" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445706296 "|lesson_5f_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_l\[6\] lesson_5f_2.v(165) " "Inferred latch for \"dout_l\[6\]\" at lesson_5f_2.v(165)" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445706296 "|lesson_5f_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_l\[7\] lesson_5f_2.v(165) " "Inferred latch for \"dout_l\[7\]\" at lesson_5f_2.v(165)" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445706296 "|lesson_5f_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_l\[8\] lesson_5f_2.v(165) " "Inferred latch for \"dout_l\[8\]\" at lesson_5f_2.v(165)" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445706296 "|lesson_5f_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_l\[9\] lesson_5f_2.v(165) " "Inferred latch for \"dout_l\[9\]\" at lesson_5f_2.v(165)" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445706296 "|lesson_5f_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_l\[10\] lesson_5f_2.v(165) " "Inferred latch for \"dout_l\[10\]\" at lesson_5f_2.v(165)" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445706296 "|lesson_5f_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_l\[11\] lesson_5f_2.v(165) " "Inferred latch for \"dout_l\[11\]\" at lesson_5f_2.v(165)" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445706296 "|lesson_5f_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_l\[12\] lesson_5f_2.v(165) " "Inferred latch for \"dout_l\[12\]\" at lesson_5f_2.v(165)" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445706296 "|lesson_5f_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_l\[13\] lesson_5f_2.v(165) " "Inferred latch for \"dout_l\[13\]\" at lesson_5f_2.v(165)" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445706296 "|lesson_5f_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_l\[14\] lesson_5f_2.v(165) " "Inferred latch for \"dout_l\[14\]\" at lesson_5f_2.v(165)" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445706296 "|lesson_5f_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_l\[15\] lesson_5f_2.v(165) " "Inferred latch for \"dout_l\[15\]\" at lesson_5f_2.v(165)" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445706296 "|lesson_5f_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_controller seg7_controller:seg7_controller_inst " "Elaborating entity \"seg7_controller\" for hierarchy \"seg7_controller:seg7_controller_inst\"" {  } { { "lesson_5f_2.v" "seg7_controller_inst" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445706305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_controller:sdram_controller_inst " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_controller:sdram_controller_inst\"" {  } { { "lesson_5f_2.v" "sdram_controller_inst" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445706309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hb24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hb24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hb24 " "Found entity 1: altsyncram_hb24" {  } { { "db/altsyncram_hb24.tdf" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/db/altsyncram_hb24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445708046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445708046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445708171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445708171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445708212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445708212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2hi " "Found entity 1: cntr_2hi" {  } { { "db/cntr_2hi.tdf" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/db/cntr_2hi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445708268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445708268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445708301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445708301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445708341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445708341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/db/cntr_fgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445708393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445708393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445708426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445708426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445708466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445708466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445708499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445708499 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445709060 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1633445709231 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.10.05.18:55:12 Progress: Loading sld50c350fe/alt_sld_fab_wrapper_hw.tcl " "2021.10.05.18:55:12 Progress: Loading sld50c350fe/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445712722 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445714744 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445714864 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445715757 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445715906 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445716058 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445716228 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445716230 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445716231 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1633445716886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld50c350fe/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld50c350fe/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld50c350fe/alt_sld_fab.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/db/ip/sld50c350fe/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445717160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445717160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld50c350fe/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld50c350fe/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld50c350fe/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/db/ip/sld50c350fe/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445717269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445717269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld50c350fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld50c350fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld50c350fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/db/ip/sld50c350fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445717269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445717269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld50c350fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld50c350fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld50c350fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/db/ip/sld50c350fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445717363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445717363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld50c350fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld50c350fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld50c350fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/db/ip/sld50c350fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445717477 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld50c350fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/db/ip/sld50c350fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445717477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445717477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld50c350fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld50c350fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld50c350fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/db/ip/sld50c350fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633445717574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445717574 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A11 GND " "Pin \"SDRAM_A11\" is stuck at GND" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633445719136 "|lesson_5f_2|SDRAM_A11"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A10 GND " "Pin \"SDRAM_A10\" is stuck at GND" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633445719136 "|lesson_5f_2|SDRAM_A10"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A8 GND " "Pin \"SDRAM_A8\" is stuck at GND" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633445719136 "|lesson_5f_2|SDRAM_A8"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A7 GND " "Pin \"SDRAM_A7\" is stuck at GND" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633445719136 "|lesson_5f_2|SDRAM_A7"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_A6 GND " "Pin \"SDRAM_A6\" is stuck at GND" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633445719136 "|lesson_5f_2|SDRAM_A6"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_BA1 GND " "Pin \"SDRAM_BA1\" is stuck at GND" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633445719136 "|lesson_5f_2|SDRAM_BA1"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_BA0 GND " "Pin \"SDRAM_BA0\" is stuck at GND" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633445719136 "|lesson_5f_2|SDRAM_BA0"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CS_N GND " "Pin \"SDRAM_CS_N\" is stuck at GND" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633445719136 "|lesson_5f_2|SDRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633445719136 "|lesson_5f_2|SDRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_DQMH GND " "Pin \"SDRAM_DQMH\" is stuck at GND" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633445719136 "|lesson_5f_2|SDRAM_DQMH"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_DQML GND " "Pin \"SDRAM_DQML\" is stuck at GND" {  } { { "lesson_5f_2.v" "" { Text "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/lesson_5f_2.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633445719136 "|lesson_5f_2|SDRAM_DQML"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1633445719136 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445719219 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/yauheni/intelfpgalite/18.1/lesson_5f_2/output_files/lesson_5f_2.map.smsg " "Generated suppressed messages file /home/yauheni/intelfpgalite/18.1/lesson_5f_2/output_files/lesson_5f_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445719836 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 205 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 205 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1633445720970 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633445721018 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633445721018 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2079 " "Implemented 2079 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633445721221 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633445721221 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1633445721221 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1936 " "Implemented 1936 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633445721221 ""} { "Info" "ICUT_CUT_TM_RAMS" "86 " "Implemented 86 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1633445721221 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633445721221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1097 " "Peak virtual memory: 1097 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633445721234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  5 17:55:21 2021 " "Processing ended: Tue Oct  5 17:55:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633445721234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633445721234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633445721234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633445721234 ""}
