#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jan 11 19:59:11 2025
# Process ID: 6152
# Current directory: D:/FPGA_Learning_Journey/Pro/SPI/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21780 D:\FPGA_Learning_Journey\Pro\SPI\project\project.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/SPI/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/SPI/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/SPI/project/project.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
source spi_drive.tcl
restart
run 10 us
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/FPGA_Learning_Journey/Pro/SPI/src/spi_drive_tb.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/FPGA_Learning_Journey/Pro/SPI/src/spi_dirve_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/FPGA_Learning_Journey/Pro/SPI/src/spi_dirve_tb.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top spi_drive_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source spi_drive_tb.tcl
restart
run 10 us
close_sim
