\begin{table}
	\vspace*{-1.1mm}%{-0.7mm}
	\centering
	\caption{Design instance 5. Timing-Area-Power Report at 500MHz}
	\label{tab:reporte6} 	
	\begin{tabular}{@{}lr@{}}
		%\hline\hline
		Point 						& Path(ns)\\
		\hline\hline
		data arrival time   		& 1.94\\ 
		clock CLK (rise edge)  		& 2.00\\
		clock network delay (ideal) & 2.00\\
		library setup time			& 1.94\\
		\hline
		data required time			& 1.94\\
		data arrival time           &-1.94\\
		\hline
		slack (MET)                 & 0,00\\	
		\hline
	\end{tabular}
	
	\begin{tabular}{@{}lr@{}}\\
		Logical Elements\\
		\hline\hline
		Number of ports               &2192\\
		Number of nets                &55840\\
		Number of cells               &48628\\
		Number of combinational cells &40551\\
		Number of sequential cells    &8054\\
		Number of macros/black boxes  &0\\
		Number of buf/inv             &9158\\
		\hline
		Combinational area            &134844.907554\\
		Buf/Inv area                  &14112.789311\\
		Noncombinational area         &64112.010178\\
		\hline
		Total cell area               &198956.917732\\	
		\hline
	\end{tabular}
	
	\begin{tabular}{@{}lcccr@{}}\\
		Power Group		 &Internal 	&Switching 	&Leakage		&Total Power\\
		\hline\hline
		io pad           &0.0000    &0.0000     &0.0000    		&0.0000\\
		clock network    &19.9015   &560.4803   &4.9715e+05 	&580.8741\\
		register         &61.1289   &1.4388     &4.4180e+05 	&63.0096\\  
		sequential       &0.0000    &0.0000     &0.0000     	&0.0000\\  
		combinational    &1.5451    &1.3368     &1.5871e+05 	&3.0405\\ 
		\hline
		Total            &82.575mW  &563.255mW  &1.097e+06nW	&646.924mW\\	
		\hline
	\end{tabular}
	%\newline
	%\label{tab:rep_desgin5}
\end{table}
