{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1496656601589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496656601594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 05 06:56:41 2017 " "Processing started: Mon Jun 05 06:56:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496656601594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1496656601594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Controller -c Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Controller -c Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1496656601594 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1496656602053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-mecanismo " "Found design unit 1: Controller-mecanismo" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496656602663 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496656602663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496656602663 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Controller " "Elaborating entity \"Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1496656602734 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MI_rd Controller.vhd(11) " "VHDL Signal Declaration warning at Controller.vhd(11): used implicit default value for signal \"MI_rd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1496656602737 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_PC Controller.vhd(282) " "Inferred latch for \"load_PC\" at Controller.vhd(282)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602737 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seletor\[0\] Controller.vhd(272) " "Inferred latch for \"seletor\[0\]\" at Controller.vhd(272)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602737 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seletor\[1\] Controller.vhd(272) " "Inferred latch for \"seletor\[1\]\" at Controller.vhd(272)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602737 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seletor\[2\] Controller.vhd(272) " "Inferred latch for \"seletor\[2\]\" at Controller.vhd(272)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602740 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seletor\[3\] Controller.vhd(272) " "Inferred latch for \"seletor\[3\]\" at Controller.vhd(272)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602740 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selMUX_data Controller.vhd(268) " "Inferred latch for \"selMUX_data\" at Controller.vhd(268)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602740 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_rq_addr\[0\] Controller.vhd(264) " "Inferred latch for \"RF_rq_addr\[0\]\" at Controller.vhd(264)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602740 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_rq_addr\[1\] Controller.vhd(264) " "Inferred latch for \"RF_rq_addr\[1\]\" at Controller.vhd(264)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602740 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_rq_addr\[2\] Controller.vhd(264) " "Inferred latch for \"RF_rq_addr\[2\]\" at Controller.vhd(264)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602740 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_rq_addr\[3\] Controller.vhd(264) " "Inferred latch for \"RF_rq_addr\[3\]\" at Controller.vhd(264)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602740 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_rp_addr\[0\] Controller.vhd(257) " "Inferred latch for \"RF_rp_addr\[0\]\" at Controller.vhd(257)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 257 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602740 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_rp_addr\[1\] Controller.vhd(257) " "Inferred latch for \"RF_rp_addr\[1\]\" at Controller.vhd(257)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 257 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602740 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_rp_addr\[2\] Controller.vhd(257) " "Inferred latch for \"RF_rp_addr\[2\]\" at Controller.vhd(257)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 257 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602740 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_rp_addr\[3\] Controller.vhd(257) " "Inferred latch for \"RF_rp_addr\[3\]\" at Controller.vhd(257)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 257 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602740 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_rq_rd Controller.vhd(253) " "Inferred latch for \"RF_rq_rd\" at Controller.vhd(253)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602740 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_rp_rd Controller.vhd(246) " "Inferred latch for \"RF_rp_rd\" at Controller.vhd(246)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602997 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_W_data\[0\] Controller.vhd(244) " "Inferred latch for \"RF_W_data\[0\]\" at Controller.vhd(244)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602997 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_W_data\[1\] Controller.vhd(244) " "Inferred latch for \"RF_W_data\[1\]\" at Controller.vhd(244)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602998 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_W_data\[2\] Controller.vhd(244) " "Inferred latch for \"RF_W_data\[2\]\" at Controller.vhd(244)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602998 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_W_data\[3\] Controller.vhd(244) " "Inferred latch for \"RF_W_data\[3\]\" at Controller.vhd(244)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602998 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_W_data\[4\] Controller.vhd(244) " "Inferred latch for \"RF_W_data\[4\]\" at Controller.vhd(244)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602998 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_W_data\[5\] Controller.vhd(244) " "Inferred latch for \"RF_W_data\[5\]\" at Controller.vhd(244)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602998 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_W_data\[6\] Controller.vhd(244) " "Inferred latch for \"RF_W_data\[6\]\" at Controller.vhd(244)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602999 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_W_data\[7\] Controller.vhd(244) " "Inferred latch for \"RF_W_data\[7\]\" at Controller.vhd(244)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602999 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_W_wr Controller.vhd(237) " "Inferred latch for \"RF_W_wr\" at Controller.vhd(237)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602999 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_W_addr\[0\] Controller.vhd(229) " "Inferred latch for \"RF_W_addr\[0\]\" at Controller.vhd(229)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602999 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_W_addr\[1\] Controller.vhd(229) " "Inferred latch for \"RF_W_addr\[1\]\" at Controller.vhd(229)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656602999 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_W_addr\[2\] Controller.vhd(229) " "Inferred latch for \"RF_W_addr\[2\]\" at Controller.vhd(229)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603002 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_W_addr\[3\] Controller.vhd(229) " "Inferred latch for \"RF_W_addr\[3\]\" at Controller.vhd(229)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603002 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_sel\[0\] Controller.vhd(222) " "Inferred latch for \"RF_sel\[0\]\" at Controller.vhd(222)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603002 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_sel\[1\] Controller.vhd(222) " "Inferred latch for \"RF_sel\[1\]\" at Controller.vhd(222)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603002 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_wr Controller.vhd(220) " "Inferred latch for \"D_wr\" at Controller.vhd(220)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603002 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_rd Controller.vhd(218) " "Inferred latch for \"D_rd\" at Controller.vhd(218)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603003 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_addr\[0\] Controller.vhd(216) " "Inferred latch for \"D_addr\[0\]\" at Controller.vhd(216)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603003 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_addr\[1\] Controller.vhd(216) " "Inferred latch for \"D_addr\[1\]\" at Controller.vhd(216)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603003 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_addr\[2\] Controller.vhd(216) " "Inferred latch for \"D_addr\[2\]\" at Controller.vhd(216)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603004 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_addr\[3\] Controller.vhd(216) " "Inferred latch for \"D_addr\[3\]\" at Controller.vhd(216)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603004 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_addr\[4\] Controller.vhd(216) " "Inferred latch for \"D_addr\[4\]\" at Controller.vhd(216)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603004 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_addr\[5\] Controller.vhd(216) " "Inferred latch for \"D_addr\[5\]\" at Controller.vhd(216)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603004 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_addr\[6\] Controller.vhd(216) " "Inferred latch for \"D_addr\[6\]\" at Controller.vhd(216)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603009 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D_addr\[7\] Controller.vhd(216) " "Inferred latch for \"D_addr\[7\]\" at Controller.vhd(216)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603010 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1_out\[0\] Controller.vhd(199) " "Inferred latch for \"disp1_out\[0\]\" at Controller.vhd(199)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603010 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1_out\[1\] Controller.vhd(199) " "Inferred latch for \"disp1_out\[1\]\" at Controller.vhd(199)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603010 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1_out\[2\] Controller.vhd(199) " "Inferred latch for \"disp1_out\[2\]\" at Controller.vhd(199)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603010 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1_out\[3\] Controller.vhd(199) " "Inferred latch for \"disp1_out\[3\]\" at Controller.vhd(199)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496656603010 "|Controller"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_rp_addr\[0\]\$latch " "Latch RF_rp_addr\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[0\] " "Ports D and ENA on the latch are fed by the same signal y\[0\]" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1496656611221 ""}  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 257 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1496656611221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_rp_addr\[1\]\$latch " "Latch RF_rp_addr\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[0\] " "Ports D and ENA on the latch are fed by the same signal y\[0\]" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1496656611222 ""}  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 257 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1496656611222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_rp_addr\[2\]\$latch " "Latch RF_rp_addr\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[0\] " "Ports D and ENA on the latch are fed by the same signal y\[0\]" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1496656611222 ""}  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 257 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1496656611222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_rp_addr\[3\]\$latch " "Latch RF_rp_addr\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[0\] " "Ports D and ENA on the latch are fed by the same signal y\[0\]" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1496656611222 ""}  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 257 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1496656611222 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RF_W_wr VCC " "Pin \"RF_W_wr\" is stuck at VCC" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496656611562 "|Controller|RF_W_wr"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_rp_rd VCC " "Pin \"RF_rp_rd\" is stuck at VCC" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496656611562 "|Controller|RF_rp_rd"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_rq_rd VCC " "Pin \"RF_rq_rd\" is stuck at VCC" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496656611562 "|Controller|RF_rq_rd"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_rd VCC " "Pin \"D_rd\" is stuck at VCC" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496656611562 "|Controller|D_rd"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_wr VCC " "Pin \"D_wr\" is stuck at VCC" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496656611562 "|Controller|D_wr"} { "Warning" "WMLS_MLS_STUCK_PIN" "MI_rd GND " "Pin \"MI_rd\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496656611562 "|Controller|MI_rd"} { "Warning" "WMLS_MLS_STUCK_PIN" "load_PC VCC " "Pin \"load_PC\" is stuck at VCC" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496656611562 "|Controller|load_PC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1496656611562 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1496656617615 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496656617615 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "186 " "Implemented 186 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1496656621204 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1496656621204 ""} { "Info" "ICUT_CUT_TM_LCELLS" "117 " "Implemented 117 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1496656621204 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1496656621204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "523 " "Peak virtual memory: 523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496656624143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 05 06:57:04 2017 " "Processing ended: Mon Jun 05 06:57:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496656624143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496656624143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496656624143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496656624143 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1496656628600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496656628603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 05 06:57:08 2017 " "Processing started: Mon Jun 05 06:57:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496656628603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1496656628603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Controller -c Controller " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Controller -c Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1496656628604 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1496656628742 ""}
{ "Info" "0" "" "Project  = Controller" {  } {  } 0 0 "Project  = Controller" 0 0 "Fitter" 0 0 1496656628746 ""}
{ "Info" "0" "" "Revision = Controller" {  } {  } 0 0 "Revision = Controller" 0 0 "Fitter" 0 0 1496656628746 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1496656630073 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Controller EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Controller\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1496656630103 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1496656630148 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1496656630148 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1496656632228 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1496656632251 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1496656632954 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1496656632954 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1496656632954 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1496656632966 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1496656632966 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1496656632966 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1496656632966 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "69 69 " "No exact pin location assignment(s) for 69 pins of 69 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selMUX_data " "Pin selMUX_data not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { selMUX_data } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selMUX_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_wr " "Pin RF_W_wr not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_wr } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_rp_rd " "Pin RF_rp_rd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_rp_rd } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_rp_rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_rq_rd " "Pin RF_rq_rd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_rq_rd } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_rq_rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_rd " "Pin D_rd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D_rd } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D_rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_wr " "Pin D_wr not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D_wr } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D_wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load_IR " "Pin load_IR not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { load_IR } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load_IR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MI_rd " "Pin MI_rd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MI_rd } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MI_rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inc_PC " "Pin inc_PC not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inc_PC } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inc_PC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clr_PC " "Pin clr_PC not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clr_PC } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clr_PC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load_PC " "Pin load_PC not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { load_PC } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load_PC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_sel\[0\] " "Pin RF_sel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_sel[0] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 222 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_sel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_sel\[1\] " "Pin RF_sel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_sel[1] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 222 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_sel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_addr\[0\] " "Pin RF_W_addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_addr[0] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 229 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_addr\[1\] " "Pin RF_W_addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_addr[1] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 229 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_addr\[2\] " "Pin RF_W_addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_addr[2] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 229 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_addr\[3\] " "Pin RF_W_addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_addr[3] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 229 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_rp_addr\[0\] " "Pin RF_rp_addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_rp_addr[0] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 257 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_rp_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_rp_addr\[1\] " "Pin RF_rp_addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_rp_addr[1] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 257 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_rp_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_rp_addr\[2\] " "Pin RF_rp_addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_rp_addr[2] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 257 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_rp_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_rp_addr\[3\] " "Pin RF_rp_addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_rp_addr[3] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 257 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_rp_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_rq_addr\[0\] " "Pin RF_rq_addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_rq_addr[0] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 264 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_rq_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_rq_addr\[1\] " "Pin RF_rq_addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_rq_addr[1] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 264 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_rq_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_rq_addr\[2\] " "Pin RF_rq_addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_rq_addr[2] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 264 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_rq_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_rq_addr\[3\] " "Pin RF_rq_addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_rq_addr[3] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 264 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_rq_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seletor\[0\] " "Pin seletor\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seletor[0] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 272 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seletor[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seletor\[1\] " "Pin seletor\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seletor[1] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 272 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seletor[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seletor\[2\] " "Pin seletor\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seletor[2] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 272 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seletor[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seletor\[3\] " "Pin seletor\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { seletor[3] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 272 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seletor[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp1_out\[0\] " "Pin disp1_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { disp1_out[0] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { disp1_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp1_out\[1\] " "Pin disp1_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { disp1_out[1] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { disp1_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp1_out\[2\] " "Pin disp1_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { disp1_out[2] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { disp1_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "disp1_out\[3\] " "Pin disp1_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { disp1_out[3] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 199 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { disp1_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_addr\[0\] " "Pin D_addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D_addr[0] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 216 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_addr\[1\] " "Pin D_addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D_addr[1] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 216 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_addr\[2\] " "Pin D_addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D_addr[2] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 216 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_addr\[3\] " "Pin D_addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D_addr[3] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 216 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_addr\[4\] " "Pin D_addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D_addr[4] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 216 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_addr\[5\] " "Pin D_addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D_addr[5] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 216 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_addr\[6\] " "Pin D_addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D_addr[6] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 216 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_addr\[7\] " "Pin D_addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D_addr[7] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 216 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_data\[0\] " "Pin RF_W_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_data[0] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 244 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_data\[1\] " "Pin RF_W_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_data[1] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 244 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_data\[2\] " "Pin RF_W_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_data[2] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 244 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_data\[3\] " "Pin RF_W_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_data[3] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 244 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_data\[4\] " "Pin RF_W_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_data[4] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 244 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_data\[5\] " "Pin RF_W_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_data[5] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 244 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_data\[6\] " "Pin RF_W_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_data[6] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 244 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_W_data\[7\] " "Pin RF_W_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_W_data[7] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 244 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key0 " "Pin key0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { key0 } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RF_rp_zero " "Pin RF_rp_zero not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RF_rp_zero } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_rp_zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key3 " "Pin key3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { key3 } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_in\[8\] " "Pin IR_in\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_in[8] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_in\[9\] " "Pin IR_in\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_in[9] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_in\[10\] " "Pin IR_in\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_in[10] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_in\[11\] " "Pin IR_in\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_in[11] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_in\[4\] " "Pin IR_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_in[4] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_in\[5\] " "Pin IR_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_in[5] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_in\[6\] " "Pin IR_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_in[6] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_in\[7\] " "Pin IR_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_in[7] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_in\[0\] " "Pin IR_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_in[0] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_in\[1\] " "Pin IR_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_in[1] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_in\[2\] " "Pin IR_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_in[2] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_in\[3\] " "Pin IR_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_in[3] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_in\[13\] " "Pin IR_in\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_in[13] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_in\[12\] " "Pin IR_in\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_in[12] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_in\[14\] " "Pin IR_in\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_in[14] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_in\[15\] " "Pin IR_in\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IR_in[15] } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1496656633417 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1496656633417 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "39 " "TimeQuest Timing Analyzer is analyzing 39 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1496656633690 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Controller.sdc " "Synopsys Design Constraints File file not found: 'Controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1496656633694 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1496656633696 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RF_W_addr~0  from: dataa  to: combout " "Cell: RF_W_addr~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496656633704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RF_W_addr~0  from: datab  to: combout " "Cell: RF_W_addr~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496656633704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RF_rp_addr\[3\]~2  from: datac  to: combout " "Cell: RF_rp_addr\[3\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496656633704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RF_rp_addr\[3\]~2  from: datad  to: combout " "Cell: RF_rp_addr\[3\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496656633704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb~80  from: datab  to: combout " "Cell: comb~80  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496656633704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb~80  from: datac  to: combout " "Cell: comb~80  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496656633704 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1496656633704 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1496656633711 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496656633730 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "y\[2\] " "Destination node y\[2\]" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496656633730 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "y\[3\] " "Destination node y\[3\]" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496656633730 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "y\[4\] " "Destination node y\[4\]" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 51 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496656633730 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1496656633730 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496656633730 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal5~4  " "Automatically promoted node Equal5~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496656633732 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RF_sel\[1\]~8 " "Destination node RF_sel\[1\]~8" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 222 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_sel[1]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496656633732 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1496656633732 ""}  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 238 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Equal5~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496656633732 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "selMUX_data~8  " "Automatically promoted node selMUX_data~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496656633733 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "selMUX_data\$latch " "Destination node selMUX_data\$latch" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 268 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selMUX_data$latch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496656633733 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1496656633733 ""}  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selMUX_data~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496656633733 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RF_rp_addr\[3\]~7  " "Automatically promoted node RF_rp_addr\[3\]~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496656633736 ""}  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 257 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_rp_addr[3]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496656633736 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RF_rq_rd~0  " "Automatically promoted node RF_rq_rd~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496656633736 ""}  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_rq_rd~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496656633736 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RF_W_addr~1  " "Automatically promoted node RF_W_addr~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496656633736 ""}  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RF_W_addr~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496656633736 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1496656633841 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1496656633842 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1496656633842 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1496656633843 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1496656633844 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1496656633845 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1496656633845 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1496656633845 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1496656633859 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1496656633860 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1496656633860 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "68 unused 3.3V 19 49 0 " "Number of I/O pins in group: 68 (unused VREF, 3.3V VCCIO, 19 input, 49 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1496656633862 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1496656633862 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1496656633862 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1496656633864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1496656633864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1496656633864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1496656633864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1496656633864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1496656633864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1496656633864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1496656633864 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1496656633864 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1496656633864 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496656633909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1496656636493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496656636954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1496656636965 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1496656638072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496656638073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1496656638149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X21_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y11" {  } { { "loc" "" { Generic "F:/CD - Labs/Processador/Controller/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y11"} 11 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1496656639295 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1496656639295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496656640162 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1496656640165 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1496656640165 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1496656640177 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1496656640181 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "49 " "Found 49 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "selMUX_data 0 " "Pin \"selMUX_data\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_wr 0 " "Pin \"RF_W_wr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_rp_rd 0 " "Pin \"RF_rp_rd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_rq_rd 0 " "Pin \"RF_rq_rd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_rd 0 " "Pin \"D_rd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_wr 0 " "Pin \"D_wr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "load_IR 0 " "Pin \"load_IR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MI_rd 0 " "Pin \"MI_rd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inc_PC 0 " "Pin \"inc_PC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clr_PC 0 " "Pin \"clr_PC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "load_PC 0 " "Pin \"load_PC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_sel\[0\] 0 " "Pin \"RF_sel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_sel\[1\] 0 " "Pin \"RF_sel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_addr\[0\] 0 " "Pin \"RF_W_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_addr\[1\] 0 " "Pin \"RF_W_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_addr\[2\] 0 " "Pin \"RF_W_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_addr\[3\] 0 " "Pin \"RF_W_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_rp_addr\[0\] 0 " "Pin \"RF_rp_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_rp_addr\[1\] 0 " "Pin \"RF_rp_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_rp_addr\[2\] 0 " "Pin \"RF_rp_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_rp_addr\[3\] 0 " "Pin \"RF_rp_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_rq_addr\[0\] 0 " "Pin \"RF_rq_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_rq_addr\[1\] 0 " "Pin \"RF_rq_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_rq_addr\[2\] 0 " "Pin \"RF_rq_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_rq_addr\[3\] 0 " "Pin \"RF_rq_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seletor\[0\] 0 " "Pin \"seletor\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seletor\[1\] 0 " "Pin \"seletor\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seletor\[2\] 0 " "Pin \"seletor\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seletor\[3\] 0 " "Pin \"seletor\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp1_out\[0\] 0 " "Pin \"disp1_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp1_out\[1\] 0 " "Pin \"disp1_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp1_out\[2\] 0 " "Pin \"disp1_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp1_out\[3\] 0 " "Pin \"disp1_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_addr\[0\] 0 " "Pin \"D_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_addr\[1\] 0 " "Pin \"D_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_addr\[2\] 0 " "Pin \"D_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_addr\[3\] 0 " "Pin \"D_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_addr\[4\] 0 " "Pin \"D_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_addr\[5\] 0 " "Pin \"D_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_addr\[6\] 0 " "Pin \"D_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_addr\[7\] 0 " "Pin \"D_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_data\[0\] 0 " "Pin \"RF_W_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_data\[1\] 0 " "Pin \"RF_W_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_data\[2\] 0 " "Pin \"RF_W_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_data\[3\] 0 " "Pin \"RF_W_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_data\[4\] 0 " "Pin \"RF_W_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_data\[5\] 0 " "Pin \"RF_W_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_data\[6\] 0 " "Pin \"RF_W_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RF_W_data\[7\] 0 " "Pin \"RF_W_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1496656640188 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1496656640188 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1496656640355 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1496656640375 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1496656640527 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496656640888 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1496656641025 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/CD - Labs/Processador/Controller/output_files/Controller.fit.smsg " "Generated suppressed messages file F:/CD - Labs/Processador/Controller/output_files/Controller.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1496656641802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "767 " "Peak virtual memory: 767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496656649114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 05 06:57:29 2017 " "Processing ended: Mon Jun 05 06:57:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496656649114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496656649114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496656649114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1496656649114 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1496656652912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496656652917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 05 06:57:32 2017 " "Processing started: Mon Jun 05 06:57:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496656652917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1496656652917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Controller -c Controller " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Controller -c Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1496656652917 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1496656654535 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1496656655272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496656663667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 05 06:57:43 2017 " "Processing ended: Mon Jun 05 06:57:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496656663667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496656663667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496656663667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1496656663667 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1496656666547 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1496656667225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496656667229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 05 06:57:46 2017 " "Processing started: Mon Jun 05 06:57:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496656667229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1496656667229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Controller -c Controller " "Command: quartus_sta Controller -c Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1496656667229 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1496656667364 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1496656667872 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1496656667912 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1496656667912 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "39 " "TimeQuest Timing Analyzer is analyzing 39 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1496656668040 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Controller.sdc " "Synopsys Design Constraints File file not found: 'Controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1496656668967 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1496656668968 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1496656668970 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name y\[0\] y\[0\] " "create_clock -period 1.000 -name y\[0\] y\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1496656668970 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name y\[1\] y\[1\] " "create_clock -period 1.000 -name y\[1\] y\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1496656668970 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1496656668970 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RF_W_addr~0  from: datab  to: combout " "Cell: RF_W_addr~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496656668972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RF_W_addr~0  from: datad  to: combout " "Cell: RF_W_addr~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496656668972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RF_rp_addr\[3\]~2  from: dataa  to: combout " "Cell: RF_rp_addr\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496656668972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RF_rp_addr\[3\]~2  from: datac  to: combout " "Cell: RF_rp_addr\[3\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496656668972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb~80  from: datab  to: combout " "Cell: comb~80  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496656668972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb~80  from: datac  to: combout " "Cell: comb~80  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496656668972 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1496656668972 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1496656668980 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1496656669822 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1496656669875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.093 " "Worst-case setup slack is -2.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656669921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656669921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.093       -17.362 clock  " "   -2.093       -17.362 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656669921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.764        -2.586 y\[1\]  " "   -0.764        -2.586 y\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656669921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.577        -1.838 y\[0\]  " "   -0.577        -1.838 y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656669921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496656669921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.228 " "Worst-case hold slack is -3.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656669972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656669972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.228       -12.728 y\[0\]  " "   -3.228       -12.728 y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656669972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.041       -11.980 y\[1\]  " "   -3.041       -11.980 y\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656669972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.544       -10.993 clock  " "   -2.544       -10.993 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656669972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496656669972 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1496656670007 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1496656670045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656671331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656671331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -10.380 clock  " "   -1.380       -10.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656671331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.191        -4.202 y\[1\]  " "   -0.191        -4.202 y\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656671331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350         0.000 y\[0\]  " "    0.350         0.000 y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656671331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496656671331 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1496656676134 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1496656676138 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RF_W_addr~0  from: datab  to: combout " "Cell: RF_W_addr~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496656676151 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RF_W_addr~0  from: datad  to: combout " "Cell: RF_W_addr~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496656676151 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RF_rp_addr\[3\]~2  from: dataa  to: combout " "Cell: RF_rp_addr\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496656676151 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RF_rp_addr\[3\]~2  from: datac  to: combout " "Cell: RF_rp_addr\[3\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496656676151 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb~80  from: datab  to: combout " "Cell: comb~80  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496656676151 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb~80  from: datac  to: combout " "Cell: comb~80  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496656676151 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1496656676151 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1496656676153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.323 " "Worst-case setup slack is -0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656676454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656676454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.323        -2.351 clock  " "   -0.323        -2.351 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656676454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.006        -0.006 y\[1\]  " "   -0.006        -0.006 y\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656676454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081         0.000 y\[0\]  " "    0.081         0.000 y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656676454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496656676454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.788 " "Worst-case hold slack is -1.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656677269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656677269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.788        -7.059 y\[0\]  " "   -1.788        -7.059 y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656677269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.701        -6.711 y\[1\]  " "   -1.701        -6.711 y\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656677269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.583        -8.510 clock  " "   -1.583        -8.510 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656677269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496656677269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1496656677571 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1496656677875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656678176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656678176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -10.380 clock  " "   -1.380       -10.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656678176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221         0.000 y\[1\]  " "    0.221         0.000 y\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656678176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419         0.000 y\[0\]  " "    0.419         0.000 y\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496656678176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496656678175 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1496656681457 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1496656682405 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1496656682405 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496656687881 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 05 06:58:07 2017 " "Processing ended: Mon Jun 05 06:58:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496656687881 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496656687881 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496656687881 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496656687881 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 30 s " "Quartus II Full Compilation was successful. 0 errors, 30 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496656692781 ""}
