Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:13:11 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : paj_raygentop_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ConfigMemoryInst/spraminst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.118ns (41.853%)  route 0.164ns (58.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                                                               r  tm3_clk_v0_IBUF_inst/I
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.868     0.973    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.999 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, estimated)     0.529     1.528    ConfigMemoryInst/spraminst/CLK
    SLICE_X80Y210                                                     r  ConfigMemoryInst/spraminst/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y210        FDRE (Prop_fdre_C_Q)         0.118     1.646 r  ConfigMemoryInst/spraminst/addr_reg[3]/Q
                         net (fo=3, estimated)        0.164     1.810    ConfigMemoryInst/spraminst/new_ram/Q[3]
    RAMB18_X5Y84         RAMB18E1                                     r  ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                                                               r  tm3_clk_v0_IBUF_inst/I
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.913     1.184    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.214 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, estimated)     0.762     1.976    ConfigMemoryInst/spraminst/new_ram/CLK
    RAMB18_X5Y84                                                      r  ConfigMemoryInst/spraminst/new_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.408     1.568    
    RAMB18_X5Y84         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.751    ConfigMemoryInst/spraminst/new_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ConfigMemoryInst/spraminst/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.118ns (41.766%)  route 0.165ns (58.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                                                               r  tm3_clk_v0_IBUF_inst/I
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.868     0.973    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.999 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, estimated)     0.529     1.528    ConfigMemoryInst/spraminst/CLK
    SLICE_X80Y210                                                     r  ConfigMemoryInst/spraminst/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y210        FDRE (Prop_fdre_C_Q)         0.118     1.646 r  ConfigMemoryInst/spraminst/addr_reg[3]/Q
                         net (fo=3, estimated)        0.165     1.810    ConfigMemoryInst/spraminst/new_ram/Q[3]
    RAMB18_X5Y84         RAMB18E1                                     r  ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                                                               r  tm3_clk_v0_IBUF_inst/I
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.913     1.184    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.214 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, estimated)     0.759     1.973    ConfigMemoryInst/spraminst/new_ram/CLK
    RAMB18_X5Y84                                                      r  ConfigMemoryInst/spraminst/new_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.408     1.565    
    RAMB18_X5Y84         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.748    ConfigMemoryInst/spraminst/new_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ConfigMemoryInst/spraminst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.100ns (32.748%)  route 0.205ns (67.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                                                               r  tm3_clk_v0_IBUF_inst/I
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.868     0.973    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.999 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, estimated)     0.529     1.528    ConfigMemoryInst/spraminst/CLK
    SLICE_X81Y210                                                     r  ConfigMemoryInst/spraminst/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y210        FDRE (Prop_fdre_C_Q)         0.100     1.628 r  ConfigMemoryInst/spraminst/addr_reg[6]/Q
                         net (fo=3, estimated)        0.205     1.833    ConfigMemoryInst/spraminst/new_ram/Q[6]
    RAMB18_X5Y84         RAMB18E1                                     r  ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                                                               r  tm3_clk_v0_IBUF_inst/I
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.913     1.184    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.214 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, estimated)     0.762     1.976    ConfigMemoryInst/spraminst/new_ram/CLK
    RAMB18_X5Y84                                                      r  ConfigMemoryInst/spraminst/new_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.408     1.568    
    RAMB18_X5Y84         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.751    ConfigMemoryInst/spraminst/new_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ConfigMemoryInst/spraminst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.100ns (32.748%)  route 0.205ns (67.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                                                               r  tm3_clk_v0_IBUF_inst/I
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.868     0.973    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.999 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, estimated)     0.529     1.528    ConfigMemoryInst/spraminst/CLK
    SLICE_X81Y210                                                     r  ConfigMemoryInst/spraminst/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y210        FDRE (Prop_fdre_C_Q)         0.100     1.628 r  ConfigMemoryInst/spraminst/addr_reg[6]/Q
                         net (fo=3, estimated)        0.205     1.833    ConfigMemoryInst/spraminst/new_ram/Q[6]
    RAMB18_X5Y84         RAMB18E1                                     r  ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                                                               r  tm3_clk_v0_IBUF_inst/I
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.913     1.184    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.214 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, estimated)     0.759     1.973    ConfigMemoryInst/spraminst/new_ram/CLK
    RAMB18_X5Y84                                                      r  ConfigMemoryInst/spraminst/new_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.408     1.565    
    RAMB18_X5Y84         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.748    ConfigMemoryInst/spraminst/new_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ConfigMemoryInst/spraminst/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.100ns (32.134%)  route 0.211ns (67.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                                                               r  tm3_clk_v0_IBUF_inst/I
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.868     0.973    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.999 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, estimated)     0.529     1.528    ConfigMemoryInst/spraminst/CLK
    SLICE_X81Y210                                                     r  ConfigMemoryInst/spraminst/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y210        FDRE (Prop_fdre_C_Q)         0.100     1.628 r  ConfigMemoryInst/spraminst/addr_reg[7]/Q
                         net (fo=2, estimated)        0.211     1.839    ConfigMemoryInst/spraminst/new_ram/Q[7]
    RAMB18_X5Y84         RAMB18E1                                     r  ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                                                               r  tm3_clk_v0_IBUF_inst/I
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.913     1.184    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.214 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, estimated)     0.762     1.976    ConfigMemoryInst/spraminst/new_ram/CLK
    RAMB18_X5Y84                                                      r  ConfigMemoryInst/spraminst/new_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.408     1.568    
    RAMB18_X5Y84         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.751    ConfigMemoryInst/spraminst/new_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ConfigMemoryInst/spraminst/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.118ns (35.468%)  route 0.215ns (64.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                                                               r  tm3_clk_v0_IBUF_inst/I
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.868     0.973    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.999 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, estimated)     0.529     1.528    ConfigMemoryInst/spraminst/CLK
    SLICE_X80Y210                                                     r  ConfigMemoryInst/spraminst/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y210        FDRE (Prop_fdre_C_Q)         0.118     1.646 r  ConfigMemoryInst/spraminst/addr_reg[1]/Q
                         net (fo=3, estimated)        0.215     1.860    ConfigMemoryInst/spraminst/new_ram/Q[1]
    RAMB18_X5Y84         RAMB18E1                                     r  ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                                                               r  tm3_clk_v0_IBUF_inst/I
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.913     1.184    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.214 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, estimated)     0.762     1.976    ConfigMemoryInst/spraminst/new_ram/CLK
    RAMB18_X5Y84                                                      r  ConfigMemoryInst/spraminst/new_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.408     1.568    
    RAMB18_X5Y84         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.751    ConfigMemoryInst/spraminst/new_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ConfigMemoryInst/spraminst/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.118ns (35.468%)  route 0.215ns (64.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                                                               r  tm3_clk_v0_IBUF_inst/I
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.868     0.973    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.999 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, estimated)     0.529     1.528    ConfigMemoryInst/spraminst/CLK
    SLICE_X80Y210                                                     r  ConfigMemoryInst/spraminst/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y210        FDRE (Prop_fdre_C_Q)         0.118     1.646 r  ConfigMemoryInst/spraminst/addr_reg[2]/Q
                         net (fo=3, estimated)        0.215     1.860    ConfigMemoryInst/spraminst/new_ram/Q[2]
    RAMB18_X5Y84         RAMB18E1                                     r  ConfigMemoryInst/spraminst/new_ram/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                                                               r  tm3_clk_v0_IBUF_inst/I
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.913     1.184    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.214 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, estimated)     0.762     1.976    ConfigMemoryInst/spraminst/new_ram/CLK
    RAMB18_X5Y84                                                      r  ConfigMemoryInst/spraminst/new_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.408     1.568    
    RAMB18_X5Y84         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.751    ConfigMemoryInst/spraminst/new_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 resultwriteinst/fifo3insta/data2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/fifo3insta/data1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.540%)  route 0.083ns (39.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                                                               r  tm3_clk_v0_IBUF_inst/I
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.868     0.973    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.999 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, estimated)     0.559     1.558    resultwriteinst/fifo3insta/tm3_clk_v0_IBUF_BUFG
    SLICE_X83Y207                                                     r  resultwriteinst/fifo3insta/data2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y207        FDRE (Prop_fdre_C_Q)         0.100     1.658 r  resultwriteinst/fifo3insta/data2_reg[1]/Q
                         net (fo=1, estimated)        0.083     1.741    resultwriteinst/fifo3insta/n_8_data2_reg[1]
    SLICE_X82Y207                                                     r  resultwriteinst/fifo3insta/data1[1]_i_1/I4
    SLICE_X82Y207        LUT6 (Prop_lut6_I4_O)        0.028     1.769 r  resultwriteinst/fifo3insta/data1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.769    resultwriteinst/fifo3insta/n_8_data1[1]_i_1
    SLICE_X82Y207        FDRE                                         r  resultwriteinst/fifo3insta/data1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                                                               r  tm3_clk_v0_IBUF_inst/I
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.913     1.184    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.214 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, estimated)     0.765     1.979    resultwriteinst/fifo3insta/tm3_clk_v0_IBUF_BUFG
    SLICE_X82Y207                                                     r  resultwriteinst/fifo3insta/data1_reg[1]/C
                         clock pessimism             -0.408     1.572    
    SLICE_X82Y207        FDRE (Hold_fdre_C_D)         0.087     1.659    resultwriteinst/fifo3insta/data1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 resultwriteinst/fifo3instb/data2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/fifo3instb/data1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.540%)  route 0.083ns (39.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                                                               r  tm3_clk_v0_IBUF_inst/I
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.868     0.973    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.999 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, estimated)     0.561     1.560    resultwriteinst/fifo3instb/tm3_clk_v0_IBUF_BUFG
    SLICE_X87Y205                                                     r  resultwriteinst/fifo3instb/data2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y205        FDRE (Prop_fdre_C_Q)         0.100     1.660 r  resultwriteinst/fifo3instb/data2_reg[4]/Q
                         net (fo=1, estimated)        0.083     1.743    resultwriteinst/fifo3instb/n_8_data2_reg[4]
    SLICE_X86Y205                                                     r  resultwriteinst/fifo3instb/data1[4]_i_1/I4
    SLICE_X86Y205        LUT6 (Prop_lut6_I4_O)        0.028     1.771 r  resultwriteinst/fifo3instb/data1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.771    resultwriteinst/fifo3instb/n_8_data1[4]_i_1
    SLICE_X86Y205        FDRE                                         r  resultwriteinst/fifo3instb/data1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                                                               r  tm3_clk_v0_IBUF_inst/I
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.913     1.184    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.214 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, estimated)     0.767     1.981    resultwriteinst/fifo3instb/tm3_clk_v0_IBUF_BUFG
    SLICE_X86Y205                                                     r  resultwriteinst/fifo3instb/data1_reg[4]/C
                         clock pessimism             -0.409     1.573    
    SLICE_X86Y205        FDRE (Hold_fdre_C_D)         0.087     1.660    resultwriteinst/fifo3instb/data1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 resultwriteinst/fifo3instb/data2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/fifo3instb/data1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.540%)  route 0.083ns (39.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                                                               r  tm3_clk_v0_IBUF_inst/I
    Y31                  IBUF (Prop_ibuf_I_O)         0.105     0.105 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.868     0.973    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.999 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, estimated)     0.557     1.556    resultwriteinst/fifo3instb/tm3_clk_v0_IBUF_BUFG
    SLICE_X87Y214                                                     r  resultwriteinst/fifo3instb/data2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y214        FDRE (Prop_fdre_C_Q)         0.100     1.656 r  resultwriteinst/fifo3instb/data2_reg[10]/Q
                         net (fo=1, estimated)        0.083     1.739    resultwriteinst/fifo3instb/n_8_data2_reg[10]
    SLICE_X86Y214                                                     r  resultwriteinst/fifo3instb/data1[10]_i_1/I4
    SLICE_X86Y214        LUT6 (Prop_lut6_I4_O)        0.028     1.767 r  resultwriteinst/fifo3instb/data1[10]_i_1/O
                         net (fo=1, routed)           0.000     1.767    resultwriteinst/fifo3instb/n_8_data1[10]_i_1
    SLICE_X86Y214        FDRE                                         r  resultwriteinst/fifo3instb/data1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y31                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    Y31                                                               r  tm3_clk_v0_IBUF_inst/I
    Y31                  IBUF (Prop_ibuf_I_O)         0.271     0.271 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, estimated)        0.913     1.184    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.214 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1150, estimated)     0.763     1.977    resultwriteinst/fifo3instb/tm3_clk_v0_IBUF_BUFG
    SLICE_X86Y214                                                     r  resultwriteinst/fifo3instb/data1_reg[10]/C
                         clock pessimism             -0.409     1.569    
    SLICE_X86Y214        FDRE (Hold_fdre_C_D)         0.087     1.656    resultwriteinst/fifo3instb/data1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.111    




