{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/PICKUP_TOP.sv " "Source file: C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/PICKUP_TOP.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1598988887130 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv " "Source file: C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1598988887130 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1598988887130 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/PICKUP_TOP.sv " "Source file: C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/PICKUP_TOP.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1598988887201 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv " "Source file: C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1598988887201 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1598988887201 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/PICKUP_TOP.sv " "Source file: C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/PICKUP_TOP.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1598988887292 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv " "Source file: C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1598988887292 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1598988887292 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598988887772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598988887772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 01 22:34:47 2020 " "Processing started: Tue Sep 01 22:34:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598988887772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988887772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988887772 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598988888344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pickup/pickuplogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pickup/pickuplogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pickupLogic " "Found entity 1: pickupLogic" {  } { { "RTL/Pickup/pickupLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/pickupLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pickup/pickupdraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pickup/pickupdraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pickupDraw " "Found entity 1: pickupDraw" {  } { { "RTL/Pickup/pickupDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/pickupDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pickup/pickupbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pickup/pickupbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pickupBMP " "Found entity 1: pickupBMP" {  } { { "RTL/Pickup/pickupBMP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/pickupBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pickup/pickup_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pickup/pickup_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PICKUP_TOP " "Found entity 1: PICKUP_TOP" {  } { { "RTL/Pickup/PICKUP_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/PICKUP_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/collision_player_pickup.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/collision_player_pickup.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_player_pickup " "Found entity 1: collision_player_pickup" {  } { { "RTL/VGA/collision_player_pickup.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/collision_player_pickup.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/top_bar_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/top_bar_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_BAR_TOP " "Found entity 1: TOP_BAR_TOP" {  } { { "RTL/TOP_BAR_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ground_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ground_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GROUND_TOP " "Found entity 1: GROUND_TOP" {  } { { "RTL/GROUND_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GROUND_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/player_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/player_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLAYER_TOP " "Found entity 1: PLAYER_TOP" {  } { { "RTL/PLAYER_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/PLAYER_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tree_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tree_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TREE_TOP " "Found entity 1: TREE_TOP" {  } { { "RTL/TREE_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shot_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shot_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHOT_TOP " "Found entity 1: SHOT_TOP" {  } { { "RTL/SHOT_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/SHOT_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bird_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bird_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BIRD_TOP " "Found entity 1: BIRD_TOP" {  } { { "RTL/BIRD_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/dynamic_groundlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/dynamic_groundlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_groundLogic " "Found entity 1: dynamic_groundLogic" {  } { { "RTL/VGA/dynamic_groundLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/dynamic_grounddraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/dynamic_grounddraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_groundDraw " "Found entity 1: dynamic_groundDraw" {  } { { "RTL/VGA/dynamic_groundDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/dynamic_groundbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/dynamic_groundbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_groundBMP " "Found entity 1: dynamic_groundBMP" {  } { { "RTL/VGA/dynamic_groundBMP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bird/birdbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bird/birdbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 birdBMP " "Found entity 1: birdBMP" {  } { { "RTL/Bird/birdBMP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tree/treebmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tree/treebmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 treeBMP " "Found entity 1: treeBMP" {  } { { "RTL/Tree/treeBMP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/digits_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/digits_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digits_mux " "Found entity 1: digits_mux" {  } { { "RTL/VGA/digits_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/digits_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/timer_4_digits_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/timer_4_digits_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer_4_digits_counter " "Found entity 1: timer_4_digits_counter" {  } { { "RTL/Text/timer_4_digits_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/timer_4_digits_counter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/numbersbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/numbersbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NumbersBitMap " "Found entity 1: NumbersBitMap" {  } { { "RTL/Text/NumbersBitMap.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/NumbersBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/decimal_down_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/decimal_down_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_down_counter " "Found entity 1: decimal_down_counter" {  } { { "RTL/Text/decimal_down_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/decimal_down_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/one_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/one_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_counter " "Found entity 1: one_sec_counter" {  } { { "RTL/VGA/one_sec_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/one_sec_counter.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/levelfsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/levelfsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 levelFSM " "Found entity 1: levelFSM" {  } { { "RTL/levelFsm.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/levelFsm.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/game_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/game_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GAME_TOP " "Found entity 1: GAME_TOP" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/collision_player_tree.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/collision_player_tree.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_player_tree " "Found entity 1: collision_player_tree" {  } { { "RTL/VGA/collision_player_tree.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/collision_player_tree.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/collision_bird_shot.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/collision_bird_shot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_bird_shot " "Found entity 1: collision_bird_shot" {  } { { "RTL/VGA/collision_bird_shot.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/collision_bird_shot.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/trees_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/trees_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trees_mux " "Found entity 1: trees_mux" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/birds_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/birds_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 birds_mux " "Found entity 1: birds_mux" {  } { { "RTL/VGA/birds_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/birds_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/shots_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/shots_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shots_mux " "Found entity 1: shots_mux" {  } { { "RTL/VGA/shots_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/shots_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tree/treelogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tree/treelogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 treeLogic " "Found entity 1: treeLogic" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tree/treedraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tree/treedraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 treeDraw " "Found entity 1: treeDraw" {  } { { "RTL/Tree/treeDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shot/shotlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shot/shotlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shotLogic " "Found entity 1: shotLogic" {  } { { "RTL/Shot/shotLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shot/shotdraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shot/shotdraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shotDraw " "Found entity 1: shotDraw" {  } { { "RTL/Shot/shotDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897428 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "birdLogic.sv(3) " "Verilog HDL syntax warning at birdLogic.sv(3): extra block comment delimiter characters /* within block comment" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 3 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1598988897428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bird/birdlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bird/birdlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 birdLogic " "Found entity 1: birdLogic" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bird/birddraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bird/birddraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 birdDraw " "Found entity 1: birdDraw" {  } { { "RTL/Bird/birdDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/player/playerlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/player/playerlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerLogic " "Found entity 1: playerLogic" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/player/playerdraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/player/playerdraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerDraw " "Found entity 1: playerDraw" {  } { { "RTL/Player/playerDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_drawsquare.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_drawsquare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_drawSquare " "Found entity 1: back_ground_drawSquare" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/back_ground_drawSquare.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/game_controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux_all.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux_all.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux_all " "Found entity 1: objects_mux_all" {  } { { "RTL/VGA/objects_mux_all.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/objects_mux_all.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897444 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "square_object.sv(38) " "Verilog HDL information at square_object.sv(38): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/square_object.sv" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1598988897444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/VGA_Controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/MSS/ToneDecoder.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/ToneDecoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/top_mss_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/top_mss_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_MSS_DEMO " "Found entity 1: TOP_MSS_DEMO" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/TOP_MSS_DEMO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/MSS/SinTable.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/SinTable.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/MSS/prescaler.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/data_conversion.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/data_conversion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_conversion " "Found entity 1: data_conversion" {  } { { "RTL/MSS/data_conversion.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/data_conversion.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/MSS/addr_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio_codec_controller/audio_codec_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/top_kbd_demoall.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/top_kbd_demoall.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBD_DEMOALL " "Found entity 1: TOP_KBD_DEMOALL" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897513 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "26 random.sv(43) " "Verilog HDL Expression warning at random.sv(43): truncated literal to match 26 bits" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/KEYBOARD/random.sv" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1598988897513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/KEYBOARD/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keytoggle_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keytoggle_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyToggle_decoder " "Found entity 1: keyToggle_decoder" {  } { { "RTL/KEYBOARD/keyToggle_decoder.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/KEYBOARD/keyToggle_decoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyPad_decoder " "Found entity 1: keyPad_decoder" {  } { { "RTL/KEYBOARD/keyPad_decoder.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/KEYBOARD/keyPad_decoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "RTL/Seg7/SEG7.SV" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Seg7/SEG7.SV" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/valx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/valx.v" { { "Info" "ISGN_ENTITY_NAME" "1 valX " "Found entity 1: valX" {  } { { "RTL/VGA/valX.v" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/valX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/numberposition.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/numberposition.v" { { "Info" "ISGN_ENTITY_NAME" "1 numberPosition " "Found entity 1: numberPosition" {  } { { "RTL/numberPosition.v" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/numberPosition.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/game_architecture_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/game_architecture_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 game_architecture_TOP " "Found entity 1: game_architecture_TOP" {  } { { "RTL/game_architecture_TOP.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/game_architecture_TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shot/shotbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shot/shotbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shotBMP " "Found entity 1: shotBMP" {  } { { "RTL/Shot/shotBMP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988897528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tc_ones timer_4_digits_counter.sv(39) " "Verilog HDL Implicit Net warning at timer_4_digits_counter.sv(39): created implicit net for \"tc_ones\"" {  } { { "RTL/Text/timer_4_digits_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/timer_4_digits_counter.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988897528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tc_tens timer_4_digits_counter.sv(54) " "Verilog HDL Implicit Net warning at timer_4_digits_counter.sv(54): created implicit net for \"tc_tens\"" {  } { { "RTL/Text/timer_4_digits_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/timer_4_digits_counter.sv" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988897528 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TOP_BAR_TOP.sv(87) " "Verilog HDL Instantiation warning at TOP_BAR_TOP.sv(87): instance has no name" {  } { { "RTL/TOP_BAR_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 87 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1598988897528 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GAME_TOP " "Elaborating entity \"GAME_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598988897629 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "player_collision 0 GAME_TOP.sv(59) " "Net \"player_collision\" at GAME_TOP.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1598988897629 "|GAME_TOP"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "birdsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"birdsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988897644 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shotsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shotsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988897644 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "treesCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"treesCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988897644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller game_controller:gamecontroller " "Elaborating entity \"game_controller\" for hierarchy \"game_controller:gamecontroller\"" {  } { { "RTL/GAME_TOP.sv" "gamecontroller" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988897654 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 game_controller.sv(111) " "Verilog HDL assignment warning at game_controller.sv(111): truncated value with size 16 to match size of target (8)" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/game_controller.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988897654 "|GAME_TOP|game_controller:gamecontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "more_damage game_controller.sv(31) " "Output port \"more_damage\" at game_controller.sv(31) has no driver" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/game_controller.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1598988897669 "|GAME_TOP|game_controller:gamecontroller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "levelFSM game_controller:gamecontroller\|levelFSM:level_fsm " "Elaborating entity \"levelFSM\" for hierarchy \"game_controller:gamecontroller\|levelFSM:level_fsm\"" {  } { { "RTL/VGA/game_controller.sv" "level_fsm" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/game_controller.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988897698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLAYER_TOP PLAYER_TOP:player_top " "Elaborating entity \"PLAYER_TOP\" for hierarchy \"PLAYER_TOP:player_top\"" {  } { { "RTL/GAME_TOP.sv" "player_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988897713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerLogic PLAYER_TOP:player_top\|playerLogic:playerlogic " "Elaborating entity \"playerLogic\" for hierarchy \"PLAYER_TOP:player_top\|playerLogic:playerlogic\"" {  } { { "RTL/PLAYER_TOP.sv" "playerlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/PLAYER_TOP.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE playerLogic.sv(32) " "Verilog HDL or VHDL warning at playerLogic.sv(32): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftY_FixedPoint playerLogic.sv(43) " "Verilog HDL Always Construct warning at playerLogic.sv(43): inferring latch(es) for variable \"topLeftY_FixedPoint\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 playerLogic.sv(65) " "Verilog HDL assignment warning at playerLogic.sv(65): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 playerLogic.sv(66) " "Verilog HDL assignment warning at playerLogic.sv(66): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[0\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[0\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[1\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[1\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[2\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[2\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[3\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[3\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[4\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[4\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[5\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[5\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[6\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[6\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[7\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[7\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[8\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[8\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[9\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[9\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[10\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[10\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[11\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[11\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[12\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[12\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[13\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[13\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[14\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[14\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[15\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[15\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[16\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[16\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[17\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[17\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[18\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[18\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[19\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[19\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[20\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[20\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[21\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[21\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[22\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[22\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[23\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[23\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[24\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[24\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[25\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[25\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[26\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[26\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[27\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[27\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[28\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[28\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[29\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[29\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[30\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[30\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[31\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[31\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988897729 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object PLAYER_TOP:player_top\|square_object:playersquare " "Elaborating entity \"square_object\" for hierarchy \"PLAYER_TOP:player_top\|square_object:playersquare\"" {  } { { "RTL/PLAYER_TOP.sv" "playersquare" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/PLAYER_TOP.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988897744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerDraw PLAYER_TOP:player_top\|playerDraw:playerdraw " "Elaborating entity \"playerDraw\" for hierarchy \"PLAYER_TOP:player_top\|playerDraw:playerdraw\"" {  } { { "RTL/PLAYER_TOP.sv" "playerdraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/PLAYER_TOP.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988897760 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regular_player playerDraw.sv(69) " "Verilog HDL or VHDL warning at playerDraw.sv(69): object \"regular_player\" assigned a value but never read" {  } { { "RTL/Player/playerDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerDraw.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598988897776 "|GAME_TOP|PLAYER_TOP:player_top|playerDraw:playerdraw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shielded_player playerDraw.sv(71) " "Verilog HDL or VHDL warning at playerDraw.sv(71): object \"shielded_player\" assigned a value but never read" {  } { { "RTL/Player/playerDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerDraw.sv" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598988897782 "|GAME_TOP|PLAYER_TOP:player_top|playerDraw:playerdraw"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988898062 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "regular_player " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"regular_player\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988898062 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shielded_player " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shielded_player\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988898062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIRD_TOP BIRD_TOP:bird_top " "Elaborating entity \"BIRD_TOP\" for hierarchy \"BIRD_TOP:bird_top\"" {  } { { "RTL/GAME_TOP.sv" "bird_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988898083 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "birdsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"birdsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988898466 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Coordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Coordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988898466 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "birdsOffset " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"birdsOffset\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988898466 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988898466 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988898466 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "birdsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"birdsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988898466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdBMP BIRD_TOP:bird_top\|birdBMP:birdBMP " "Elaborating entity \"birdBMP\" for hierarchy \"BIRD_TOP:bird_top\|birdBMP:birdBMP\"" {  } { { "RTL/BIRD_TOP.sv" "birdBMP" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988898627 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988899487 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988899487 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988899487 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988899497 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988899497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdLogic BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[0\].birdlogic " "Elaborating entity \"birdLogic\" for hierarchy \"BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[0\].birdlogic\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[0\].birdlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE birdLogic.sv(42) " "Verilog HDL or VHDL warning at birdLogic.sv(42): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "birdLogic.sv(116) " "Verilog HDL Case Statement information at birdLogic.sv(116): all case item expressions in this case statement are onehot" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 116 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftY_FixedPoint birdLogic.sv(96) " "Verilog HDL Always Construct warning at birdLogic.sv(96): inferring latch(es) for variable \"topLeftY_FixedPoint\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(134) " "Verilog HDL assignment warning at birdLogic.sv(134): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(135) " "Verilog HDL assignment warning at birdLogic.sv(135): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[0\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[0\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[1\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[1\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[2\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[2\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[3\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[3\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[4\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[4\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[5\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[5\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[6\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[6\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[7\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[7\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[8\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[8\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[9\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[9\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[10\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[10\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[11\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[11\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[12\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[12\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[13\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[13\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[14\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[14\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[15\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[15\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[16\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[16\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[17\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[17\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[18\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[18\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[19\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[19\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[20\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[20\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[21\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[21\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[22\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[22\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[23\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[23\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[24\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[24\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[25\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[25\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[26\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[26\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[27\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[27\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[28\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[28\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[29\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[29\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[30\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[30\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[31\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[31\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899561 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdDraw BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[0\].birddraw " "Elaborating entity \"birdDraw\" for hierarchy \"BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[0\].birddraw\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[0\].birddraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988899592 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 birdDraw.sv(60) " "Verilog HDL assignment warning at birdDraw.sv(60): truncated value with size 32 to match size of target (8)" {  } { { "RTL/Bird/birdDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdDraw.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988899624 "|GAME_TOP|BIRD_TOP:bird_top|birdDraw:generate_birds_id[0].birddraw"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988899819 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988899819 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988899819 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988899829 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988899829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdLogic BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[1\].birdlogic " "Elaborating entity \"birdLogic\" for hierarchy \"BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[1\].birdlogic\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[1\].birdlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE birdLogic.sv(42) " "Verilog HDL or VHDL warning at birdLogic.sv(42): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "birdLogic.sv(116) " "Verilog HDL Case Statement information at birdLogic.sv(116): all case item expressions in this case statement are onehot" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 116 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftY_FixedPoint birdLogic.sv(96) " "Verilog HDL Always Construct warning at birdLogic.sv(96): inferring latch(es) for variable \"topLeftY_FixedPoint\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(134) " "Verilog HDL assignment warning at birdLogic.sv(134): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(135) " "Verilog HDL assignment warning at birdLogic.sv(135): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[0\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[0\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[1\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[1\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[2\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[2\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[3\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[3\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[4\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[4\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[5\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[5\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[6\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[6\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[7\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[7\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[8\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[8\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[9\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[9\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[10\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[10\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[11\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[11\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[12\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[12\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[13\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[13\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[14\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[14\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[15\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[15\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[16\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[16\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[17\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[17\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[18\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[18\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[19\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[19\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[20\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[20\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[21\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[21\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[22\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[22\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[23\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[23\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[24\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[24\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[25\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[25\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[26\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[26\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[27\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[27\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[28\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[28\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[29\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[29\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[30\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[30\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[31\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[31\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988899954 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdDraw BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[1\].birddraw " "Elaborating entity \"birdDraw\" for hierarchy \"BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[1\].birddraw\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[1\].birddraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988899985 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 birdDraw.sv(60) " "Verilog HDL assignment warning at birdDraw.sv(60): truncated value with size 32 to match size of target (8)" {  } { { "RTL/Bird/birdDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdDraw.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988900016 "|GAME_TOP|BIRD_TOP:bird_top|birdDraw:generate_birds_id[1].birddraw"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988900311 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988900311 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988900311 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988900343 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988900343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdLogic BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[2\].birdlogic " "Elaborating entity \"birdLogic\" for hierarchy \"BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[2\].birdlogic\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[2\].birdlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988901043 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE birdLogic.sv(42) " "Verilog HDL or VHDL warning at birdLogic.sv(42): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598988901043 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "birdLogic.sv(116) " "Verilog HDL Case Statement information at birdLogic.sv(116): all case item expressions in this case statement are onehot" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 116 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1598988901061 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftY_FixedPoint birdLogic.sv(96) " "Verilog HDL Always Construct warning at birdLogic.sv(96): inferring latch(es) for variable \"topLeftY_FixedPoint\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1598988901061 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(134) " "Verilog HDL assignment warning at birdLogic.sv(134): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988901071 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(135) " "Verilog HDL assignment warning at birdLogic.sv(135): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988901071 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[0\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[0\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901091 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[1\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[1\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901091 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[2\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[2\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901091 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[3\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[3\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901091 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[4\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[4\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901091 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[5\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[5\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901091 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[6\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[6\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901091 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[7\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[7\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901091 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[8\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[8\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901091 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[9\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[9\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901091 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[10\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[10\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901091 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[11\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[11\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901091 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[12\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[12\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901091 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[13\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[13\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901091 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[14\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[14\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901091 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[15\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[15\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901091 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[16\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[16\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901091 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[17\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[17\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901091 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[18\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[18\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901091 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[19\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[19\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901091 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[20\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[20\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901091 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[21\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[21\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901107 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[22\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[22\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901107 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[23\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[23\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901107 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[24\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[24\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901107 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[25\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[25\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901107 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[26\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[26\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901107 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[27\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[27\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901107 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[28\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[28\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901107 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[29\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[29\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901107 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[30\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[30\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901107 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[31\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[31\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988901107 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdDraw BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[2\].birddraw " "Elaborating entity \"birdDraw\" for hierarchy \"BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[2\].birddraw\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[2\].birddraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988901230 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 birdDraw.sv(60) " "Verilog HDL assignment warning at birdDraw.sv(60): truncated value with size 32 to match size of target (8)" {  } { { "RTL/Bird/birdDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdDraw.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988901575 "|GAME_TOP|BIRD_TOP:bird_top|birdDraw:generate_birds_id[2].birddraw"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988902377 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988902377 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988902377 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988902397 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988902397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdLogic BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[3\].birdlogic " "Elaborating entity \"birdLogic\" for hierarchy \"BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[3\].birdlogic\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[3\].birdlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988903014 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE birdLogic.sv(42) " "Verilog HDL or VHDL warning at birdLogic.sv(42): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598988903014 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "birdLogic.sv(116) " "Verilog HDL Case Statement information at birdLogic.sv(116): all case item expressions in this case statement are onehot" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 116 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1598988903035 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftY_FixedPoint birdLogic.sv(96) " "Verilog HDL Always Construct warning at birdLogic.sv(96): inferring latch(es) for variable \"topLeftY_FixedPoint\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1598988903035 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(134) " "Verilog HDL assignment warning at birdLogic.sv(134): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988903035 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(135) " "Verilog HDL assignment warning at birdLogic.sv(135): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988903035 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[0\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[0\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903065 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[1\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[1\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903065 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[2\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[2\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903065 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[3\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[3\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903065 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[4\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[4\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903065 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[5\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[5\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903065 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[6\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[6\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903065 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[7\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[7\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903065 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[8\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[8\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903065 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[9\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[9\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903065 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[10\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[10\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903065 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[11\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[11\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903065 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[12\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[12\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903065 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[13\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[13\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903065 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[14\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[14\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903065 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[15\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[15\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903065 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[16\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[16\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903065 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[17\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[17\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903065 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[18\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[18\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903065 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[19\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[19\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903073 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[20\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[20\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903073 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[21\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[21\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903073 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[22\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[22\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903075 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[23\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[23\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903075 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[24\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[24\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903075 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[25\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[25\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903075 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[26\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[26\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903075 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[27\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[27\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903075 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[28\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[28\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903075 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[29\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[29\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903075 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[30\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[30\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903075 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[31\] birdLogic.sv(96) " "Inferred latch for \"topLeftY_FixedPoint\[31\]\" at birdLogic.sv(96)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988903075 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdDraw BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[3\].birddraw " "Elaborating entity \"birdDraw\" for hierarchy \"BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[3\].birddraw\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[3\].birddraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988903156 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 birdDraw.sv(60) " "Verilog HDL assignment warning at birdDraw.sv(60): truncated value with size 32 to match size of target (8)" {  } { { "RTL/Bird/birdDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdDraw.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988903420 "|GAME_TOP|BIRD_TOP:bird_top|birdDraw:generate_birds_id[3].birddraw"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988904695 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988904695 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988904697 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988904715 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988904726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birds_mux BIRD_TOP:bird_top\|birds_mux:birds_mux " "Elaborating entity \"birds_mux\" for hierarchy \"BIRD_TOP:bird_top\|birds_mux:birds_mux\"" {  } { { "RTL/BIRD_TOP.sv" "birds_mux" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988905265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHOT_TOP SHOT_TOP:shot_top " "Elaborating entity \"SHOT_TOP\" for hierarchy \"SHOT_TOP:shot_top\"" {  } { { "RTL/GAME_TOP.sv" "shot_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988905325 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shotsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shotsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988905741 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Coordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Coordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988905741 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shotsOffset " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shotsOffset\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988905741 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shot_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shot_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988905741 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shotsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shotsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988905741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shotBMP SHOT_TOP:shot_top\|shotBMP:shotBMP " "Elaborating entity \"shotBMP\" for hierarchy \"SHOT_TOP:shot_top\|shotBMP:shotBMP\"" {  } { { "RTL/SHOT_TOP.sv" "shotBMP" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/SHOT_TOP.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988905974 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988906176 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988906184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shotLogic SHOT_TOP:shot_top\|shotLogic:generate_shots_id\[0\].shotlogic " "Elaborating entity \"shotLogic\" for hierarchy \"SHOT_TOP:shot_top\|shotLogic:generate_shots_id\[0\].shotlogic\"" {  } { { "RTL/SHOT_TOP.sv" "generate_shots_id\[0\].shotlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/SHOT_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988906225 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE shotLogic.sv(33) " "Verilog HDL or VHDL warning at shotLogic.sv(33): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Shot/shotLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotLogic.sv" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598988906225 "|GAME_TOP|SHOT_TOP:shot_top|shotLogic:generate_shots_id[0].shotlogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE shotLogic.sv(34) " "Verilog HDL or VHDL warning at shotLogic.sv(34): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Shot/shotLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotLogic.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598988906225 "|GAME_TOP|SHOT_TOP:shot_top|shotLogic:generate_shots_id[0].shotlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 shotLogic.sv(79) " "Verilog HDL assignment warning at shotLogic.sv(79): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Shot/shotLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotLogic.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988906240 "|GAME_TOP|SHOT_TOP:shot_top|shotLogic:generate_shots_id[0].shotlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 shotLogic.sv(80) " "Verilog HDL assignment warning at shotLogic.sv(80): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Shot/shotLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotLogic.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988906240 "|GAME_TOP|SHOT_TOP:shot_top|shotLogic:generate_shots_id[0].shotlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object SHOT_TOP:shot_top\|square_object:generate_shots_id\[0\].shotssquare " "Elaborating entity \"square_object\" for hierarchy \"SHOT_TOP:shot_top\|square_object:generate_shots_id\[0\].shotssquare\"" {  } { { "RTL/SHOT_TOP.sv" "generate_shots_id\[0\].shotssquare" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/SHOT_TOP.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988906340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shotDraw SHOT_TOP:shot_top\|shotDraw:generate_shots_id\[0\].shotdraw " "Elaborating entity \"shotDraw\" for hierarchy \"SHOT_TOP:shot_top\|shotDraw:generate_shots_id\[0\].shotdraw\"" {  } { { "RTL/SHOT_TOP.sv" "generate_shots_id\[0\].shotdraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/SHOT_TOP.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988906387 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988906537 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988906556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shots_mux SHOT_TOP:shot_top\|shots_mux:shots_mux " "Elaborating entity \"shots_mux\" for hierarchy \"SHOT_TOP:shot_top\|shots_mux:shots_mux\"" {  } { { "RTL/SHOT_TOP.sv" "shots_mux" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/SHOT_TOP.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988906730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TREE_TOP TREE_TOP:tree_top " "Elaborating entity \"TREE_TOP\" for hierarchy \"TREE_TOP:tree_top\"" {  } { { "RTL/GAME_TOP.sv" "tree_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988906799 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "treesCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"treesCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988911461 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Coordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Coordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988911461 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "treesOffset " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"treesOffset\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988911461 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tree_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tree_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988911461 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "treesCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"treesCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988911461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeBMP TREE_TOP:tree_top\|treeBMP:treeBMP " "Elaborating entity \"treeBMP\" for hierarchy \"TREE_TOP:tree_top\|treeBMP:treeBMP\"" {  } { { "RTL/TREE_TOP.sv" "treeBMP" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988912708 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988915765 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988915793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[0\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988916004 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(32) " "Verilog HDL or VHDL warning at treeLogic.sv(32): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598988916004 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(87) " "Verilog HDL assignment warning at treeLogic.sv(87): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988916014 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(88) " "Verilog HDL assignment warning at treeLogic.sv(88): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988916014 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object TREE_TOP:tree_top\|square_object:generate_trees_id\[0\].treessquare " "Elaborating entity \"square_object\" for hierarchy \"TREE_TOP:tree_top\|square_object:generate_trees_id\[0\].treessquare\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[0\].treessquare" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988916046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeDraw TREE_TOP:tree_top\|treeDraw:generate_trees_id\[0\].treedraw " "Elaborating entity \"treeDraw\" for hierarchy \"TREE_TOP:tree_top\|treeDraw:generate_trees_id\[0\].treedraw\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[0\].treedraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988916085 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988916769 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988916809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trees_mux TREE_TOP:tree_top\|trees_mux:trees_mux " "Elaborating entity \"trees_mux\" for hierarchy \"TREE_TOP:tree_top\|trees_mux:trees_mux\"" {  } { { "RTL/TREE_TOP.sv" "trees_mux" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988917863 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 trees_mux.sv(39) " "Verilog HDL assignment warning at trees_mux.sv(39): truncated value with size 32 to match size of target (5)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988917874 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "treesCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"treesCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988918481 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "treesCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"treesCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988918481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GROUND_TOP GROUND_TOP:ground_top " "Elaborating entity \"GROUND_TOP\" for hierarchy \"GROUND_TOP:ground_top\"" {  } { { "RTL/GAME_TOP.sv" "ground_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988918521 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dynamic_ground_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dynamic_ground_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988919737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_groundBMP GROUND_TOP:ground_top\|dynamic_groundBMP:dynamic_groundBMP " "Elaborating entity \"dynamic_groundBMP\" for hierarchy \"GROUND_TOP:ground_top\|dynamic_groundBMP:dynamic_groundBMP\"" {  } { { "RTL/GROUND_TOP.sv" "dynamic_groundBMP" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GROUND_TOP.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988920124 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988924400 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988924428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_groundLogic GROUND_TOP:ground_top\|dynamic_groundLogic:dynamic_groundlogic " "Elaborating entity \"dynamic_groundLogic\" for hierarchy \"GROUND_TOP:ground_top\|dynamic_groundLogic:dynamic_groundlogic\"" {  } { { "RTL/GROUND_TOP.sv" "dynamic_groundlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GROUND_TOP.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988924637 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE dynamic_groundLogic.sv(27) " "Verilog HDL or VHDL warning at dynamic_groundLogic.sv(27): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/dynamic_groundLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundLogic.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598988924637 "|GAME_TOP|GROUND_TOP:ground_top|dynamic_groundLogic:dynamic_groundlogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE dynamic_groundLogic.sv(28) " "Verilog HDL or VHDL warning at dynamic_groundLogic.sv(28): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/dynamic_groundLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundLogic.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598988924637 "|GAME_TOP|GROUND_TOP:ground_top|dynamic_groundLogic:dynamic_groundlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 dynamic_groundLogic.sv(66) " "Verilog HDL assignment warning at dynamic_groundLogic.sv(66): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/dynamic_groundLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundLogic.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988924652 "|GAME_TOP|GROUND_TOP:ground_top|dynamic_groundLogic:dynamic_groundlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 dynamic_groundLogic.sv(67) " "Verilog HDL assignment warning at dynamic_groundLogic.sv(67): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/dynamic_groundLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundLogic.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988924652 "|GAME_TOP|GROUND_TOP:ground_top|dynamic_groundLogic:dynamic_groundlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object GROUND_TOP:ground_top\|square_object:dynamic_ground_square " "Elaborating entity \"square_object\" for hierarchy \"GROUND_TOP:ground_top\|square_object:dynamic_ground_square\"" {  } { { "RTL/GROUND_TOP.sv" "dynamic_ground_square" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GROUND_TOP.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988924690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_groundDraw GROUND_TOP:ground_top\|dynamic_groundDraw:dynamic_groundDraw " "Elaborating entity \"dynamic_groundDraw\" for hierarchy \"GROUND_TOP:ground_top\|dynamic_groundDraw:dynamic_groundDraw\"" {  } { { "RTL/GROUND_TOP.sv" "dynamic_groundDraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GROUND_TOP.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988924737 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988925488 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988925526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_BAR_TOP TOP_BAR_TOP:top_bar_top " "Elaborating entity \"TOP_BAR_TOP\" for hierarchy \"TOP_BAR_TOP:top_bar_top\"" {  } { { "RTL/GAME_TOP.sv" "top_bar_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988926095 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "TOP_BAR_TOP.sv(117) " "Verilog HDL warning at TOP_BAR_TOP.sv(117): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/TOP_BAR_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 117 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1598988926126 "|GAME_TOP|TOP_BAR_TOP:top_bar_top"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "digit_number_offset " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"digit_number_offset\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988926134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_4_digits_counter TOP_BAR_TOP:top_bar_top\|timer_4_digits_counter:timer_inst " "Elaborating entity \"timer_4_digits_counter\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|timer_4_digits_counter:timer_inst\"" {  } { { "RTL/TOP_BAR_TOP.sv" "timer_inst" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988926167 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 timer_4_digits_counter.sv(20) " "Verilog HDL assignment warning at timer_4_digits_counter.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "RTL/Text/timer_4_digits_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/timer_4_digits_counter.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988926167 "|GAME_TOP|TOP_BAR_TOP:top_bar_top|timer_4_digits_counter:timer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_down_counter TOP_BAR_TOP:top_bar_top\|timer_4_digits_counter:timer_inst\|decimal_down_counter:ones_counter " "Elaborating entity \"decimal_down_counter\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|timer_4_digits_counter:timer_inst\|decimal_down_counter:ones_counter\"" {  } { { "RTL/Text/timer_4_digits_counter.sv" "ones_counter" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/timer_4_digits_counter.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988926337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object TOP_BAR_TOP:top_bar_top\|square_object:generate_timers_id\[0\].digitssquare " "Elaborating entity \"square_object\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|square_object:generate_timers_id\[0\].digitssquare\"" {  } { { "RTL/TOP_BAR_TOP.sv" "generate_timers_id\[0\].digitssquare" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988926390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumbersBitMap TOP_BAR_TOP:top_bar_top\|NumbersBitMap:comb_15 " "Elaborating entity \"NumbersBitMap\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|NumbersBitMap:comb_15\"" {  } { { "RTL/TOP_BAR_TOP.sv" "comb_15" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988926459 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "number_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"number_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988926984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digits_mux TOP_BAR_TOP:top_bar_top\|digits_mux:digits_mux " "Elaborating entity \"digits_mux\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|digits_mux:digits_mux\"" {  } { { "RTL/TOP_BAR_TOP.sv" "digits_mux" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988927022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter TOP_BAR_TOP:top_bar_top\|one_sec_counter:one_sec_counter " "Elaborating entity \"one_sec_counter\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|one_sec_counter:one_sec_counter\"" {  } { { "RTL/TOP_BAR_TOP.sv" "one_sec_counter" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988927038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PICKUP_TOP PICKUP_TOP:pickup_top " "Elaborating entity \"PICKUP_TOP\" for hierarchy \"PICKUP_TOP:pickup_top\"" {  } { { "RTL/GAME_TOP.sv" "pickup_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988927085 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pickup_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pickup_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988927202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pickupBMP PICKUP_TOP:pickup_top\|pickupBMP:pickupBMP " "Elaborating entity \"pickupBMP\" for hierarchy \"PICKUP_TOP:pickup_top\|pickupBMP:pickupBMP\"" {  } { { "RTL/Pickup/PICKUP_TOP.sv" "pickupBMP" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/PICKUP_TOP.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988927296 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988927519 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988927519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pickupLogic PICKUP_TOP:pickup_top\|pickupLogic:pickuplogic " "Elaborating entity \"pickupLogic\" for hierarchy \"PICKUP_TOP:pickup_top\|pickupLogic:pickuplogic\"" {  } { { "RTL/Pickup/PICKUP_TOP.sv" "pickuplogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/PICKUP_TOP.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988927579 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE pickupLogic.sv(32) " "Verilog HDL or VHDL warning at pickupLogic.sv(32): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Pickup/pickupLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/pickupLogic.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598988927579 "|GAME_TOP|PICKUP_TOP:pickup_top|pickupLogic:pickuplogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pickupLogic.sv(85) " "Verilog HDL assignment warning at pickupLogic.sv(85): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Pickup/pickupLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/pickupLogic.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988927598 "|GAME_TOP|PICKUP_TOP:pickup_top|pickupLogic:pickuplogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pickupLogic.sv(86) " "Verilog HDL assignment warning at pickupLogic.sv(86): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Pickup/pickupLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/pickupLogic.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988927598 "|GAME_TOP|PICKUP_TOP:pickup_top|pickupLogic:pickuplogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pickupDraw PICKUP_TOP:pickup_top\|pickupDraw:pickupdraw " "Elaborating entity \"pickupDraw\" for hierarchy \"PICKUP_TOP:pickup_top\|pickupDraw:pickupdraw\"" {  } { { "RTL/Pickup/PICKUP_TOP.sv" "pickupdraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/PICKUP_TOP.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988927671 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988927863 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598988927874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux_all objects_mux_all:mux_all " "Elaborating entity \"objects_mux_all\" for hierarchy \"objects_mux_all:mux_all\"" {  } { { "RTL/GAME_TOP.sv" "mux_all" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988928026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_player_tree collision_player_tree:collision_player_tree " "Elaborating entity \"collision_player_tree\" for hierarchy \"collision_player_tree:collision_player_tree\"" {  } { { "RTL/GAME_TOP.sv" "collision_player_tree" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988928087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_player_pickup collision_player_pickup:collision_player_pickup " "Elaborating entity \"collision_player_pickup\" for hierarchy \"collision_player_pickup:collision_player_pickup\"" {  } { { "RTL/GAME_TOP.sv" "collision_player_pickup" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988928135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_bird_shot collision_bird_shot:collision_bird_shot " "Elaborating entity \"collision_bird_shot\" for hierarchy \"collision_bird_shot:collision_bird_shot\"" {  } { { "RTL/GAME_TOP.sv" "collision_bird_shot" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988928176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:vga " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:vga\"" {  } { { "RTL/GAME_TOP.sv" "vga" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988928229 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(58) " "Verilog HDL assignment warning at VGA_Controller.sv(58): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/VGA_Controller.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988928237 "|GAME_TOP|VGA_Controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(59) " "Verilog HDL assignment warning at VGA_Controller.sv(59): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/VGA_Controller.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988928237 "|GAME_TOP|VGA_Controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:randomizer " "Elaborating entity \"random\" for hierarchy \"random:randomizer\"" {  } { { "RTL/GAME_TOP.sv" "randomizer" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988928287 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 25 random.sv(43) " "Verilog HDL assignment warning at random.sv(43): truncated value with size 26 to match size of target (25)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/KEYBOARD/random.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598988928303 "|GAME_TOP|random:randomizer"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qd84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qd84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qd84 " "Found entity 1: altsyncram_qd84" {  } { { "db/altsyncram_qd84.tdf" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/db/altsyncram_qd84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988981216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988981216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_blc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_blc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_blc " "Found entity 1: mux_blc" {  } { { "db/mux_blc.tdf" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/db/mux_blc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988982243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988982243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988982628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988982628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c7i " "Found entity 1: cntr_c7i" {  } { { "db/cntr_c7i.tdf" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/db/cntr_c7i.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988983283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988983283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q1j " "Found entity 1: cntr_q1j" {  } { { "db/cntr_q1j.tdf" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/db/cntr_q1j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988983749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988983749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8i " "Found entity 1: cntr_u8i" {  } { { "db/cntr_u8i.tdf" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/db/cntr_u8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988984357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988984357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988984712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988984712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988985066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988985066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598988985351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598988985351 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598988987918 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1598988988466 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.09.01.22:36:45 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl " "2020.09.01.22:36:45 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598989005982 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598989016233 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598989016380 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598989022319 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598989022481 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598989022626 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598989022788 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598989022798 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598989022798 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1598989023490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/alt_sld_fab.v" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/db/ip/sld6dfc5e3d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598989023681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598989023681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598989023753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598989023753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598989023753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598989023753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598989023814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598989023814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598989023886 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598989023886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598989023886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598989023947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598989023947 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1598989032067 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598989038083 "|GAME_TOP|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1598989038083 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598989039061 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "489 " "489 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1598989067375 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/output_files/Lab1Demo.map.smsg " "Generated suppressed messages file C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/output_files/Lab1Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598989069075 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 41 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 41 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1598989073785 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1598989074274 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598989074274 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598989077004 "|GAME_TOP|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598989077004 "|GAME_TOP|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598989077004 "|GAME_TOP|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598989077004 "|GAME_TOP|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598989077004 "|GAME_TOP|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598989077004 "|GAME_TOP|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1598989077004 "|GAME_TOP|SW[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1598989077004 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7126 " "Implemented 7126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1598989077095 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1598989077095 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7072 " "Implemented 7072 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1598989077095 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1598989077095 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1598989077095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5464 " "Peak virtual memory: 5464 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598989077336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 01 22:37:57 2020 " "Processing ended: Tue Sep 01 22:37:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598989077336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:10 " "Elapsed time: 00:03:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598989077336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:03 " "Total CPU time (on all processors): 00:04:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598989077336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598989077336 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1598989081444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598989081452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 01 22:38:00 2020 " "Processing started: Tue Sep 01 22:38:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598989081452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1598989081452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1598989081452 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1598989082143 ""}
{ "Info" "0" "" "Project  = Lab1Demo" {  } {  } 0 0 "Project  = Lab1Demo" 0 0 "Fitter" 0 0 1598989082143 ""}
{ "Info" "0" "" "Revision = Lab1Demo" {  } {  } 0 0 "Revision = Lab1Demo" 0 0 "Fitter" 0 0 1598989082151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1598989083632 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab1Demo 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Lab1Demo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1598989084093 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1598989084308 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1598989084308 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1598989086209 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1598989086455 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1598989087727 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1598989088128 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 45 " "No exact pin location assignment(s) for 1 pins of 45 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1598989089146 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1598989125817 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 2335 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 2335 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1598989126680 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1598989126680 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "resetN~inputCLKENA0 1960 global CLKCTRL_G5 " "resetN~inputCLKENA0 with 1960 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1598989126680 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1598989126680 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1598989126680 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver resetN~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver resetN~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad resetN PIN_AJ4 " "Refclk input I/O pad resetN is placed onto PIN_AJ4" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1598989126680 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1598989126680 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1598989126680 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598989126680 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1598989126911 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1598989126942 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1598989126971 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1598989127018 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1598989127034 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1598989127049 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598989130797 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598989130797 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598989130797 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1598989130797 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1598989130797 ""}
{ "Info" "ISTA_SDC_FOUND" "constraints/DE10_Standard_Audio.sdc " "Reading SDC File: 'constraints/DE10_Standard_Audio.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1598989130880 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 9 CLOCK2_50 port " "Ignored filter at DE10_Standard_Audio.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1598989130880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989130880 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1598989130880 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 10 CLOCK3_50 port " "Ignored filter at DE10_Standard_Audio.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1598989130880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989130880 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1598989130880 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 11 CLOCK4_50 port " "Ignored filter at DE10_Standard_Audio.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1598989130880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989130880 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1598989130880 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 14 CLOCK_27 port " "Ignored filter at DE10_Standard_Audio.sdc(14): CLOCK_27 could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1598989130880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\] " "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989130880 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1598989130880 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 17 AUD_XCK port " "Ignored filter at DE10_Standard_Audio.sdc(17): AUD_XCK could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1598989130880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 17 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\] " "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989130880 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1598989130880 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 18 AUD_BCLK port " "Ignored filter at DE10_Standard_Audio.sdc(18): AUD_BCLK could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1598989130896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 18 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989130896 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1598989130896 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1598989130896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 38 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_Audio.sdc(38): u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1598989130896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 39 DRAM_CLK port " "Ignored filter at DE10_Standard_Audio.sdc(39): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1598989130896 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989130896 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1598989130896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument -source is an empty collection" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1598989130896 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1598989130896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(62): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1598989130896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 clk_dram_ext clock " "Ignored filter at DE10_Standard_Audio.sdc(62): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1598989130896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989130896 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1598989130896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1598989130896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989130896 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1598989130896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1598989130896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 67 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_Audio.sdc(67): u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1598989130896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989130896 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1598989130896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <to> is an empty collection" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1598989130896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_*DQM port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1598989130896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1598989130896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989130911 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1598989130911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1598989130911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989130911 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1598989130911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1598989130911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_ADDR* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1598989130911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_BA* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1598989130911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1598989130911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CKE port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1598989130911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1598989130911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_RAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1598989130911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_WE_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1598989130911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989130911 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1598989130911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1598989130911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989130911 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1598989130911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1598989130911 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:vga\|oVGA_HS " "Node: VGA_Controller:vga\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:vga\|V_Cont\[5\] VGA_Controller:vga\|oVGA_HS " "Register VGA_Controller:vga\|V_Cont\[5\] is being clocked by VGA_Controller:vga\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1598989130981 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1598989130981 "|GAME_TOP|VGA_Controller:vga|oVGA_HS"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1598989131187 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1598989131187 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598989131187 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598989131187 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598989131187 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598989131187 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598989131187 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1598989131187 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1598989132643 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1598989132659 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1598989132659 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_I2C_SCLK " "Node \"AUD_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_I2C_SDAT " "Node \"AUD_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MICROPHON_LED " "Node \"MICROPHON_LED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MICROPHON_LED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ball_toggle " "Node \"ball_toggle\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ball_toggle" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_write " "Node \"ir_write\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_write" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[0\] " "Node \"numKey\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[1\] " "Node \"numKey\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[2\] " "Node \"numKey\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[3\] " "Node \"numKey\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sound_on " "Node \"sound_on\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sound_on" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1598989133448 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1598989133448 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:46 " "Fitter preparation operations ending: elapsed time is 00:00:46" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598989133464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1598989143866 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1598989144696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598989157073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1598989188755 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1598989224735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:36 " "Fitter placement operations ending: elapsed time is 00:00:36" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598989224744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1598989232989 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X56_Y11 X66_Y22 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22" {  } { { "loc" "" { Generic "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22"} { { 12 { 0 ""} 56 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1598989270069 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1598989270069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1598989288142 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1598989288142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:39 " "Fitter routing operations ending: elapsed time is 00:00:39" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598989288158 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 29.20 " "Total time spent on timing analysis during the Fitter is 29.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1598989326006 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1598989326370 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1598989340888 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1598989340928 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1598989354674 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:07 " "Fitter post-fit operations ending: elapsed time is 00:01:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598989393352 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1598989395105 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/output_files/Lab1Demo.fit.smsg " "Generated suppressed messages file C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/output_files/Lab1Demo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1598989397056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 117 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6676 " "Peak virtual memory: 6676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598989407572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 01 22:43:27 2020 " "Processing ended: Tue Sep 01 22:43:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598989407572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:27 " "Elapsed time: 00:05:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598989407572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:13 " "Total CPU time (on all processors): 00:11:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598989407572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1598989407572 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1598989411173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598989411173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 01 22:43:30 2020 " "Processing started: Tue Sep 01 22:43:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598989411173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1598989411173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1598989411173 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1598989442568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598989444393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 01 22:44:04 2020 " "Processing ended: Tue Sep 01 22:44:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598989444393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598989444393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598989444393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1598989444393 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1598989445715 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1598989448717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598989448717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 01 22:44:06 2020 " "Processing started: Tue Sep 01 22:44:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598989448717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989448717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab1Demo -c Lab1Demo " "Command: quartus_sta Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989448717 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1598989449405 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989454418 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989454570 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989454570 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598989458031 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598989458031 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598989458031 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1598989458031 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458031 ""}
{ "Info" "ISTA_SDC_FOUND" "constraints/DE10_Standard_Audio.sdc " "Reading SDC File: 'constraints/DE10_Standard_Audio.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458183 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 9 CLOCK2_50 port " "Ignored filter at DE10_Standard_Audio.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458183 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989458191 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458191 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 10 CLOCK3_50 port " "Ignored filter at DE10_Standard_Audio.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458193 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989458193 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458193 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 11 CLOCK4_50 port " "Ignored filter at DE10_Standard_Audio.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458193 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989458193 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458193 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 14 CLOCK_27 port " "Ignored filter at DE10_Standard_Audio.sdc(14): CLOCK_27 could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458193 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\] " "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989458193 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458193 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 17 AUD_XCK port " "Ignored filter at DE10_Standard_Audio.sdc(17): AUD_XCK could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458193 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 17 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\] " "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989458201 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458201 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 18 AUD_BCLK port " "Ignored filter at DE10_Standard_Audio.sdc(18): AUD_BCLK could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 18 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989458203 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458203 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 38 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_Audio.sdc(38): u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 39 DRAM_CLK port " "Ignored filter at DE10_Standard_Audio.sdc(39): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458203 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989458203 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument -source is an empty collection" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458211 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458211 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(62): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458211 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 clk_dram_ext clock " "Ignored filter at DE10_Standard_Audio.sdc(62): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989458213 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989458213 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458213 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 67 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_Audio.sdc(67): u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989458213 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <to> is an empty collection" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458213 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_*DQM port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458213 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989458222 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989458224 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_ADDR* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_BA* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CKE port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_RAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_WE_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989458224 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1598989458224 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458232 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:vga\|oVGA_HS " "Node: VGA_Controller:vga\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:vga\|V_Cont\[5\] VGA_Controller:vga\|oVGA_HS " "Register VGA_Controller:vga\|V_Cont\[5\] is being clocked by VGA_Controller:vga\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1598989458384 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989458384 "|GAME_TOP|VGA_Controller:vga|oVGA_HS"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989460359 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1598989460369 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1598989460417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.568 " "Worst-case setup slack is 2.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989461367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989461367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.568               0.000 CLOCK_50  " "    2.568               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989461367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.807               0.000 altera_reserved_tck  " "   10.807               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989461367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989461367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.224 " "Worst-case hold slack is 0.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989461610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989461610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 CLOCK_50  " "    0.224               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989461610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 altera_reserved_tck  " "    0.520               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989461610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989461610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.222 " "Worst-case recovery slack is 37.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989461633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989461633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.222               0.000 altera_reserved_tck  " "   37.222               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989461633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989461633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.837 " "Worst-case removal slack is 0.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989461661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989461661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.837               0.000 altera_reserved_tck  " "    0.837               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989461661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989461661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.928 " "Worst-case minimum pulse width slack is 8.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989461683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989461683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.928               0.000 CLOCK_50  " "    8.928               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989461683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.717               0.000 altera_reserved_tck  " "   18.717               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989461683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989461683 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598989461866 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598989461866 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598989461866 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598989461866 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 51.199 ns " "Worst Case Available Settling Time: 51.199 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598989461866 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598989461866 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989461866 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1598989461886 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989462179 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989477812 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:vga\|oVGA_HS " "Node: VGA_Controller:vga\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:vga\|V_Cont\[5\] VGA_Controller:vga\|oVGA_HS " "Register VGA_Controller:vga\|V_Cont\[5\] is being clocked by VGA_Controller:vga\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1598989479436 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989479436 "|GAME_TOP|VGA_Controller:vga|oVGA_HS"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989480854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.653 " "Worst-case setup slack is 2.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989481381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989481381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.653               0.000 CLOCK_50  " "    2.653               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989481381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.882               0.000 altera_reserved_tck  " "   10.882               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989481381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989481381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.212 " "Worst-case hold slack is 0.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989481589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989481589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 CLOCK_50  " "    0.212               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989481589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.513               0.000 altera_reserved_tck  " "    0.513               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989481589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989481589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.334 " "Worst-case recovery slack is 37.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989481620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989481620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.334               0.000 altera_reserved_tck  " "   37.334               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989481620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989481620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.803 " "Worst-case removal slack is 0.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989481650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989481650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.803               0.000 altera_reserved_tck  " "    0.803               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989481650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989481650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.959 " "Worst-case minimum pulse width slack is 8.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989481668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989481668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.959               0.000 CLOCK_50  " "    8.959               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989481668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.748               0.000 altera_reserved_tck  " "   18.748               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989481668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989481668 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598989481842 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598989481842 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598989481842 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598989481842 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 51.345 ns " "Worst Case Available Settling Time: 51.345 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598989481842 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598989481842 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989481842 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1598989481861 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989482742 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989498428 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:vga\|oVGA_HS " "Node: VGA_Controller:vga\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:vga\|V_Cont\[5\] VGA_Controller:vga\|oVGA_HS " "Register VGA_Controller:vga\|V_Cont\[5\] is being clocked by VGA_Controller:vga\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1598989499965 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989499965 "|GAME_TOP|VGA_Controller:vga|oVGA_HS"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989501445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.985 " "Worst-case setup slack is 9.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989501637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989501637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.985               0.000 CLOCK_50  " "    9.985               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989501637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.888               0.000 altera_reserved_tck  " "   12.888               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989501637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989501637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.130 " "Worst-case hold slack is 0.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989501820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989501820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 CLOCK_50  " "    0.130               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989501820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 altera_reserved_tck  " "    0.226               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989501820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989501820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 38.073 " "Worst-case recovery slack is 38.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989501838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989501838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.073               0.000 altera_reserved_tck  " "   38.073               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989501838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989501838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.382 " "Worst-case removal slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989501870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989501870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 altera_reserved_tck  " "    0.382               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989501870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989501870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.507 " "Worst-case minimum pulse width slack is 8.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989501890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989501890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.507               0.000 CLOCK_50  " "    8.507               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989501890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.478               0.000 altera_reserved_tck  " "   18.478               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989501890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989501890 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598989502093 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598989502093 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598989502093 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598989502093 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 54.519 ns " "Worst Case Available Settling Time: 54.519 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598989502093 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598989502093 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989502093 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1598989502113 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:vga\|oVGA_HS " "Node: VGA_Controller:vga\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:vga\|V_Cont\[5\] VGA_Controller:vga\|oVGA_HS " "Register VGA_Controller:vga\|V_Cont\[5\] is being clocked by VGA_Controller:vga\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1598989503743 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989503743 "|GAME_TOP|VGA_Controller:vga|oVGA_HS"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989505100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.845 " "Worst-case setup slack is 10.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989505279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989505279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.845               0.000 CLOCK_50  " "   10.845               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989505279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.011               0.000 altera_reserved_tck  " "   13.011               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989505279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989505279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.120 " "Worst-case hold slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989505462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989505462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 CLOCK_50  " "    0.120               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989505462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 altera_reserved_tck  " "    0.209               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989505462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989505462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 38.259 " "Worst-case recovery slack is 38.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989505511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989505511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.259               0.000 altera_reserved_tck  " "   38.259               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989505511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989505511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.339 " "Worst-case removal slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989505542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989505542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 altera_reserved_tck  " "    0.339               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989505542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989505542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.462 " "Worst-case minimum pulse width slack is 8.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989505558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989505558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.462               0.000 CLOCK_50  " "    8.462               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989505558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.502               0.000 altera_reserved_tck  " "   18.502               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598989505558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989505558 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598989505781 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598989505781 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598989505781 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598989505781 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 55.076 ns " "Worst Case Available Settling Time: 55.076 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598989505781 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598989505781 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989505781 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989511902 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989511923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 47 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5283 " "Peak virtual memory: 5283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598989512419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 01 22:45:12 2020 " "Processing ended: Tue Sep 01 22:45:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598989512419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598989512419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:16 " "Total CPU time (on all processors): 00:02:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598989512419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989512419 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 229 s " "Quartus Prime Full Compilation was successful. 0 errors, 229 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1598989514163 ""}
