{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700638301425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700638301425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 01:31:41 2023 " "Processing started: Wed Nov 22 01:31:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700638301425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1700638301425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TessiaX64 -c TessiaX64 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off TessiaX64 -c TessiaX64 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1700638301425 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1700638302114 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1700638302114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/utils/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/utils/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "CPU/utils/adder.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/utils/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700638310926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700638310926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/utils/flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/utils/flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "CPU/utils/flopenr.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/utils/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700638310934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700638310934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/utils/flopenrc.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/utils/flopenrc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenrc " "Found entity 1: flopenrc" {  } { { "CPU/utils/flopenrc.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/utils/flopenrc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700638310943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700638310943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/utils/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/utils/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "CPU/utils/flopr.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/utils/flopr.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700638310951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700638310951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/utils/mux2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/utils/mux2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "CPU/utils/mux2to1.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/utils/mux2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700638310960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700638310960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/utils/mux3to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/utils/mux3to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3to1 " "Found entity 1: mux3to1" {  } { { "CPU/utils/mux3to1.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/utils/mux3to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700638310967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700638310967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fetch/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fetch/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "CPU/Fetch/Fetch.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Fetch/Fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700638310980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700638310980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/decode/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/decode/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "CPU/Decode/RegisterFile.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Decode/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700638310990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700638310990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/decode/extendimmediate.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/decode/extendimmediate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExtendImmediate " "Found entity 1: ExtendImmediate" {  } { { "CPU/Decode/ExtendImmediate.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Decode/ExtendImmediate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700638311001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700638311001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd1 RD1 TessiaX64.sv(11) " "Verilog HDL Declaration information at TessiaX64.sv(11): object \"Rd1\" differs only in case from object \"RD1\" in the same scope" {  } { { "CPU/TessiaX64.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1700638311004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd2 RD2 TessiaX64.sv(12) " "Verilog HDL Declaration information at TessiaX64.sv(12): object \"Rd2\" differs only in case from object \"RD2\" in the same scope" {  } { { "CPU/TessiaX64.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1700638311004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/tessiax64.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/tessiax64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TessiaX64 " "Found entity 1: TessiaX64" {  } { { "CPU/TessiaX64.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700638311005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700638311005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/memory/instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/memory/instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "CPU/Memory/InstructionMemory.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Memory/InstructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700638311009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700638311009 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.sv(57) " "Verilog HDL warning at ControlUnit.sv(57): extended using \"x\" or \"z\"" {  } { { "CPU/Decode/ControlUnit.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Decode/ControlUnit.sv" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1700638311021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/decode/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/decode/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "CPU/Decode/ControlUnit.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Decode/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700638311022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700638311022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/decode/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/decode/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "CPU/Decode/Decode.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Decode/Decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700638311033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700638311033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/execute/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/execute/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "CPU/Execute/ALU.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Execute/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700638311045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700638311045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/execute/conditionalunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/execute/conditionalunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionalUnit " "Found entity 1: ConditionalUnit" {  } { { "CPU/Execute/ConditionalUnit.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Execute/ConditionalUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700638311057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700638311057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/execute/conditioncheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/execute/conditioncheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "CPU/Execute/ConditionCheck.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Execute/ConditionCheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700638311066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700638311066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/execute/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/execute/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "CPU/Execute/Execute.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Execute/Execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700638311079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700638311079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/hazards/hazardunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/hazards/hazardunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HazardUnit " "Found entity 1: HazardUnit" {  } { { "CPU/Hazards/HazardUnit.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Hazards/HazardUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700638311090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700638311090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/memory/datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/memory/datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "CPU/Memory/DataMemory.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Memory/DataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700638311099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700638311099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/writeback/writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/writeback/writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WriteBack " "Found entity 1: WriteBack" {  } { { "CPU/WriteBack/WriteBack.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/WriteBack/WriteBack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700638311111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700638311111 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TessiaX64_tb.sv(40) " "Verilog HDL information at TessiaX64_tb.sv(40): always construct contains both blocking and non-blocking assignments" {  } { { "Testbenches/TessiaX64_tb.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/Testbenches/TessiaX64_tb.sv" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1700638311114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tessiax64_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tessiax64_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TessiaX64_tb " "Found entity 1: TessiaX64_tb" {  } { { "Testbenches/TessiaX64_tb.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/Testbenches/TessiaX64_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700638311115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700638311115 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TessiaX64 " "Elaborating entity \"TessiaX64\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1700638311180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:imem " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:imem\"" {  } { { "CPU/TessiaX64.sv" "imem" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700638311195 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 InstructionMemory.sv(8) " "Net \"ROM.data_a\" at InstructionMemory.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "CPU/Memory/InstructionMemory.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Memory/InstructionMemory.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1700638311205 "|TessiaX64|InstructionMemory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 InstructionMemory.sv(8) " "Net \"ROM.waddr_a\" at InstructionMemory.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "CPU/Memory/InstructionMemory.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Memory/InstructionMemory.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1700638311206 "|TessiaX64|InstructionMemory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 InstructionMemory.sv(8) " "Net \"ROM.we_a\" at InstructionMemory.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "CPU/Memory/InstructionMemory.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Memory/InstructionMemory.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1700638311206 "|TessiaX64|InstructionMemory:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Fetch:FetchStage " "Elaborating entity \"Fetch\" for hierarchy \"Fetch:FetchStage\"" {  } { { "CPU/TessiaX64.sv" "FetchStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700638311234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 Fetch:FetchStage\|mux2to1:prepcmux " "Elaborating entity \"mux2to1\" for hierarchy \"Fetch:FetchStage\|mux2to1:prepcmux\"" {  } { { "CPU/Fetch/Fetch.sv" "prepcmux" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Fetch/Fetch.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700638311250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenrc Fetch:FetchStage\|flopenrc:pcregister " "Elaborating entity \"flopenrc\" for hierarchy \"Fetch:FetchStage\|flopenrc:pcregister\"" {  } { { "CPU/Fetch/Fetch.sv" "pcregister" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Fetch/Fetch.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700638311263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder Fetch:FetchStage\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"Fetch:FetchStage\|adder:pcadd1\"" {  } { { "CPU/Fetch/Fetch.sv" "pcadd1" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Fetch/Fetch.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700638311274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:controlunit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:controlunit\"" {  } { { "CPU/TessiaX64.sv" "controlunit" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700638311288 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 ControlUnit.sv(25) " "Verilog HDL assignment warning at ControlUnit.sv(25): truncated value with size 10 to match size of target (9)" {  } { { "CPU/Decode/ControlUnit.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Decode/ControlUnit.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1700638311298 "|TessiaX64|ControlUnit:controlunit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 ControlUnit.sv(27) " "Verilog HDL assignment warning at ControlUnit.sv(27): truncated value with size 10 to match size of target (9)" {  } { { "CPU/Decode/ControlUnit.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Decode/ControlUnit.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1700638311298 "|TessiaX64|ControlUnit:controlunit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 ControlUnit.sv(31) " "Verilog HDL assignment warning at ControlUnit.sv(31): truncated value with size 10 to match size of target (9)" {  } { { "CPU/Decode/ControlUnit.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Decode/ControlUnit.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1700638311298 "|TessiaX64|ControlUnit:controlunit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 ControlUnit.sv(33) " "Verilog HDL assignment warning at ControlUnit.sv(33): truncated value with size 10 to match size of target (9)" {  } { { "CPU/Decode/ControlUnit.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Decode/ControlUnit.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1700638311298 "|TessiaX64|ControlUnit:controlunit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 ControlUnit.sv(37) " "Verilog HDL assignment warning at ControlUnit.sv(37): truncated value with size 10 to match size of target (9)" {  } { { "CPU/Decode/ControlUnit.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Decode/ControlUnit.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1700638311298 "|TessiaX64|ControlUnit:controlunit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 ControlUnit.sv(41) " "Verilog HDL assignment warning at ControlUnit.sv(41): truncated value with size 10 to match size of target (9)" {  } { { "CPU/Decode/ControlUnit.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Decode/ControlUnit.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1700638311298 "|TessiaX64|ControlUnit:controlunit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:DecodeStage " "Elaborating entity \"Decode\" for hierarchy \"Decode:DecodeStage\"" {  } { { "CPU/TessiaX64.sv" "DecodeStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700638311301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 Decode:DecodeStage\|mux2to1:ra1mux " "Elaborating entity \"mux2to1\" for hierarchy \"Decode:DecodeStage\|mux2to1:ra1mux\"" {  } { { "CPU/Decode/Decode.sv" "ra1mux" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Decode/Decode.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700638311313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Decode:DecodeStage\|RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"Decode:DecodeStage\|RegisterFile:RF\"" {  } { { "CPU/Decode/Decode.sv" "RF" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Decode/Decode.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700638311324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtendImmediate Decode:DecodeStage\|ExtendImmediate:EI " "Elaborating entity \"ExtendImmediate\" for hierarchy \"Decode:DecodeStage\|ExtendImmediate:EI\"" {  } { { "CPU/Decode/Decode.sv" "EI" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Decode/Decode.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700638311336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenrc flopenrc:DecodeExecuteFlipFlop " "Elaborating entity \"flopenrc\" for hierarchy \"flopenrc:DecodeExecuteFlipFlop\"" {  } { { "CPU/TessiaX64.sv" "DecodeExecuteFlipFlop" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700638311349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionalUnit ConditionalUnit:CondUnit " "Elaborating entity \"ConditionalUnit\" for hierarchy \"ConditionalUnit:CondUnit\"" {  } { { "CPU/TessiaX64.sv" "CondUnit" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700638311363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCheck ConditionalUnit:CondUnit\|ConditionCheck:cc " "Elaborating entity \"ConditionCheck\" for hierarchy \"ConditionalUnit:CondUnit\|ConditionCheck:cc\"" {  } { { "CPU/Execute/ConditionalUnit.sv" "cc" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Execute/ConditionalUnit.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700638311379 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry ConditionCheck.sv(6) " "Verilog HDL or VHDL warning at ConditionCheck.sv(6): object \"carry\" assigned a value but never read" {  } { { "CPU/Execute/ConditionCheck.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Execute/ConditionCheck.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1700638311389 "|TessiaX64|ConditionalUnit:CondUnit|ConditionCheck:cc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1 mux3to1:forwmulA " "Elaborating entity \"mux3to1\" for hierarchy \"mux3to1:forwmulA\"" {  } { { "CPU/TessiaX64.sv" "forwmulA" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700638311390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardUnit HazardUnit:hazards " "Elaborating entity \"HazardUnit\" for hierarchy \"HazardUnit:hazards\"" {  } { { "CPU/TessiaX64.sv" "hazards" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700638311403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute Execute:ExecuteStage " "Elaborating entity \"Execute\" for hierarchy \"Execute:ExecuteStage\"" {  } { { "CPU/TessiaX64.sv" "ExecuteStage" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700638311418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Execute:ExecuteStage\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"Execute:ExecuteStage\|ALU:alu\"" {  } { { "CPU/Execute/Execute.sv" "alu" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Execute/Execute.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700638311430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenrc flopenrc:ExecuteMemoryFlipFlop " "Elaborating entity \"flopenrc\" for hierarchy \"flopenrc:ExecuteMemoryFlipFlop\"" {  } { { "CPU/TessiaX64.sv" "ExecuteMemoryFlipFlop" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700638311445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:dmem " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:dmem\"" {  } { { "CPU/TessiaX64.sv" "dmem" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700638311458 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "DataMemory.sv(14) " "Verilog HDL warning at DataMemory.sv(14): ignoring unsupported system task" {  } { { "CPU/Memory/DataMemory.sv" "" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/Memory/DataMemory.sv" 14 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1700638311467 "|TessiaX64|DataMemory:dmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenrc flopenrc:MemoryWriteBackFlipFlop " "Elaborating entity \"flopenrc\" for hierarchy \"flopenrc:MemoryWriteBackFlipFlop\"" {  } { { "CPU/TessiaX64.sv" "MemoryWriteBackFlipFlop" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700638311481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WriteBack WriteBack:writeback " "Elaborating entity \"WriteBack\" for hierarchy \"WriteBack:writeback\"" {  } { { "CPU/TessiaX64.sv" "writeback" { Text "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/CPU/TessiaX64.sv" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700638311494 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/output_files/TessiaX64.map.smsg " "Generated suppressed messages file C:/Users/kevii/OneDrive/Escritorio/GitHub/CE4302-P2-2023-S2/TessiaX64/output_files/TessiaX64.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1700638311742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700638311754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 01:31:51 2023 " "Processing ended: Wed Nov 22 01:31:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700638311754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700638311754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700638311754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1700638311754 ""}
