$date
	Sat Oct 22 19:29:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#249264
b11100 !
1"
#249266
b11100 &
b11100 %
1$
#249267
0"
#249270
b1110 &
b1110 %
#249274
b111 &
b111 %
#249278
b10110 &
b10110 %
#249282
b1011 &
b1011 %
#249286
b100010 &
b100010 %
#249290
b10001 &
b10001 %
#249294
b110100 &
b110100 %
#249298
b11010 &
b11010 %
#249302
b1101 &
b1101 %
#249306
b101000 &
b101000 %
#249310
b10100 &
b10100 %
#249314
b1010 &
b1010 %
#249318
b101 &
b101 %
#249322
b10000 &
b10000 %
#249326
b1000 &
b1000 %
#249330
b100 &
b100 %
#249334
b10 &
b10 %
#249338
b1 &
b1 %
1#
#249342
b0 &
0#
b0 %
0$
#1285333
b1011 !
1"
#1285334
b1011 &
b1011 %
1$
#1285335
0"
#1285338
b100010 &
b100010 %
#1285342
b10001 &
b10001 %
#1285346
b110100 &
b110100 %
#1285350
b11010 &
b11010 %
#1285354
b1101 &
b1101 %
#1285358
b101000 &
b101000 %
#1285362
b10100 &
b10100 %
#1285366
b1010 &
b1010 %
#1285370
b101 &
b101 %
#1285374
b10000 &
b10000 %
#1285378
b1000 &
b1000 %
#1285382
b100 &
b100 %
#1285386
b10 &
b10 %
#1285390
b1 &
1#
b1 %
#1285394
b0 &
b0 %
0#
0$
#2262510
b1000 &
b1000 %
1$
b1000 !
1"
#2262511
0"
#2262514
b100 &
b100 %
#2262518
b10 &
b10 %
#2262522
b1 &
b1 %
1#
#2262526
b0 &
0#
b0 %
0$
#4500012
