/* Generated by Yosys 0.44 (git sha1 7a4a3768c, g++ 11.2.1 -fPIC -O3) */

module fabric_design195_5_10_top(\$auto_131908 , \$auto_131909 , \$auto_131910 , \$auto_131911 , \$auto_131912 , \$auto_131913 , \$auto_131914 , \$auto_131915 , \$auto_131916 , \$auto_131917 , \$auto_131918 , \$auto_131919 , \$auto_131920 , \$auto_131921 , \$auto_131922 , \$auto_131923 , \$auto_131924 , \$auto_131925 , \$auto_131926 , \$auto_131927 , \$auto_131928 
, \$auto_131929 , \$auto_131930 , \$auto_131931 , \$auto_131932 , \$auto_131933 , \$auto_131934 , \$auto_131935 , \$auto_131936 , \$auto_131937 , \$auto_131938 , \$auto_131939 , \$auto_131940 , \$auto_131941 , \$auto_131942 , \$auto_131943 , \$auto_131944 , \$auto_131945 , \$auto_131946 , \$auto_131947 , \$auto_131948 , \$auto_131949 
, \$auto_131950 , \$auto_131951 , \$auto_131952 , \$auto_131953 , \$auto_131954 , \$auto_131955 , \$auto_131956 , \$auto_131957 , \$auto_131958 , \$auto_131959 , \$auto_131960 , \$auto_131961 , \$auto_131962 , \$auto_131963 , \$auto_131964 , \$auto_131965 , \$auto_131966 , \$auto_131967 , \$auto_131968 , \$auto_131969 , \$auto_131970 
, \$auto_131971 , \$auto_131972 , \$auto_131973 , \$clk_buf_$ibuf_clk , \$f2g_tx_out_$obuf_out[0] , \$f2g_tx_out_$obuf_out[1] , \$f2g_tx_out_$obuf_out[2] , \$f2g_tx_out_$obuf_out[3] , \$f2g_tx_out_$obuf_out[4] , \$f2g_tx_out_$obuf_out[5] , \$f2g_tx_out_$obuf_out[6] , \$f2g_tx_out_$obuf_out[7] , \$f2g_tx_out_$obuf_out[8] , \$f2g_tx_out_$obuf_out[9] , \$f2g_tx_out_$obuf_out[10] , \$f2g_tx_out_$obuf_out[11] , \$f2g_tx_out_$obuf_out[12] , \$f2g_tx_out_$obuf_out[13] , \$f2g_tx_out_$obuf_out[14] , \$f2g_tx_out_$obuf_out[15] , \$f2g_tx_out_$obuf_out[16] 
, \$f2g_tx_out_$obuf_out[17] , \$f2g_tx_out_$obuf_out[18] , \$f2g_tx_out_$obuf_out[19] , \$f2g_tx_out_$obuf_out[20] , \$f2g_tx_out_$obuf_out[21] , \$f2g_tx_out_$obuf_out[22] , \$f2g_tx_out_$obuf_out[23] , \$f2g_tx_out_$obuf_out[24] , \$f2g_tx_out_$obuf_out[25] , \$f2g_tx_out_$obuf_out[26] , \$f2g_tx_out_$obuf_out[27] , \$f2g_tx_out_$obuf_out[28] , \$f2g_tx_out_$obuf_out[29] , \$f2g_tx_out_$obuf_out[30] , \$f2g_tx_out_$obuf_out[31] , \$ibuf_in[0] , \$ibuf_in[1] , \$ibuf_in[2] , \$ibuf_in[3] , \$ibuf_in[4] , \$ibuf_in[5] 
, \$ibuf_in[6] , \$ibuf_in[7] , \$ibuf_in[8] , \$ibuf_in[9] , \$ibuf_in[10] , \$ibuf_in[11] , \$ibuf_in[12] , \$ibuf_in[13] , \$ibuf_in[14] , \$ibuf_in[15] , \$ibuf_in[16] , \$ibuf_in[17] , \$ibuf_in[18] , \$ibuf_in[19] , \$ibuf_in[20] , \$ibuf_in[21] , \$ibuf_in[22] , \$ibuf_in[23] , \$ibuf_in[24] , \$ibuf_in[25] , \$ibuf_in[26] 
, \$ibuf_in[27] , \$ibuf_in[28] , \$ibuf_in[29] , \$ibuf_in[30] , \$ibuf_in[31] , \$ibuf_rst );
  output \$auto_131908 ;
  output \$auto_131909 ;
  output \$auto_131910 ;
  output \$auto_131911 ;
  output \$auto_131912 ;
  output \$auto_131913 ;
  output \$auto_131914 ;
  output \$auto_131915 ;
  output \$auto_131916 ;
  output \$auto_131917 ;
  output \$auto_131918 ;
  output \$auto_131919 ;
  output \$auto_131920 ;
  output \$auto_131921 ;
  output \$auto_131922 ;
  output \$auto_131923 ;
  output \$auto_131924 ;
  output \$auto_131925 ;
  output \$auto_131926 ;
  output \$auto_131927 ;
  output \$auto_131928 ;
  output \$auto_131929 ;
  output \$auto_131930 ;
  output \$auto_131931 ;
  output \$auto_131932 ;
  output \$auto_131933 ;
  output \$auto_131934 ;
  output \$auto_131935 ;
  output \$auto_131936 ;
  output \$auto_131937 ;
  output \$auto_131938 ;
  output \$auto_131939 ;
  output \$auto_131940 ;
  output \$auto_131941 ;
  output \$auto_131942 ;
  output \$auto_131943 ;
  output \$auto_131944 ;
  output \$auto_131945 ;
  output \$auto_131946 ;
  output \$auto_131947 ;
  output \$auto_131948 ;
  output \$auto_131949 ;
  output \$auto_131950 ;
  output \$auto_131951 ;
  output \$auto_131952 ;
  output \$auto_131953 ;
  output \$auto_131954 ;
  output \$auto_131955 ;
  output \$auto_131956 ;
  output \$auto_131957 ;
  output \$auto_131958 ;
  output \$auto_131959 ;
  output \$auto_131960 ;
  output \$auto_131961 ;
  output \$auto_131962 ;
  output \$auto_131963 ;
  output \$auto_131964 ;
  output \$auto_131965 ;
  output \$auto_131966 ;
  output \$auto_131967 ;
  output \$auto_131968 ;
  output \$auto_131969 ;
  output \$auto_131970 ;
  output \$auto_131971 ;
  output \$auto_131972 ;
  output \$auto_131973 ;
  input \$clk_buf_$ibuf_clk ;
  output \$f2g_tx_out_$obuf_out[0] ;
  output \$f2g_tx_out_$obuf_out[10] ;
  output \$f2g_tx_out_$obuf_out[11] ;
  output \$f2g_tx_out_$obuf_out[12] ;
  output \$f2g_tx_out_$obuf_out[13] ;
  output \$f2g_tx_out_$obuf_out[14] ;
  output \$f2g_tx_out_$obuf_out[15] ;
  output \$f2g_tx_out_$obuf_out[16] ;
  output \$f2g_tx_out_$obuf_out[17] ;
  output \$f2g_tx_out_$obuf_out[18] ;
  output \$f2g_tx_out_$obuf_out[19] ;
  output \$f2g_tx_out_$obuf_out[1] ;
  output \$f2g_tx_out_$obuf_out[20] ;
  output \$f2g_tx_out_$obuf_out[21] ;
  output \$f2g_tx_out_$obuf_out[22] ;
  output \$f2g_tx_out_$obuf_out[23] ;
  output \$f2g_tx_out_$obuf_out[24] ;
  output \$f2g_tx_out_$obuf_out[25] ;
  output \$f2g_tx_out_$obuf_out[26] ;
  output \$f2g_tx_out_$obuf_out[27] ;
  output \$f2g_tx_out_$obuf_out[28] ;
  output \$f2g_tx_out_$obuf_out[29] ;
  output \$f2g_tx_out_$obuf_out[2] ;
  output \$f2g_tx_out_$obuf_out[30] ;
  output \$f2g_tx_out_$obuf_out[31] ;
  output \$f2g_tx_out_$obuf_out[3] ;
  output \$f2g_tx_out_$obuf_out[4] ;
  output \$f2g_tx_out_$obuf_out[5] ;
  output \$f2g_tx_out_$obuf_out[6] ;
  output \$f2g_tx_out_$obuf_out[7] ;
  output \$f2g_tx_out_$obuf_out[8] ;
  output \$f2g_tx_out_$obuf_out[9] ;
  input \$ibuf_in[0] ;
  input \$ibuf_in[10] ;
  input \$ibuf_in[11] ;
  input \$ibuf_in[12] ;
  input \$ibuf_in[13] ;
  input \$ibuf_in[14] ;
  input \$ibuf_in[15] ;
  input \$ibuf_in[16] ;
  input \$ibuf_in[17] ;
  input \$ibuf_in[18] ;
  input \$ibuf_in[19] ;
  input \$ibuf_in[1] ;
  input \$ibuf_in[20] ;
  input \$ibuf_in[21] ;
  input \$ibuf_in[22] ;
  input \$ibuf_in[23] ;
  input \$ibuf_in[24] ;
  input \$ibuf_in[25] ;
  input \$ibuf_in[26] ;
  input \$ibuf_in[27] ;
  input \$ibuf_in[28] ;
  input \$ibuf_in[29] ;
  input \$ibuf_in[2] ;
  input \$ibuf_in[30] ;
  input \$ibuf_in[31] ;
  input \$ibuf_in[3] ;
  input \$ibuf_in[4] ;
  input \$ibuf_in[5] ;
  input \$ibuf_in[6] ;
  input \$ibuf_in[7] ;
  input \$ibuf_in[8] ;
  input \$ibuf_in[9] ;
  input \$ibuf_rst ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9" *)
  wire \$abc$128410$abc$55512$auto_1049.co ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9" *)
  wire \$abc$128410$abc$55512$auto_1055.co ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9" *)
  wire \$abc$128410$abc$55512$auto_1061.co ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9" *)
  wire \$abc$128410$abc$55512$auto_1076.co ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9" *)
  wire \$abc$128410$abc$55512$auto_1085.co ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9" *)
  wire \$abc$128410$abc$55512$auto_1118.co ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9" *)
  wire \$abc$128410$abc$55512$auto_1127.co ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9" *)
  wire \$abc$128410$abc$55512$auto_1130.co ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9" *)
  wire \$abc$128410$abc$55512$auto_1133.co ;
  wire \$abc$128410$abc$55512$li522_li522 ;
  wire \$abc$128410$abc$55512$li669_li669 ;
  wire \$abc$128410$abc$55512$li670_li670 ;
  wire \$abc$128410$abc$55512$li672_li672 ;
  wire \$abc$128410$abc$55512$li673_li673 ;
  wire \$abc$128410$abc$55512$li674_li674 ;
  wire \$abc$128410$abc$55512$li675_li675 ;
  wire \$abc$128410$abc$55512$li676_li676 ;
  wire \$abc$128410$abc$55512$li677_li677 ;
  wire \$abc$128410$abc$55512$li678_li678 ;
  wire \$abc$128410$abc$55512$li679_li679 ;
  wire \$abc$128410$abc$55512$li680_li680 ;
  wire \$abc$128410$abc$55512$li681_li681 ;
  wire \$abc$128410$abc$55512$li682_li682 ;
  wire \$abc$128410$abc$55512$li683_li683 ;
  wire \$abc$128410$abc$55512$li684_li684 ;
  wire \$abc$128410$abc$55512$li685_li685 ;
  wire \$abc$128410$abc$55512$li686_li686 ;
  wire \$abc$128410$abc$55512$li687_li687 ;
  wire \$abc$128410$abc$55512$li707_li707 ;
  wire \$abc$128410$abc$55512$li708_li708 ;
  wire \$abc$128410$abc$55512$li710_li710 ;
  wire \$abc$128410$abc$55512$li711_li711 ;
  wire \$abc$128410$abc$55512$li712_li712 ;
  wire \$abc$128410$abc$55512$li713_li713 ;
  wire \$abc$128410$abc$55512$li714_li714 ;
  wire \$abc$128410$abc$55512$li715_li715 ;
  wire \$abc$128410$abc$55512$li716_li716 ;
  wire \$abc$128410$abc$55512$li717_li717 ;
  wire \$abc$128410$abc$55512$li718_li718 ;
  wire \$abc$128410$abc$55512$li719_li719 ;
  wire \$abc$128410$abc$55512$li720_li720 ;
  wire \$abc$128410$abc$55512$li721_li721 ;
  wire \$abc$128410$abc$55512$li722_li722 ;
  wire \$abc$128410$abc$55512$li724_li724 ;
  wire \$abc$128410$abc$55512$li725_li725 ;
  wire \$abc$128410$abc$55512$li726_li726 ;
  wire \$abc$128410$abc$55512$li727_li727 ;
  wire \$abc$128410$abc$55512$li728_li728 ;
  wire \$abc$128410$abc$55512$li729_li729 ;
  wire \$abc$128410$abc$55512$li730_li730 ;
  wire \$abc$128410$abc$55512$li731_li731 ;
  wire \$abc$128410$abc$55512$li732_li732 ;
  wire \$abc$128410$abc$55512$li733_li733 ;
  wire \$abc$128410$abc$55512$li734_li734 ;
  wire \$abc$128410$abc$55512$li735_li735 ;
  wire \$abc$128410$abc$55512$li736_li736 ;
  wire \$abc$128410$abc$55512$li737_li737 ;
  wire \$abc$128410$abc$55512$li738_li738 ;
  wire \$abc$128410$abc$55512$li739_li739 ;
  wire \$abc$128410$abc$64559$li078_li078 ;
  wire \$abc$128410$abc$64559$li079_li079 ;
  wire \$abc$128410$abc$64559$li080_li080 ;
  wire \$abc$128410$abc$64559$li081_li081 ;
  wire \$abc$128410$abc$64559$li082_li082 ;
  wire \$abc$128410$abc$64559$li083_li083 ;
  wire \$abc$128410$abc$64559$li084_li084 ;
  wire \$abc$128410$abc$64559$li085_li085 ;
  wire \$abc$128410$abc$64559$li086_li086 ;
  wire \$abc$128410$abc$64559$li087_li087 ;
  wire \$abc$128410$abc$64559$li088_li088 ;
  wire \$abc$128410$abc$64559$li121_li121 ;
  wire \$abc$128410$abc$64559$li122_li122 ;
  wire \$abc$128410$abc$64559$li123_li123 ;
  wire \$abc$128410$abc$64559$li124_li124 ;
  wire \$abc$128410$abc$64559$li125_li125 ;
  wire \$abc$128410$abc$64559$li126_li126 ;
  wire \$abc$128410$abc$64559$li127_li127 ;
  wire \$abc$128410$abc$64559$li128_li128 ;
  wire \$abc$128410$abc$64559$li129_li129 ;
  wire \$abc$128410$abc$64559$li130_li130 ;
  wire \$abc$128410$abc$64559$li131_li131 ;
  wire \$abc$128410$abc$64559$li133_li133 ;
  wire \$abc$128410$abc$64559$li265_li265 ;
  wire \$abc$128410$abc$64559$li266_li266 ;
  wire \$abc$128410$abc$64559$li267_li267 ;
  wire \$abc$128410$abc$64559$li268_li268 ;
  wire \$abc$128410$abc$64559$li269_li269 ;
  wire \$abc$128410$abc$64559$li270_li270 ;
  wire \$abc$128410$abc$64559$li271_li271 ;
  wire \$abc$128410$abc$64559$li272_li272 ;
  wire \$abc$128410$abc$64559$li273_li273 ;
  wire \$abc$128410$abc$64559$li274_li274 ;
  wire \$abc$128410$abc$64559$li275_li275 ;
  wire \$abc$128410$abc$64559$li276_li276 ;
  wire \$abc$128410$abc$64559$li277_li277 ;
  wire \$abc$128410$abc$64559$li278_li278 ;
  wire \$abc$128410$abc$64559$li279_li279 ;
  wire \$abc$128410$abc$64559$li280_li280 ;
  wire \$abc$128410$abc$64559$li281_li281 ;
  wire \$abc$128410$abc$64559$li282_li282 ;
  wire \$abc$128410$abc$64559$li283_li283 ;
  wire \$abc$128410$abc$64559$li284_li284 ;
  wire \$abc$128410$abc$64559$li285_li285 ;
  wire \$abc$128410$abc$64559$li286_li286 ;
  wire \$abc$128410$abc$64559$li287_li287 ;
  wire \$abc$128410$abc$64559$li288_li288 ;
  wire \$abc$128410$abc$64559$li289_li289 ;
  wire \$abc$128410$abc$64559$li290_li290 ;
  wire \$abc$128410$abc$64559$li291_li291 ;
  wire \$abc$128410$abc$64559$li292_li292 ;
  wire \$abc$128410$abc$64559$li293_li293 ;
  wire \$abc$128410$abc$64559$li294_li294 ;
  wire \$abc$128410$abc$64559$li295_li295 ;
  wire \$abc$128410$abc$64559$li296_li296 ;
  wire \$abc$128410$abc$64559$li297_li297 ;
  wire \$abc$128410$abc$64559$li298_li298 ;
  wire \$abc$128410$abc$64559$li299_li299 ;
  wire \$abc$128410$abc$64559$li300_li300 ;
  wire \$abc$128410$abc$64559$li301_li301 ;
  wire \$abc$128410$abc$64559$li303_li303 ;
  wire \$abc$128410$abc$64559$li304_li304 ;
  wire \$abc$128410$abc$64559$li305_li305 ;
  wire \$abc$128410$abc$64559$li306_li306 ;
  wire \$abc$128410$abc$64559$li307_li307 ;
  wire \$abc$128410$abc$64559$li308_li308 ;
  wire \$abc$128410$abc$64559$li309_li309 ;
  wire \$abc$128410$abc$64559$li310_li310 ;
  wire \$abc$128410$abc$64559$li311_li311 ;
  wire \$abc$128410$abc$64559$li312_li312 ;
  wire \$abc$128410$abc$64559$li313_li313 ;
  wire \$abc$128410$abc$64559$li314_li314 ;
  wire \$abc$128410$abc$64559$li315_li315 ;
  wire \$abc$128410$abc$64559$li316_li316 ;
  wire \$abc$128410$abc$64559$li317_li317 ;
  wire \$abc$128410$abc$64559$li318_li318 ;
  wire \$abc$128410$abc$64559$li319_li319 ;
  wire \$abc$128410$abc$64559$li320_li320 ;
  wire \$abc$128410$abc$64559$li321_li321 ;
  wire \$abc$128410$abc$64559$li322_li322 ;
  wire \$abc$128410$abc$64559$li323_li323 ;
  wire \$abc$128410$abc$64559$li324_li324 ;
  wire \$abc$128410$abc$64559$li325_li325 ;
  wire \$abc$128410$abc$64559$li326_li326 ;
  wire \$abc$128410$abc$64559$li327_li327 ;
  wire \$abc$128410$abc$64559$li328_li328 ;
  wire \$abc$128410$abc$64559$li329_li329 ;
  wire \$abc$128410$abc$64559$li330_li330 ;
  wire \$abc$128410$abc$64559$li331_li331 ;
  wire \$abc$128410$abc$64559$li332_li332 ;
  wire \$abc$128410$abc$64559$li333_li333 ;
  wire \$abc$128410$abc$64559$li334_li334 ;
  wire \$abc$128410$abc$64559$li335_li335 ;
  wire \$abc$128410$abc$64559$li336_li336 ;
  wire \$abc$128410$abc$64559$li337_li337 ;
  wire \$abc$128410$abc$64559$li338_li338 ;
  wire \$abc$128410$abc$64559$li339_li339 ;
  wire \$abc$128410$abc$64559$li340_li340 ;
  wire \$abc$128410$abc$64559$li341_li341 ;
  wire \$abc$128410$abc$64559$li342_li342 ;
  wire \$abc$128410$abc$64559$li343_li343 ;
  wire \$abc$128410$abc$64559$li344_li344 ;
  wire \$abc$128410$abc$64559$li345_li345 ;
  wire \$abc$128410$abc$64559$li346_li346 ;
  wire \$abc$128410$abc$64559$li347_li347 ;
  wire \$abc$128410$abc$64559$li348_li348 ;
  wire \$abc$128410$abc$64559$li349_li349 ;
  wire \$abc$128410$abc$64559$li350_li350 ;
  wire \$abc$128410$abc$64559$li351_li351 ;
  wire \$abc$128410$abc$64559$li352_li352 ;
  wire \$abc$128410$abc$64559$li353_li353 ;
  wire \$abc$128410$abc$64559$li354_li354 ;
  wire \$abc$128410$abc$64559$li355_li355 ;
  wire \$abc$128410$abc$64559$li356_li356 ;
  wire \$abc$128410$abc$64559$li357_li357 ;
  wire \$abc$128410$abc$64559$li358_li358 ;
  wire \$abc$128410$abc$64559$li359_li359 ;
  wire \$abc$128410$abc$64559$li360_li360 ;
  wire \$abc$128410$abc$64559$li361_li361 ;
  wire \$abc$128410$abc$64559$li362_li362 ;
  wire \$abc$128410$abc$64559$li363_li363 ;
  wire \$abc$128410$abc$64559$li364_li364 ;
  wire \$abc$128410$abc$64559$li365_li365 ;
  wire \$abc$128410$abc$64559$li366_li366 ;
  wire \$abc$128410$abc$64559$li367_li367 ;
  wire \$abc$128410$abc$64559$li368_li368 ;
  wire \$abc$128410$abc$64559$li369_li369 ;
  wire \$abc$128410$abc$64559$li370_li370 ;
  wire \$abc$128410$abc$64559$li371_li371 ;
  wire \$abc$128410$abc$64559$li372_li372 ;
  wire \$abc$128410$abc$64559$li373_li373 ;
  wire \$abc$128410$abc$64559$li374_li374 ;
  wire \$abc$128410$abc$64559$li375_li375 ;
  wire \$abc$128410$abc$64559$li376_li376 ;
  wire \$abc$128410$abc$64559$li377_li377 ;
  wire \$abc$128410$abc$64559$li378_li378 ;
  wire \$abc$128410$abc$64559$li379_li379 ;
  wire \$abc$128410$abc$64559$li380_li380 ;
  wire \$abc$128410$abc$64559$li381_li381 ;
  wire \$abc$128410$abc$64559$li382_li382 ;
  wire \$abc$128410$abc$64559$li383_li383 ;
  wire \$abc$128410$abc$64559$li384_li384 ;
  wire \$abc$128410$abc$64559$li385_li385 ;
  wire \$abc$128410$abc$64559$li386_li386 ;
  wire \$abc$128410$abc$64559$li387_li387 ;
  wire \$abc$128410$abc$64559$li388_li388 ;
  wire \$abc$128410$abc$64559$li389_li389 ;
  wire \$abc$128410$abc$64559$li390_li390 ;
  wire \$abc$128410$abc$64559$li391_li391 ;
  wire \$abc$128410$abc$64559$li392_li392 ;
  wire \$abc$128410$abc$64559$li393_li393 ;
  wire \$abc$128410$abc$64559$li394_li394 ;
  wire \$abc$128410$abc$64559$li395_li395 ;
  wire \$abc$128410$abc$64559$li396_li396 ;
  wire \$abc$128410$abc$64559$li397_li397 ;
  wire \$abc$128410$abc$64559$li398_li398 ;
  wire \$abc$128410$abc$64559$li399_li399 ;
  wire \$abc$128410$abc$64559$li400_li400 ;
  wire \$abc$128410$abc$64559$li401_li401 ;
  wire \$abc$128410$abc$64559$li402_li402 ;
  wire \$abc$128410$abc$64559$li403_li403 ;
  wire \$abc$128410$abc$64559$li404_li404 ;
  wire \$abc$128410$abc$64559$li405_li405 ;
  wire \$abc$128410$abc$64559$li406_li406 ;
  wire \$abc$128410$abc$64559$li407_li407 ;
  wire \$abc$128410$abc$64559$li408_li408 ;
  wire \$abc$128410$abc$64559$li409_li409 ;
  wire \$abc$128410$abc$64559$li410_li410 ;
  wire \$abc$128410$abc$64559$li411_li411 ;
  wire \$abc$128410$abc$64559$li412_li412 ;
  wire \$abc$128410$abc$64559$li413_li413 ;
  wire \$abc$128410$abc$64559$li414_li414 ;
  wire \$abc$128410$abc$64559$li415_li415 ;
  wire \$abc$128410$abc$64559$li416_li416 ;
  wire \$abc$128410$abc$64559$li417_li417 ;
  wire \$abc$128410$abc$64559$li418_li418 ;
  wire \$abc$128410$abc$64559$li419_li419 ;
  wire \$abc$128410$abc$64559$li420_li420 ;
  wire \$abc$128410$abc$64559$li421_li421 ;
  wire \$abc$128410$abc$64559$li422_li422 ;
  wire \$abc$128410$abc$64559$li423_li423 ;
  wire \$abc$128410$abc$64559$li424_li424 ;
  wire \$abc$128410$abc$64559$li425_li425 ;
  wire \$abc$128410$abc$64559$li426_li426 ;
  wire \$abc$128410$abc$64559$li427_li427 ;
  wire \$abc$128410$abc$64559$li428_li428 ;
  wire \$abc$128410$abc$64559$li429_li429 ;
  wire \$abc$128410$abc$64559$li430_li430 ;
  wire \$abc$128410$abc$64559$li431_li431 ;
  wire \$abc$128410$abc$64559$li432_li432 ;
  wire \$abc$128410$abc$64559$li433_li433 ;
  wire \$abc$128410$abc$64559$li434_li434 ;
  wire \$abc$128410$abc$64559$li435_li435 ;
  wire \$abc$128410$abc$64559$li436_li436 ;
  wire \$abc$128410$abc$64559$li437_li437 ;
  wire \$abc$128410$abc$64559$li438_li438 ;
  wire \$abc$128410$abc$64559$li439_li439 ;
  wire \$abc$128410$abc$64559$li440_li440 ;
  wire \$abc$128410$abc$64559$li441_li441 ;
  wire \$abc$128410$abc$64559$li442_li442 ;
  wire \$abc$128410$abc$64559$li443_li443 ;
  wire \$abc$128410$abc$64559$li444_li444 ;
  wire \$abc$128410$abc$64559$li445_li445 ;
  wire \$abc$128410$abc$64559$li446_li446 ;
  wire \$abc$128410$abc$64559$li447_li447 ;
  wire \$abc$128410$abc$64559$li448_li448 ;
  wire \$abc$128410$abc$64559$li449_li449 ;
  wire \$abc$128410$abc$64559$li450_li450 ;
  wire \$abc$128410$abc$64559$li451_li451 ;
  wire \$abc$128410$abc$64559$li452_li452 ;
  wire \$abc$128410$abc$64559$li453_li453 ;
  wire \$abc$128410$abc$64559$li454_li454 ;
  wire \$abc$128410$abc$64559$li455_li455 ;
  wire \$abc$128410$abc$64559$li456_li456 ;
  wire \$abc$128410$abc$64559$li457_li457 ;
  wire \$abc$128410$abc$64559$li458_li458 ;
  wire \$abc$128410$abc$64559$li459_li459 ;
  wire \$abc$128410$abc$64559$li460_li460 ;
  wire \$abc$128410$abc$64559$li461_li461 ;
  wire \$abc$128410$abc$64559$li462_li462 ;
  wire \$abc$128410$abc$64559$li463_li463 ;
  wire \$abc$128410$abc$64559$li464_li464 ;
  wire \$abc$128410$abc$64559$li465_li465 ;
  wire \$abc$128410$abc$64559$li466_li466 ;
  wire \$abc$128410$abc$64559$li467_li467 ;
  wire \$abc$128410$abc$64559$li468_li468 ;
  wire \$abc$128410$abc$64559$li469_li469 ;
  wire \$abc$128410$abc$64559$li470_li470 ;
  wire \$abc$128410$abc$64559$li471_li471 ;
  wire \$abc$128410$abc$64559$li472_li472 ;
  wire \$abc$128410$abc$64559$li473_li473 ;
  wire \$abc$128410$abc$64559$li474_li474 ;
  wire \$abc$128410$abc$64559$li475_li475 ;
  wire \$abc$128410$abc$64559$li476_li476 ;
  wire \$abc$128410$abc$64559$li477_li477 ;
  wire \$abc$128410$abc$64559$li478_li478 ;
  wire \$abc$128410$abc$64559$li479_li479 ;
  wire \$abc$128410$abc$64559$li480_li480 ;
  wire \$abc$128410$abc$64559$li481_li481 ;
  wire \$abc$128410$abc$64559$li482_li482 ;
  wire \$abc$128410$abc$64559$li498_li498 ;
  wire \$abc$128410$abc$64559$li499_li499 ;
  wire \$abc$128410$abc$64559$li500_li500 ;
  wire \$abc$128410$abc$64559$li501_li501 ;
  wire \$abc$128410$abc$64559$li502_li502 ;
  wire \$abc$128410$abc$64559$li503_li503 ;
  wire \$abc$128410$abc$64559$li504_li504 ;
  wire \$abc$128410$abc$64559$li505_li505 ;
  wire \$abc$128410$abc$64559$li506_li506 ;
  wire \$abc$128410$abc$64559$li507_li507 ;
  wire \$abc$128410$abc$64559$li508_li508 ;
  wire \$abc$128410$abc$64559$li509_li509 ;
  wire \$abc$128410$abc$64559$li510_li510 ;
  wire \$abc$128410$abc$64559$li511_li511 ;
  wire \$abc$128410$abc$64559$li512_li512 ;
  wire \$abc$128410$abc$64559$li513_li513 ;
  wire \$abc$128410$abc$64559$li514_li514 ;
  wire \$abc$128410$abc$64559$li515_li515 ;
  wire \$abc$128410$abc$64559$li516_li516 ;
  wire \$abc$128410$abc$64559$li517_li517 ;
  wire \$abc$128410$abc$64559$li518_li518 ;
  wire \$abc$128410$abc$64559$li519_li519 ;
  wire \$abc$128410$abc$64559$li520_li520 ;
  wire \$abc$128410$abc$64559$li521_li521 ;
  wire \$abc$128410$abc$64559$li522_li522 ;
  wire \$abc$128410$abc$64559$li523_li523 ;
  wire \$abc$128410$abc$64559$li524_li524 ;
  wire \$abc$128410$abc$64559$li525_li525 ;
  wire \$abc$128410$abc$64559$li526_li526 ;
  wire \$abc$128410$abc$64559$li527_li527 ;
  wire \$abc$128410$abc$64559$li528_li528 ;
  wire \$abc$128410$abc$64559$li529_li529 ;
  wire \$abc$128410$abc$64559$li530_li530 ;
  wire \$abc$128410$abc$64559$li531_li531 ;
  wire \$abc$128410$abc$64559$li532_li532 ;
  wire \$abc$128410$abc$64559$li533_li533 ;
  wire \$abc$128410$abc$64559$li534_li534 ;
  wire \$abc$128410$abc$64559$li535_li535 ;
  wire \$abc$128410$abc$64559$li536_li536 ;
  wire \$abc$128410$abc$64559$li537_li537 ;
  wire \$abc$128410$abc$64559$li538_li538 ;
  wire \$abc$128410$abc$64559$li539_li539 ;
  wire \$abc$128410$abc$64559$li540_li540 ;
  wire \$abc$128410$abc$64559$li541_li541 ;
  wire \$abc$128410$abc$64559$li542_li542 ;
  wire \$abc$128410$abc$64559$li543_li543 ;
  wire \$abc$128410$abc$64559$li544_li544 ;
  wire \$abc$128410$abc$64559$li545_li545 ;
  wire \$abc$128410$abc$64559$li546_li546 ;
  wire \$abc$128410$abc$64559$li547_li547 ;
  wire \$abc$128410$abc$64559$li548_li548 ;
  wire \$abc$128410$abc$64559$li549_li549 ;
  wire \$abc$128410$abc$64559$li550_li550 ;
  wire \$abc$128410$abc$64559$li551_li551 ;
  wire \$abc$128410$abc$64559$li552_li552 ;
  wire \$abc$128410$abc$64559$li553_li553 ;
  wire \$abc$128410$abc$64559$li554_li554 ;
  wire \$abc$128410$abc$64559$li555_li555 ;
  wire \$abc$128410$abc$64559$li556_li556 ;
  wire \$abc$128410$abc$64559$li557_li557 ;
  wire \$abc$128410$abc$64559$li558_li558 ;
  wire \$abc$128410$abc$64559$li559_li559 ;
  wire \$abc$128410$abc$64559$li560_li560 ;
  wire \$abc$128410$abc$64559$li561_li561 ;
  wire \$abc$128410$abc$64559$li562_li562 ;
  wire \$abc$128410$abc$64559$li563_li563 ;
  wire \$abc$128410$abc$64559$li564_li564 ;
  wire \$abc$128410$abc$64559$li565_li565 ;
  wire \$abc$128410$abc$64559$li566_li566 ;
  wire \$abc$128410$abc$64559$li567_li567 ;
  wire \$abc$128410$abc$64559$li568_li568 ;
  wire \$abc$128410$abc$64559$li569_li569 ;
  wire \$abc$128410$abc$64559$li570_li570 ;
  wire \$abc$128410$abc$64559$li571_li571 ;
  wire \$abc$128410$abc$64559$li572_li572 ;
  wire \$abc$128410$abc$64559$li573_li573 ;
  wire \$abc$128410$abc$64559$li574_li574 ;
  wire \$abc$128410$abc$64559$li575_li575 ;
  wire \$abc$128410$abc$64559$li576_li576 ;
  wire \$abc$128410$abc$64559$li577_li577 ;
  wire \$abc$128410$abc$64559$li578_li578 ;
  wire \$abc$128410$abc$64559$li579_li579 ;
  wire \$abc$128410$abc$64559$li580_li580 ;
  wire \$abc$128410$abc$64559$li581_li581 ;
  wire \$abc$128410$abc$64559$li582_li582 ;
  wire \$abc$128410$abc$64559$li583_li583 ;
  wire \$abc$128410$abc$64559$li584_li584 ;
  wire \$abc$128410$abc$64559$li585_li585 ;
  wire \$abc$128410$abc$64559$li586_li586 ;
  wire \$abc$128410$abc$64559$li587_li587 ;
  wire \$abc$128410$abc$64559$li588_li588 ;
  wire \$abc$128410$abc$64559$li589_li589 ;
  wire \$abc$128410$abc$64559$li590_li590 ;
  wire \$abc$128410$abc$64559$li591_li591 ;
  wire \$abc$128410$abc$64559$li592_li592 ;
  wire \$abc$128410$abc$64559$li593_li593 ;
  wire \$abc$128410$abc$64559$li594_li594 ;
  wire \$abc$128410$abc$64559$li595_li595 ;
  wire \$abc$128410$abc$64559$li596_li596 ;
  wire \$abc$128410$abc$64559$li597_li597 ;
  wire \$abc$128410$abc$64559$li598_li598 ;
  wire \$abc$128410$abc$64559$li599_li599 ;
  wire \$abc$128410$abc$64559$li600_li600 ;
  wire \$abc$128410$abc$64559$li601_li601 ;
  wire \$abc$128410$abc$64559$li602_li602 ;
  wire \$abc$128410$abc$64559$li603_li603 ;
  wire \$abc$128410$abc$64559$li604_li604 ;
  wire \$abc$128410$abc$64559$li605_li605 ;
  wire \$abc$128410$abc$64559$li606_li606 ;
  wire \$abc$128410$abc$64559$li607_li607 ;
  wire \$abc$128410$abc$64559$li608_li608 ;
  wire \$abc$128410$abc$64559$li609_li609 ;
  wire \$abc$128410$abc$64559$li610_li610 ;
  wire \$abc$128410$abc$64559$li611_li611 ;
  wire \$abc$128410$abc$64559$li612_li612 ;
  wire \$abc$128410$abc$64559$li613_li613 ;
  wire \$abc$128410$abc$64559$li614_li614 ;
  wire \$abc$128410$abc$64559$li615_li615 ;
  wire \$abc$128410$abc$64559$li616_li616 ;
  wire \$abc$128410$abc$64559$li617_li617 ;
  wire \$abc$128410$abc$64559$li618_li618 ;
  wire \$abc$128410$abc$64559$li619_li619 ;
  wire \$abc$128410$abc$64559$li620_li620 ;
  wire \$abc$128410$abc$64559$li621_li621 ;
  wire \$abc$128410$abc$64559$li622_li622 ;
  wire \$abc$128410$abc$64559$li623_li623 ;
  wire \$abc$128410$abc$64559$li624_li624 ;
  wire \$abc$128410$abc$64559$li625_li625 ;
  wire \$abc$128410$abc$64559$li626_li626 ;
  wire \$abc$128410$abc$64559$li627_li627 ;
  wire \$abc$128410$abc$64559$li628_li628 ;
  wire \$abc$128410$abc$64559$li629_li629 ;
  wire \$abc$128410$abc$64559$li630_li630 ;
  wire \$abc$128410$abc$64559$li631_li631 ;
  wire \$abc$128410$abc$64559$li632_li632 ;
  wire \$abc$128410$abc$64559$li633_li633 ;
  wire \$abc$128410$abc$64559$li634_li634 ;
  wire \$abc$128410$abc$64559$li635_li635 ;
  wire \$abc$128410$abc$64559$li636_li636 ;
  wire \$abc$128410$abc$64559$li637_li637 ;
  wire \$abc$128410$abc$64559$li638_li638 ;
  wire \$abc$128410$abc$64559$li639_li639 ;
  wire \$abc$128410$abc$64559$li640_li640 ;
  wire \$abc$128410$abc$64559$li641_li641 ;
  wire \$abc$128410$abc$64559$li642_li642 ;
  wire \$abc$128410$abc$64559$li643_li643 ;
  wire \$abc$128410$abc$64559$li644_li644 ;
  wire \$abc$128410$abc$64559$li646_li646 ;
  wire \$abc$128410$abc$64559$li647_li647 ;
  wire \$abc$128410$abc$64559$li649_li649 ;
  wire \$abc$128410$abc$64559$li650_li650 ;
  wire \$abc$128410$abc$64559$li651_li651 ;
  wire \$abc$128410$abc$64559$li652_li652 ;
  wire \$abc$128410$abc$64559$li653_li653 ;
  wire \$abc$128410$abc$64559$li654_li654 ;
  wire \$abc$128410$abc$64559$li655_li655 ;
  wire \$abc$128410$abc$64559$li656_li656 ;
  wire \$abc$128410$abc$64559$li657_li657 ;
  wire \$abc$128410$abc$64559$li658_li658 ;
  wire \$abc$128410$abc$64559$li659_li659 ;
  wire \$abc$128410$abc$64559$li660_li660 ;
  wire \$abc$128410$abc$64559$li661_li661 ;
  wire \$abc$128410$abc$64559$li662_li662 ;
  wire \$abc$128410$abc$64559$li663_li663 ;
  wire \$abc$128410$abc$64559$li664_li664 ;
  wire \$abc$128410$abc$64559$li665_li665 ;
  wire \$abc$128410$abc$64559$li666_li666 ;
  wire \$abc$128410$abc$64559$li667_li667 ;
  wire \$abc$128410$abc$64559$li668_li668 ;
  wire \$abc$128410$abc$64559$li669_li669 ;
  wire \$abc$128410$abc$64559$li670_li670 ;
  wire \$abc$128410$abc$64559$li671_li671 ;
  wire \$abc$128410$abc$64559$li672_li672 ;
  wire \$abc$128410$abc$64559$li673_li673 ;
  wire \$abc$128410$abc$64559$li674_li674 ;
  wire \$abc$128410$abc$64559$li675_li675 ;
  wire \$abc$128410$abc$64559$li676_li676 ;
  wire \$abc$128410$abc$64559$li677_li677 ;
  wire \$abc$128410$abc$64559$li678_li678 ;
  wire \$abc$128410$abc$64559$li679_li679 ;
  wire \$abc$128410$abc$64559$li680_li680 ;
  wire \$abc$128410$abc$64559$li681_li681 ;
  wire \$abc$128410$abc$64559$li682_li682 ;
  wire \$abc$128410$abc$64559$li683_li683 ;
  wire \$abc$128410$abc$64559$li684_li684 ;
  wire \$abc$128410$abc$64559$li685_li685 ;
  wire \$abc$128410$abc$64559$li686_li686 ;
  wire \$abc$128410$abc$64559$li687_li687 ;
  wire \$abc$128410$abc$64559$li688_li688 ;
  wire \$abc$128410$abc$64559$li689_li689 ;
  wire \$abc$128410$abc$64559$li690_li690 ;
  wire \$abc$128410$abc$64559$li691_li691 ;
  wire \$abc$128410$abc$64559$li692_li692 ;
  wire \$abc$128410$abc$64559$li693_li693 ;
  wire \$abc$128410$abc$64559$li694_li694 ;
  wire \$abc$128410$abc$64559$li695_li695 ;
  wire \$abc$128410$abc$64559$li696_li696 ;
  wire \$abc$128410$abc$64559$li697_li697 ;
  wire \$abc$128410$abc$64559$li698_li698 ;
  wire \$abc$128410$abc$64559$li699_li699 ;
  wire \$abc$128410$abc$64559$li700_li700 ;
  wire \$abc$128410$abc$64559$li701_li701 ;
  wire \$abc$128410$abc$64559$li702_li702 ;
  wire \$abc$128410$abc$64559$li703_li703 ;
  wire \$abc$128410$abc$64559$li704_li704 ;
  wire \$abc$128410$abc$64559$li705_li705 ;
  wire \$abc$128410$abc$64559$li706_li706 ;
  wire \$abc$128410$abc$64559$li707_li707 ;
  wire \$abc$128410$abc$64559$li708_li708 ;
  wire \$abc$128410$abc$64559$li709_li709 ;
  wire \$abc$128410$abc$64559$li710_li710 ;
  wire \$abc$128410$abc$64559$li711_li711 ;
  wire \$abc$128410$abc$64559$li712_li712 ;
  wire \$abc$128410$abc$64559$li713_li713 ;
  wire \$abc$128410$abc$64559$li714_li714 ;
  wire \$abc$128410$abc$64559$li715_li715 ;
  wire \$abc$128410$abc$64559$li716_li716 ;
  wire \$abc$128410$abc$64559$li717_li717 ;
  wire \$abc$128410$abc$64559$li718_li718 ;
  wire \$abc$128410$abc$64559$li719_li719 ;
  wire \$abc$128410$abc$64559$li720_li720 ;
  wire \$abc$128410$abc$64559$li721_li721 ;
  wire \$abc$128410$abc$64559$li722_li722 ;
  wire \$abc$128410$abc$64559$li723_li723 ;
  wire \$abc$128410$abc$64559$li724_li724 ;
  wire \$abc$128410$abc$64559$li725_li725 ;
  wire \$abc$128410$abc$64559$li726_li726 ;
  wire \$abc$128410$abc$64559$li727_li727 ;
  wire \$abc$128410$abc$64559$li728_li728 ;
  wire \$abc$128410$abc$64559$li729_li729 ;
  wire \$abc$128410$abc$64559$li730_li730 ;
  wire \$abc$128410$abc$64559$li731_li731 ;
  wire \$abc$128410$abc$64559$li732_li732 ;
  wire \$abc$128410$abc$64559$li733_li733 ;
  wire \$abc$128410$abc$64559$li734_li734 ;
  wire \$abc$128410$abc$64559$li735_li735 ;
  wire \$abc$128410$abc$64559$li736_li736 ;
  wire \$abc$128410$abc$64559$li737_li737 ;
  wire \$abc$128410$abc$64559$li738_li738 ;
  wire \$abc$128410$abc$64559$li739_li739 ;
  wire \$abc$128410$abc$64559$li740_li740 ;
  wire \$abc$128410$abc$64559$li741_li741 ;
  wire \$abc$128410$abc$64559$li742_li742 ;
  wire \$abc$128410$abc$64559$li743_li743 ;
  wire \$abc$128410$abc$64559$li744_li744 ;
  wire \$abc$128410$abc$64559$li745_li745 ;
  wire \$abc$128410$abc$64559$li746_li746 ;
  wire \$abc$128410$abc$64559$li747_li747 ;
  wire \$abc$128410$abc$64559$li748_li748 ;
  wire \$abc$128410$abc$64559$li749_li749 ;
  wire \$abc$128410$abc$64559$li750_li750 ;
  wire \$abc$128410$abc$64559$li751_li751 ;
  wire \$abc$128410$abc$64559$li752_li752 ;
  wire \$abc$128410$abc$64559$li753_li753 ;
  wire \$abc$128410$abc$64559$li754_li754 ;
  wire \$abc$128410$abc$64559$li755_li755 ;
  wire \$abc$128410$abc$64559$li756_li756 ;
  wire \$abc$128410$abc$64559$li757_li757 ;
  wire \$abc$128410$abc$64559$li758_li758 ;
  wire \$abc$128410$abc$64559$li760_li760 ;
  wire \$abc$128410$abc$64559$li761_li761 ;
  wire \$abc$128410$abc$64559$li762_li762 ;
  wire \$abc$128410$abc$64559$li763_li763 ;
  wire \$abc$128410$abc$64559$li764_li764 ;
  wire \$abc$128410$abc$64559$li765_li765 ;
  wire \$abc$128410$abc$64559$li766_li766 ;
  wire \$abc$128410$abc$64559$li767_li767 ;
  wire \$abc$128410$abc$64559$li768_li768 ;
  wire \$abc$128410$abc$64559$li769_li769 ;
  wire \$abc$128410$abc$64559$li771_li771 ;
  wire \$abc$128410$abc$64559$li772_li772 ;
  wire \$abc$128410$abc$64559$li773_li773 ;
  wire \$abc$128410$abc$64559$li775_li775 ;
  wire \$abc$128410$abc$64559$li776_li776 ;
  wire \$abc$128410$abc$64559$li777_li777 ;
  wire \$abc$128410$abc$64559$li778_li778 ;
  wire \$abc$128410$abc$64559$li779_li779 ;
  wire \$abc$128410$abc$64559$li780_li780 ;
  wire \$abc$128410$abc$64559$li781_li781 ;
  wire \$abc$128410$abc$64559$li782_li782 ;
  wire \$abc$128410$abc$64559$li783_li783 ;
  wire \$abc$128410$abc$64559$li784_li784 ;
  wire \$abc$128410$abc$64559$li785_li785 ;
  wire \$abc$128410$abc$64559$li786_li786 ;
  wire \$abc$128410$abc$64559$li787_li787 ;
  wire \$abc$128410$abc$64559$li788_li788 ;
  wire \$abc$128410$abc$64559$li789_li789 ;
  wire \$abc$128410$abc$64559$li790_li790 ;
  wire \$abc$128410$abc$64559$li791_li791 ;
  wire \$abc$128410$abc$64559$li811_li811 ;
  wire \$abc$128410$abc$64559$li812_li812 ;
  wire \$abc$128410$abc$64559$li813_li813 ;
  wire \$abc$128410$abc$64559$li815_li815 ;
  wire \$abc$128410$abc$64559$li816_li816 ;
  wire \$abc$128410$abc$64559$li817_li817 ;
  wire \$abc$128410$abc$64559$li818_li818 ;
  wire \$abc$128410$abc$64559$li819_li819 ;
  wire \$abc$128410$abc$64559$li820_li820 ;
  wire \$abc$128410$abc$64559$li821_li821 ;
  wire \$abc$128410$abc$64559$li822_li822 ;
  wire \$abc$128410$abc$64559$li823_li823 ;
  wire \$abc$128410$abc$64559$li824_li824 ;
  wire \$abc$128410$abc$64559$li825_li825 ;
  wire \$abc$128410$abc$64559$li826_li826 ;
  wire \$abc$128410$abc$64559$li827_li827 ;
  wire \$abc$128410$abc$64559$li829_li829 ;
  wire \$abc$128410$abc$64559$li864_li864 ;
  wire \$abc$128410$abc$64559$li865_li865 ;
  wire \$abc$128410$abc$64559$li866_li866 ;
  wire \$abc$128410$abc$64559$li867_li867 ;
  wire \$abc$128410$abc$64559$li868_li868 ;
  wire \$abc$128410$abc$64559$li869_li869 ;
  wire \$abc$128410$abc$64559$li870_li870 ;
  wire \$abc$128410$abc$64559$li871_li871 ;
  wire \$abc$128410$abc$64559$li872_li872 ;
  wire \$abc$128410$abc$64559$li873_li873 ;
  wire \$abc$128410$abc$64559$li874_li874 ;
  wire \$abc$128410$abc$64559$li875_li875 ;
  wire \$abc$128410$abc$64559$li876_li876 ;
  wire \$abc$128410$abc$64559$li877_li877 ;
  wire \$abc$128410$abc$64559$li878_li878 ;
  wire \$abc$128410$abc$64559$li879_li879 ;
  wire \$abc$128410$abc$64559$li881_li881 ;
  wire \$abc$128410$abc$64559$li882_li882 ;
  wire \$abc$128410$abc$64559$li883_li883 ;
  wire \$abc$128410$abc$64559$li884_li884 ;
  wire \$abc$128410$abc$64559$li885_li885 ;
  wire \$abc$128410$abc$64559$li886_li886 ;
  wire \$abc$128410$abc$64559$li887_li887 ;
  wire \$abc$128410$abc$64559$li888_li888 ;
  wire \$abc$128410$abc$64559$li889_li889 ;
  wire \$abc$128410$abc$64559$li890_li890 ;
  wire \$abc$128410$abc$64559$li891_li891 ;
  wire \$abc$128410$abc$64559$li892_li892 ;
  wire \$abc$128410$abc$64559$li893_li893 ;
  wire \$abc$128410$abc$64559$li894_li894 ;
  wire \$abc$128410$abc$64559$li895_li895 ;
  wire \$abc$128410$abc$64559$li896_li896 ;
  wire \$abc$128410$abc$64559$li897_li897 ;
  wire \$abc$128410$abc$64559$li898_li898 ;
  wire \$abc$128410$abc$64559$li899_li899 ;
  wire \$abc$128410$abc$64559$li900_li900 ;
  wire \$abc$128410$abc$64559$li901_li901 ;
  wire \$abc$128410$abc$64559$li902_li902 ;
  wire \$abc$128410$abc$64559$li903_li903 ;
  wire \$abc$128410$abc$64559$li904_li904 ;
  wire \$abc$128410$abc$64559$li905_li905 ;
  wire \$abc$128410$abc$64559$li906_li906 ;
  wire \$abc$128410$abc$64559$li907_li907 ;
  wire \$abc$128410$abc$64559$li908_li908 ;
  wire \$abc$128410$abc$64559$li909_li909 ;
  wire \$abc$128410$abc$64559$li910_li910 ;
  wire \$abc$128410$abc$64559$li911_li911 ;
  wire \$abc$128410$abc$64559$li912_li912 ;
  wire \$abc$128410$abc$64559$li913_li913 ;
  wire \$abc$128410$abc$64559$li914_li914 ;
  wire \$abc$128410$abc$64559$li915_li915 ;
  wire \$abc$128410$abc$64559$li916_li916 ;
  wire \$abc$128410$abc$64559$li917_li917 ;
  wire \$abc$128410$abc$64559$li918_li918 ;
  wire \$abc$128410$abc$64559$li919_li919 ;
  wire \$abc$128410$abc$64559$li920_li920 ;
  wire \$abc$128410$abc$64559$li921_li921 ;
  wire \$abc$128410$abc$64559$li922_li922 ;
  wire \$abc$128410$abc$64559$li923_li923 ;
  wire \$abc$128410$abc$64559$li924_li924 ;
  wire \$abc$128410$abc$64559$li925_li925 ;
  wire \$abc$128410$abc$64559$li926_li926 ;
  wire \$abc$128410$abc$64559$li927_li927 ;
  wire \$abc$128410$abc$64559$li928_li928 ;
  wire \$abc$128410$abc$64559$li929_li929 ;
  wire \$abc$128410$abc$64559$li930_li930 ;
  wire \$abc$128410$abc$64559$li931_li931 ;
  wire \$abc$128410$abc$64559$li932_li932 ;
  wire \$abc$128410$abc$64559$li933_li933 ;
  wire \$abc$128410$abc$64559$li934_li934 ;
  wire \$abc$128410$abc$64559$li935_li935 ;
  wire \$abc$128410$abc$64559$li936_li936 ;
  wire \$abc$128410$abc$64559$li937_li937 ;
  wire \$abc$128410$abc$64559$li938_li938 ;
  wire \$abc$128410$abc$64559$li939_li939 ;
  wire \$abc$128410$abc$64559$li940_li940 ;
  wire \$abc$128410$abc$64559$li941_li941 ;
  wire \$abc$128410$abc$64559$li942_li942 ;
  wire \$abc$128410$abc$64559$li943_li943 ;
  wire \$abc$128410$abc$64559$li944_li944 ;
  wire \$abc$128410$abc$64559$li945_li945 ;
  wire \$abc$128410$abc$64559$li946_li946 ;
  wire \$abc$128410$abc$64559$li947_li947 ;
  wire \$abc$128410$abc$64559$li948_li948 ;
  wire \$abc$128410$abc$64559$li949_li949 ;
  wire \$abc$128410$abc$64559$li950_li950 ;
  wire \$abc$128410$abc$64559$li951_li951 ;
  wire \$abc$128410$abc$64559$li952_li952 ;
  wire \$abc$128410$abc$64559$li953_li953 ;
  wire \$abc$128410$abc$64559$li954_li954 ;
  wire \$abc$128410$abc$64559$li955_li955 ;
  wire \$abc$128410$abc$64559$li956_li956 ;
  wire \$abc$128410$abc$64559$li957_li957 ;
  wire \$abc$128410$abc$64559$li958_li958 ;
  wire \$abc$128410$abc$64559$li959_li959 ;
  wire \$abc$128410$abc$64559$li960_li960 ;
  wire \$abc$128410$abc$64559$li961_li961 ;
  wire \$abc$128410$abc$64559$li962_li962 ;
  wire \$abc$128410$abc$64559$li963_li963 ;
  wire \$abc$128410$abc$64559$li964_li964 ;
  wire \$abc$128410$abc$64559$li965_li965 ;
  wire \$abc$128410$abc$64559$li967_li967 ;
  wire \$abc$128410$abc$64559$li968_li968 ;
  wire \$abc$128410$abc$64559$li969_li969 ;
  wire \$abc$128410$abc$64559$li970_li970 ;
  wire \$abc$128410$abc$64559$li971_li971 ;
  wire \$abc$128410$abc$64559$li972_li972 ;
  wire \$abc$128410$abc$64559$li973_li973 ;
  wire \$abc$128410$abc$64559$li974_li974 ;
  wire \$abc$128410$abc$64559$li975_li975 ;
  wire \$abc$128410$abc$64559$li976_li976 ;
  wire \$abc$128410$abc$64559$li977_li977 ;
  wire \$abc$128410$abc$64559$li978_li978 ;
  wire \$abc$128410$abc$64559$li979_li979 ;
  wire \$abc$128410$abc$64559$li980_li980 ;
  wire \$abc$128410$abc$64559$li981_li981 ;
  wire \$abc$128410$abc$64559$li982_li982 ;
  wire \$abc$128410$abc$64559$li984_li984 ;
  wire \$abc$128410$abc$64559$li985_li985 ;
  wire \$abc$128410$abc$64559$li986_li986 ;
  wire \$abc$128410$abc$64559$li987_li987 ;
  wire \$abc$128410$abc$64559$li988_li988 ;
  wire \$abc$128410$abc$64559$li989_li989 ;
  wire \$abc$128410$abc$64559$li990_li990 ;
  wire \$abc$128410$abc$64559$li991_li991 ;
  wire \$abc$128410$abc$64559$li992_li992 ;
  wire \$abc$128410$abc$64559$li993_li993 ;
  wire \$abc$128410$abc$64559$li994_li994 ;
  wire \$abc$128410$abc$64559$new_n6554_ ;
  wire \$abc$128410$abc$64559$new_n6564_ ;
  wire \$abc$128410$abc$64559$new_n6568_ ;
  wire \$abc$128410$abc$64559$new_n6570_ ;
  wire \$abc$128410$abc$64559$new_n6572_ ;
  wire \$abc$128410$abc$64559$new_n6574_ ;
  wire \$abc$128410$abc$64559$new_n6576_ ;
  wire \$abc$128410$abc$64559$new_n6578_ ;
  wire \$abc$128410$abc$64559$new_n6580_ ;
  wire \$abc$128410$abc$64559$new_n6582_ ;
  wire \$abc$128410$abc$64559$new_n6584_ ;
  wire \$abc$128410$abc$64559$new_n6586_ ;
  wire \$abc$128410$abc$64559$new_n6588_ ;
  wire \$abc$128410$abc$64559$new_n6590_ ;
  wire \$abc$128410$abc$64559$new_n6592_ ;
  wire \$abc$128410$abc$64559$new_n6594_ ;
  wire \$abc$128410$abc$64559$new_n6596_ ;
  wire \$abc$128410$abc$64559$new_n6598_ ;
  wire \$abc$128410$abc$64559$new_n6600_ ;
  wire \$abc$128410$abc$64559$new_n6602_ ;
  wire \$abc$128410$abc$64559$new_n6604_ ;
  wire \$abc$128410$abc$64559$new_n6606_ ;
  wire \$abc$128410$abc$64559$new_n6608_ ;
  wire \$abc$128410$abc$64559$new_n6610_ ;
  wire \$abc$128410$abc$64559$new_n6612_ ;
  wire \$abc$128410$abc$64559$new_n6614_ ;
  wire \$abc$128410$abc$64559$new_n6616_ ;
  wire \$abc$128410$abc$64559$new_n6618_ ;
  wire \$abc$128410$abc$64559$new_n6620_ ;
  wire \$abc$128410$abc$64559$new_n6622_ ;
  wire \$abc$128410$abc$64559$new_n6624_ ;
  wire \$abc$128410$abc$64559$new_n6626_ ;
  wire \$abc$128410$abc$64559$new_n6628_ ;
  wire \$abc$128410$abc$64559$new_n6630_ ;
  wire \$abc$128410$abc$64559$new_n6632_ ;
  wire \$abc$128410$abc$64559$new_n6634_ ;
  wire \$abc$128410$abc$64559$new_n6636_ ;
  wire \$abc$128410$abc$64559$new_n6638_ ;
  wire \$abc$128410$abc$64559$new_n6640_ ;
  wire \$abc$128410$abc$64559$new_n6642_ ;
  wire \$abc$128410$abc$64559$new_n6644_ ;
  wire \$abc$128410$abc$64559$new_n6646_ ;
  wire \$abc$128410$abc$64559$new_n6648_ ;
  wire \$abc$128410$abc$64559$new_n6650_ ;
  wire \$abc$128410$abc$64559$new_n6652_ ;
  wire \$abc$128410$abc$64559$new_n6654_ ;
  wire \$abc$128410$abc$64559$new_n6656_ ;
  wire \$abc$128410$abc$64559$new_n6658_ ;
  wire \$abc$128410$abc$64559$new_n6660_ ;
  wire \$abc$128410$abc$64559$new_n6662_ ;
  wire \$abc$128410$abc$64559$new_n6664_ ;
  wire \$abc$128410$abc$64559$new_n6666_ ;
  wire \$abc$128410$abc$64559$new_n6668_ ;
  wire \$abc$128410$abc$64559$new_n6670_ ;
  wire \$abc$128410$abc$64559$new_n6672_ ;
  wire \$abc$128410$abc$64559$new_n6674_ ;
  wire \$abc$128410$abc$64559$new_n6676_ ;
  wire \$abc$128410$abc$64559$new_n6678_ ;
  wire \$abc$128410$abc$64559$new_n6680_ ;
  wire \$abc$128410$abc$64559$new_n6682_ ;
  wire \$abc$128410$abc$64559$new_n6684_ ;
  wire \$abc$128410$abc$64559$new_n6686_ ;
  wire \$abc$128410$abc$64559$new_n6688_ ;
  wire \$abc$128410$abc$64559$new_n6690_ ;
  wire \$abc$128410$abc$64559$new_n6692_ ;
  wire \$abc$128410$abc$64559$new_n6694_ ;
  wire \$abc$128410$abc$64559$new_n6696_ ;
  wire \$abc$128410$abc$64559$new_n6698_ ;
  wire \$abc$128410$abc$64559$new_n6700_ ;
  wire \$abc$128410$abc$64559$new_n6702_ ;
  wire \$abc$128410$abc$64559$new_n6704_ ;
  wire \$abc$128410$abc$64559$new_n6706_ ;
  wire \$abc$128410$abc$64559$new_n6708_ ;
  wire \$abc$128410$abc$64559$new_n6710_ ;
  wire \$abc$128410$abc$64559$new_n6712_ ;
  wire \$abc$128410$abc$64559$new_n6714_ ;
  wire \$abc$128410$abc$64559$new_n6716_ ;
  wire \$abc$128410$abc$64559$new_n6759_ ;
  wire \$abc$128410$abc$64559$new_n6761_ ;
  wire \$abc$128410$abc$64559$new_n6763_ ;
  wire \$abc$128410$abc$64559$new_n6765_ ;
  wire \$abc$128410$abc$64559$new_n6767_ ;
  wire \$abc$128410$abc$64559$new_n6769_ ;
  wire \$abc$128410$abc$64559$new_n6771_ ;
  wire \$abc$128410$abc$64559$new_n6773_ ;
  wire \$abc$128410$abc$64559$new_n6775_ ;
  wire \$abc$128410$abc$64559$new_n6777_ ;
  wire \$abc$128410$abc$64559$new_n6779_ ;
  wire \$abc$128410$abc$64559$new_n6781_ ;
  wire \$abc$128410$abc$64559$new_n6783_ ;
  wire \$abc$128410$abc$64559$new_n6785_ ;
  wire \$abc$128410$abc$64559$new_n6787_ ;
  wire \$abc$128410$abc$64559$new_n6789_ ;
  wire \$abc$128410$abc$64559$new_n6791_ ;
  wire \$abc$128410$abc$64559$new_n6793_ ;
  wire \$abc$128410$abc$64559$new_n6795_ ;
  wire \$abc$128410$abc$64559$new_n6797_ ;
  wire \$abc$128410$abc$64559$new_n6799_ ;
  wire \$abc$128410$abc$64559$new_n6801_ ;
  wire \$abc$128410$abc$64559$new_n6803_ ;
  wire \$abc$128410$abc$64559$new_n6805_ ;
  wire \$abc$128410$abc$64559$new_n6807_ ;
  wire \$abc$128410$abc$64559$new_n6809_ ;
  wire \$abc$128410$abc$64559$new_n6811_ ;
  wire \$abc$128410$abc$64559$new_n6813_ ;
  wire \$abc$128410$abc$64559$new_n6815_ ;
  wire \$abc$128410$abc$64559$new_n6817_ ;
  wire \$abc$128410$abc$64559$new_n6819_ ;
  wire \$abc$128410$abc$64559$new_n6821_ ;
  wire \$abc$128410$abc$70562$li000_li000 ;
  wire \$abc$128410$abc$70562$li002_li002 ;
  wire \$abc$128410$abc$70562$li006_li006 ;
  wire \$abc$128410$abc$70562$li008_li008 ;
  wire \$abc$128410$abc$70562$li010_li010 ;
  wire \$abc$128410$abc$70562$li012_li012 ;
  wire \$abc$128410$abc$70562$li014_li014 ;
  wire \$abc$128410$abc$70562$li016_li016 ;
  wire \$abc$128410$abc$70562$li018_li018 ;
  wire \$abc$128410$abc$70562$li020_li020 ;
  wire \$abc$128410$abc$70562$li022_li022 ;
  wire \$abc$128410$abc$70562$li024_li024 ;
  wire \$abc$128410$abc$70562$li026_li026 ;
  wire \$abc$128410$abc$70562$li028_li028 ;
  wire \$abc$128410$abc$70562$li030_li030 ;
  wire \$abc$128410$abc$70562$li032_li032 ;
  wire \$abc$128410$abc$70562$li034_li034 ;
  wire \$abc$128410$abc$70562$li036_li036 ;
  wire \$abc$128410$abc$70562$li038_li038 ;
  wire \$abc$128410$abc$70562$li040_li040 ;
  wire \$abc$128410$abc$70562$li042_li042 ;
  wire \$abc$128410$abc$70562$li044_li044 ;
  wire \$abc$128410$abc$70562$li046_li046 ;
  wire \$abc$128410$abc$70562$li048_li048 ;
  wire \$abc$128410$abc$70562$li050_li050 ;
  wire \$abc$128410$abc$70562$li052_li052 ;
  wire \$abc$128410$abc$70562$li054_li054 ;
  wire \$abc$128410$abc$70562$li056_li056 ;
  wire \$abc$128410$abc$70562$li058_li058 ;
  wire \$abc$128410$abc$70562$li060_li060 ;
  wire \$abc$128410$abc$70562$li062_li062 ;
  wire \$abc$128410$abc$70562$li064_li064 ;
  wire \$abc$128410$abc$70562$li066_li066 ;
  wire \$abc$128410$abc$70562$li068_li068 ;
  wire \$abc$128410$auto_100772[6] ;
  wire \$abc$128410$auto_86746 ;
  wire \$abc$128410$auto_86748 ;
  wire \$abc$128410$auto_86750 ;
  wire \$abc$128410$auto_86752 ;
  wire \$abc$128410$auto_86754 ;
  wire \$abc$128410$auto_86756 ;
  wire \$abc$128410$auto_86758 ;
  wire \$abc$128410$auto_86760 ;
  wire \$abc$128410$auto_86762 ;
  wire \$abc$128410$auto_86764 ;
  wire \$abc$128410$auto_86766 ;
  wire \$abc$128410$auto_86768 ;
  wire \$abc$128410$auto_86770 ;
  wire \$abc$128410$auto_86772 ;
  wire \$abc$128410$auto_86774 ;
  wire \$abc$128410$auto_86776 ;
  wire \$abc$128410$auto_86778 ;
  wire \$abc$128410$auto_86780 ;
  wire \$abc$128410$auto_86782 ;
  wire \$abc$128410$auto_86784 ;
  wire \$abc$128410$auto_86786 ;
  wire \$abc$128410$auto_86788 ;
  wire \$abc$128410$auto_86790 ;
  wire \$abc$128410$auto_86792 ;
  wire \$abc$128410$auto_86794 ;
  wire \$abc$128410$auto_86796 ;
  wire \$abc$128410$auto_86798 ;
  wire \$abc$128410$auto_86800 ;
  wire \$abc$128410$auto_86802 ;
  wire \$abc$128410$auto_86804 ;
  wire \$abc$128410$auto_86806 ;
  wire \$abc$128410$auto_86808 ;
  wire \$abc$128410$new_new_n2566__ ;
  wire \$abc$128410$new_new_n2567__ ;
  wire \$abc$128410$new_new_n2568__ ;
  wire \$abc$128410$new_new_n2569__ ;
  wire \$abc$128410$new_new_n2570__ ;
  wire \$abc$128410$new_new_n2571__ ;
  wire \$abc$128410$new_new_n2572__ ;
  wire \$abc$128410$new_new_n2605__ ;
  wire \$abc$128410$new_new_n2606__ ;
  wire \$abc$128410$new_new_n2607__ ;
  wire \$abc$128410$new_new_n2608__ ;
  wire \$abc$128410$new_new_n2609__ ;
  wire \$abc$128410$new_new_n2610__ ;
  wire \$abc$128410$new_new_n2611__ ;
  wire \$abc$128410$new_new_n2644__ ;
  wire \$abc$128410$new_new_n2645__ ;
  wire \$abc$128410$new_new_n2646__ ;
  wire \$abc$128410$new_new_n2647__ ;
  wire \$abc$128410$new_new_n2648__ ;
  wire \$abc$128410$new_new_n2649__ ;
  wire \$abc$128410$new_new_n2651__ ;
  wire \$abc$128410$new_new_n2804__ ;
  wire \$abc$128410$new_new_n2805__ ;
  wire \$abc$128410$new_new_n2812__ ;
  wire \$abc$128410$new_new_n2826__ ;
  wire \$abc$128410$new_new_n2827__ ;
  wire \$abc$128410$new_new_n2828__ ;
  wire \$abc$128410$new_new_n2829__ ;
  wire \$abc$128410$new_new_n2830__ ;
  wire \$abc$128410$new_new_n2831__ ;
  wire \$abc$128410$new_new_n2832__ ;
  wire \$abc$128410$new_new_n2833__ ;
  wire \$abc$128410$new_new_n2834__ ;
  wire \$abc$128410$new_new_n2835__ ;
  wire \$abc$128410$new_new_n2836__ ;
  wire \$abc$128410$new_new_n2837__ ;
  wire \$abc$128410$new_new_n2838__ ;
  wire \$abc$128410$new_new_n2839__ ;
  wire \$abc$128410$new_new_n2840__ ;
  wire \$abc$128410$new_new_n2841__ ;
  wire \$abc$128410$new_new_n2842__ ;
  wire \$abc$128410$new_new_n2843__ ;
  wire \$abc$128410$new_new_n2844__ ;
  wire \$abc$128410$new_new_n2845__ ;
  wire \$abc$128410$new_new_n2846__ ;
  wire \$abc$128410$new_new_n2847__ ;
  wire \$abc$128410$new_new_n2848__ ;
  wire \$abc$128410$new_new_n2849__ ;
  wire \$abc$128410$new_new_n2850__ ;
  wire \$abc$128410$new_new_n2851__ ;
  wire \$abc$128410$new_new_n2852__ ;
  wire \$abc$128410$new_new_n2853__ ;
  wire \$abc$128410$new_new_n2854__ ;
  wire \$abc$128410$new_new_n2855__ ;
  wire \$abc$128410$new_new_n2856__ ;
  wire \$abc$128410$new_new_n2857__ ;
  wire \$abc$128410$new_new_n2858__ ;
  wire \$abc$128410$new_new_n2859__ ;
  wire \$abc$128410$new_new_n2860__ ;
  wire \$abc$128410$new_new_n2861__ ;
  wire \$abc$128410$new_new_n2862__ ;
  wire \$abc$128410$new_new_n2863__ ;
  wire \$abc$128410$new_new_n2864__ ;
  wire \$abc$128410$new_new_n2865__ ;
  wire \$abc$128410$new_new_n2866__ ;
  wire \$abc$128410$new_new_n2867__ ;
  wire \$abc$128410$new_new_n2868__ ;
  wire \$abc$128410$new_new_n2869__ ;
  wire \$abc$128410$new_new_n2870__ ;
  wire \$abc$128410$new_new_n2873__ ;
  wire \$abc$128410$new_new_n2877__ ;
  wire \$abc$128410$new_new_n2878__ ;
  wire \$abc$128410$new_new_n2882__ ;
  wire \$abc$128410$new_new_n2883__ ;
  wire \$abc$128410$new_new_n2884__ ;
  wire \$abc$128410$new_new_n2887__ ;
  wire \$abc$128410$new_new_n2888__ ;
  wire \$abc$128410$new_new_n2889__ ;
  wire \$abc$128410$new_new_n2890__ ;
  wire \$abc$128410$new_new_n2891__ ;
  wire \$abc$128410$new_new_n2892__ ;
  wire \$abc$128410$new_new_n2894__ ;
  wire \$abc$128410$new_new_n2895__ ;
  wire \$abc$128410$new_new_n2896__ ;
  wire \$abc$128410$new_new_n2900__ ;
  wire \$abc$128410$new_new_n2902__ ;
  wire \$abc$128410$new_new_n2906__ ;
  wire \$abc$128410$new_new_n2907__ ;
  wire \$abc$128410$new_new_n2908__ ;
  wire \$abc$128410$new_new_n2909__ ;
  wire \$abc$128410$new_new_n2910__ ;
  wire \$abc$128410$new_new_n2911__ ;
  wire \$abc$128410$new_new_n2912__ ;
  wire \$abc$128410$new_new_n2913__ ;
  wire \$abc$128410$new_new_n2914__ ;
  wire \$abc$128410$new_new_n2916__ ;
  wire \$abc$128410$new_new_n2917__ ;
  wire \$abc$128410$new_new_n2918__ ;
  wire \$abc$128410$new_new_n2920__ ;
  wire \$abc$128410$new_new_n2921__ ;
  wire \$abc$128410$new_new_n2922__ ;
  wire \$abc$128410$new_new_n2926__ ;
  wire \$abc$128410$new_new_n2930__ ;
  wire \$abc$128410$new_new_n2932__ ;
  wire \$abc$128410$new_new_n2939__ ;
  wire \$abc$128410$new_new_n2942__ ;
  wire \$abc$128410$new_new_n2985__ ;
  wire \$abc$128410$new_new_n2988__ ;
  wire \$abc$128410$new_new_n3075__ ;
  wire \$abc$128410$new_new_n3095__ ;
  wire \$abc$128410$new_new_n3096__ ;
  wire \$abc$128410$new_new_n3098__ ;
  wire \$abc$128410$new_new_n3099__ ;
  wire \$abc$128410$new_new_n3100__ ;
  wire \$abc$128410$new_new_n3101__ ;
  wire \$abc$128410$new_new_n3103__ ;
  wire \$abc$128410$new_new_n3104__ ;
  wire \$abc$128410$new_new_n3105__ ;
  wire \$abc$128410$new_new_n3107__ ;
  wire \$abc$128410$new_new_n3108__ ;
  wire \$abc$128410$new_new_n3109__ ;
  wire \$abc$128410$new_new_n3111__ ;
  wire \$abc$128410$new_new_n3112__ ;
  wire \$abc$128410$new_new_n3113__ ;
  wire \$abc$128410$new_new_n3115__ ;
  wire \$abc$128410$new_new_n3116__ ;
  wire \$abc$128410$new_new_n3117__ ;
  wire \$abc$128410$new_new_n3118__ ;
  wire \$abc$128410$new_new_n3120__ ;
  wire \$abc$128410$new_new_n3121__ ;
  wire \$abc$128410$new_new_n3122__ ;
  wire \$abc$128410$new_new_n3124__ ;
  wire \$abc$128410$new_new_n3125__ ;
  wire \$abc$128410$new_new_n3134__ ;
  wire \$abc$128410$new_new_n3136__ ;
  wire \$abc$128410$new_new_n3137__ ;
  wire \$abc$128410$new_new_n3138__ ;
  wire \$abc$128410$new_new_n3139__ ;
  wire \$abc$128410$new_new_n3141__ ;
  wire \$abc$128410$new_new_n3160__ ;
  wire \$abc$128410$new_new_n3162__ ;
  wire \$abc$128410$new_new_n3164__ ;
  wire \$abc$128410$new_new_n3166__ ;
  wire \$abc$128410$new_new_n3168__ ;
  wire \$abc$128410$new_new_n3173__ ;
  wire \$abc$128410$new_new_n3174__ ;
  wire \$abc$128410$new_new_n3176__ ;
  wire \$abc$128410$new_new_n3181__ ;
  wire \$abc$128410$new_new_n3182__ ;
  wire \$abc$128410$new_new_n3184__ ;
  wire \$abc$128410$new_new_n3185__ ;
  wire \$abc$128410$new_new_n3187__ ;
  wire \$abc$128410$new_new_n3189__ ;
  wire \$abc$128410$new_new_n3190__ ;
  wire \$abc$128410$new_new_n3191__ ;
  wire \$abc$128410$new_new_n3193__ ;
  wire \$abc$128410$new_new_n3194__ ;
  wire \$abc$128410$new_new_n3195__ ;
  wire \$abc$128410$new_new_n3196__ ;
  wire \$abc$128410$new_new_n3198__ ;
  wire \$abc$128410$new_new_n3199__ ;
  wire \$abc$128410$new_new_n3200__ ;
  wire \$abc$128410$new_new_n3201__ ;
  wire \$abc$128410$new_new_n3203__ ;
  wire \$abc$128410$new_new_n3204__ ;
  wire \$abc$128410$new_new_n3206__ ;
  wire \$abc$128410$new_new_n3208__ ;
  wire \$abc$128410$new_new_n3209__ ;
  wire \$abc$128410$new_new_n3211__ ;
  wire \$abc$128410$new_new_n3230__ ;
  wire \$abc$128410$new_new_n3232__ ;
  wire \$abc$128410$new_new_n3234__ ;
  wire \$abc$128410$new_new_n3235__ ;
  wire \$abc$128410$new_new_n3236__ ;
  wire \$abc$128410$new_new_n3238__ ;
  wire \$abc$128410$new_new_n3239__ ;
  wire \$abc$128410$new_new_n3240__ ;
  wire \$abc$128410$new_new_n3242__ ;
  wire \$abc$128410$new_new_n3243__ ;
  wire \$abc$128410$new_new_n3245__ ;
  wire \$abc$128410$new_new_n3247__ ;
  wire \$abc$128410$new_new_n3248__ ;
  wire \$abc$128410$new_new_n3249__ ;
  wire \$abc$128410$new_new_n3250__ ;
  wire \$abc$128410$new_new_n3252__ ;
  wire \$abc$128410$new_new_n3253__ ;
  wire \$abc$128410$new_new_n3254__ ;
  wire \$abc$128410$new_new_n3256__ ;
  wire \$abc$128410$new_new_n3257__ ;
  wire \$abc$128410$new_new_n3258__ ;
  wire \$abc$128410$new_new_n3259__ ;
  wire \$abc$128410$new_new_n3261__ ;
  wire \$abc$128410$new_new_n3267__ ;
  wire \$abc$128410$new_new_n3269__ ;
  wire \$abc$128410$new_new_n3276__ ;
  wire \$abc$128410$new_new_n3448__ ;
  wire \$abc$128410$new_new_n3457__ ;
  wire \$abc$128410$new_new_n3482__ ;
  wire \$abc$128410$new_new_n3677__ ;
  wire \$abc$128410$new_new_n3678__ ;
  wire \$abc$128410$new_new_n3679__ ;
  wire \$abc$128410$new_new_n3698__ ;
  wire \$abc$128410$new_new_n3699__ ;
  wire \$abc$128410$new_new_n3700__ ;
  wire \$abc$128410$new_new_n3730__ ;
  wire \$abc$128410$new_new_n3742__ ;
  wire \$abc$128410$new_new_n3743__ ;
  wire \$abc$128410$new_new_n3744__ ;
  wire \$abc$128410$new_new_n3745__ ;
  wire \$abc$128410$new_new_n3746__ ;
  wire \$abc$128410$new_new_n3747__ ;
  wire \$abc$128410$new_new_n3748__ ;
  wire \$abc$128410$new_new_n3749__ ;
  wire \$abc$128410$new_new_n3750__ ;
  wire \$abc$128410$new_new_n3751__ ;
  wire \$abc$128410$new_new_n3752__ ;
  wire \$abc$128410$new_new_n3753__ ;
  wire \$abc$128410$new_new_n3818__ ;
  wire \$abc$128410$new_new_n3819__ ;
  wire \$abc$128410$new_new_n3820__ ;
  wire \$abc$128410$new_new_n3821__ ;
  wire \$abc$128410$new_new_n3822__ ;
  wire \$abc$128410$new_new_n3823__ ;
  wire \$abc$128410$new_new_n3824__ ;
  wire \$abc$128410$new_new_n3837__ ;
  wire \$abc$128410$new_new_n3846__ ;
  wire \$abc$128410$new_new_n3851__ ;
  wire \$abc$128410$new_new_n3852__ ;
  wire \$abc$128410$new_new_n3853__ ;
  wire \$abc$128410$new_new_n3854__ ;
  wire \$abc$128410$new_new_n3858__ ;
  wire \$abc$128410$new_new_n3879__ ;
  wire \$abc$128410$new_new_n3880__ ;
  wire \$abc$128410$new_new_n3881__ ;
  wire \$abc$128410$new_new_n3882__ ;
  wire \$abc$128410$new_new_n3883__ ;
  wire \$abc$128410$new_new_n3884__ ;
  wire \$abc$128410$new_new_n3885__ ;
  wire \$abc$128410$new_new_n3886__ ;
  wire \$abc$128410$new_new_n3887__ ;
  wire \$abc$128410$new_new_n3888__ ;
  wire \$abc$128410$new_new_n3889__ ;
  wire \$abc$128410$new_new_n3890__ ;
  wire \$abc$128410$new_new_n3908__ ;
  wire \$abc$128410$new_new_n3913__ ;
  wire \$abc$128410$new_new_n3919__ ;
  wire \$abc$128410$new_new_n3926__ ;
  wire \$abc$128410$new_new_n3927__ ;
  wire \$abc$128410$new_new_n3928__ ;
  wire \$abc$128410$new_new_n3929__ ;
  wire \$abc$128410$new_new_n3930__ ;
  wire \$abc$128410$new_new_n3931__ ;
  wire \$abc$128410$new_new_n3932__ ;
  wire \$abc$128410$new_new_n3951__ ;
  wire \$abc$128410$new_new_n3957__ ;
  wire \$abc$128410$new_new_n3958__ ;
  wire \$abc$128410$new_new_n3959__ ;
  wire \$abc$128410$new_new_n3960__ ;
  wire \$abc$128410$new_new_n3961__ ;
  wire \$abc$128410$new_new_n4006__ ;
  wire \$abc$128410$new_new_n4007__ ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[0] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[10] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[11] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[12] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[13] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[14] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[15] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[16] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[17] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[18] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[19] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[1] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[20] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[21] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[22] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[23] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[24] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[25] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[26] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[27] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[28] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[29] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[2] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[30] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[31] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[3] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[4] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[5] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[6] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[7] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[8] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1040.A[9] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1040.B[18] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1040.B[19] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1040.B[20] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1040.B[21] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1040.B[22] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1040.B[23] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1040.B[24] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1040.B[25] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1040.B[26] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1040.B[27] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1040.B[28] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1040.B[29] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1040.B[30] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1040.B[31] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire \$auto_1040.X[18] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1040.Y[19] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1046.B[0] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1046.B[10] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1046.B[11] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1046.B[1] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1046.B[2] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1046.B[3] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1046.B[4] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1046.B[5] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1046.B[6] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1046.B[7] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1046.B[8] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1046.B[9] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1049.C[0] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1049.C[10] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1049.C[11] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1049.C[12] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1049.C[13] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1049.C[14] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1049.C[15] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1049.C[1] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1049.C[2] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1049.C[3] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1049.C[4] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1049.C[5] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1049.C[6] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1049.C[7] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1049.C[8] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1049.C[9] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1049.S[0] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1049.S[10] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1049.S[11] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1049.S[12] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1049.S[13] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1049.S[14] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1049.S[1] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1049.S[2] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1049.S[3] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1049.S[4] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1049.S[5] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1049.S[6] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1049.S[7] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1049.S[8] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1049.S[9] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1049.Y[0] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1049.Y[10] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1049.Y[11] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1049.Y[12] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1049.Y[13] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1049.Y[14] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1049.Y[1] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1049.Y[2] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1049.Y[3] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1049.Y[4] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1049.Y[5] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1049.Y[6] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1049.Y[7] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1049.Y[8] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1049.Y[9] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire \$auto_1052.X[20] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1052.Y[21] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1052.Y[22] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1052.Y[23] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1052.Y[24] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1052.Y[25] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1052.Y[26] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1052.Y[27] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1052.Y[28] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1052.Y[29] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1055.C[0] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1055.C[10] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1055.C[11] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1055.C[12] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1055.C[13] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1055.C[14] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1055.C[15] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1055.C[1] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1055.C[2] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1055.C[3] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1055.C[4] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1055.C[5] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1055.C[6] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1055.C[7] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1055.C[8] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1055.C[9] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1055.S[0] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1055.S[10] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1055.S[11] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1055.S[12] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1055.S[13] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1055.S[14] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1055.S[1] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1055.S[2] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1055.S[3] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1055.S[4] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1055.S[5] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1055.S[6] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1055.S[7] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1055.S[8] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1055.S[9] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1055.Y[0] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1055.Y[10] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1055.Y[11] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1055.Y[12] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1055.Y[13] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1055.Y[14] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1055.Y[1] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1055.Y[2] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1055.Y[3] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1055.Y[4] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1055.Y[5] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1055.Y[6] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1055.Y[7] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1055.Y[8] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1055.Y[9] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1058.A[0] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1058.A[1] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1058.A[2] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1061.C[0] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1061.C[10] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1061.C[11] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1061.C[12] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1061.C[13] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1061.C[14] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1061.C[15] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1061.C[1] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1061.C[2] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1061.C[3] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1061.C[4] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1061.C[5] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1061.C[6] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1061.C[7] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1061.C[8] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1061.C[9] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1061.S[0] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1061.S[10] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1061.S[11] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1061.S[12] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1061.S[13] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1061.S[14] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1061.S[1] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1061.S[2] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1061.S[3] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1061.S[4] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1061.S[5] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1061.S[6] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1061.S[7] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1061.S[8] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1061.S[9] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1061.Y[0] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1061.Y[10] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1061.Y[11] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1061.Y[12] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1061.Y[13] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1061.Y[14] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1061.Y[1] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1061.Y[2] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1061.Y[3] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1061.Y[4] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1061.Y[5] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1061.Y[6] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1061.Y[7] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1061.Y[8] ;
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1061.Y[9] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1073.A[0] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1073.A[10] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1073.A[1] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1073.A[2] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1073.A[3] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1073.A[4] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1073.A[5] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1073.A[6] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1073.A[7] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1073.A[8] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1073.A[9] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1076.C[0] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1076.C[10] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1076.C[11] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1076.C[12] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1076.C[13] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1076.C[14] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1076.C[15] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1076.C[1] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1076.C[2] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1076.C[3] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1076.C[4] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1076.C[5] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1076.C[6] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1076.C[7] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1076.C[8] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1076.C[9] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1076.S[0] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1076.S[10] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1076.S[11] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1076.S[12] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1076.S[13] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1076.S[14] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1076.S[1] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1076.S[2] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1076.S[3] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1076.S[4] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1076.S[5] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1076.S[6] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1076.S[7] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1076.S[8] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1076.S[9] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1076.Y[0] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1076.Y[10] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1076.Y[11] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1076.Y[12] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1076.Y[13] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1076.Y[14] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1076.Y[15] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1076.Y[16] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1076.Y[1] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1076.Y[2] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1076.Y[3] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1076.Y[4] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1076.Y[5] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1076.Y[6] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1076.Y[7] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1076.Y[8] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1076.Y[9] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1082.A[0] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1082.A[1] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1082.A[2] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[0] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[10] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[11] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[12] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[13] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[14] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[15] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[16] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[17] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[18] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[19] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[1] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[20] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[21] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[22] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[23] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[24] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[25] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[26] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[27] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[28] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[29] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[2] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[3] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[4] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[5] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[6] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[7] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[8] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:21.22-21.23" *)
  wire \$auto_1085.B[9] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[0] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[10] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[11] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[12] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[13] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[14] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[15] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[16] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[17] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[18] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[19] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[1] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[20] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[21] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[22] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[23] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[24] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[25] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[26] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[27] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[28] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[29] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[2] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[30] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[3] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[4] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[5] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[6] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[7] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[8] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1085.C[9] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1085.S[0] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1085.S[11] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1085.S[13] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1085.S[15] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1085.S[16] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1085.S[1] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1085.S[2] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1085.S[3] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1085.S[4] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1085.S[5] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1085.S[6] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1085.S[7] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1085.S[8] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1085.S[9] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire \$auto_10908.X[0] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10908.Y[1] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10908.Y[2] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10908.Y[3] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10908.Y[4] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10908.Y[5] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10908.Y[6] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10908.Y[7] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10908.Y[9] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1091.Y[0] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1091.Y[14] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1091.Y[15] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1091.Y[16] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1091.Y[1] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1091.Y[2] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1091.Y[3] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1091.Y[4] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1091.Y[5] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1091.Y[6] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1091.Y[7] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1091.Y[8] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1091.Y[9] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire \$auto_10922.X[0] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10922.Y[1] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10922.Y[2] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10922.Y[3] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10922.Y[4] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10922.Y[5] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10922.Y[6] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10922.Y[7] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10922.Y[8] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10922.Y[9] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire \$auto_10936.X[0] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10936.Y[1] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10936.Y[2] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10936.Y[3] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10936.Y[4] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10936.Y[5] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10936.Y[6] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10936.Y[7] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10936.Y[8] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10936.Y[9] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1094.A[18] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1094.A[19] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1094.A[20] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1094.A[21] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1094.A[22] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1094.A[23] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1094.A[24] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1094.A[25] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1094.A[26] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1094.A[27] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1094.A[28] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1094.A[29] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1094.A[30] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23" *)
  wire \$auto_1094.A[31] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1094.B[18] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1094.B[19] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1094.B[20] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1094.B[21] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1094.B[22] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1094.B[23] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1094.B[24] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1094.B[25] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1094.B[26] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1094.B[27] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1094.B[28] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1094.B[29] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1094.B[30] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1094.B[31] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.20-198.21" *)
  wire \$auto_10946.A[2] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.20-198.21" *)
  wire \$auto_10946.A[3] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.20-198.21" *)
  wire \$auto_10946.A[4] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.20-198.21" *)
  wire \$auto_10946.A[5] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.20-198.21" *)
  wire \$auto_10946.A[6] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.23-198.24" *)
  wire \$auto_10946.B[0] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.23-198.24" *)
  wire \$auto_10946.B[1] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.23-198.24" *)
  wire \$auto_10946.B[2] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.23-198.24" *)
  wire \$auto_10946.B[3] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.23-198.24" *)
  wire \$auto_10946.B[4] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.23-198.24" *)
  wire \$auto_10946.B[5] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.23-198.24" *)
  wire \$auto_10946.B[6] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.23-198.24" *)
  wire \$auto_10946.B[7] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:198.26-198.27" *)
  wire \$auto_10946.C[1] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:200.24-200.25" *)
  wire \$auto_10946.Y[0] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.23-270.24" *)
  wire \$auto_10947.X[1] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10947.Y[2] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10947.Y[3] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10947.Y[4] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10947.Y[5] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10947.Y[6] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10947.Y[7] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10947.Y[8] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10947.Y[9] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10961.Y[1] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10961.Y[2] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10961.Y[3] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10961.Y[4] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10961.Y[5] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10961.Y[6] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10961.Y[7] ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_10961.Y[9] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1106.Y[0] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1106.Y[10] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1106.Y[11] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1106.Y[12] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1106.Y[13] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1106.Y[14] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1106.Y[15] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1106.Y[16] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1106.Y[1] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1106.Y[2] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1106.Y[3] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1106.Y[4] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1106.Y[5] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1106.Y[6] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1106.Y[7] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1106.Y[8] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire \$auto_1106.Y[9] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1109.B[0] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1109.B[10] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1109.B[11] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1109.B[1] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1109.B[2] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1109.B[3] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1109.B[4] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1109.B[5] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1109.B[6] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1109.B[7] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1109.B[8] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259.32-259.125|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire \$auto_1109.B[9] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1118.C[0] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1118.C[10] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1118.C[11] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1118.C[12] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1118.C[13] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1118.C[14] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1118.C[15] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1118.C[1] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1118.C[2] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1118.C[3] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1118.C[4] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1118.C[5] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1118.C[6] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1118.C[7] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1118.C[8] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1118.C[9] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1118.S[0] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1118.Y[0] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1118.Y[10] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1118.Y[11] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1118.Y[12] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1118.Y[13] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1118.Y[14] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1118.Y[15] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1118.Y[16] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1118.Y[1] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1118.Y[2] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1118.Y[3] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1118.Y[4] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1118.Y[5] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1118.Y[6] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1118.Y[7] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1118.Y[8] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1118.Y[9] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[0] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[10] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[11] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[12] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[13] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[14] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[15] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[16] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[17] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[18] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[19] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[1] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[20] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[21] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[22] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[23] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[24] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[25] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[26] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[27] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[28] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[29] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[2] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[30] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[3] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[4] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[5] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[6] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[7] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[8] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1127.C[9] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1127.S[0] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1127.S[10] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1127.S[11] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1127.S[12] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1127.S[13] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1127.S[14] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1127.S[15] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1127.S[16] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1127.S[1] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1127.S[2] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1127.S[3] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1127.S[4] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1127.S[5] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1127.S[6] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1127.S[7] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1127.S[8] ;
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1127.S[9] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1130.C[0] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1130.C[10] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1130.C[11] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1130.C[12] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1130.C[13] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1130.C[14] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1130.C[15] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1130.C[1] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1130.C[2] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1130.C[3] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1130.C[4] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1130.C[5] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1130.C[6] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1130.C[7] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1130.C[8] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1130.C[9] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1130.S[0] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1130.S[10] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1130.S[11] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1130.S[12] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1130.S[13] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1130.S[14] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1130.S[1] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1130.S[2] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1130.S[3] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1130.S[4] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1130.S[5] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1130.S[6] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1130.S[7] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1130.S[8] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1130.S[9] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1130.Y[0] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1130.Y[10] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1130.Y[11] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1130.Y[12] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1130.Y[13] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1130.Y[14] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1130.Y[1] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1130.Y[2] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1130.Y[3] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1130.Y[4] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1130.Y[5] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1130.Y[6] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1130.Y[7] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1130.Y[8] ;
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1130.Y[9] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1133.C[0] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1133.C[10] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1133.C[11] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1133.C[12] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1133.C[13] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1133.C[14] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1133.C[15] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1133.C[1] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1133.C[2] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1133.C[3] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1133.C[4] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1133.C[5] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1133.C[6] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1133.C[7] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1133.C[8] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  wire \$auto_1133.C[9] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1133.S[0] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1133.S[10] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1133.S[11] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1133.S[12] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1133.S[13] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1133.S[14] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1133.S[1] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1133.S[2] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1133.S[3] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1133.S[4] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1133.S[5] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1133.S[6] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1133.S[7] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1133.S[8] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22" *)
  wire \$auto_1133.S[9] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1133.Y[0] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1133.Y[10] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1133.Y[11] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1133.Y[12] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1133.Y[13] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1133.Y[14] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1133.Y[15] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1133.Y[16] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1133.Y[1] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1133.Y[2] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1133.Y[3] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1133.Y[4] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1133.Y[5] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1133.Y[6] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1133.Y[7] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1133.Y[8] ;
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:23.26-23.27" *)
  wire \$auto_1133.Y[9] ;
  wire \$auto_131908 ;
  wire \$auto_131909 ;
  wire \$auto_131910 ;
  wire \$auto_131911 ;
  wire \$auto_131912 ;
  wire \$auto_131913 ;
  wire \$auto_131914 ;
  wire \$auto_131915 ;
  wire \$auto_131916 ;
  wire \$auto_131917 ;
  wire \$auto_131918 ;
  wire \$auto_131919 ;
  wire \$auto_131920 ;
  wire \$auto_131921 ;
  wire \$auto_131922 ;
  wire \$auto_131923 ;
  wire \$auto_131924 ;
  wire \$auto_131925 ;
  wire \$auto_131926 ;
  wire \$auto_131927 ;
  wire \$auto_131928 ;
  wire \$auto_131929 ;
  wire \$auto_131930 ;
  wire \$auto_131931 ;
  wire \$auto_131932 ;
  wire \$auto_131933 ;
  wire \$auto_131934 ;
  wire \$auto_131935 ;
  wire \$auto_131936 ;
  wire \$auto_131937 ;
  wire \$auto_131938 ;
  wire \$auto_131939 ;
  wire \$auto_131940 ;
  wire \$auto_131941 ;
  wire \$auto_131942 ;
  wire \$auto_131943 ;
  wire \$auto_131944 ;
  wire \$auto_131945 ;
  wire \$auto_131946 ;
  wire \$auto_131947 ;
  wire \$auto_131948 ;
  wire \$auto_131949 ;
  wire \$auto_131950 ;
  wire \$auto_131951 ;
  wire \$auto_131952 ;
  wire \$auto_131953 ;
  wire \$auto_131954 ;
  wire \$auto_131955 ;
  wire \$auto_131956 ;
  wire \$auto_131957 ;
  wire \$auto_131958 ;
  wire \$auto_131959 ;
  wire \$auto_131960 ;
  wire \$auto_131961 ;
  wire \$auto_131962 ;
  wire \$auto_131963 ;
  wire \$auto_131964 ;
  wire \$auto_131965 ;
  wire \$auto_131966 ;
  wire \$auto_131967 ;
  wire \$auto_131968 ;
  wire \$auto_131969 ;
  wire \$auto_131970 ;
  wire \$auto_131971 ;
  wire \$auto_131972 ;
  wire \$auto_131973 ;
  (* init = 1'h0 *)
  wire \$auto_86741 ;
  wire \$clk_buf_$ibuf_clk ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131499 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131500 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131501 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131502 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131503 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131504 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131505 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131506 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131507 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131508 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131509 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131510 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131511 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131512 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131513 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131514 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131515 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131516 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131517 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131518 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131519 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131520 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131521 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131522 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131523 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131524 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131525 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131526 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131527 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131528 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131529 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131530 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131531 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131532 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131533 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131534 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131535 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131536 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131537 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131538 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131539 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131540 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131541 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131542 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131543 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131544 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131545 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131546 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131547 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131548 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131549 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131550 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131551 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131552 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131553 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131554 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131555 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131556 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131557 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131558 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131559 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131560 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131561 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131562 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131563 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131564 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131565 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131566 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131567 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131568 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131569 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131570 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131571 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131572 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131573 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131574 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131575 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131576 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131577 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131578 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131579 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131580 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131581 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131582 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131583 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131584 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131585 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131586 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131587 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131588 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131589 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131590 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131591 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131592 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131593 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131594 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131595 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131596 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131597 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131598 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131599 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131600 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131601 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131602 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131603 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131604 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131605 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131606 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131607 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131608 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131609 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131610 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131611 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131612 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131613 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131614 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131615 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131616 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131617 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131618 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131619 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131620 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131621 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131622 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131623 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131624 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131625 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131626 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131627 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131628 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131629 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131630 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131631 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131632 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131633 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131634 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131635 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131636 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131637 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131638 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131639 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131640 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131641 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131642 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131643 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131644 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131645 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131646 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131647 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131648 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131649 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131650 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131651 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131652 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131653 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131654 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131655 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131656 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131657 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131658 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131659 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131660 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131661 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131662 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131663 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131664 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131665 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131666 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131667 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131668 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131669 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131670 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131671 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131672 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131673 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131674 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131675 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131676 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131677 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131678 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131679 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131680 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131681 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131682 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131683 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131684 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131685 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131686 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131687 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131688 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131689 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131690 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131691 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131692 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131693 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131694 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131695 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131696 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131697 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131698 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131699 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131700 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131701 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131702 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131703 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131704 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131705 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131706 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131707 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131708 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131709 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131710 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131711 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131712 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131713 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131714 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131715 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131716 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131717 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131718 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131719 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131720 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131721 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131722 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131723 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131724 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131725 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131726 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131727 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131728 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131729 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131730 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131731 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131732 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131733 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131734 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131735 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131736 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131737 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131738 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131739 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131740 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131741 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131742 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131743 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131744 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131745 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131746 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131747 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131748 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131749 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131750 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131751 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131752 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131753 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131754 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131755 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131756 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131757 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131758 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131759 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131760 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131761 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131762 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131763 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131764 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131765 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131766 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131767 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131768 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131769 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131770 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131771 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131772 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131773 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131774 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131775 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131776 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131777 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131778 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131779 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131780 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131781 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131782 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131783 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131784 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131785 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131786 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131787 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131788 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131789 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131790 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131791 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131792 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131793 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131794 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131795 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131796 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131797 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131798 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131799 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131800 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131801 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131802 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131803 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131804 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131805 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131806 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131807 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131808 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131809 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131810 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131811 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131812 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131813 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131814 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131815 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131816 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131817 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131818 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131819 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131820 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131821 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131822 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131823 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131824 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131825 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131826 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131827 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131828 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131829 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131830 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131831 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131832 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131833 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131834 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131835 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131836 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131837 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131838 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131839 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131840 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131841 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131842 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131843 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131844 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131845 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131846 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131847 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131848 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131849 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131850 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131851 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131852 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131853 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131854 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131855 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131856 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131857 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131858 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131859 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131860 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131861 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131862 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131863 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131864 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131865 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131866 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131867 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131868 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131869 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131870 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131871 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131872 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131873 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131874 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131875 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131876 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131877 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131878 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131879 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131880 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131881 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131882 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131883 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131884 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131885 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131886 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131887 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131888 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131889 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131890 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131891 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131892 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131893 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131894 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131895 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131896 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131897 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131898 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131899 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131900 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131901 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131902 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131903 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131904 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131905 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131906 ;
  (* unused_bits = "0" *)
  wire \$delete_wire$131907 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:17.12-17.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:17.12-17.15" *)
  wire \$ibuf_rst ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$obuf_out[9] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[0] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[10] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[11] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[12] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[13] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[14] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[15] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[16] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[17] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[18] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[19] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[1] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[20] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[21] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[22] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[23] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[24] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[25] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[26] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[27] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[28] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[29] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[2] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[30] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[31] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[3] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[4] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[5] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[6] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[7] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[8] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:21.18-21.23" *)
  wire \d_in0[9] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:22.18-22.23" *)
  wire \d_in1[0] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:22.18-22.23" *)
  wire \d_in1[1] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:22.18-22.23" *)
  wire \d_in1[2] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[0] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[10] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[11] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[12] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[13] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[14] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[15] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[16] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[17] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[18] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[19] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[1] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[20] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[21] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[22] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[23] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[24] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[25] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[26] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[27] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[28] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[29] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[2] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[30] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[31] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[3] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[4] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[5] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[6] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[7] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[8] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:23.18-23.23" *)
  wire \d_in2[9] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[0] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[10] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[11] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[12] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[13] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[14] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[15] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[16] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[17] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[18] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[19] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[1] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[20] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[21] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[22] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[23] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[24] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[25] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[26] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[27] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[28] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[29] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[2] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[30] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[31] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[3] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[4] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[5] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[6] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[7] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[8] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:24.18-24.23" *)
  wire \d_in3[9] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[0] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[10] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[11] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[12] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[13] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[14] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[15] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[16] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[17] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[18] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[19] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[1] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[20] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[21] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[22] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[23] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[24] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[25] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[26] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[27] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[28] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[29] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[2] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[30] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[31] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[3] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[4] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[5] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[6] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[7] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[8] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:25.18-25.23" *)
  wire \d_in4[9] ;
  (* hdlname = "design195_5_10_inst d_latch_instance101 d_latch_inst data_out" *)
  (* src = "../../../../.././rtl/d_latch_top.v:27.28-27.36" *)
  wire \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[16] ;
  (* hdlname = "design195_5_10_inst d_latch_instance101 d_latch_inst data_out" *)
  (* src = "../../../../.././rtl/d_latch_top.v:27.28-27.36" *)
  wire \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[17] ;
  (* hdlname = "design195_5_10_inst d_latch_instance101 d_latch_inst data_out" *)
  (* src = "../../../../.././rtl/d_latch_top.v:27.28-27.36" *)
  wire \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[18] ;
  (* hdlname = "design195_5_10_inst d_latch_instance101 d_latch_inst data_out" *)
  (* src = "../../../../.././rtl/d_latch_top.v:27.28-27.36" *)
  wire \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[19] ;
  (* hdlname = "design195_5_10_inst d_latch_instance101 d_latch_inst data_out" *)
  (* src = "../../../../.././rtl/d_latch_top.v:27.28-27.36" *)
  wire \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20] ;
  (* hdlname = "design195_5_10_inst d_latch_instance101 d_latch_inst data_out" *)
  (* src = "../../../../.././rtl/d_latch_top.v:27.28-27.36" *)
  wire \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[21] ;
  (* hdlname = "design195_5_10_inst d_latch_instance101 d_latch_inst data_out" *)
  (* src = "../../../../.././rtl/d_latch_top.v:27.28-27.36" *)
  wire \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[22] ;
  (* hdlname = "design195_5_10_inst d_latch_instance101 d_latch_inst data_out" *)
  (* src = "../../../../.././rtl/d_latch_top.v:27.28-27.36" *)
  wire \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[23] ;
  (* hdlname = "design195_5_10_inst d_latch_instance101 d_latch_inst data_out" *)
  (* src = "../../../../.././rtl/d_latch_top.v:27.28-27.36" *)
  wire \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[24] ;
  (* hdlname = "design195_5_10_inst d_latch_instance101 d_latch_inst data_out" *)
  (* src = "../../../../.././rtl/d_latch_top.v:27.28-27.36" *)
  wire \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[25] ;
  (* hdlname = "design195_5_10_inst d_latch_instance101 d_latch_inst data_out" *)
  (* src = "../../../../.././rtl/d_latch_top.v:27.28-27.36" *)
  wire \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[26] ;
  (* hdlname = "design195_5_10_inst d_latch_instance101 d_latch_inst data_out" *)
  (* src = "../../../../.././rtl/d_latch_top.v:27.28-27.36" *)
  wire \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[27] ;
  (* hdlname = "design195_5_10_inst d_latch_instance101 d_latch_inst data_out" *)
  (* src = "../../../../.././rtl/d_latch_top.v:27.28-27.36" *)
  wire \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[28] ;
  (* hdlname = "design195_5_10_inst d_latch_instance101 d_latch_inst data_out" *)
  (* src = "../../../../.././rtl/d_latch_top.v:27.28-27.36" *)
  wire \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[29] ;
  (* hdlname = "design195_5_10_inst d_latch_instance101 d_latch_inst data_out" *)
  (* src = "../../../../.././rtl/d_latch_top.v:27.28-27.36" *)
  wire \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[30] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[0] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[10] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[11] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[12] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[13] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[14] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[15] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[16] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[17] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[18] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[19] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[1] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[20] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[21] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[22] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[23] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[24] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[25] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[26] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[27] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[28] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[29] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[2] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[3] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[4] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[5] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[6] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[7] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[8] ;
  (* hdlname = "design195_5_10_inst d_latch_instance213 d_latch_inst data_in" *)
  (* src = "../../../../.././rtl/d_latch_top.v:23.23-23.30" *)
  wire \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[9] ;
  (* hdlname = "design195_5_10_inst decoder_instance104 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[0] ;
  (* hdlname = "design195_5_10_inst decoder_instance104 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[1] ;
  (* hdlname = "design195_5_10_inst decoder_instance104 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[23] ;
  (* hdlname = "design195_5_10_inst decoder_instance104 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[2] ;
  (* hdlname = "design195_5_10_inst decoder_instance104 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[3] ;
  (* hdlname = "design195_5_10_inst decoder_instance104 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[4] ;
  (* hdlname = "design195_5_10_inst decoder_instance104 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[5] ;
  (* hdlname = "design195_5_10_inst decoder_instance104 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[6] ;
  (* hdlname = "design195_5_10_inst decoder_instance104 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[7] ;
  (* hdlname = "design195_5_10_inst decoder_instance210 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[0] ;
  (* hdlname = "design195_5_10_inst decoder_instance210 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[1] ;
  (* hdlname = "design195_5_10_inst decoder_instance210 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[2] ;
  (* hdlname = "design195_5_10_inst decoder_instance210 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[3] ;
  (* hdlname = "design195_5_10_inst decoder_instance210 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[4] ;
  (* hdlname = "design195_5_10_inst decoder_instance210 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[5] ;
  (* hdlname = "design195_5_10_inst decoder_instance210 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[6] ;
  (* hdlname = "design195_5_10_inst decoder_instance210 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[7] ;
  (* hdlname = "design195_5_10_inst decoder_instance325 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[0] ;
  (* hdlname = "design195_5_10_inst decoder_instance325 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[1] ;
  (* hdlname = "design195_5_10_inst decoder_instance325 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[2] ;
  (* hdlname = "design195_5_10_inst decoder_instance325 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[3] ;
  (* hdlname = "design195_5_10_inst decoder_instance325 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[4] ;
  (* hdlname = "design195_5_10_inst decoder_instance325 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[5] ;
  (* hdlname = "design195_5_10_inst decoder_instance325 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[6] ;
  (* hdlname = "design195_5_10_inst decoder_instance325 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[7] ;
  (* hdlname = "design195_5_10_inst decoder_instance433 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[0] ;
  (* hdlname = "design195_5_10_inst decoder_instance433 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[1] ;
  (* hdlname = "design195_5_10_inst decoder_instance433 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[2] ;
  (* hdlname = "design195_5_10_inst decoder_instance433 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[3] ;
  (* hdlname = "design195_5_10_inst decoder_instance433 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[4] ;
  (* hdlname = "design195_5_10_inst decoder_instance433 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[5] ;
  (* hdlname = "design195_5_10_inst decoder_instance433 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[6] ;
  (* hdlname = "design195_5_10_inst decoder_instance433 decoder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/decoder_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[7] ;
  (* hdlname = "design195_5_10_inst encoder_instance107 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance107.data_out[10] ;
  (* hdlname = "design195_5_10_inst encoder_instance107 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance107.data_out[31] ;
  (* hdlname = "design195_5_10_inst encoder_instance219 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance219.data_out[10] ;
  (* hdlname = "design195_5_10_inst encoder_instance219 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance219.data_out[11] ;
  (* hdlname = "design195_5_10_inst encoder_instance219 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance219.data_out[18] ;
  (* hdlname = "design195_5_10_inst encoder_instance219 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance219.data_out[22] ;
  (* hdlname = "design195_5_10_inst encoder_instance219 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance219.data_out[2] ;
  (* hdlname = "design195_5_10_inst encoder_instance219 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance219.data_out[31] ;
  (* hdlname = "design195_5_10_inst encoder_instance219 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance219.data_out[3] ;
  (* hdlname = "design195_5_10_inst encoder_instance219 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance219.data_out[4] ;
  (* hdlname = "design195_5_10_inst encoder_instance322 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance322.data_out[10] ;
  (* hdlname = "design195_5_10_inst encoder_instance322 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance322.data_out[11] ;
  (* hdlname = "design195_5_10_inst encoder_instance322 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance322.data_out[18] ;
  (* hdlname = "design195_5_10_inst encoder_instance322 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance322.data_out[22] ;
  (* hdlname = "design195_5_10_inst encoder_instance322 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance322.data_out[23] ;
  (* hdlname = "design195_5_10_inst encoder_instance322 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance322.data_out[2] ;
  (* hdlname = "design195_5_10_inst encoder_instance322 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance322.data_out[3] ;
  (* hdlname = "design195_5_10_inst encoder_instance322 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance322.data_out[4] ;
  (* hdlname = "design195_5_10_inst encoder_instance438 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance438.data_out[10] ;
  (* hdlname = "design195_5_10_inst encoder_instance438 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance438.data_out[31] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[0] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[10] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[11] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[12] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[13] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[14] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[15] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[16] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[17] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[18] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[19] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[1] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[20] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[21] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[22] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[23] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[24] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[25] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[26] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[27] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[28] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[29] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[2] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[3] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[4] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[5] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[6] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[7] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[8] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_in" *)
  (* src = "../../../../.././rtl/encoder.v:5.19-5.26" *)
  wire \design195_5_10_inst.encoder_instance548.data_in[9] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance548.data_out[10] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance548.data_out[11] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance548.data_out[18] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance548.data_out[22] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance548.data_out[23] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance548.data_out[2] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance548.data_out[3] ;
  (* hdlname = "design195_5_10_inst encoder_instance548 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/encoder.v:6.24-6.32" *)
  wire \design195_5_10_inst.encoder_instance548.data_out[4] ;
  (* hdlname = "design195_5_10_inst full_adder_instance106 cin" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:7.9-7.12" *)
  wire \design195_5_10_inst.full_adder_instance106.cin ;
  (* hdlname = "design195_5_10_inst full_adder_instance106 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[0] ;
  (* hdlname = "design195_5_10_inst full_adder_instance106 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15] ;
  (* hdlname = "design195_5_10_inst full_adder_instance106 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[1] ;
  (* hdlname = "design195_5_10_inst full_adder_instance106 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[2] ;
  (* hdlname = "design195_5_10_inst full_adder_instance106 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[3] ;
  (* hdlname = "design195_5_10_inst full_adder_instance106 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[4] ;
  (* hdlname = "design195_5_10_inst full_adder_instance106 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[5] ;
  (* hdlname = "design195_5_10_inst full_adder_instance106 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[6] ;
  (* hdlname = "design195_5_10_inst full_adder_instance106 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[7] ;
  (* hdlname = "design195_5_10_inst full_adder_instance106 full_adder_inst c" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:36.9-36.10" *)
  wire \design195_5_10_inst.full_adder_instance106.full_adder_inst.c ;
  (* hdlname = "design195_5_10_inst full_adder_instance106 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[0] ;
  (* hdlname = "design195_5_10_inst full_adder_instance106 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] ;
  (* hdlname = "design195_5_10_inst full_adder_instance106 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[1] ;
  (* hdlname = "design195_5_10_inst full_adder_instance106 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[2] ;
  (* hdlname = "design195_5_10_inst full_adder_instance106 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[3] ;
  (* hdlname = "design195_5_10_inst full_adder_instance106 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[4] ;
  (* hdlname = "design195_5_10_inst full_adder_instance106 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[5] ;
  (* hdlname = "design195_5_10_inst full_adder_instance106 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[6] ;
  (* hdlname = "design195_5_10_inst full_adder_instance106 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[7] ;
  (* hdlname = "design195_5_10_inst full_adder_instance106 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[8] ;
  (* hdlname = "design195_5_10_inst full_adder_instance106 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[9] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[0] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[10] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[11] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[12] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[13] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[14] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[15] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[1] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[2] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[3] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[4] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[5] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[6] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[7] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[8] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[9] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[0] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[10] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[11] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[12] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[13] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[14] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[15] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[1] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[2] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[3] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[4] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[5] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[6] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[7] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[8] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[9] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[0] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[10] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[11] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[12] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[13] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[14] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[15] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[16] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[1] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[2] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[3] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[4] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[5] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[6] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[7] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[8] ;
  (* hdlname = "design195_5_10_inst full_adder_instance321 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[9] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[0] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[10] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[11] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[12] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[13] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[14] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[15] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[1] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[2] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[3] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[4] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[5] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[6] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[7] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[8] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[9] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[0] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[10] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[11] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[12] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[13] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[14] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[15] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[1] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[2] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[3] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[4] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[5] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[6] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[7] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[8] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[9] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[10] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[11] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[12] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[13] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[14] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[15] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[16] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[1] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[2] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[3] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[4] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[5] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[6] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[7] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[8] ;
  (* hdlname = "design195_5_10_inst full_adder_instance431 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[9] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[0] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[10] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[11] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[12] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[13] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[14] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[15] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[1] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[2] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[3] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[4] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[5] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[6] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[7] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[8] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst a" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.16-35.17" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[9] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[0] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[10] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[11] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[12] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[13] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[14] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[15] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[1] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[2] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[3] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[4] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[5] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[6] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[7] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[8] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst b" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:35.18-35.19" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[9] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[10] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[11] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[12] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[13] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[14] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[15] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[16] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[4] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[5] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[6] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[7] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[8] ;
  (* hdlname = "design195_5_10_inst full_adder_instance540 full_adder_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:31.28-31.36" *)
  wire \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[9] ;
  (* hdlname = "design195_5_10_inst invertion_instance103 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance103.data_out[0] ;
  (* hdlname = "design195_5_10_inst invertion_instance103 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance103.data_out[1] ;
  (* hdlname = "design195_5_10_inst invertion_instance103 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance103.data_out[2] ;
  (* hdlname = "design195_5_10_inst invertion_instance217 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance217.data_out[0] ;
  (* hdlname = "design195_5_10_inst invertion_instance217 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance217.data_out[10] ;
  (* hdlname = "design195_5_10_inst invertion_instance217 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance217.data_out[11] ;
  (* hdlname = "design195_5_10_inst invertion_instance217 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance217.data_out[12] ;
  (* hdlname = "design195_5_10_inst invertion_instance217 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance217.data_out[13] ;
  (* hdlname = "design195_5_10_inst invertion_instance217 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance217.data_out[14] ;
  (* hdlname = "design195_5_10_inst invertion_instance217 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance217.data_out[15] ;
  (* hdlname = "design195_5_10_inst invertion_instance217 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance217.data_out[16] ;
  (* hdlname = "design195_5_10_inst invertion_instance217 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance217.data_out[1] ;
  (* hdlname = "design195_5_10_inst invertion_instance217 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance217.data_out[2] ;
  (* hdlname = "design195_5_10_inst invertion_instance217 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance217.data_out[3] ;
  (* hdlname = "design195_5_10_inst invertion_instance217 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance217.data_out[4] ;
  (* hdlname = "design195_5_10_inst invertion_instance217 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance217.data_out[5] ;
  (* hdlname = "design195_5_10_inst invertion_instance217 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance217.data_out[6] ;
  (* hdlname = "design195_5_10_inst invertion_instance217 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance217.data_out[7] ;
  (* hdlname = "design195_5_10_inst invertion_instance217 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance217.data_out[8] ;
  (* hdlname = "design195_5_10_inst invertion_instance217 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance217.data_out[9] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[0] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[10] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[11] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[12] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[13] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[14] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[15] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[16] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[17] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[18] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[19] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[1] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[20] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[21] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[22] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[23] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[24] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[25] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[26] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[27] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[28] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[29] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[2] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[30] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[31] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[3] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[4] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[5] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[6] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[7] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[8] ;
  (* hdlname = "design195_5_10_inst invertion_instance329 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/invertion.v:9.28-9.36" *)
  wire \design195_5_10_inst.invertion_instance329.data_out[9] ;
  (* hdlname = "design195_5_10_inst large_adder_instance102 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance102.add_out_reg_2[0] ;
  (* hdlname = "design195_5_10_inst large_adder_instance102 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance102.add_out_reg_2[10] ;
  (* hdlname = "design195_5_10_inst large_adder_instance102 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance102.add_out_reg_2[1] ;
  (* hdlname = "design195_5_10_inst large_adder_instance102 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance102.add_out_reg_2[2] ;
  (* hdlname = "design195_5_10_inst large_adder_instance102 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance102.add_out_reg_2[3] ;
  (* hdlname = "design195_5_10_inst large_adder_instance102 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance102.add_out_reg_2[4] ;
  (* hdlname = "design195_5_10_inst large_adder_instance102 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance102.add_out_reg_2[5] ;
  (* hdlname = "design195_5_10_inst large_adder_instance102 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance102.add_out_reg_2[6] ;
  (* hdlname = "design195_5_10_inst large_adder_instance102 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance102.add_out_reg_2[7] ;
  (* hdlname = "design195_5_10_inst large_adder_instance102 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance102.add_out_reg_2[8] ;
  (* hdlname = "design195_5_10_inst large_adder_instance102 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance102.add_out_reg_2[9] ;
  (* hdlname = "design195_5_10_inst large_adder_instance212 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance212.add_out_reg_2[0] ;
  (* hdlname = "design195_5_10_inst large_adder_instance212 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance212.add_out_reg_2[1] ;
  (* hdlname = "design195_5_10_inst large_adder_instance212 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance212.add_out_reg_2[2] ;
  (* hdlname = "design195_5_10_inst large_adder_instance212 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance212.add_out_reg_2[3] ;
  (* hdlname = "design195_5_10_inst large_adder_instance212 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance212.add_out_reg_2[4] ;
  (* hdlname = "design195_5_10_inst large_adder_instance212 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance212.add_out_reg_2[5] ;
  (* hdlname = "design195_5_10_inst large_adder_instance212 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance212.add_out_reg_2[6] ;
  (* hdlname = "design195_5_10_inst large_adder_instance212 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance212.add_out_reg_2[7] ;
  (* hdlname = "design195_5_10_inst large_adder_instance212 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance212.add_out_reg_2[8] ;
  (* hdlname = "design195_5_10_inst large_adder_instance212 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance212.add_out_reg_2[9] ;
  (* hdlname = "design195_5_10_inst large_adder_instance324 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance324.add_out_reg_2[0] ;
  (* hdlname = "design195_5_10_inst large_adder_instance324 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance324.add_out_reg_2[1] ;
  (* hdlname = "design195_5_10_inst large_adder_instance324 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance324.add_out_reg_2[2] ;
  (* hdlname = "design195_5_10_inst large_adder_instance432 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance432.add_out_reg_2[0] ;
  (* hdlname = "design195_5_10_inst large_adder_instance432 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance432.add_out_reg_2[1] ;
  (* hdlname = "design195_5_10_inst large_adder_instance432 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance432.add_out_reg_2[2] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance547.add_out_reg_2[0] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance547.add_out_reg_2[10] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance547.add_out_reg_2[11] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance547.add_out_reg_2[12] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance547.add_out_reg_2[13] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance547.add_out_reg_2[14] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance547.add_out_reg_2[15] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance547.add_out_reg_2[16] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance547.add_out_reg_2[1] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance547.add_out_reg_2[2] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance547.add_out_reg_2[3] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance547.add_out_reg_2[4] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance547.add_out_reg_2[5] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance547.add_out_reg_2[6] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance547.add_out_reg_2[7] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance547.add_out_reg_2[8] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 add_out_reg_2" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:11.17-11.30" *)
  wire \design195_5_10_inst.large_adder_instance547.add_out_reg_2[9] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 data_in" *)
  (* src = "../../../../.././rtl/large_adder.v:6.19-6.26" *)
  wire \design195_5_10_inst.large_adder_instance547.data_in[16] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 data_in" *)
  (* src = "../../../../.././rtl/large_adder.v:6.19-6.26" *)
  wire \design195_5_10_inst.large_adder_instance547.data_in[17] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 data_in" *)
  (* src = "../../../../.././rtl/large_adder.v:6.19-6.26" *)
  wire \design195_5_10_inst.large_adder_instance547.data_in[18] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 data_in" *)
  (* src = "../../../../.././rtl/large_adder.v:6.19-6.26" *)
  wire \design195_5_10_inst.large_adder_instance547.data_in[19] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 data_in" *)
  (* src = "../../../../.././rtl/large_adder.v:6.19-6.26" *)
  wire \design195_5_10_inst.large_adder_instance547.data_in[20] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 data_in" *)
  (* src = "../../../../.././rtl/large_adder.v:6.19-6.26" *)
  wire \design195_5_10_inst.large_adder_instance547.data_in[21] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 data_in" *)
  (* src = "../../../../.././rtl/large_adder.v:6.19-6.26" *)
  wire \design195_5_10_inst.large_adder_instance547.data_in[22] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 data_in" *)
  (* src = "../../../../.././rtl/large_adder.v:6.19-6.26" *)
  wire \design195_5_10_inst.large_adder_instance547.data_in[23] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 data_in" *)
  (* src = "../../../../.././rtl/large_adder.v:6.19-6.26" *)
  wire \design195_5_10_inst.large_adder_instance547.data_in[24] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 data_in" *)
  (* src = "../../../../.././rtl/large_adder.v:6.19-6.26" *)
  wire \design195_5_10_inst.large_adder_instance547.data_in[25] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 data_in" *)
  (* src = "../../../../.././rtl/large_adder.v:6.19-6.26" *)
  wire \design195_5_10_inst.large_adder_instance547.data_in[26] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 data_in" *)
  (* src = "../../../../.././rtl/large_adder.v:6.19-6.26" *)
  wire \design195_5_10_inst.large_adder_instance547.data_in[27] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 data_in" *)
  (* src = "../../../../.././rtl/large_adder.v:6.19-6.26" *)
  wire \design195_5_10_inst.large_adder_instance547.data_in[28] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 data_in" *)
  (* src = "../../../../.././rtl/large_adder.v:6.19-6.26" *)
  wire \design195_5_10_inst.large_adder_instance547.data_in[29] ;
  (* hdlname = "design195_5_10_inst large_adder_instance547 data_in" *)
  (* src = "../../../../.././rtl/large_adder.v:6.19-6.26" *)
  wire \design195_5_10_inst.large_adder_instance547.data_in[30] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out[15] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out[16] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out[17] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out[18] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out[19] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out[1] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out[20] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out[21] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out[22] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out[23] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out[24] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out[2] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out[31] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out[3] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out[4] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out[5] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out[6] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out[7] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out_reg[15] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out_reg[16] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out_reg[17] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out_reg[18] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out_reg[19] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out_reg[1] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out_reg[20] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out_reg[21] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out_reg[22] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out_reg[23] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out_reg[24] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out_reg[2] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out_reg[31] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out_reg[3] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out_reg[4] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out_reg[5] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out_reg[6] ;
  (* hdlname = "design195_5_10_inst large_mux_instance436 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance436.data_out_reg[7] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out[10] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out[11] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out[12] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out[13] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out[14] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out[15] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out[16] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out[1] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out[2] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out[3] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out[4] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out[5] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out[6] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out[7] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out[8] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:7.28-7.36" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out[9] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out_reg[10] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out_reg[11] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out_reg[12] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out_reg[13] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out_reg[14] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out_reg[15] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out_reg[16] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out_reg[1] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out_reg[2] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out_reg[3] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out_reg[4] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out_reg[5] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out_reg[6] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out_reg[7] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out_reg[8] ;
  (* hdlname = "design195_5_10_inst large_mux_instance542 data_out_reg" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_mux.v:9.17-9.29" *)
  wire \design195_5_10_inst.large_mux_instance542.data_out_reg[9] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance108 rd_addr" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:16.16-16.23" *)
  wire \design195_5_10_inst.memory_cntrl_instance108.rd_addr[0] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance108 rd_addr" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:16.16-16.23" *)
  wire \design195_5_10_inst.memory_cntrl_instance108.rd_addr[1] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance108 rd_addr" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:16.16-16.23" *)
  wire \design195_5_10_inst.memory_cntrl_instance108.rd_addr[2] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance108 rd_addr" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:16.16-16.23" *)
  wire \design195_5_10_inst.memory_cntrl_instance108.rd_addr[3] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance108 rd_addr" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:16.16-16.23" *)
  wire \design195_5_10_inst.memory_cntrl_instance108.rd_addr[4] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance108 rd_addr" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:16.16-16.23" *)
  wire \design195_5_10_inst.memory_cntrl_instance108.rd_addr[5] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance108 rd_addr" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:16.16-16.23" *)
  wire \design195_5_10_inst.memory_cntrl_instance108.rd_addr[6] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance108 rd_addr" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:16.16-16.23" *)
  wire \design195_5_10_inst.memory_cntrl_instance108.rd_addr[7] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance108 rd_addr" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:16.16-16.23" *)
  wire \design195_5_10_inst.memory_cntrl_instance108.rd_addr[8] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance108 rd_addr" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:16.16-16.23" *)
  wire \design195_5_10_inst.memory_cntrl_instance108.rd_addr[9] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance108 rd_en" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:18.5-18.10" *)
  wire \design195_5_10_inst.memory_cntrl_instance108.rd_en ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance108 state" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:13.11-13.16" *)
  wire \design195_5_10_inst.memory_cntrl_instance108.state[0] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance108 wr_addr" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:15.16-15.23" *)
  wire \design195_5_10_inst.memory_cntrl_instance108.wr_addr[0] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance108 wr_addr" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:15.16-15.23" *)
  wire \design195_5_10_inst.memory_cntrl_instance108.wr_addr[1] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance108 wr_addr" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:15.16-15.23" *)
  wire \design195_5_10_inst.memory_cntrl_instance108.wr_addr[2] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance108 wr_addr" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:15.16-15.23" *)
  wire \design195_5_10_inst.memory_cntrl_instance108.wr_addr[3] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance108 wr_addr" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:15.16-15.23" *)
  wire \design195_5_10_inst.memory_cntrl_instance108.wr_addr[4] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance108 wr_addr" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:15.16-15.23" *)
  wire \design195_5_10_inst.memory_cntrl_instance108.wr_addr[5] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance108 wr_addr" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:15.16-15.23" *)
  wire \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance108 wr_addr" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:15.16-15.23" *)
  wire \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance108 wr_addr" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:15.16-15.23" *)
  wire \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance108 wr_addr" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:15.16-15.23" *)
  wire \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance108 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[10] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance108 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance108 wr_en" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:19.5-19.10" *)
  wire \design195_5_10_inst.memory_cntrl_instance108.wr_en ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[0] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[10] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[11] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[12] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[13] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[14] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[15] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[16] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[17] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[18] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[19] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[1] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[20] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[21] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[22] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[23] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[24] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[25] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[26] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[27] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[28] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[29] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[2] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[30] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[31] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[3] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[4] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[5] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[6] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[7] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[8] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance216 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[9] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance328 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[0] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance328 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[1] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance328 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[2] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance328 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance328 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[3] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance328 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[4] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance328 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[5] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance328 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[6] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance328 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[7] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance328 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[8] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[0] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[10] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[11] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[12] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[13] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[14] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[15] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[16] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[17] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[18] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[19] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[1] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[20] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[21] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[22] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[23] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[24] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[25] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[26] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[27] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[28] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[29] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[2] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[30] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[31] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[3] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[4] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[5] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[6] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[7] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[8] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance430 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[9] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[0] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[10] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[11] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[12] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[13] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[14] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[15] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[16] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[17] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[18] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[19] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[1] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[20] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[21] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[22] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[23] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[24] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[25] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[26] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[27] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[28] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[29] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[2] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[30] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[31] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[3] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[4] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[5] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[6] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[7] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[8] ;
  (* hdlname = "design195_5_10_inst memory_cntrl_instance546 wr_data_mem" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/memory_cntrl.v:17.16-17.27" *)
  wire \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[9] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[0] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[10] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[11] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[12] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[13] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[14] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[15] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[16] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[17] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[18] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[19] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[1] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[20] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[21] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[22] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[23] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[24] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[25] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[26] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[27] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[28] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[29] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[2] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[30] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[31] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[3] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[4] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[5] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[6] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[7] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[8] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance109 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance109.data_out[9] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[0] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[10] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[11] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[12] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[13] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[14] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[15] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[16] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[17] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[18] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[19] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[1] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[20] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[21] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[22] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[23] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[24] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[25] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[26] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[27] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[28] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[29] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[2] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[30] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[31] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[3] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[4] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[5] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[6] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[7] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[8] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance215 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance215.data_out[9] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance326 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance326.data_out[0] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance326 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance326.data_out[1] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance326 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance326.data_out[2] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance326 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance326.data_out[31] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance326 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance326.data_out[3] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance326 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance326.data_out[4] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance326 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance326.data_out[5] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance326 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance326.data_out[6] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance326 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance326.data_out[7] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance439 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance439.data_out[0] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance439 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance439.data_out[10] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance439 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance439.data_out[31] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance439 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance439.data_out[4] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[0] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[10] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[11] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[12] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[13] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[14] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[15] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[16] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[17] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[18] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[19] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[1] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[20] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[21] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[22] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[23] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[24] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[25] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[26] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[27] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[28] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[29] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[2] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[30] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[31] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[3] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[4] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[5] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[6] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[7] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[8] ;
  (* hdlname = "design195_5_10_inst mod_n_counter_instance545 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/mod_n_counter.v:5.28-5.36" *)
  wire \design195_5_10_inst.mod_n_counter_instance545.data_out[9] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[0] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[10] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[11] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[12] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[13] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[14] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[15] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[16] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[17] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[18] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[19] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[1] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[20] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[21] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[22] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[23] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[24] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[25] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[26] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[27] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[28] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[29] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[2] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[30] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[31] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[3] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[4] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[5] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[6] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[7] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[8] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.data_out[9] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[0] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[10] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[11] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[12] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[13] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[14] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[15] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[16] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[17] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[18] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[19] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[1] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[20] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[21] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[22] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[23] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[24] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[25] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[26] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[27] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[28] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[29] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[2] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[30] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[31] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[3] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[4] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[5] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[6] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[7] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[8] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance214 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[9] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance327 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance327.data_out[0] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance327 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance327.data_out[1] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance327 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance327.data_out[2] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance327 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance327.data_out[31] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance327 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance327.data_out[3] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance327 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance327.data_out[4] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance327 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance327.data_out[5] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance327 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance327.data_out[6] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance327 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance327.data_out[7] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance327 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance327.data_out[8] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance327 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[0] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance327 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[1] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance327 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[2] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance327 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[31] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance327 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[3] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance327 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[4] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance327 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[5] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance327 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[6] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance327 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[7] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance327 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[8] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.data_out[0] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.data_out[16] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.data_out[17] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.data_out[18] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.data_out[19] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.data_out[20] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.data_out[21] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.data_out[22] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.data_out[23] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.data_out[24] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.data_out[25] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.data_out[2] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.data_out[31] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.data_out[3] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.data_out[4] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.data_out[5] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.data_out[6] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.data_out[7] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.data_out[8] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[0] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[16] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[17] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[18] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[19] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[20] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[21] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[22] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[23] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[24] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[25] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[2] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[31] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[3] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[4] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[5] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[6] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[7] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance437 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[8] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.data_out[0] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.data_out[10] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.data_out[11] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.data_out[12] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.data_out[13] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.data_out[14] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.data_out[15] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.data_out[16] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.data_out[2] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.data_out[3] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.data_out[4] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.data_out[5] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.data_out[6] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.data_out[7] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.data_out[8] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:5.28-5.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.data_out[9] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[0] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[10] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[11] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[12] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[13] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[14] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[15] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[16] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[2] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[3] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[4] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[5] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[6] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[7] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[8] ;
  (* hdlname = "design195_5_10_inst parity_generator_instance543 paritygenerator_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/paritygenerator_top.v:30.28-30.36" *)
  wire \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[9] ;
  (* hdlname = "design195_5_10_inst register_instance105 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance105.data_out[0] ;
  (* hdlname = "design195_5_10_inst register_instance105 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance105.data_out[1] ;
  (* hdlname = "design195_5_10_inst register_instance105 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance105.data_out[2] ;
  (* hdlname = "design195_5_10_inst register_instance105 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance105.data_out[3] ;
  (* hdlname = "design195_5_10_inst register_instance105 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance105.data_out[4] ;
  (* hdlname = "design195_5_10_inst register_instance105 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance105.data_out[5] ;
  (* hdlname = "design195_5_10_inst register_instance105 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance105.data_out[6] ;
  (* hdlname = "design195_5_10_inst register_instance105 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance105.data_out[7] ;
  (* hdlname = "design195_5_10_inst register_instance211 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance211.data_out[0] ;
  (* hdlname = "design195_5_10_inst register_instance211 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance211.data_out[1] ;
  (* hdlname = "design195_5_10_inst register_instance211 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance211.data_out[2] ;
  (* hdlname = "design195_5_10_inst register_instance211 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance211.data_out[3] ;
  (* hdlname = "design195_5_10_inst register_instance211 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance211.data_out[4] ;
  (* hdlname = "design195_5_10_inst register_instance211 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance211.data_out[5] ;
  (* hdlname = "design195_5_10_inst register_instance211 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance211.data_out[6] ;
  (* hdlname = "design195_5_10_inst register_instance211 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance211.data_out[7] ;
  (* hdlname = "design195_5_10_inst register_instance323 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance323.data_out[10] ;
  (* hdlname = "design195_5_10_inst register_instance323 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance323.data_out[11] ;
  (* hdlname = "design195_5_10_inst register_instance323 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance323.data_out[18] ;
  (* hdlname = "design195_5_10_inst register_instance323 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance323.data_out[22] ;
  (* hdlname = "design195_5_10_inst register_instance323 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance323.data_out[23] ;
  (* hdlname = "design195_5_10_inst register_instance323 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance323.data_out[2] ;
  (* hdlname = "design195_5_10_inst register_instance323 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance323.data_out[3] ;
  (* hdlname = "design195_5_10_inst register_instance323 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance323.data_out[4] ;
  (* hdlname = "design195_5_10_inst register_instance549 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance549.data_out[10] ;
  (* hdlname = "design195_5_10_inst register_instance549 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance549.data_out[11] ;
  (* hdlname = "design195_5_10_inst register_instance549 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance549.data_out[18] ;
  (* hdlname = "design195_5_10_inst register_instance549 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance549.data_out[22] ;
  (* hdlname = "design195_5_10_inst register_instance549 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance549.data_out[23] ;
  (* hdlname = "design195_5_10_inst register_instance549 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance549.data_out[2] ;
  (* hdlname = "design195_5_10_inst register_instance549 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance549.data_out[3] ;
  (* hdlname = "design195_5_10_inst register_instance549 data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/register.v:7.24-7.32" *)
  wire \design195_5_10_inst.register_instance549.data_out[4] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[10] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[11] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[12] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[13] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[14] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[15] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[16] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[17] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[18] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[19] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[1] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[20] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[21] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[22] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[23] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[24] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[25] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[26] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[27] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[28] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[29] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[2] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[30] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[31] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[3] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[4] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[5] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[6] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[7] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[8] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance100 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[9] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[0] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[10] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[11] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[12] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[13] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[14] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[15] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[16] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[17] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[18] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[19] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[1] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[20] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[21] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[22] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[23] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[24] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[25] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[26] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[27] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[28] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[29] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[2] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[30] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[31] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[3] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[4] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[5] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[6] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[7] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[8] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance218 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[9] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[16] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[17] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[18] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[19] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[20] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[21] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[22] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[23] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[24] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[31] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[4] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[5] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[6] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance435 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[7] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[0] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[10] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[11] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[12] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[13] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[14] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[15] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[16] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[17] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[19] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[20] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[21] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[22] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[23] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[24] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[25] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[26] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[27] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[28] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[29] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[2] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[30] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[31] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[3] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[4] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[5] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[6] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[7] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[8] ;
  (* hdlname = "design195_5_10_inst shift_reg_instance544 shift_reg_inst data_out" *)
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "../../../../.././rtl/shift_reg_top.v:28.28-28.36" *)
  wire \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[9] ;
  wire \emu_init_new_data_1401[0] ;
  wire \emu_init_new_data_1401[10] ;
  wire \emu_init_new_data_1401[11] ;
  wire \emu_init_new_data_1401[12] ;
  wire \emu_init_new_data_1401[13] ;
  wire \emu_init_new_data_1401[14] ;
  wire \emu_init_new_data_1401[15] ;
  wire \emu_init_new_data_1401[16] ;
  wire \emu_init_new_data_1401[17] ;
  wire \emu_init_new_data_1401[18] ;
  wire \emu_init_new_data_1401[19] ;
  wire \emu_init_new_data_1401[1] ;
  wire \emu_init_new_data_1401[20] ;
  wire \emu_init_new_data_1401[21] ;
  wire \emu_init_new_data_1401[22] ;
  wire \emu_init_new_data_1401[23] ;
  wire \emu_init_new_data_1401[24] ;
  wire \emu_init_new_data_1401[25] ;
  wire \emu_init_new_data_1401[26] ;
  wire \emu_init_new_data_1401[27] ;
  wire \emu_init_new_data_1401[28] ;
  wire \emu_init_new_data_1401[29] ;
  wire \emu_init_new_data_1401[2] ;
  wire \emu_init_new_data_1401[30] ;
  wire \emu_init_new_data_1401[31] ;
  wire \emu_init_new_data_1401[3] ;
  wire \emu_init_new_data_1401[4] ;
  wire \emu_init_new_data_1401[5] ;
  wire \emu_init_new_data_1401[6] ;
  wire \emu_init_new_data_1401[7] ;
  wire \emu_init_new_data_1401[8] ;
  wire \emu_init_new_data_1401[9] ;
  wire \emu_init_new_data_1418[0] ;
  wire \emu_init_new_data_1418[10] ;
  wire \emu_init_new_data_1418[11] ;
  wire \emu_init_new_data_1418[12] ;
  wire \emu_init_new_data_1418[13] ;
  wire \emu_init_new_data_1418[14] ;
  wire \emu_init_new_data_1418[15] ;
  wire \emu_init_new_data_1418[16] ;
  wire \emu_init_new_data_1418[17] ;
  wire \emu_init_new_data_1418[18] ;
  wire \emu_init_new_data_1418[19] ;
  wire \emu_init_new_data_1418[1] ;
  wire \emu_init_new_data_1418[20] ;
  wire \emu_init_new_data_1418[21] ;
  wire \emu_init_new_data_1418[22] ;
  wire \emu_init_new_data_1418[23] ;
  wire \emu_init_new_data_1418[24] ;
  wire \emu_init_new_data_1418[25] ;
  wire \emu_init_new_data_1418[26] ;
  wire \emu_init_new_data_1418[27] ;
  wire \emu_init_new_data_1418[28] ;
  wire \emu_init_new_data_1418[29] ;
  wire \emu_init_new_data_1418[2] ;
  wire \emu_init_new_data_1418[30] ;
  wire \emu_init_new_data_1418[31] ;
  wire \emu_init_new_data_1418[3] ;
  wire \emu_init_new_data_1418[4] ;
  wire \emu_init_new_data_1418[5] ;
  wire \emu_init_new_data_1418[6] ;
  wire \emu_init_new_data_1418[7] ;
  wire \emu_init_new_data_1418[8] ;
  wire \emu_init_new_data_1418[9] ;
  wire \emu_init_new_data_1435[0] ;
  wire \emu_init_new_data_1435[10] ;
  wire \emu_init_new_data_1435[11] ;
  wire \emu_init_new_data_1435[12] ;
  wire \emu_init_new_data_1435[13] ;
  wire \emu_init_new_data_1435[14] ;
  wire \emu_init_new_data_1435[15] ;
  wire \emu_init_new_data_1435[16] ;
  wire \emu_init_new_data_1435[17] ;
  wire \emu_init_new_data_1435[18] ;
  wire \emu_init_new_data_1435[19] ;
  wire \emu_init_new_data_1435[1] ;
  wire \emu_init_new_data_1435[20] ;
  wire \emu_init_new_data_1435[21] ;
  wire \emu_init_new_data_1435[22] ;
  wire \emu_init_new_data_1435[23] ;
  wire \emu_init_new_data_1435[24] ;
  wire \emu_init_new_data_1435[25] ;
  wire \emu_init_new_data_1435[26] ;
  wire \emu_init_new_data_1435[27] ;
  wire \emu_init_new_data_1435[28] ;
  wire \emu_init_new_data_1435[29] ;
  wire \emu_init_new_data_1435[2] ;
  wire \emu_init_new_data_1435[30] ;
  wire \emu_init_new_data_1435[31] ;
  wire \emu_init_new_data_1435[3] ;
  wire \emu_init_new_data_1435[4] ;
  wire \emu_init_new_data_1435[5] ;
  wire \emu_init_new_data_1435[6] ;
  wire \emu_init_new_data_1435[7] ;
  wire \emu_init_new_data_1435[8] ;
  wire \emu_init_new_data_1435[9] ;
  wire \emu_init_new_data_1452[0] ;
  wire \emu_init_new_data_1452[10] ;
  wire \emu_init_new_data_1452[11] ;
  wire \emu_init_new_data_1452[12] ;
  wire \emu_init_new_data_1452[13] ;
  wire \emu_init_new_data_1452[14] ;
  wire \emu_init_new_data_1452[15] ;
  wire \emu_init_new_data_1452[16] ;
  wire \emu_init_new_data_1452[17] ;
  wire \emu_init_new_data_1452[18] ;
  wire \emu_init_new_data_1452[19] ;
  wire \emu_init_new_data_1452[1] ;
  wire \emu_init_new_data_1452[20] ;
  wire \emu_init_new_data_1452[21] ;
  wire \emu_init_new_data_1452[22] ;
  wire \emu_init_new_data_1452[23] ;
  wire \emu_init_new_data_1452[24] ;
  wire \emu_init_new_data_1452[25] ;
  wire \emu_init_new_data_1452[26] ;
  wire \emu_init_new_data_1452[27] ;
  wire \emu_init_new_data_1452[28] ;
  wire \emu_init_new_data_1452[29] ;
  wire \emu_init_new_data_1452[2] ;
  wire \emu_init_new_data_1452[30] ;
  wire \emu_init_new_data_1452[31] ;
  wire \emu_init_new_data_1452[3] ;
  wire \emu_init_new_data_1452[4] ;
  wire \emu_init_new_data_1452[5] ;
  wire \emu_init_new_data_1452[6] ;
  wire \emu_init_new_data_1452[7] ;
  wire \emu_init_new_data_1452[8] ;
  wire \emu_init_new_data_1452[9] ;
  wire \emu_init_new_data_1469[0] ;
  wire \emu_init_new_data_1469[10] ;
  wire \emu_init_new_data_1469[11] ;
  wire \emu_init_new_data_1469[12] ;
  wire \emu_init_new_data_1469[13] ;
  wire \emu_init_new_data_1469[14] ;
  wire \emu_init_new_data_1469[15] ;
  wire \emu_init_new_data_1469[16] ;
  wire \emu_init_new_data_1469[17] ;
  wire \emu_init_new_data_1469[18] ;
  wire \emu_init_new_data_1469[19] ;
  wire \emu_init_new_data_1469[1] ;
  wire \emu_init_new_data_1469[20] ;
  wire \emu_init_new_data_1469[21] ;
  wire \emu_init_new_data_1469[22] ;
  wire \emu_init_new_data_1469[23] ;
  wire \emu_init_new_data_1469[24] ;
  wire \emu_init_new_data_1469[25] ;
  wire \emu_init_new_data_1469[26] ;
  wire \emu_init_new_data_1469[27] ;
  wire \emu_init_new_data_1469[28] ;
  wire \emu_init_new_data_1469[29] ;
  wire \emu_init_new_data_1469[2] ;
  wire \emu_init_new_data_1469[30] ;
  wire \emu_init_new_data_1469[31] ;
  wire \emu_init_new_data_1469[3] ;
  wire \emu_init_new_data_1469[4] ;
  wire \emu_init_new_data_1469[5] ;
  wire \emu_init_new_data_1469[6] ;
  wire \emu_init_new_data_1469[7] ;
  wire \emu_init_new_data_1469[8] ;
  wire \emu_init_new_data_1469[9] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  wire emu_init_sel_1399;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[0] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[100] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[101] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[102] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[103] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[104] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[105] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[106] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[107] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[108] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[109] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[10] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[110] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[111] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[112] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[113] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[114] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[115] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[116] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[117] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[118] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[119] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[11] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[120] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[121] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[122] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[123] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[124] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[125] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[126] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[127] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[128] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[129] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[12] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[130] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[131] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[132] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[133] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[134] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[135] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[136] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[137] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[138] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[139] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[13] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[140] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[141] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[142] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[143] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[144] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[145] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[146] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[147] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[148] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[149] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[14] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[150] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[151] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[152] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[153] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[154] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[155] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[156] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[157] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[158] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[159] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[15] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[16] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[17] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[18] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[19] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[1] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[20] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[21] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[22] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[23] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[24] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[25] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[26] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[27] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[28] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[29] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[2] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[30] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[31] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[32] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[33] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[34] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[35] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[36] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[37] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[38] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[39] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[3] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[40] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[41] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[42] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[43] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[44] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[45] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[46] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[47] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[48] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[49] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[4] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[50] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[51] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[52] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[53] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[54] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[55] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[56] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[57] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[58] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[59] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[5] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[60] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[61] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[62] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[63] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[64] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[65] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[66] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[67] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[68] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[69] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[6] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[70] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[71] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[72] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[73] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[74] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[75] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[76] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[77] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[78] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[79] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[7] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[80] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[81] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[82] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[83] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[84] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[85] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[86] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[87] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[88] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[89] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[8] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[90] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[91] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[92] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[93] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[94] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[95] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[96] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[97] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[98] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[99] ;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:32.20-32.23" *)
  wire \tmp[9] ;
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h08070708)
  ) \$abc$128410$auto_128411  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[1] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[17] , \$ibuf_rst , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[16]  }),
    .Y(\$abc$128410$abc$64559$li531_li531 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$128410$auto_128412  (
    .A({ \emu_init_new_data_1435[15] , \emu_init_new_data_1435[31]  }),
    .Y(\$abc$128410$new_new_n2566__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h9009000000009009)
  ) \$abc$128410$auto_128413  (
    .A({ \emu_init_new_data_1435[8] , \emu_init_new_data_1435[24] , \emu_init_new_data_1435[12] , \emu_init_new_data_1435[28] , \emu_init_new_data_1435[13] , \emu_init_new_data_1435[29]  }),
    .Y(\$abc$128410$new_new_n2567__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h9009000000009009)
  ) \$abc$128410$auto_128414  (
    .A({ \emu_init_new_data_1435[1] , \emu_init_new_data_1435[17] , \emu_init_new_data_1435[2] , \emu_init_new_data_1435[18] , \emu_init_new_data_1435[3] , \emu_init_new_data_1435[19]  }),
    .Y(\$abc$128410$new_new_n2568__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h9009000000009009)
  ) \$abc$128410$auto_128415  (
    .A({ \emu_init_new_data_1435[9] , \emu_init_new_data_1435[25] , \emu_init_new_data_1435[10] , \emu_init_new_data_1435[26] , \emu_init_new_data_1435[11] , \emu_init_new_data_1435[27]  }),
    .Y(\$abc$128410$new_new_n2569__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h9009000000009009)
  ) \$abc$128410$auto_128416  (
    .A({ \emu_init_new_data_1435[4] , \emu_init_new_data_1435[20] , \emu_init_new_data_1435[5] , \emu_init_new_data_1435[21] , \emu_init_new_data_1435[7] , \emu_init_new_data_1435[23]  }),
    .Y(\$abc$128410$new_new_n2570__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h9009000000009009)
  ) \$abc$128410$auto_128417  (
    .A({ \emu_init_new_data_1435[0] , \emu_init_new_data_1435[16] , \emu_init_new_data_1435[6] , \emu_init_new_data_1435[22] , \emu_init_new_data_1435[14] , \emu_init_new_data_1435[30]  }),
    .Y(\$abc$128410$new_new_n2571__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$128410$auto_128418  (
    .A({ \$abc$128410$new_new_n2571__ , \$abc$128410$new_new_n2570__ , \$abc$128410$new_new_n2569__ , \$abc$128410$new_new_n2568__ , \$abc$128410$new_new_n2567__ , \$abc$128410$new_new_n2566__  }),
    .Y(\$abc$128410$new_new_n2572__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007d)
  ) \$abc$128410$auto_128419  (
    .A({ \$ibuf_rst , \$abc$128410$new_new_n2572__ , \emu_init_new_data_1435[31] , emu_init_sel_1399 }),
    .Y(\$abc$128410$abc$64559$li529_li529 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007d)
  ) \$abc$128410$auto_128420  (
    .A({ \$ibuf_rst , \$abc$128410$new_new_n2572__ , \emu_init_new_data_1435[30] , emu_init_sel_1399 }),
    .Y(\$abc$128410$abc$64559$li528_li528 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007d)
  ) \$abc$128410$auto_128421  (
    .A({ \$ibuf_rst , \$abc$128410$new_new_n2572__ , \emu_init_new_data_1435[29] , emu_init_sel_1399 }),
    .Y(\$abc$128410$abc$64559$li527_li527 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007d)
  ) \$abc$128410$auto_128422  (
    .A({ \$ibuf_rst , \$abc$128410$new_new_n2572__ , \emu_init_new_data_1435[28] , emu_init_sel_1399 }),
    .Y(\$abc$128410$abc$64559$li526_li526 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007d)
  ) \$abc$128410$auto_128423  (
    .A({ \$ibuf_rst , \$abc$128410$new_new_n2572__ , \emu_init_new_data_1435[27] , emu_init_sel_1399 }),
    .Y(\$abc$128410$abc$64559$li525_li525 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007d)
  ) \$abc$128410$auto_128424  (
    .A({ \$ibuf_rst , \$abc$128410$new_new_n2572__ , \emu_init_new_data_1435[26] , emu_init_sel_1399 }),
    .Y(\$abc$128410$abc$64559$li524_li524 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007d)
  ) \$abc$128410$auto_128425  (
    .A({ \$ibuf_rst , \$abc$128410$new_new_n2572__ , \emu_init_new_data_1435[25] , emu_init_sel_1399 }),
    .Y(\$abc$128410$abc$64559$li523_li523 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007d)
  ) \$abc$128410$auto_128426  (
    .A({ \$ibuf_rst , \$abc$128410$new_new_n2572__ , \emu_init_new_data_1435[24] , emu_init_sel_1399 }),
    .Y(\$abc$128410$abc$64559$li522_li522 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007d)
  ) \$abc$128410$auto_128427  (
    .A({ \$ibuf_rst , \$abc$128410$new_new_n2572__ , \emu_init_new_data_1435[23] , emu_init_sel_1399 }),
    .Y(\$abc$128410$abc$64559$li521_li521 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007d)
  ) \$abc$128410$auto_128428  (
    .A({ \$ibuf_rst , \$abc$128410$new_new_n2572__ , \emu_init_new_data_1435[22] , emu_init_sel_1399 }),
    .Y(\$abc$128410$abc$64559$li520_li520 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007d)
  ) \$abc$128410$auto_128429  (
    .A({ \$ibuf_rst , \$abc$128410$new_new_n2572__ , \emu_init_new_data_1435[21] , emu_init_sel_1399 }),
    .Y(\$abc$128410$abc$64559$li519_li519 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007d)
  ) \$abc$128410$auto_128430  (
    .A({ \$ibuf_rst , \$abc$128410$new_new_n2572__ , \emu_init_new_data_1435[20] , emu_init_sel_1399 }),
    .Y(\$abc$128410$abc$64559$li518_li518 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007d)
  ) \$abc$128410$auto_128431  (
    .A({ \$ibuf_rst , \$abc$128410$new_new_n2572__ , \emu_init_new_data_1435[19] , emu_init_sel_1399 }),
    .Y(\$abc$128410$abc$64559$li517_li517 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007d)
  ) \$abc$128410$auto_128432  (
    .A({ \$ibuf_rst , \$abc$128410$new_new_n2572__ , \emu_init_new_data_1435[18] , emu_init_sel_1399 }),
    .Y(\$abc$128410$abc$64559$li516_li516 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007d)
  ) \$abc$128410$auto_128433  (
    .A({ \$ibuf_rst , \$abc$128410$new_new_n2572__ , \emu_init_new_data_1435[17] , emu_init_sel_1399 }),
    .Y(\$abc$128410$abc$64559$li515_li515 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007d)
  ) \$abc$128410$auto_128434  (
    .A({ \$ibuf_rst , \$abc$128410$new_new_n2572__ , \emu_init_new_data_1435[16] , emu_init_sel_1399 }),
    .Y(\$abc$128410$abc$64559$li514_li514 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1400)
  ) \$abc$128410$auto_128435  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1435[23] , \emu_init_new_data_1435[31] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li513_li513 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1400)
  ) \$abc$128410$auto_128436  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1435[22] , \emu_init_new_data_1435[30] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li512_li512 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1400)
  ) \$abc$128410$auto_128437  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1435[21] , \emu_init_new_data_1435[29] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li511_li511 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1400)
  ) \$abc$128410$auto_128438  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1435[20] , \emu_init_new_data_1435[28] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li510_li510 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1400)
  ) \$abc$128410$auto_128439  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1435[19] , \emu_init_new_data_1435[27] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li509_li509 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1400)
  ) \$abc$128410$auto_128440  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1435[18] , \emu_init_new_data_1435[26] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li508_li508 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1400)
  ) \$abc$128410$auto_128441  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1435[17] , \emu_init_new_data_1435[25] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li507_li507 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1400)
  ) \$abc$128410$auto_128442  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1435[16] , \emu_init_new_data_1435[24] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li506_li506 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007f)
  ) \$abc$128410$auto_128443  (
    .A({ \$ibuf_rst , \emu_init_new_data_1435[7] , emu_init_sel_1399, \emu_init_new_data_1435[15]  }),
    .Y(\$abc$128410$abc$64559$li505_li505 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007f)
  ) \$abc$128410$auto_128444  (
    .A({ \$ibuf_rst , \emu_init_new_data_1435[14] , emu_init_sel_1399, \emu_init_new_data_1435[6]  }),
    .Y(\$abc$128410$abc$64559$li504_li504 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007f)
  ) \$abc$128410$auto_128445  (
    .A({ \$ibuf_rst , \emu_init_new_data_1435[5] , emu_init_sel_1399, \emu_init_new_data_1435[13]  }),
    .Y(\$abc$128410$abc$64559$li503_li503 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007f)
  ) \$abc$128410$auto_128446  (
    .A({ \$ibuf_rst , \emu_init_new_data_1435[4] , emu_init_sel_1399, \emu_init_new_data_1435[12]  }),
    .Y(\$abc$128410$abc$64559$li502_li502 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007f)
  ) \$abc$128410$auto_128447  (
    .A({ \$ibuf_rst , \emu_init_new_data_1435[3] , emu_init_sel_1399, \emu_init_new_data_1435[11]  }),
    .Y(\$abc$128410$abc$64559$li501_li501 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007f)
  ) \$abc$128410$auto_128448  (
    .A({ \$ibuf_rst , \emu_init_new_data_1435[2] , emu_init_sel_1399, \emu_init_new_data_1435[10]  }),
    .Y(\$abc$128410$abc$64559$li500_li500 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007f)
  ) \$abc$128410$auto_128449  (
    .A({ \$ibuf_rst , \emu_init_new_data_1435[1] , emu_init_sel_1399, \emu_init_new_data_1435[9]  }),
    .Y(\$abc$128410$abc$64559$li499_li499 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007f)
  ) \$abc$128410$auto_128450  (
    .A({ \$ibuf_rst , \emu_init_new_data_1435[0] , emu_init_sel_1399, \emu_init_new_data_1435[8]  }),
    .Y(\$abc$128410$abc$64559$li498_li498 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$128410$auto_128451  (
    .A({ \emu_init_new_data_1418[15] , \emu_init_new_data_1418[31]  }),
    .Y(\$abc$128410$new_new_n2605__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h9009000000009009)
  ) \$abc$128410$auto_128452  (
    .A({ \emu_init_new_data_1418[8] , \emu_init_new_data_1418[24] , \emu_init_new_data_1418[12] , \emu_init_new_data_1418[28] , \emu_init_new_data_1418[13] , \emu_init_new_data_1418[29]  }),
    .Y(\$abc$128410$new_new_n2606__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h9009000000009009)
  ) \$abc$128410$auto_128453  (
    .A({ \emu_init_new_data_1418[1] , \emu_init_new_data_1418[17] , \emu_init_new_data_1418[2] , \emu_init_new_data_1418[18] , \emu_init_new_data_1418[3] , \emu_init_new_data_1418[19]  }),
    .Y(\$abc$128410$new_new_n2607__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h9009000000009009)
  ) \$abc$128410$auto_128454  (
    .A({ \emu_init_new_data_1418[9] , \emu_init_new_data_1418[25] , \emu_init_new_data_1418[10] , \emu_init_new_data_1418[26] , \emu_init_new_data_1418[11] , \emu_init_new_data_1418[27]  }),
    .Y(\$abc$128410$new_new_n2608__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h9009000000009009)
  ) \$abc$128410$auto_128455  (
    .A({ \emu_init_new_data_1418[4] , \emu_init_new_data_1418[20] , \emu_init_new_data_1418[5] , \emu_init_new_data_1418[21] , \emu_init_new_data_1418[7] , \emu_init_new_data_1418[23]  }),
    .Y(\$abc$128410$new_new_n2609__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h9009000000009009)
  ) \$abc$128410$auto_128456  (
    .A({ \emu_init_new_data_1418[0] , \emu_init_new_data_1418[16] , \emu_init_new_data_1418[6] , \emu_init_new_data_1418[22] , \emu_init_new_data_1418[14] , \emu_init_new_data_1418[30]  }),
    .Y(\$abc$128410$new_new_n2610__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$128410$auto_128457  (
    .A({ \$abc$128410$new_new_n2610__ , \$abc$128410$new_new_n2609__ , \$abc$128410$new_new_n2608__ , \$abc$128410$new_new_n2607__ , \$abc$128410$new_new_n2606__ , \$abc$128410$new_new_n2605__  }),
    .Y(\$abc$128410$new_new_n2611__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007d)
  ) \$abc$128410$auto_128473  (
    .A({ \$ibuf_rst , \$abc$128410$new_new_n2611__ , \emu_init_new_data_1418[16] , emu_init_sel_1399 }),
    .Y(\$abc$128410$abc$64559$li482_li482 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1400)
  ) \$abc$128410$auto_128474  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1418[23] , \emu_init_new_data_1418[31] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li481_li481 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1400)
  ) \$abc$128410$auto_128475  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1418[22] , \emu_init_new_data_1418[30] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li480_li480 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1400)
  ) \$abc$128410$auto_128476  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1418[21] , \emu_init_new_data_1418[29] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li479_li479 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1400)
  ) \$abc$128410$auto_128477  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1418[20] , \emu_init_new_data_1418[28] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li478_li478 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1400)
  ) \$abc$128410$auto_128478  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1418[19] , \emu_init_new_data_1418[27] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li477_li477 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1400)
  ) \$abc$128410$auto_128479  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1418[18] , \emu_init_new_data_1418[26] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li476_li476 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1400)
  ) \$abc$128410$auto_128480  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1418[17] , \emu_init_new_data_1418[25] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li475_li475 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1400)
  ) \$abc$128410$auto_128481  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1418[16] , \emu_init_new_data_1418[24] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li474_li474 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007f)
  ) \$abc$128410$auto_128482  (
    .A({ \$ibuf_rst , emu_init_sel_1399, \emu_init_new_data_1418[15] , \emu_init_new_data_1418[7]  }),
    .Y(\$abc$128410$abc$64559$li473_li473 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007f)
  ) \$abc$128410$auto_128483  (
    .A({ \$ibuf_rst , emu_init_sel_1399, \emu_init_new_data_1418[6] , \emu_init_new_data_1418[14]  }),
    .Y(\$abc$128410$abc$64559$li472_li472 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007f)
  ) \$abc$128410$auto_128484  (
    .A({ \$ibuf_rst , emu_init_sel_1399, \emu_init_new_data_1418[13] , \emu_init_new_data_1418[5]  }),
    .Y(\$abc$128410$abc$64559$li471_li471 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007f)
  ) \$abc$128410$auto_128485  (
    .A({ \$ibuf_rst , emu_init_sel_1399, \emu_init_new_data_1418[12] , \emu_init_new_data_1418[4]  }),
    .Y(\$abc$128410$abc$64559$li470_li470 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007f)
  ) \$abc$128410$auto_128486  (
    .A({ \$ibuf_rst , emu_init_sel_1399, \emu_init_new_data_1418[11] , \emu_init_new_data_1418[3]  }),
    .Y(\$abc$128410$abc$64559$li469_li469 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007f)
  ) \$abc$128410$auto_128487  (
    .A({ \$ibuf_rst , emu_init_sel_1399, \emu_init_new_data_1418[10] , \emu_init_new_data_1418[2]  }),
    .Y(\$abc$128410$abc$64559$li468_li468 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007f)
  ) \$abc$128410$auto_128488  (
    .A({ \$ibuf_rst , emu_init_sel_1399, \emu_init_new_data_1418[9] , \emu_init_new_data_1418[1]  }),
    .Y(\$abc$128410$abc$64559$li467_li467 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007f)
  ) \$abc$128410$auto_128489  (
    .A({ \$ibuf_rst , emu_init_sel_1399, \emu_init_new_data_1418[8] , \emu_init_new_data_1418[0]  }),
    .Y(\$abc$128410$abc$64559$li466_li466 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h077ff880f880077f)
  ) \$abc$128410$auto_128490  (
    .A({ \design195_5_10_inst.large_adder_instance102.add_out_reg_2[2] , \$auto_1073.A[2] , \design195_5_10_inst.large_adder_instance102.add_out_reg_2[1] , \$auto_1073.A[1] , \design195_5_10_inst.large_adder_instance102.add_out_reg_2[0] , \$auto_1073.A[0]  }),
    .Y(\$abc$128410$new_new_n2644__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0317173f173f173f)
  ) \$abc$128410$auto_128491  (
    .A({ \$auto_1073.A[1] , \design195_5_10_inst.large_adder_instance102.add_out_reg_2[1] , \design195_5_10_inst.large_adder_instance102.add_out_reg_2[2] , \design195_5_10_inst.large_adder_instance102.add_out_reg_2[3] , \$auto_1073.A[3] , \$auto_1073.A[2]  }),
    .Y(\$abc$128410$new_new_n2645__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000066006600000)
  ) \$abc$128410$auto_128492  (
    .A({ \$auto_1073.A[4] , \design195_5_10_inst.large_adder_instance102.add_out_reg_2[4] , \$auto_1073.A[6] , \design195_5_10_inst.large_adder_instance102.add_out_reg_2[6] , \design195_5_10_inst.large_adder_instance102.add_out_reg_2[5] , \$auto_1073.A[5]  }),
    .Y(\$abc$128410$new_new_n2646__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0317173f173f173f)
  ) \$abc$128410$auto_128493  (
    .A({ \$auto_1073.A[4] , \design195_5_10_inst.large_adder_instance102.add_out_reg_2[4] , \design195_5_10_inst.large_adder_instance102.add_out_reg_2[5] , \$auto_1073.A[6] , \design195_5_10_inst.large_adder_instance102.add_out_reg_2[6] , \$auto_1073.A[5]  }),
    .Y(\$abc$128410$new_new_n2647__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff757500)
  ) \$abc$128410$auto_128494  (
    .A({ \design195_5_10_inst.large_adder_instance102.add_out_reg_2[7] , \$auto_1073.A[7] , \$abc$128410$new_new_n2646__ , \$abc$128410$new_new_n2645__ , \$abc$128410$new_new_n2647__  }),
    .Y(\$abc$128410$new_new_n2648__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfeeaa8800115577f)
  ) \$abc$128410$auto_128495  (
    .A({ \design195_5_10_inst.large_adder_instance102.add_out_reg_2[10] , \design195_5_10_inst.large_adder_instance102.add_out_reg_2[9] , \$auto_1073.A[8] , \$abc$128410$new_new_n2648__ , \design195_5_10_inst.large_adder_instance102.add_out_reg_2[8] , \$auto_1073.A[9]  }),
    .Y(\$abc$128410$new_new_n2649__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00be)
  ) \$abc$128410$auto_128496  (
    .A({ \$ibuf_rst , \$abc$128410$new_new_n2649__ , \$auto_1073.A[10] , \$abc$128410$new_new_n2644__  }),
    .Y(\$abc$128410$abc$64559$li465_li465 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h17e8e817)
  ) \$abc$128410$auto_128497  (
    .A({ \design195_5_10_inst.large_adder_instance102.add_out_reg_2[9] , \$auto_1073.A[9] , \$auto_1073.A[8] , \$abc$128410$new_new_n2648__ , \design195_5_10_inst.large_adder_instance102.add_out_reg_2[8]  }),
    .Y(\$abc$128410$new_new_n2651__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000bfeaeabf)
  ) \$abc$128410$auto_128498  (
    .A({ \$ibuf_rst , \design195_5_10_inst.large_adder_instance102.add_out_reg_2[1] , \$auto_1073.A[1] , \design195_5_10_inst.large_adder_instance102.add_out_reg_2[0] , \$auto_1073.A[0] , \$abc$128410$new_new_n2651__  }),
    .Y(\$abc$128410$abc$64559$li464_li464 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000009ff9f99f)
  ) \$abc$128410$auto_128499  (
    .A({ \$ibuf_rst , \$abc$128410$new_new_n2648__ , \$auto_1073.A[8] , \design195_5_10_inst.large_adder_instance102.add_out_reg_2[8] , \design195_5_10_inst.large_adder_instance102.add_out_reg_2[0] , \$auto_1073.A[0]  }),
    .Y(\$abc$128410$abc$64559$li463_li463 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00e8)
  ) \$abc$128410$auto_128500  (
    .A({ \$ibuf_rst , \$abc$128410$abc$55512$auto_1061.co , \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[15] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[15]  }),
    .Y(\$abc$128410$abc$64559$li462_li462 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4114)
  ) \$abc$128410$auto_128501  (
    .A({ \$abc$128410$abc$55512$auto_1061.co , \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[15] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[15] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li461_li461 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128502  (
    .A({ \$auto_1061.Y[14] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li460_li460 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128503  (
    .A({ \$auto_1061.Y[13] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li459_li459 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128504  (
    .A({ \$auto_1061.Y[12] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li458_li458 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128505  (
    .A({ \$auto_1061.Y[11] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li457_li457 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128506  (
    .A({ \$auto_1061.Y[10] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li456_li456 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128507  (
    .A({ \$auto_1061.Y[9] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li455_li455 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128508  (
    .A({ \$auto_1061.Y[8] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li454_li454 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128509  (
    .A({ \$auto_1061.Y[7] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li453_li453 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128510  (
    .A({ \$auto_1061.Y[6] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li452_li452 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128511  (
    .A({ \$auto_1061.Y[5] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li451_li451 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128512  (
    .A({ \$auto_1061.Y[4] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li450_li450 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128513  (
    .A({ \$auto_1061.Y[3] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li449_li449 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128514  (
    .A({ \$auto_1061.Y[2] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li448_li448 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128515  (
    .A({ \$auto_1061.Y[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li447_li447 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128516  (
    .A({ \$auto_1061.Y[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li446_li446 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128517  (
    .A({ \d_in4[31] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li445_li445 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128518  (
    .A({ \d_in4[30] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li444_li444 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128519  (
    .A({ \d_in4[29] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li443_li443 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128520  (
    .A({ \d_in4[28] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li442_li442 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128521  (
    .A({ \d_in4[27] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li441_li441 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128522  (
    .A({ \d_in4[26] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li440_li440 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128523  (
    .A({ \d_in4[25] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li439_li439 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128524  (
    .A({ \d_in4[24] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li438_li438 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128525  (
    .A({ \d_in4[23] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li437_li437 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128526  (
    .A({ \d_in4[22] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li436_li436 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128527  (
    .A({ \d_in4[21] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li435_li435 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128528  (
    .A({ \d_in4[20] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li434_li434 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128529  (
    .A({ \d_in4[19] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li433_li433 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128530  (
    .A({ \d_in4[18] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li432_li432 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128531  (
    .A({ \d_in4[17] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li431_li431 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128532  (
    .A({ \d_in4[16] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li430_li430 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128533  (
    .A({ \d_in4[15] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li429_li429 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128534  (
    .A({ \d_in4[14] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li428_li428 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128535  (
    .A({ \d_in4[13] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li427_li427 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128536  (
    .A({ \d_in4[12] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li426_li426 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128537  (
    .A({ \d_in4[11] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li425_li425 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128538  (
    .A({ \d_in4[10] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li424_li424 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128539  (
    .A({ \d_in4[9] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li423_li423 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128540  (
    .A({ \d_in4[8] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li422_li422 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128541  (
    .A({ \d_in4[7] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li421_li421 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128542  (
    .A({ \d_in4[6] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li420_li420 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128543  (
    .A({ \d_in4[5] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li419_li419 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128544  (
    .A({ \d_in4[4] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li418_li418 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128545  (
    .A({ \d_in4[3] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li417_li417 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128546  (
    .A({ \d_in4[2] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li416_li416 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128547  (
    .A({ \d_in4[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li415_li415 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128548  (
    .A({ \d_in4[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li414_li414 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00e8)
  ) \$abc$128410$auto_128549  (
    .A({ \$ibuf_rst , \$abc$128410$abc$55512$auto_1055.co , \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[15] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[15]  }),
    .Y(\$abc$128410$abc$64559$li413_li413 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4114)
  ) \$abc$128410$auto_128550  (
    .A({ \$abc$128410$abc$55512$auto_1055.co , \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[15] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[15] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li412_li412 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128551  (
    .A({ \$auto_1055.Y[14] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li411_li411 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128552  (
    .A({ \$auto_1055.Y[13] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li410_li410 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128553  (
    .A({ \$auto_1055.Y[12] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li409_li409 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128554  (
    .A({ \$auto_1055.Y[11] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li408_li408 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128555  (
    .A({ \$auto_1055.Y[10] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li407_li407 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128556  (
    .A({ \$auto_1055.Y[9] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li406_li406 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128557  (
    .A({ \$auto_1055.Y[8] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li405_li405 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128558  (
    .A({ \$auto_1055.Y[7] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li404_li404 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128559  (
    .A({ \$auto_1055.Y[6] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li403_li403 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128560  (
    .A({ \$auto_1055.Y[5] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li402_li402 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128561  (
    .A({ \$auto_1055.Y[4] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li401_li401 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128562  (
    .A({ \$auto_1055.Y[3] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li400_li400 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128563  (
    .A({ \$auto_1055.Y[2] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li399_li399 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128564  (
    .A({ \$auto_1055.Y[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li398_li398 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128565  (
    .A({ \$auto_1055.Y[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li397_li397 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128566  (
    .A({ \emu_init_new_data_1452[31] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li396_li396 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128567  (
    .A({ \emu_init_new_data_1452[30] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li395_li395 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128568  (
    .A({ \emu_init_new_data_1452[29] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li394_li394 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128569  (
    .A({ \emu_init_new_data_1452[28] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li393_li393 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128570  (
    .A({ \emu_init_new_data_1452[27] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li392_li392 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128571  (
    .A({ \emu_init_new_data_1452[26] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li391_li391 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128572  (
    .A({ \emu_init_new_data_1452[25] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li390_li390 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128573  (
    .A({ \emu_init_new_data_1452[24] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li389_li389 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128574  (
    .A({ \emu_init_new_data_1452[23] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li388_li388 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128575  (
    .A({ \emu_init_new_data_1452[22] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li387_li387 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128576  (
    .A({ \emu_init_new_data_1452[21] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li386_li386 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128577  (
    .A({ \emu_init_new_data_1452[20] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li385_li385 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128578  (
    .A({ \emu_init_new_data_1452[19] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li384_li384 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128579  (
    .A({ \emu_init_new_data_1452[18] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li383_li383 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128580  (
    .A({ \emu_init_new_data_1452[17] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li382_li382 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128581  (
    .A({ \emu_init_new_data_1452[16] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li381_li381 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128582  (
    .A({ \emu_init_new_data_1452[15] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li380_li380 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128583  (
    .A({ \emu_init_new_data_1452[14] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li379_li379 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128584  (
    .A({ \emu_init_new_data_1452[13] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li378_li378 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128585  (
    .A({ \emu_init_new_data_1452[12] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li377_li377 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128586  (
    .A({ \emu_init_new_data_1452[11] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li376_li376 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128587  (
    .A({ \emu_init_new_data_1452[10] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li375_li375 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128588  (
    .A({ \emu_init_new_data_1452[9] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li374_li374 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128589  (
    .A({ \emu_init_new_data_1452[8] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li373_li373 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128590  (
    .A({ \emu_init_new_data_1452[7] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li372_li372 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128591  (
    .A({ \emu_init_new_data_1452[6] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li371_li371 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128592  (
    .A({ \emu_init_new_data_1452[5] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li370_li370 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128593  (
    .A({ \emu_init_new_data_1452[4] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li369_li369 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128594  (
    .A({ \emu_init_new_data_1452[3] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li368_li368 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128595  (
    .A({ \emu_init_new_data_1452[2] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li367_li367 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128596  (
    .A({ \emu_init_new_data_1452[1] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li366_li366 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128597  (
    .A({ \emu_init_new_data_1452[0] , emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li365_li365 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00e8)
  ) \$abc$128410$auto_128598  (
    .A({ \$ibuf_rst , \$abc$128410$abc$55512$auto_1049.co , \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[15] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[15]  }),
    .Y(\$abc$128410$abc$64559$li364_li364 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4114)
  ) \$abc$128410$auto_128599  (
    .A({ \$abc$128410$abc$55512$auto_1049.co , \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[15] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[15] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li363_li363 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128600  (
    .A({ \$auto_1049.Y[14] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li362_li362 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128601  (
    .A({ \$auto_1049.Y[13] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li361_li361 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128602  (
    .A({ \$auto_1049.Y[12] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li360_li360 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128603  (
    .A({ \$auto_1049.Y[11] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li359_li359 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128604  (
    .A({ \$auto_1049.Y[10] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li358_li358 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128605  (
    .A({ \$auto_1049.Y[9] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li357_li357 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128606  (
    .A({ \$auto_1049.Y[8] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li356_li356 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128607  (
    .A({ \$auto_1049.Y[7] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li355_li355 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128608  (
    .A({ \$auto_1049.Y[6] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li354_li354 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128609  (
    .A({ \$auto_1049.Y[5] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li353_li353 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128610  (
    .A({ \$auto_1049.Y[4] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li352_li352 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128611  (
    .A({ \$auto_1049.Y[3] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li351_li351 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128612  (
    .A({ \$auto_1049.Y[2] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li350_li350 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128613  (
    .A({ \$auto_1049.Y[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li349_li349 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128614  (
    .A({ \$auto_1049.Y[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li348_li348 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128615  (
    .A({ \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li133_li133 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128616  (
    .A({ \$auto_86741 , \d_in2[31] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li347_li347 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128617  (
    .A({ \$auto_86741 , \d_in2[30] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li346_li346 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128618  (
    .A({ \$auto_86741 , \d_in2[29] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li345_li345 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128619  (
    .A({ \$auto_86741 , \d_in2[28] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li344_li344 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128620  (
    .A({ \$auto_86741 , \d_in2[27] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li343_li343 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128621  (
    .A({ \$auto_86741 , \d_in2[26] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li342_li342 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128622  (
    .A({ \$auto_86741 , \d_in2[25] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li341_li341 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128623  (
    .A({ \$auto_86741 , \d_in2[24] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li340_li340 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128624  (
    .A({ \$auto_86741 , \d_in2[23] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li339_li339 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128625  (
    .A({ \$auto_86741 , \d_in2[22] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li338_li338 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128626  (
    .A({ \$auto_86741 , \d_in2[21] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li337_li337 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128627  (
    .A({ \$auto_86741 , \d_in2[20] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li336_li336 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128628  (
    .A({ \$auto_86741 , \d_in2[19] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li335_li335 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128629  (
    .A({ \$auto_86741 , \d_in2[18] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li334_li334 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128630  (
    .A({ \$auto_86741 , \d_in2[17] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li333_li333 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128631  (
    .A({ \$auto_86741 , \d_in2[16] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li332_li332 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128632  (
    .A({ \$auto_86741 , \d_in2[15] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li331_li331 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128633  (
    .A({ \$auto_86741 , \d_in2[14] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li330_li330 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128634  (
    .A({ \$auto_86741 , \d_in2[13] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li329_li329 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128635  (
    .A({ \$auto_86741 , \d_in2[12] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li328_li328 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128636  (
    .A({ \$auto_86741 , \d_in2[11] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li327_li327 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128637  (
    .A({ \$auto_86741 , \d_in2[10] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li326_li326 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128638  (
    .A({ \$auto_86741 , \d_in2[9] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li325_li325 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128639  (
    .A({ \$auto_86741 , \d_in2[8] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li324_li324 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128640  (
    .A({ \$auto_86741 , \d_in2[7] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li323_li323 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128641  (
    .A({ \$auto_86741 , \d_in2[6] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li322_li322 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128642  (
    .A({ \$auto_86741 , \d_in2[5] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li321_li321 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128643  (
    .A({ \$auto_86741 , \d_in2[4] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li320_li320 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128644  (
    .A({ \$auto_86741 , \d_in2[3] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li319_li319 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128645  (
    .A({ \$auto_86741 , \d_in2[2] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li318_li318 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128646  (
    .A({ \$auto_86741 , \d_in2[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li317_li317 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128647  (
    .A({ \$auto_86741 , \d_in2[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li316_li316 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128648  (
    .A({ \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[23] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li314_li314 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128649  (
    .A({ \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li315_li315 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbffffffffffffffd)
  ) \$abc$128410$auto_128650  (
    .A({ \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[0] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.c , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[1] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[2] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[3] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15]  }),
    .Y(\$abc$128410$new_new_n2804__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4001)
  ) \$abc$128410$auto_128651  (
    .A({ \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[4] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[3] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[5] , \$abc$128410$new_new_n2804__  }),
    .Y(\$abc$128410$new_new_n2805__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hefefff00)
  ) \$abc$128410$auto_128652  (
    .A({ \$abc$128410$abc$64559$li315_li315 , \$abc$128410$abc$64559$li314_li314 , \$abc$128410$new_new_n2805__ , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[7] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[6]  }),
    .Y(\$abc$128410$abc$64559$li313_li313 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40010000)
  ) \$abc$128410$auto_128653  (
    .A({ \$abc$128410$new_new_n2805__ , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[4] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[7] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[6] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li312_li312 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00d70028)
  ) \$abc$128410$auto_128654  (
    .A({ \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[7] , \$ibuf_rst , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[6] , \$abc$128410$new_new_n2805__  }),
    .Y(\$abc$128410$abc$64559$li311_li311 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000bffe00004001)
  ) \$abc$128410$auto_128655  (
    .A({ \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[6] , \$ibuf_rst , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[3] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[5] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[4] , \$abc$128410$new_new_n2804__  }),
    .Y(\$abc$128410$abc$64559$li310_li310 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00be0041)
  ) \$abc$128410$auto_128656  (
    .A({ \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[5] , \$ibuf_rst , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[3] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[4] , \$abc$128410$new_new_n2804__  }),
    .Y(\$abc$128410$abc$64559$li309_li309 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h41)
  ) \$abc$128410$auto_128657  (
    .A({ \$abc$128410$new_new_n2804__ , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[4] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li308_li308 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h40000002bffffffd)
  ) \$abc$128410$auto_128658  (
    .A({ \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[3] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[0] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.c , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[1] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[2] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15]  }),
    .Y(\$abc$128410$new_new_n2812__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$128410$auto_128659  (
    .A({ \$abc$128410$new_new_n2812__ , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li307_li307 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00bf004000fd0002)
  ) \$abc$128410$auto_128660  (
    .A({ \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[0] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[2] , \$ibuf_rst , \design195_5_10_inst.full_adder_instance106.full_adder_inst.c , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[1] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15]  }),
    .Y(\$abc$128410$abc$64559$li306_li306 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0b040d02)
  ) \$abc$128410$auto_128661  (
    .A({ \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[0] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[1] , \$ibuf_rst , \design195_5_10_inst.full_adder_instance106.full_adder_inst.c , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15]  }),
    .Y(\$abc$128410$abc$64559$li305_li305 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4114)
  ) \$abc$128410$auto_128662  (
    .A({ \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[0] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.c , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li304_li304 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128663  (
    .A({ \design195_5_10_inst.full_adder_instance106.cin , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li303_li303 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128664  (
    .A({ \design195_5_10_inst.register_instance105.data_out[7] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li300_li300 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128665  (
    .A({ \design195_5_10_inst.register_instance105.data_out[6] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li299_li299 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128666  (
    .A({ \design195_5_10_inst.register_instance105.data_out[5] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li298_li298 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128667  (
    .A({ \design195_5_10_inst.register_instance105.data_out[4] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li297_li297 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128668  (
    .A({ \design195_5_10_inst.register_instance105.data_out[3] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li296_li296 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128669  (
    .A({ \design195_5_10_inst.register_instance105.data_out[2] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li295_li295 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128670  (
    .A({ \design195_5_10_inst.register_instance105.data_out[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li294_li294 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128671  (
    .A({ \design195_5_10_inst.register_instance105.data_out[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li293_li293 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10000000)
  ) \$abc$128410$auto_128672  (
    .A({ \design195_5_10_inst.encoder_instance548.data_in[5] , \design195_5_10_inst.encoder_instance548.data_in[1] , \design195_5_10_inst.encoder_instance548.data_in[0] , \design195_5_10_inst.encoder_instance548.data_in[12] , \design195_5_10_inst.encoder_instance548.data_in[11]  }),
    .Y(\$abc$128410$new_new_n2826__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$128410$auto_128673  (
    .A({ \design195_5_10_inst.encoder_instance548.data_in[2] , \design195_5_10_inst.encoder_instance548.data_in[9] , \design195_5_10_inst.encoder_instance548.data_in[8] , \design195_5_10_inst.encoder_instance548.data_in[6] , \design195_5_10_inst.encoder_instance548.data_in[4] , \design195_5_10_inst.encoder_instance548.data_in[3]  }),
    .Y(\$abc$128410$new_new_n2827__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01000000)
  ) \$abc$128410$auto_128674  (
    .A({ \design195_5_10_inst.encoder_instance548.data_in[13] , \design195_5_10_inst.encoder_instance548.data_in[10] , \design195_5_10_inst.encoder_instance548.data_in[15] , \design195_5_10_inst.encoder_instance548.data_in[14] , \design195_5_10_inst.encoder_instance548.data_in[7]  }),
    .Y(\$abc$128410$new_new_n2828__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$128410$auto_128675  (
    .A({ \$abc$128410$new_new_n2828__ , \$abc$128410$new_new_n2827__ , \$abc$128410$new_new_n2826__  }),
    .Y(\$abc$128410$new_new_n2829__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$128410$auto_128676  (
    .A({ \design195_5_10_inst.encoder_instance548.data_in[13] , \design195_5_10_inst.encoder_instance548.data_in[10] , \design195_5_10_inst.encoder_instance548.data_in[15] , \design195_5_10_inst.encoder_instance548.data_in[14]  }),
    .Y(\$abc$128410$new_new_n2830__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$128410$auto_128677  (
    .A({ \$abc$128410$new_new_n2830__ , \design195_5_10_inst.encoder_instance548.data_in[6] , \design195_5_10_inst.encoder_instance548.data_in[4] , \design195_5_10_inst.encoder_instance548.data_in[3]  }),
    .Y(\$abc$128410$new_new_n2831__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$128410$auto_128678  (
    .A({ \design195_5_10_inst.encoder_instance548.data_in[5] , \design195_5_10_inst.encoder_instance548.data_in[1] , \design195_5_10_inst.encoder_instance548.data_in[0] , \design195_5_10_inst.encoder_instance548.data_in[7] , \design195_5_10_inst.encoder_instance548.data_in[2]  }),
    .Y(\$abc$128410$new_new_n2832__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$128410$auto_128679  (
    .A({ \$abc$128410$new_new_n2832__ , \$abc$128410$new_new_n2831__ , \design195_5_10_inst.encoder_instance548.data_in[12] , \design195_5_10_inst.encoder_instance548.data_in[11] , \design195_5_10_inst.encoder_instance548.data_in[9] , \design195_5_10_inst.encoder_instance548.data_in[8]  }),
    .Y(\$abc$128410$new_new_n2833__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$128410$auto_128680  (
    .A({ \$abc$128410$new_new_n2833__ , \$abc$128410$new_new_n2829__  }),
    .Y(\$abc$128410$new_new_n2834__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$128410$auto_128681  (
    .A({ \$abc$128410$new_new_n2826__ , \$abc$128410$new_new_n2831__ , \design195_5_10_inst.encoder_instance548.data_in[7] , \design195_5_10_inst.encoder_instance548.data_in[2] , \design195_5_10_inst.encoder_instance548.data_in[9] , \design195_5_10_inst.encoder_instance548.data_in[8]  }),
    .Y(\$abc$128410$new_new_n2835__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'heee0)
  ) \$abc$128410$auto_128682  (
    .A({ \$auto_1040.B[23] , \$auto_1040.A[23] , \$auto_1040.B[22] , \$auto_1040.A[22]  }),
    .Y(\$abc$128410$new_new_n2836__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0157157f157f157f)
  ) \$abc$128410$auto_128683  (
    .A({ \$auto_1040.A[18] , \$auto_1040.B[18] , \$auto_1040.B[20] , \$auto_1040.B[19] , \$auto_1040.A[19] , \$auto_1040.A[20]  }),
    .Y(\$abc$128410$new_new_n2837__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$128410$auto_128684  (
    .A({ \$auto_1040.B[22] , \$auto_1040.A[22]  }),
    .Y(\$abc$128410$new_new_n2838__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$128410$auto_128685  (
    .A({ \$auto_1040.B[23] , \$auto_1040.A[23]  }),
    .Y(\$abc$128410$new_new_n2839__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000055557f57)
  ) \$abc$128410$auto_128686  (
    .A({ \$abc$128410$new_new_n2839__ , \$abc$128410$new_new_n2838__ , \$abc$128410$new_new_n2837__ , \$auto_1040.B[21] , \$auto_1040.A[21] , \$abc$128410$new_new_n2836__  }),
    .Y(\$abc$128410$new_new_n2840__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfea8fea8fea8ea80)
  ) \$abc$128410$auto_128687  (
    .A({ \$auto_1040.B[24] , \$auto_1040.A[24] , \$auto_1040.B[26] , \$auto_1040.B[25] , \$auto_1040.A[25] , \$auto_1040.A[26]  }),
    .Y(\$abc$128410$new_new_n2841__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000066006600000)
  ) \$abc$128410$auto_128688  (
    .A({ \$auto_1040.B[24] , \$auto_1040.A[24] , \$auto_1040.B[25] , \$auto_1040.A[25] , \$auto_1040.B[26] , \$auto_1040.A[26]  }),
    .Y(\$abc$128410$new_new_n2842__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'ha35c5ca35ca3a35c)
  ) \$abc$128410$auto_128689  (
    .A({ \$auto_1040.B[27] , \$auto_1040.A[27] , \$auto_1046.B[7] , \$abc$128410$new_new_n2842__ , \$abc$128410$new_new_n2841__ , \$abc$128410$new_new_n2840__  }),
    .Y(\$abc$128410$new_new_n2843__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$128410$auto_128690  (
    .A({ \$auto_1040.B[23] , \$auto_1040.A[23]  }),
    .Y(\$abc$128410$new_new_n2844__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h157f0157ea80fea8)
  ) \$abc$128410$auto_128691  (
    .A({ \$abc$128410$new_new_n2844__ , \$abc$128410$new_new_n2837__ , \$auto_1040.B[22] , \$auto_1040.B[21] , \$auto_1040.A[21] , \$auto_1040.A[22]  }),
    .Y(\$abc$128410$new_new_n2845__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h718e8e71)
  ) \$abc$128410$auto_128692  (
    .A({ \$auto_1040.B[22] , \$auto_1040.A[22] , \$abc$128410$new_new_n2837__ , \$auto_1040.B[21] , \$auto_1040.A[21]  }),
    .Y(\$abc$128410$new_new_n2846__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1777)
  ) \$abc$128410$auto_128693  (
    .A({ \$auto_1040.B[18] , \$auto_1040.A[18] , \$auto_1040.B[19] , \$auto_1040.A[19]  }),
    .Y(\$abc$128410$new_new_n2847__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$128410$auto_128694  (
    .A({ \$auto_1040.B[21] , \$auto_1040.A[21]  }),
    .Y(\$abc$128410$new_new_n2848__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h377f1337f1137ff1)
  ) \$abc$128410$auto_128695  (
    .A({ \$abc$128410$new_new_n2848__ , \$abc$128410$new_new_n2847__ , \$auto_1040.B[20] , \$auto_1040.A[20] , \$auto_1046.B[1] , \$auto_1046.B[0]  }),
    .Y(\$abc$128410$new_new_n2849__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf3717130)
  ) \$abc$128410$auto_128696  (
    .A({ \$abc$128410$new_new_n2849__ , \$abc$128410$new_new_n2846__ , \$abc$128410$new_new_n2845__ , \$auto_1046.B[3] , \$auto_1046.B[2]  }),
    .Y(\$abc$128410$new_new_n2850__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$128410$auto_128697  (
    .A({ \$auto_1040.B[24] , \$auto_1040.A[24]  }),
    .Y(\$abc$128410$new_new_n2851__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$128410$auto_128698  (
    .A({ \$auto_1046.B[5] , \$auto_1040.B[25] , \$auto_1040.A[25]  }),
    .Y(\$abc$128410$new_new_n2852__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h718e)
  ) \$abc$128410$auto_128699  (
    .A({ \$abc$128410$new_new_n2852__ , \$abc$128410$new_new_n2840__ , \$auto_1040.B[24] , \$auto_1040.A[24]  }),
    .Y(\$abc$128410$new_new_n2853__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h55555555f33030f3)
  ) \$abc$128410$auto_128700  (
    .A({ \$abc$128410$new_new_n2853__ , \$abc$128410$new_new_n2840__ , \$abc$128410$new_new_n2851__ , \$abc$128410$new_new_n2850__ , \$auto_1046.B[4] , \$auto_1046.B[5]  }),
    .Y(\$abc$128410$new_new_n2854__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$128410$auto_128701  (
    .A({ \$auto_1040.B[26] , \$auto_1040.A[26]  }),
    .Y(\$abc$128410$new_new_n2855__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h055f0ccffaa0f330)
  ) \$abc$128410$auto_128702  (
    .A({ \$abc$128410$new_new_n2855__ , \$abc$128410$new_new_n2851__ , \$auto_1040.B[25] , \$auto_1040.A[25] , \$abc$128410$new_new_n2840__ , \$auto_1040.B[24]  }),
    .Y(\$abc$128410$new_new_n2856__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hc5)
  ) \$abc$128410$auto_128703  (
    .A({ \$abc$128410$new_new_n2843__ , \$abc$128410$new_new_n2856__ , \$auto_1046.B[7]  }),
    .Y(\$abc$128410$new_new_n2857__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00d5d5ff)
  ) \$abc$128410$auto_128704  (
    .A({ \$auto_1040.B[27] , \$auto_1040.A[27] , \$abc$128410$new_new_n2840__ , \$abc$128410$new_new_n2842__ , \$abc$128410$new_new_n2841__  }),
    .Y(\$abc$128410$new_new_n2858__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$128410$auto_128705  (
    .A({ \$auto_1040.B[29] , \$auto_1040.A[29] , \$auto_1046.B[9]  }),
    .Y(\$abc$128410$new_new_n2859__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7eedb77e)
  ) \$abc$128410$auto_128706  (
    .A({ \$abc$128410$new_new_n2858__ , \$auto_1046.B[8] , \$auto_1040.B[28] , \$abc$128410$new_new_n2859__ , \$auto_1040.A[28]  }),
    .Y(\$abc$128410$new_new_n2860__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9669)
  ) \$abc$128410$auto_128707  (
    .A({ \$abc$128410$abc$55512$auto_1127.co , \$auto_1046.B[10] , \$auto_1040.A[30] , \$auto_1040.B[30]  }),
    .Y(\$abc$128410$new_new_n2861__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h173f0317e8c0fce8)
  ) \$abc$128410$auto_128708  (
    .A({ \$abc$128410$new_new_n2861__ , \$abc$128410$new_new_n2858__ , \$auto_1040.B[28] , \$auto_1040.B[29] , \$auto_1040.A[29] , \$auto_1040.A[28]  }),
    .Y(\$abc$128410$new_new_n2862__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000020bf0000df40)
  ) \$abc$128410$auto_128709  (
    .A({ \$abc$128410$new_new_n2862__ , \$abc$128410$new_new_n2860__ , \$abc$128410$new_new_n2857__ , \$abc$128410$new_new_n2843__ , \$abc$128410$new_new_n2854__ , \$auto_1046.B[6]  }),
    .Y(\$abc$128410$new_new_n2863__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5715c17cc17c5715)
  ) \$abc$128410$auto_128710  (
    .A({ \$auto_1040.B[29] , \$auto_1040.A[29] , \$abc$128410$new_new_n2858__ , \$auto_1040.B[28] , \$auto_1040.A[28] , \$auto_1046.B[9]  }),
    .Y(\$abc$128410$new_new_n2864__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he881177e177ee881)
  ) \$abc$128410$auto_128711  (
    .A({ \$auto_1040.B[31] , \$auto_1040.A[31] , \$abc$128410$abc$55512$auto_1127.co , \$auto_1046.B[10] , \$auto_1040.A[30] , \$auto_1040.B[30]  }),
    .Y(\$abc$128410$new_new_n2865__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$128410$auto_128712  (
    .A({ \$abc$128410$new_new_n2865__ , \$auto_1046.B[11]  }),
    .Y(\$abc$128410$new_new_n2866__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$128410$auto_128713  (
    .A({ \design195_5_10_inst.encoder_instance548.data_in[22] , \design195_5_10_inst.encoder_instance548.data_in[23] , \design195_5_10_inst.encoder_instance548.data_in[21] , \design195_5_10_inst.encoder_instance548.data_in[20] , \design195_5_10_inst.encoder_instance548.data_in[19] , \design195_5_10_inst.encoder_instance548.data_in[17]  }),
    .Y(\$abc$128410$new_new_n2867__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$128410$auto_128714  (
    .A({ \$abc$128410$new_new_n2867__ , \design195_5_10_inst.encoder_instance548.data_in[27] , \design195_5_10_inst.encoder_instance548.data_in[25] , \design195_5_10_inst.encoder_instance548.data_in[18] , \design195_5_10_inst.encoder_instance548.data_in[24] , \design195_5_10_inst.encoder_instance548.data_in[16]  }),
    .Y(\$abc$128410$new_new_n2868__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$128410$auto_128715  (
    .A({ \$abc$128410$new_new_n2868__ , \design195_5_10_inst.encoder_instance548.data_in[29] , \design195_5_10_inst.encoder_instance548.data_in[28] , \design195_5_10_inst.encoder_instance548.data_in[26] , \$ibuf_rst  }),
    .Y(\$abc$128410$new_new_n2869__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0070bb0700000000)
  ) \$abc$128410$auto_128716  (
    .A({ \$abc$128410$new_new_n2869__ , \$abc$128410$new_new_n2866__ , \$abc$128410$new_new_n2862__ , \$abc$128410$new_new_n2861__ , \$abc$128410$new_new_n2860__ , \$abc$128410$new_new_n2864__  }),
    .Y(\$abc$128410$new_new_n2870__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0b00)
  ) \$abc$128410$auto_128717  (
    .A({ \$abc$128410$new_new_n2870__ , \$abc$128410$new_new_n2863__ , \$abc$128410$new_new_n2834__ , \$abc$128410$new_new_n2835__  }),
    .Y(\$abc$128410$abc$64559$li292_li292 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0e00)
  ) \$abc$128410$auto_128718  (
    .A({ \$abc$128410$new_new_n2870__ , \$abc$128410$new_new_n2863__ , \$abc$128410$new_new_n2833__ , \$abc$128410$new_new_n2835__  }),
    .Y(\$abc$128410$abc$64559$li291_li291 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8001000000000000)
  ) \$abc$128410$auto_128719  (
    .A({ \$abc$128410$new_new_n2826__ , \$abc$128410$new_new_n2831__ , \design195_5_10_inst.encoder_instance548.data_in[7] , \design195_5_10_inst.encoder_instance548.data_in[2] , \design195_5_10_inst.encoder_instance548.data_in[9] , \design195_5_10_inst.encoder_instance548.data_in[8]  }),
    .Y(\$abc$128410$new_new_n2873__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0e00)
  ) \$abc$128410$auto_128720  (
    .A({ \$abc$128410$new_new_n2870__ , \$abc$128410$new_new_n2863__ , \$abc$128410$new_new_n2873__ , \$abc$128410$new_new_n2833__  }),
    .Y(\$abc$128410$abc$64559$li290_li290 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0e00)
  ) \$abc$128410$auto_128721  (
    .A({ \$abc$128410$new_new_n2870__ , \$abc$128410$new_new_n2863__ , \$abc$128410$new_new_n2829__ , \$abc$128410$new_new_n2835__  }),
    .Y(\$abc$128410$abc$64559$li289_li289 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0d00)
  ) \$abc$128410$auto_128722  (
    .A({ \$abc$128410$new_new_n2870__ , \$abc$128410$new_new_n2863__ , \$abc$128410$new_new_n2873__ , \$abc$128410$new_new_n2834__  }),
    .Y(\$abc$128410$abc$64559$li288_li288 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$128410$auto_128723  (
    .A({ \design195_5_10_inst.encoder_instance548.data_in[12] , \design195_5_10_inst.encoder_instance548.data_in[11] , \design195_5_10_inst.encoder_instance548.data_in[9] , \design195_5_10_inst.encoder_instance548.data_in[8]  }),
    .Y(\$abc$128410$new_new_n2877__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$128410$auto_128724  (
    .A({ \$abc$128410$new_new_n2877__ , \$abc$128410$new_new_n2832__ , \$abc$128410$new_new_n2830__ , \design195_5_10_inst.encoder_instance548.data_in[6] , \design195_5_10_inst.encoder_instance548.data_in[4] , \design195_5_10_inst.encoder_instance548.data_in[3]  }),
    .Y(\$abc$128410$new_new_n2878__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0e00)
  ) \$abc$128410$auto_128725  (
    .A({ \$abc$128410$new_new_n2870__ , \$abc$128410$new_new_n2863__ , \$abc$128410$new_new_n2878__ , \$abc$128410$new_new_n2829__  }),
    .Y(\$abc$128410$abc$64559$li287_li287 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0e00)
  ) \$abc$128410$auto_128726  (
    .A({ \$abc$128410$new_new_n2870__ , \$abc$128410$new_new_n2863__ , \$abc$128410$new_new_n2878__ , \$abc$128410$new_new_n2833__  }),
    .Y(\$abc$128410$abc$64559$li286_li286 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000ff8f00000000)
  ) \$abc$128410$auto_128727  (
    .A({ \$abc$128410$new_new_n2870__ , \$abc$128410$new_new_n2863__ , \$abc$128410$new_new_n2878__ , \$abc$128410$new_new_n2834__ , \$abc$128410$new_new_n2873__ , \design195_5_10_inst.encoder_instance548.data_in[2]  }),
    .Y(\$abc$128410$abc$64559$li285_li285 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$128410$auto_128728  (
    .A({ \design195_5_10_inst.parity_generator_instance437.data_out[23] , \design195_5_10_inst.parity_generator_instance437.data_out[22] , \design195_5_10_inst.parity_generator_instance437.data_out[21] , \design195_5_10_inst.parity_generator_instance437.data_out[20] , \design195_5_10_inst.parity_generator_instance437.data_out[19] , \design195_5_10_inst.parity_generator_instance437.data_out[17]  }),
    .Y(\$abc$128410$new_new_n2882__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$128410$auto_128729  (
    .A({ \design195_5_10_inst.parity_generator_instance437.data_out[7] , \design195_5_10_inst.parity_generator_instance437.data_out[2] , \design195_5_10_inst.parity_generator_instance437.data_out[8] , \design195_5_10_inst.parity_generator_instance437.data_out[31] , \design195_5_10_inst.parity_generator_instance437.data_out[25] , \design195_5_10_inst.parity_generator_instance437.data_out[24]  }),
    .Y(\$abc$128410$new_new_n2883__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01000000)
  ) \$abc$128410$auto_128730  (
    .A({ \$abc$128410$new_new_n2883__ , \$abc$128410$new_new_n2882__ , \design195_5_10_inst.parity_generator_instance437.data_out[18] , \design195_5_10_inst.parity_generator_instance437.data_out[16] , \$ibuf_rst  }),
    .Y(\$abc$128410$new_new_n2884__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$128410$auto_128731  (
    .A({ \$abc$128410$new_new_n2884__ , \design195_5_10_inst.parity_generator_instance437.data_out[6] , \design195_5_10_inst.parity_generator_instance437.data_out[5] , \design195_5_10_inst.parity_generator_instance437.data_out[4] , \design195_5_10_inst.parity_generator_instance437.data_out[3] , \design195_5_10_inst.parity_generator_instance437.data_out[0]  }),
    .Y(\$abc$128410$abc$64559$li284_li284 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$128410$auto_128732  (
    .A({ \$abc$128410$new_new_n2884__ , \design195_5_10_inst.parity_generator_instance437.data_out[6] , \design195_5_10_inst.parity_generator_instance437.data_out[5] , \design195_5_10_inst.parity_generator_instance437.data_out[4] , \design195_5_10_inst.parity_generator_instance437.data_out[3] , \design195_5_10_inst.parity_generator_instance437.data_out[0]  }),
    .Y(\$abc$128410$abc$64559$li283_li283 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$128410$auto_128733  (
    .A({ \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[15] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[14] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[12] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[11] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[9] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[8]  }),
    .Y(\$abc$128410$new_new_n2887__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$128410$auto_128734  (
    .A({ \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[0] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[5] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[1] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[16]  }),
    .Y(\$abc$128410$new_new_n2888__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$128410$auto_128735  (
    .A({ \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[4] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[6] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[3] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[13] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[10] , \$ibuf_rst  }),
    .Y(\$abc$128410$new_new_n2889__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$128410$auto_128736  (
    .A({ \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[0] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[5] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[1] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[16] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[7] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[2]  }),
    .Y(\$abc$128410$new_new_n2890__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$128410$auto_128737  (
    .A({ \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[9] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[8] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[15] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[14]  }),
    .Y(\$abc$128410$new_new_n2891__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$128410$auto_128738  (
    .A({ \$abc$128410$new_new_n2891__ , \$abc$128410$new_new_n2890__ , \$abc$128410$new_new_n2889__ , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[12] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[11]  }),
    .Y(\$abc$128410$new_new_n2892__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffffff10000000)
  ) \$abc$128410$auto_128739  (
    .A({ \$abc$128410$new_new_n2892__ , \$abc$128410$new_new_n2887__ , \$abc$128410$new_new_n2889__ , \$abc$128410$new_new_n2888__ , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[7] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[2]  }),
    .Y(\$abc$128410$abc$64559$li281_li281 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10000000)
  ) \$abc$128410$auto_128740  (
    .A({ \$abc$128410$new_new_n2891__ , \$abc$128410$new_new_n2888__ , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[2] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[12] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[11]  }),
    .Y(\$abc$128410$new_new_n2894__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$128410$auto_128741  (
    .A({ \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[4] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[6] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[3] , \$ibuf_rst  }),
    .Y(\$abc$128410$new_new_n2895__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40000000)
  ) \$abc$128410$auto_128742  (
    .A({ \$abc$128410$new_new_n2895__ , \$abc$128410$new_new_n2894__ , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[10] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[13] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[7]  }),
    .Y(\$abc$128410$new_new_n2896__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'he)
  ) \$abc$128410$auto_128743  (
    .A({ \$abc$128410$new_new_n2896__ , \$abc$128410$abc$64559$li281_li281  }),
    .Y(\$abc$128410$abc$64559$li282_li282 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffffff10000000)
  ) \$abc$128410$auto_128744  (
    .A({ \$abc$128410$new_new_n2896__ , \$abc$128410$new_new_n2887__ , \$abc$128410$new_new_n2889__ , \$abc$128410$new_new_n2888__ , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[7] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[2]  }),
    .Y(\$abc$128410$abc$64559$li279_li279 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hff80)
  ) \$abc$128410$auto_128745  (
    .A({ \$abc$128410$abc$64559$li281_li281 , \$abc$128410$new_new_n2889__ , \$abc$128410$new_new_n2894__ , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[7]  }),
    .Y(\$abc$128410$abc$64559$li280_li280 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00808000000000)
  ) \$abc$128410$auto_128746  (
    .A({ \$abc$128410$new_new_n2894__ , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[7] , \$abc$128410$new_new_n2889__ , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[13] , \$abc$128410$new_new_n2895__ , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[10]  }),
    .Y(\$abc$128410$new_new_n2900__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'he)
  ) \$abc$128410$auto_128747  (
    .A({ \$abc$128410$new_new_n2900__ , \$abc$128410$abc$64559$li281_li281  }),
    .Y(\$abc$128410$abc$64559$li278_li278 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10000000)
  ) \$abc$128410$auto_128748  (
    .A({ \$abc$128410$new_new_n2895__ , \$abc$128410$new_new_n2890__ , \$abc$128410$new_new_n2887__ , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[13] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[10]  }),
    .Y(\$abc$128410$new_new_n2902__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'he)
  ) \$abc$128410$auto_128749  (
    .A({ \$abc$128410$new_new_n2902__ , \$abc$128410$new_new_n2892__  }),
    .Y(\$abc$128410$abc$64559$li276_li276 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffffff40000000)
  ) \$abc$128410$auto_128750  (
    .A({ \$abc$128410$new_new_n2902__ , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[13] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[10] , \$abc$128410$new_new_n2895__ , \$abc$128410$new_new_n2894__ , \design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[7]  }),
    .Y(\$abc$128410$abc$64559$li277_li277 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'he)
  ) \$abc$128410$auto_128751  (
    .A({ \$abc$128410$abc$64559$li276_li276 , \$abc$128410$new_new_n2900__  }),
    .Y(\$abc$128410$abc$64559$li275_li275 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$128410$auto_128752  (
    .A({ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[15] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[14] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[2] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[13] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[10]  }),
    .Y(\$abc$128410$new_new_n2906__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$128410$auto_128753  (
    .A({ \$abc$128410$new_new_n2906__ , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[12] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[11] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[9] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[8]  }),
    .Y(\$abc$128410$new_new_n2907__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$128410$auto_128754  (
    .A({ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[5] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[1] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[0]  }),
    .Y(\$abc$128410$new_new_n2908__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$128410$auto_128755  (
    .A({ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[12] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[11] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[9] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[8]  }),
    .Y(\$abc$128410$new_new_n2909__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01000000)
  ) \$abc$128410$auto_128756  (
    .A({ \$abc$128410$new_new_n2909__ , \$abc$128410$new_new_n2906__ , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[5] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[1] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[0]  }),
    .Y(\$abc$128410$new_new_n2910__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$128410$auto_128757  (
    .A({ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[31] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[29] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[28] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[25] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[23] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[22]  }),
    .Y(\$abc$128410$new_new_n2911__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$128410$auto_128758  (
    .A({ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[20] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[19] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[18] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[17] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[16] , \$ibuf_rst  }),
    .Y(\$abc$128410$new_new_n2912__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$128410$auto_128759  (
    .A({ \$abc$128410$new_new_n2912__ , \$abc$128410$new_new_n2911__ , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[4] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[6] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[3]  }),
    .Y(\$abc$128410$new_new_n2913__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$128410$auto_128760  (
    .A({ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[27] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[26] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[24] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[21] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[30]  }),
    .Y(\$abc$128410$new_new_n2914__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00f8000000000000)
  ) \$abc$128410$auto_128761  (
    .A({ \$abc$128410$new_new_n2914__ , \$abc$128410$new_new_n2913__ , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[7] , \$abc$128410$new_new_n2910__ , \$abc$128410$new_new_n2907__ , \$abc$128410$new_new_n2908__  }),
    .Y(\$abc$128410$abc$64559$li272_li272 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$128410$auto_128762  (
    .A({ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[9] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[8] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[12] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[11]  }),
    .Y(\$abc$128410$new_new_n2916__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1000000000000000)
  ) \$abc$128410$auto_128763  (
    .A({ \$abc$128410$new_new_n2916__ , \$abc$128410$new_new_n2908__ , \$abc$128410$new_new_n2914__ , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[2] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[15] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[14]  }),
    .Y(\$abc$128410$new_new_n2917__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10000000)
  ) \$abc$128410$auto_128764  (
    .A({ \$abc$128410$new_new_n2917__ , \$abc$128410$new_new_n2913__ , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[7] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[13] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[10]  }),
    .Y(\$abc$128410$new_new_n2918__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'he)
  ) \$abc$128410$auto_128765  (
    .A({ \$abc$128410$new_new_n2918__ , \$abc$128410$abc$64559$li272_li272  }),
    .Y(\$abc$128410$abc$64559$li274_li274 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_128766  (
    .A({ \$abc$128410$new_new_n2914__ , \$abc$128410$new_new_n2913__ , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[7]  }),
    .Y(\$abc$128410$new_new_n2920__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$128410$auto_128767  (
    .A({ \$abc$128410$new_new_n2912__ , \$abc$128410$new_new_n2911__ , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[4] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[7] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[6] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[3]  }),
    .Y(\$abc$128410$new_new_n2921__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$128410$auto_128768  (
    .A({ \$abc$128410$new_new_n2921__ , \$abc$128410$new_new_n2917__ , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[13] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[10]  }),
    .Y(\$abc$128410$new_new_n2922__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hff80)
  ) \$abc$128410$auto_128769  (
    .A({ \$abc$128410$new_new_n2922__ , \$abc$128410$new_new_n2907__ , \$abc$128410$new_new_n2920__ , \$abc$128410$new_new_n2908__  }),
    .Y(\$abc$128410$abc$64559$li271_li271 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'he)
  ) \$abc$128410$auto_128770  (
    .A({ \$abc$128410$new_new_n2922__ , \$abc$128410$abc$64559$li272_li272  }),
    .Y(\$abc$128410$abc$64559$li273_li273 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hfe)
  ) \$abc$128410$auto_128771  (
    .A({ \$abc$128410$new_new_n2922__ , \$abc$128410$new_new_n2918__ , \$abc$128410$abc$64559$li272_li272  }),
    .Y(\$abc$128410$abc$64559$li270_li270 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$128410$auto_128772  (
    .A({ \$abc$128410$new_new_n2921__ , \$abc$128410$new_new_n2907__ , \$abc$128410$new_new_n2914__ , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[5] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[1] , \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[0]  }),
    .Y(\$abc$128410$new_new_n2926__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'he)
  ) \$abc$128410$auto_128773  (
    .A({ \$abc$128410$new_new_n2926__ , \$abc$128410$new_new_n2922__  }),
    .Y(\$abc$128410$abc$64559$li269_li269 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf8)
  ) \$abc$128410$auto_128774  (
    .A({ \$abc$128410$new_new_n2926__ , \$abc$128410$new_new_n2910__ , \$abc$128410$new_new_n2920__  }),
    .Y(\$abc$128410$abc$64559$li268_li268 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffffff8)
  ) \$abc$128410$auto_128775  (
    .A({ \$abc$128410$new_new_n2926__ , \$abc$128410$new_new_n2922__ , \$abc$128410$new_new_n2918__ , \$abc$128410$new_new_n2910__ , \$abc$128410$new_new_n2920__  }),
    .Y(\$abc$128410$abc$64559$li267_li267 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$128410$auto_128776  (
    .A({ \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[5] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[4] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[6] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[3] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[1] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[0]  }),
    .Y(\$abc$128410$new_new_n2930__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$128410$auto_128777  (
    .A({ \$abc$128410$new_new_n2930__ , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[7] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[2] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[9] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[8] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li266_li266 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$128410$auto_128778  (
    .A({ \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[5] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[4] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[6] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[3] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[1] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[0]  }),
    .Y(\$abc$128410$new_new_n2932__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$128410$auto_128779  (
    .A({ \$abc$128410$new_new_n2932__ , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[7] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[2] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[9] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[8] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li265_li265 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$128410$auto_128780  (
    .A({ \design195_5_10_inst.memory_cntrl_instance108.state[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$new_n6554_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$128410$auto_128781  (
    .A({ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[0] , \design195_5_10_inst.memory_cntrl_instance108.state[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li131_li131 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$128410$auto_128782  (
    .A({ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[1] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li130_li130 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$128410$auto_128783  (
    .A({ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[2] , \$ibuf_rst , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[1] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[0]  }),
    .Y(\$abc$128410$abc$64559$li129_li129 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000007f00000080)
  ) \$abc$128410$auto_128784  (
    .A({ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[3] , \$ibuf_rst , \design195_5_10_inst.memory_cntrl_instance108.state[0] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[2] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[1] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[0]  }),
    .Y(\$abc$128410$abc$64559$li128_li128 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h807f0000)
  ) \$abc$128410$auto_128785  (
    .A({ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[3] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[4] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[2] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[1] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[0]  }),
    .Y(\$abc$128410$new_new_n2939__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0e00)
  ) \$abc$128410$auto_128786  (
    .A({ \$abc$128410$abc$64559$new_n6554_ , \$abc$128410$new_new_n2939__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[4] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[3]  }),
    .Y(\$abc$128410$abc$64559$li127_li127 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$128410$auto_128787  (
    .A({ \$abc$128410$abc$64559$new_n6554_ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[5] , \$abc$128410$new_new_n2939__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[4]  }),
    .Y(\$abc$128410$abc$64559$li126_li126 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$128410$auto_128788  (
    .A({ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[5] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[4] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[3] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[2] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[1] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[0]  }),
    .Y(\$abc$128410$new_new_n2942__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_128789  (
    .A({ \$abc$128410$abc$64559$new_n6554_ , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6]  }),
    .Y(\$abc$128410$abc$64559$li125_li125 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$128410$auto_128790  (
    .A({ \$abc$128410$abc$64559$new_n6554_ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6]  }),
    .Y(\$abc$128410$abc$64559$li124_li124 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$128410$auto_128791  (
    .A({ \$abc$128410$abc$64559$new_n6554_ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6]  }),
    .Y(\$abc$128410$abc$64559$li123_li123 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800000000000)
  ) \$abc$128410$auto_128792  (
    .A({ \$abc$128410$abc$64559$new_n6554_ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6]  }),
    .Y(\$abc$128410$abc$64559$li122_li122 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128793  (
    .A({ \$abc$128410$abc$64559$new_n6554_ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$li121_li121 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128794  (
    .A({ \d_in3[0] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6821_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128795  (
    .A({ \d_in3[1] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6819_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128796  (
    .A({ \d_in3[2] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6817_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128797  (
    .A({ \d_in3[3] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6815_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128798  (
    .A({ \d_in3[4] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6813_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128799  (
    .A({ \d_in3[5] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6811_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128800  (
    .A({ \d_in3[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6809_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128801  (
    .A({ \d_in3[7] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6807_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128802  (
    .A({ \d_in3[8] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6805_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128803  (
    .A({ \d_in3[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6803_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128804  (
    .A({ \d_in3[10] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6801_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128805  (
    .A({ \d_in3[11] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6799_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128806  (
    .A({ \d_in3[12] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6797_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128807  (
    .A({ \d_in3[13] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6795_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128808  (
    .A({ \d_in3[14] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6793_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128809  (
    .A({ \d_in3[15] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6791_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128810  (
    .A({ \d_in3[16] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6789_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128811  (
    .A({ \d_in3[17] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6787_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128812  (
    .A({ \d_in3[18] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6785_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128813  (
    .A({ \d_in3[19] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6783_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128814  (
    .A({ \d_in3[20] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6781_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128815  (
    .A({ \d_in3[21] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6779_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128816  (
    .A({ \d_in3[22] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6777_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128817  (
    .A({ \d_in3[23] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6775_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128818  (
    .A({ \d_in3[24] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6773_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128819  (
    .A({ \d_in3[25] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6771_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128820  (
    .A({ \d_in3[26] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6769_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128821  (
    .A({ \d_in3[27] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6767_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128822  (
    .A({ \d_in3[28] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6765_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128823  (
    .A({ \d_in3[29] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6763_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128824  (
    .A({ \d_in3[30] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6761_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128825  (
    .A({ \d_in3[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6759_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$128410$auto_128826  (
    .A({ \design195_5_10_inst.memory_cntrl_instance108.state[0] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li088_li088 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$128410$auto_128827  (
    .A({ \design195_5_10_inst.memory_cntrl_instance108.rd_addr[1] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li087_li087 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$128410$auto_128828  (
    .A({ \design195_5_10_inst.memory_cntrl_instance108.rd_addr[2] , \$ibuf_rst , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[1] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[0]  }),
    .Y(\$abc$128410$abc$64559$li086_li086 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f008000000000)
  ) \$abc$128410$auto_128829  (
    .A({ \design195_5_10_inst.memory_cntrl_instance108.state[0] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[3] , \$ibuf_rst , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[2] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[1] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[0]  }),
    .Y(\$abc$128410$abc$64559$li085_li085 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128830  (
    .A({ \design195_5_10_inst.memory_cntrl_instance108.state[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li078_li078 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h807f0000)
  ) \$abc$128410$auto_128831  (
    .A({ \design195_5_10_inst.memory_cntrl_instance108.rd_addr[3] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[4] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[2] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[1] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[0]  }),
    .Y(\$abc$128410$new_new_n2985__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0e00)
  ) \$abc$128410$auto_128832  (
    .A({ \$abc$128410$abc$64559$li078_li078 , \$abc$128410$new_new_n2985__ , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[4] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[3]  }),
    .Y(\$abc$128410$abc$64559$li084_li084 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$128410$auto_128833  (
    .A({ \$abc$128410$abc$64559$li078_li078 , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[5] , \$abc$128410$new_new_n2985__ , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[4]  }),
    .Y(\$abc$128410$abc$64559$li083_li083 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$128410$auto_128834  (
    .A({ \design195_5_10_inst.memory_cntrl_instance108.rd_addr[5] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[4] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[3] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[2] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[1] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[0]  }),
    .Y(\$abc$128410$new_new_n2988__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_128835  (
    .A({ \$abc$128410$abc$64559$li078_li078 , \$abc$128410$new_new_n2988__ , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[6]  }),
    .Y(\$abc$128410$abc$64559$li082_li082 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$128410$auto_128836  (
    .A({ \$abc$128410$abc$64559$li078_li078 , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[7] , \$abc$128410$new_new_n2988__ , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[6]  }),
    .Y(\$abc$128410$abc$64559$li081_li081 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$128410$auto_128837  (
    .A({ \$abc$128410$abc$64559$li078_li078 , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[8] , \$abc$128410$new_new_n2988__ , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[7] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[6]  }),
    .Y(\$abc$128410$abc$64559$li080_li080 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800000000000)
  ) \$abc$128410$auto_128838  (
    .A({ \$abc$128410$abc$64559$li078_li078 , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[9] , \$abc$128410$new_new_n2988__ , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[8] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[7] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[6]  }),
    .Y(\$abc$128410$abc$64559$li079_li079 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128839  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[0] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6716_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128840  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[1] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6714_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128841  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[2] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6712_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128842  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[3] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6710_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128843  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[4] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6708_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128844  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[5] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6706_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128845  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6704_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128846  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[7] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6702_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128847  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[8] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6700_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128848  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6698_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128849  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[10] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6696_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128850  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[11] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6694_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128851  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[12] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6692_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128852  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[13] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6690_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128853  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[14] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6688_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128854  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[15] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6686_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128855  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[16] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6684_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128856  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[17] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6682_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128857  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[18] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6680_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128858  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[19] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6678_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128859  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[20] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6676_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128860  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[21] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6674_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128861  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[22] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6672_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128862  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[23] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6670_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128863  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[24] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6668_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128864  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[25] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6666_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128865  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[26] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6664_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128866  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[27] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6662_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128867  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[28] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6660_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128868  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[29] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6658_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128869  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[30] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6656_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128870  (
    .A({ \design195_5_10_inst.mod_n_counter_instance215.data_out[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6654_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128871  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[0] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6652_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128872  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[1] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6650_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128873  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[2] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6648_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128874  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[3] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6646_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128875  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[4] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6644_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128876  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[5] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6642_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128877  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6640_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128878  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[7] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6638_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128879  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[8] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6636_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128880  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6634_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128881  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[10] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6632_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128882  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[11] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6630_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128883  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[12] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6628_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128884  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[13] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6626_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128885  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[14] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6624_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128886  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[15] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6622_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128887  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[16] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6620_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128888  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[17] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6618_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128889  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[18] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6616_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128890  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[19] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6614_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128891  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[20] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6612_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128892  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[21] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6610_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128893  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[22] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6608_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128894  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[23] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6606_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128895  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[24] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6604_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128896  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[25] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6602_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128897  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[26] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6600_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128898  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[27] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6598_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128899  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[28] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6596_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128900  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[29] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6594_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128901  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[30] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6592_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128902  (
    .A({ \design195_5_10_inst.mod_n_counter_instance545.data_out[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6590_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128903  (
    .A({ \design195_5_10_inst.encoder_instance107.data_out[10] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6588_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128904  (
    .A({ \design195_5_10_inst.encoder_instance107.data_out[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6586_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128905  (
    .A({ \design195_5_10_inst.parity_generator_instance327.data_out[0] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6584_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128906  (
    .A({ \design195_5_10_inst.parity_generator_instance327.data_out[1] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6582_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128907  (
    .A({ \design195_5_10_inst.parity_generator_instance327.data_out[2] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6580_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128908  (
    .A({ \design195_5_10_inst.parity_generator_instance327.data_out[3] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6578_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128909  (
    .A({ \design195_5_10_inst.parity_generator_instance327.data_out[4] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6576_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128910  (
    .A({ \design195_5_10_inst.parity_generator_instance327.data_out[5] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6574_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128911  (
    .A({ \design195_5_10_inst.parity_generator_instance327.data_out[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6572_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128912  (
    .A({ \design195_5_10_inst.parity_generator_instance327.data_out[7] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6570_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128913  (
    .A({ \design195_5_10_inst.parity_generator_instance327.data_out[8] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6568_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$128410$auto_128914  (
    .A({ \design195_5_10_inst.parity_generator_instance327.data_out[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \$abc$128410$new_new_n2942__ , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8]  }),
    .Y(\$abc$128410$abc$64559$new_n6564_ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1781e87ee87e1781)
  ) \$abc$128410$auto_128915  (
    .A({ \$abc$128410$new_new_n2848__ , \$auto_1046.B[1] , \$abc$128410$new_new_n2847__ , \$auto_1046.B[0] , \$auto_1040.B[20] , \$auto_1040.A[20]  }),
    .Y(\$auto_1052.Y[21] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9669)
  ) \$abc$128410$auto_128916  (
    .A({ \$abc$128410$new_new_n2847__ , \$auto_1046.B[0] , \$auto_1040.B[20] , \$auto_1040.A[20]  }),
    .Y(\$auto_1052.X[20] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hd42b2bd4)
  ) \$abc$128410$auto_128917  (
    .A({ \$abc$128410$new_new_n2845__ , \$auto_1046.B[3] , \$abc$128410$new_new_n2849__ , \$abc$128410$new_new_n2846__ , \$auto_1046.B[2]  }),
    .Y(\$auto_1052.Y[23] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h96)
  ) \$abc$128410$auto_128918  (
    .A({ \$abc$128410$new_new_n2849__ , \$abc$128410$new_new_n2846__ , \$auto_1046.B[2]  }),
    .Y(\$auto_1052.Y[22] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8778)
  ) \$abc$128410$auto_128919  (
    .A({ \$auto_1040.B[19] , \$auto_1040.A[19] , \$auto_1040.B[18] , \$auto_1040.A[18]  }),
    .Y(\$auto_1040.Y[19] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_128920  (
    .A({ \$auto_1040.B[18] , \$auto_1040.A[18]  }),
    .Y(\$auto_1040.X[18] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf740)
  ) \$abc$128410$auto_128921  (
    .A({ \$abc$128410$new_new_n2857__ , \$abc$128410$new_new_n2854__ , \$abc$128410$new_new_n2843__ , \$auto_1046.B[6]  }),
    .Y(\$abc$128410$new_new_n3075__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he87e7e17178181e8)
  ) \$abc$128410$auto_128922  (
    .A({ \$abc$128410$new_new_n2859__ , \$abc$128410$new_new_n3075__ , \$abc$128410$new_new_n2858__ , \$auto_1046.B[8] , \$auto_1040.B[28] , \$auto_1040.A[28]  }),
    .Y(\$auto_1052.Y[29] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_128923  (
    .A({ \$abc$128410$new_new_n3075__ , \$abc$128410$new_new_n2858__ , \$auto_1046.B[8] , \$auto_1040.B[28] , \$auto_1040.A[28]  }),
    .Y(\$auto_1052.Y[28] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h2bb2d44d)
  ) \$abc$128410$auto_128924  (
    .A({ \$abc$128410$new_new_n2853__ , \$abc$128410$new_new_n2851__ , \$abc$128410$new_new_n2840__ , \$abc$128410$new_new_n2850__ , \$auto_1046.B[4]  }),
    .Y(\$auto_1052.Y[25] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9669)
  ) \$abc$128410$auto_128925  (
    .A({ \$abc$128410$new_new_n2850__ , \$abc$128410$new_new_n2851__ , \$abc$128410$new_new_n2840__ , \$auto_1046.B[4]  }),
    .Y(\$auto_1052.Y[24] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hd42b)
  ) \$abc$128410$auto_128926  (
    .A({ \$abc$128410$new_new_n2843__ , \$abc$128410$new_new_n2854__ , \$abc$128410$new_new_n2856__ , \$auto_1046.B[6]  }),
    .Y(\$auto_1052.Y[27] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h96)
  ) \$abc$128410$auto_128927  (
    .A({ \$abc$128410$new_new_n2854__ , \$abc$128410$new_new_n2856__ , \$auto_1046.B[6]  }),
    .Y(\$auto_1052.Y[26] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'heb)
  ) \$abc$128410$auto_128928  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[14] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[30] , \$ibuf_rst  }),
    .Y(\$auto_1076.S[14] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'heb)
  ) \$abc$128410$auto_128929  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[13] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[29] , \$ibuf_rst  }),
    .Y(\$auto_1076.S[13] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'heb)
  ) \$abc$128410$auto_128930  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[12] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[28] , \$ibuf_rst  }),
    .Y(\$auto_1076.S[12] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'heb)
  ) \$abc$128410$auto_128931  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[11] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[27] , \$ibuf_rst  }),
    .Y(\$auto_1076.S[11] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'heb)
  ) \$abc$128410$auto_128932  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[9] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[25] , \$ibuf_rst  }),
    .Y(\$auto_1076.S[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'heb)
  ) \$abc$128410$auto_128933  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[7] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[23] , \$ibuf_rst  }),
    .Y(\$auto_1076.S[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'heb)
  ) \$abc$128410$auto_128934  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[5] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[21] , \$ibuf_rst  }),
    .Y(\$auto_1076.S[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'heb)
  ) \$abc$128410$auto_128935  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[3] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[19] , \$ibuf_rst  }),
    .Y(\$auto_1076.S[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'heb)
  ) \$abc$128410$auto_128936  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[1] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[17] , \$ibuf_rst  }),
    .Y(\$auto_1076.S[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128937  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[16] , \$ibuf_rst  }),
    .Y(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[16] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$128410$auto_128938  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[16] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li530_li530 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128939  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[24] , \$ibuf_rst  }),
    .Y(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[24] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h14414114)
  ) \$abc$128410$auto_128940  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[8] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[24] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[16] , \$ibuf_rst  }),
    .Y(\$auto_10936.X[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$128410$auto_128941  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[8] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[24]  }),
    .Y(\$abc$128410$new_new_n3095__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hb24d4db24db2b24d)
  ) \$abc$128410$auto_128942  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[25] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[1] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[17] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[24] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[8] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[16]  }),
    .Y(\$abc$128410$new_new_n3096__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h001400eb00eb0014)
  ) \$abc$128410$auto_128943  (
    .A({ \$abc$128410$new_new_n3096__ , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[9] , \$ibuf_rst , \$abc$128410$new_new_n3095__ , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[16] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0]  }),
    .Y(\$auto_10936.Y[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5454544054405454)
  ) \$abc$128410$auto_128944  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[16] , \$abc$128410$new_new_n3095__ , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0] , \$abc$128410$new_new_n3096__ , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[9] , \$ibuf_rst  }),
    .Y(\$abc$128410$new_new_n3098__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000004dcf0c4d)
  ) \$abc$128410$auto_128945  (
    .A({ \$ibuf_rst , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[8] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[24] , \$abc$128410$new_new_n3096__ , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[1] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[16]  }),
    .Y(\$abc$128410$new_new_n3099__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128946  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[2] , \$ibuf_rst  }),
    .Y(\$abc$128410$new_new_n3100__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h010e0e010e01010e)
  ) \$abc$128410$auto_128947  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[10] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[18] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[26] , \$ibuf_rst , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[25] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[17]  }),
    .Y(\$abc$128410$new_new_n3101__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h6996)
  ) \$abc$128410$auto_128948  (
    .A({ \$abc$128410$new_new_n3101__ , \$abc$128410$new_new_n3100__ , \$abc$128410$new_new_n3099__ , \$abc$128410$new_new_n3098__  }),
    .Y(\$auto_10936.Y[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0ee0e00e)
  ) \$abc$128410$auto_128949  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[10] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[18] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[26] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[25] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[17]  }),
    .Y(\$abc$128410$new_new_n3103__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h71)
  ) \$abc$128410$auto_128950  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[10] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[18] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[26]  }),
    .Y(\$abc$128410$new_new_n3104__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1441411441141441)
  ) \$abc$128410$auto_128951  (
    .A({ \$abc$128410$new_new_n3104__ , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[3] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[19] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[11] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[27] , \$ibuf_rst  }),
    .Y(\$abc$128410$new_new_n3105__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h033fe881fcc0177e)
  ) \$abc$128410$auto_128952  (
    .A({ \$abc$128410$new_new_n3105__ , \$abc$128410$new_new_n3103__ , \$abc$128410$new_new_n3100__ , \$abc$128410$new_new_n3099__ , \$abc$128410$new_new_n3098__ , \$abc$128410$new_new_n3101__  }),
    .Y(\$auto_10936.Y[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcd04df4cdf4cff05)
  ) \$abc$128410$auto_128953  (
    .A({ \$abc$128410$new_new_n3101__ , \$abc$128410$new_new_n3100__ , \$abc$128410$new_new_n3105__ , \$abc$128410$new_new_n3099__ , \$abc$128410$new_new_n3103__ , \$abc$128410$new_new_n3098__  }),
    .Y(\$abc$128410$new_new_n3107__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$128410$auto_128954  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[20] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[12] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[28]  }),
    .Y(\$abc$128410$new_new_n3108__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hb2dbdb4d4d2424b2)
  ) \$abc$128410$auto_128955  (
    .A({ \$abc$128410$new_new_n3108__ , \$abc$128410$new_new_n3104__ , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[3] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[19] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[11] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[27]  }),
    .Y(\$abc$128410$new_new_n3109__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4114)
  ) \$abc$128410$auto_128956  (
    .A({ \$abc$128410$new_new_n3109__ , \$abc$128410$new_new_n3107__ , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[4] , \$ibuf_rst  }),
    .Y(\$auto_10936.Y[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbfff2bbf022b0002)
  ) \$abc$128410$auto_128957  (
    .A({ \$abc$128410$new_new_n3108__ , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[19] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[3] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[11] , \$abc$128410$new_new_n3104__ , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[27]  }),
    .Y(\$abc$128410$new_new_n3111__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9669)
  ) \$abc$128410$auto_128958  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[5] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[21] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[13] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[29]  }),
    .Y(\$abc$128410$new_new_n3112__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4db2)
  ) \$abc$128410$auto_128959  (
    .A({ \$abc$128410$new_new_n3112__ , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[20] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[12] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[28]  }),
    .Y(\$abc$128410$new_new_n3113__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0d44020b020b0d44)
  ) \$abc$128410$auto_128960  (
    .A({ \$abc$128410$new_new_n3113__ , \$abc$128410$new_new_n3111__ , \$abc$128410$new_new_n3109__ , \$ibuf_rst , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[4] , \$abc$128410$new_new_n3107__  }),
    .Y(\$auto_10936.Y[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hb24d4db24db2b24d)
  ) \$abc$128410$auto_128961  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[22] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[6] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[14] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[21] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[13] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[29]  }),
    .Y(\$abc$128410$new_new_n3115__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_128962  (
    .A({ \$abc$128410$new_new_n3115__ , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[30]  }),
    .Y(\$abc$128410$new_new_n3116__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'ha35c)
  ) \$abc$128410$auto_128963  (
    .A({ \$abc$128410$new_new_n3116__ , \$abc$128410$new_new_n3112__ , \$abc$128410$new_new_n3113__ , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[5]  }),
    .Y(\$abc$128410$new_new_n3117__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h4dcf0c4d)
  ) \$abc$128410$auto_128964  (
    .A({ \$abc$128410$new_new_n3107__ , \$abc$128410$new_new_n3109__ , \$abc$128410$new_new_n3113__ , \$abc$128410$new_new_n3111__ , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[4]  }),
    .Y(\$abc$128410$new_new_n3118__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h41)
  ) \$abc$128410$auto_128965  (
    .A({ \$abc$128410$new_new_n3118__ , \$abc$128410$new_new_n3117__ , \$ibuf_rst  }),
    .Y(\$auto_10936.Y[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9669)
  ) \$abc$128410$auto_128966  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[15] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[31] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[7] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[23]  }),
    .Y(\$abc$128410$new_new_n3120__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4db2)
  ) \$abc$128410$auto_128967  (
    .A({ \$abc$128410$new_new_n3120__ , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[22] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[14] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[30]  }),
    .Y(\$abc$128410$new_new_n3121__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000004dcf0c4d)
  ) \$abc$128410$auto_128968  (
    .A({ \$ibuf_rst , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[13] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[21] , \$abc$128410$new_new_n3116__ , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[6] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[29]  }),
    .Y(\$abc$128410$new_new_n3122__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h050c0a030a03050c)
  ) \$abc$128410$auto_128969  (
    .A({ \$abc$128410$new_new_n3122__ , \$abc$128410$new_new_n3121__ , \$abc$128410$new_new_n3117__ , \$ibuf_rst , \$abc$128410$new_new_n3118__ , \$abc$128410$new_new_n3116__  }),
    .Y(\$auto_10936.Y[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0fff055f0fff0ccf)
  ) \$abc$128410$auto_128970  (
    .A({ \$abc$128410$new_new_n3117__ , \$ibuf_rst , \$abc$128410$new_new_n3122__ , \$abc$128410$new_new_n3121__ , \$abc$128410$new_new_n3118__ , \$abc$128410$new_new_n3116__  }),
    .Y(\$abc$128410$new_new_n3124__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000aaaa00003f03)
  ) \$abc$128410$auto_128971  (
    .A({ \$abc$128410$new_new_n3120__ , \$ibuf_rst , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[14] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[22] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[30] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[7]  }),
    .Y(\$abc$128410$new_new_n3125__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0071008e008e0071)
  ) \$abc$128410$auto_128972  (
    .A({ \$abc$128410$new_new_n3125__ , \$abc$128410$new_new_n3124__ , \$ibuf_rst , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[15] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[31] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[23]  }),
    .Y(\$auto_10936.Y[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f133701)
  ) \$abc$128410$auto_128973  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[15] , \$abc$128410$new_new_n3125__ , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[31] , \$abc$128410$new_new_n3124__ , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[23]  }),
    .Y(\$auto_10936.Y[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128974  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[27] , \$ibuf_rst  }),
    .Y(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[27] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_128975  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[23] , \$ibuf_rst  }),
    .Y(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[23] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h14eb)
  ) \$abc$128410$auto_128976  (
    .A({ \$abc$128410$abc$55512$auto_1076.co , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[15] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[31] , \$ibuf_rst  }),
    .Y(\$auto_1076.Y[15] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h10fb)
  ) \$abc$128410$auto_128977  (
    .A({ \$abc$128410$abc$55512$auto_1076.co , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[15] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[31] , \$ibuf_rst  }),
    .Y(\$auto_1076.Y[16] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'heb)
  ) \$abc$128410$auto_128978  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[22] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[6] , \$ibuf_rst  }),
    .Y(\$auto_1076.S[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h366c5f55c33caafa)
  ) \$abc$128410$auto_128979  (
    .A({ \design195_5_10_inst.register_instance323.data_out[11] , \$auto_86741 , \design195_5_10_inst.register_instance323.data_out[22] , \design195_5_10_inst.register_instance323.data_out[10] , \design195_5_10_inst.register_instance323.data_out[18] , \design195_5_10_inst.register_instance323.data_out[2]  }),
    .Y(\$auto_10908.Y[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h63d0bc2fd0ac45dc)
  ) \$abc$128410$auto_128980  (
    .A({ \design195_5_10_inst.register_instance323.data_out[2] , \design195_5_10_inst.register_instance323.data_out[11] , \design195_5_10_inst.register_instance323.data_out[10] , \$auto_86741 , \design195_5_10_inst.register_instance323.data_out[18] , \design195_5_10_inst.register_instance323.data_out[22]  }),
    .Y(\$abc$128410$new_new_n3134__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_128981  (
    .A({ \$abc$128410$new_new_n3134__ , \design195_5_10_inst.register_instance323.data_out[3]  }),
    .Y(\$auto_10908.Y[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h4b)
  ) \$abc$128410$auto_128982  (
    .A({ \design195_5_10_inst.register_instance323.data_out[11] , \$auto_86741 , \design195_5_10_inst.register_instance323.data_out[22]  }),
    .Y(\$abc$128410$new_new_n3136__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf3ffffff20b0b0ba)
  ) \$abc$128410$auto_128983  (
    .A({ \design195_5_10_inst.register_instance323.data_out[2] , \$auto_86741 , \design195_5_10_inst.register_instance323.data_out[18] , \design195_5_10_inst.register_instance323.data_out[10] , \design195_5_10_inst.register_instance323.data_out[22] , \design195_5_10_inst.register_instance323.data_out[11]  }),
    .Y(\$abc$128410$new_new_n3137__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hef30bacf3aaaef30)
  ) \$abc$128410$auto_128984  (
    .A({ \design195_5_10_inst.register_instance323.data_out[11] , \design195_5_10_inst.register_instance323.data_out[3] , \$abc$128410$new_new_n3137__ , \$auto_86741 , \design195_5_10_inst.register_instance323.data_out[22] , \design195_5_10_inst.register_instance323.data_out[2]  }),
    .Y(\$abc$128410$new_new_n3138__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hef1c10e3)
  ) \$abc$128410$auto_128985  (
    .A({ \design195_5_10_inst.register_instance323.data_out[4] , \design195_5_10_inst.register_instance323.data_out[23] , \$auto_86741 , \design195_5_10_inst.register_instance323.data_out[22] , \design195_5_10_inst.register_instance323.data_out[11]  }),
    .Y(\$abc$128410$new_new_n3139__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbf0b40f4d0fd2f02)
  ) \$abc$128410$auto_128986  (
    .A({ \$abc$128410$new_new_n3138__ , \$abc$128410$new_new_n3139__ , \$abc$128410$new_new_n3136__ , \design195_5_10_inst.register_instance323.data_out[3] , \design195_5_10_inst.register_instance323.data_out[10] , \design195_5_10_inst.register_instance323.data_out[18]  }),
    .Y(\$auto_10908.Y[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h10330010f7ff33f7)
  ) \$abc$128410$auto_128987  (
    .A({ \$abc$128410$new_new_n3139__ , \$abc$128410$new_new_n3136__ , \design195_5_10_inst.register_instance323.data_out[3] , \design195_5_10_inst.register_instance323.data_out[18] , \$abc$128410$new_new_n3138__ , \design195_5_10_inst.register_instance323.data_out[10]  }),
    .Y(\$abc$128410$new_new_n3141__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3001dfbecffe2041)
  ) \$abc$128410$auto_128988  (
    .A({ \$abc$128410$new_new_n3141__ , \design195_5_10_inst.register_instance323.data_out[11] , \design195_5_10_inst.register_instance323.data_out[4] , \$auto_86741 , \design195_5_10_inst.register_instance323.data_out[23] , \design195_5_10_inst.register_instance323.data_out[22]  }),
    .Y(\$auto_10908.Y[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hb0f0fbee4f1f1101)
  ) \$abc$128410$auto_128989  (
    .A({ \design195_5_10_inst.register_instance323.data_out[22] , \design195_5_10_inst.register_instance323.data_out[11] , \design195_5_10_inst.register_instance323.data_out[4] , \$abc$128410$new_new_n3141__ , \$auto_86741 , \design195_5_10_inst.register_instance323.data_out[23]  }),
    .Y(\$auto_10908.Y[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hcdc2)
  ) \$abc$128410$auto_128990  (
    .A({ \$auto_10908.Y[6] , \design195_5_10_inst.register_instance323.data_out[22] , \design195_5_10_inst.register_instance323.data_out[10] , \$auto_86741  }),
    .Y(\$auto_10908.Y[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hcdc0)
  ) \$abc$128410$auto_128991  (
    .A({ \$auto_10908.Y[6] , \design195_5_10_inst.register_instance323.data_out[22] , \design195_5_10_inst.register_instance323.data_out[10] , \$auto_86741  }),
    .Y(\$auto_10908.Y[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$128410$auto_128992  (
    .A({ \design195_5_10_inst.register_instance323.data_out[18] , \design195_5_10_inst.register_instance323.data_out[22] , \design195_5_10_inst.register_instance323.data_out[2]  }),
    .Y(\$auto_1106.Y[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4b3c)
  ) \$abc$128410$auto_128993  (
    .A({ \design195_5_10_inst.register_instance323.data_out[22] , \design195_5_10_inst.register_instance323.data_out[3] , \design195_5_10_inst.register_instance323.data_out[2] , \design195_5_10_inst.register_instance323.data_out[18]  }),
    .Y(\$auto_1106.Y[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h4003bffc)
  ) \$abc$128410$auto_128994  (
    .A({ \design195_5_10_inst.register_instance323.data_out[4] , \design195_5_10_inst.register_instance323.data_out[3] , \design195_5_10_inst.register_instance323.data_out[22] , \design195_5_10_inst.register_instance323.data_out[2] , \design195_5_10_inst.register_instance323.data_out[18]  }),
    .Y(\$auto_1106.Y[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h40000003bffffffc)
  ) \$abc$128410$auto_128995  (
    .A({ \design195_5_10_inst.register_instance323.data_out[11] , \design195_5_10_inst.register_instance323.data_out[3] , \design195_5_10_inst.register_instance323.data_out[4] , \design195_5_10_inst.register_instance323.data_out[22] , \design195_5_10_inst.register_instance323.data_out[2] , \design195_5_10_inst.register_instance323.data_out[18]  }),
    .Y(\$auto_1106.Y[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h40000000fffffffc)
  ) \$abc$128410$auto_128996  (
    .A({ \design195_5_10_inst.register_instance323.data_out[22] , \design195_5_10_inst.register_instance323.data_out[3] , \design195_5_10_inst.register_instance323.data_out[4] , \design195_5_10_inst.register_instance323.data_out[11] , \design195_5_10_inst.register_instance323.data_out[2] , \design195_5_10_inst.register_instance323.data_out[18]  }),
    .Y(\$auto_1106.Y[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h96)
  ) \$abc$128410$auto_128997  (
    .A({ \$auto_1106.Y[6] , \design195_5_10_inst.register_instance323.data_out[23] , \design195_5_10_inst.register_instance323.data_out[10]  }),
    .Y(\$auto_1106.Y[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h18)
  ) \$abc$128410$auto_128998  (
    .A({ \$auto_1106.Y[6] , \design195_5_10_inst.register_instance323.data_out[23] , \design195_5_10_inst.register_instance323.data_out[10]  }),
    .Y(\$auto_1106.Y[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf40bf4f4)
  ) \$abc$128410$auto_128999  (
    .A({ \$auto_86741 , \design195_5_10_inst.register_instance323.data_out[11] , \design195_5_10_inst.register_instance323.data_out[10] , \$auto_1106.Y[6] , \design195_5_10_inst.register_instance323.data_out[23]  }),
    .Y(\$auto_1106.Y[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf40ff4f4)
  ) \$abc$128410$auto_129000  (
    .A({ \$auto_86741 , \design195_5_10_inst.register_instance323.data_out[11] , \design195_5_10_inst.register_instance323.data_out[10] , \$auto_1106.Y[6] , \design195_5_10_inst.register_instance323.data_out[23]  }),
    .Y(\$auto_1106.Y[11] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff37fffa)
  ) \$abc$128410$auto_129001  (
    .A({ \$auto_86741 , \design195_5_10_inst.register_instance323.data_out[23] , \$auto_1106.Y[6] , \design195_5_10_inst.register_instance323.data_out[11] , \design195_5_10_inst.register_instance323.data_out[10]  }),
    .Y(\$auto_1106.Y[13] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf00fffee)
  ) \$abc$128410$auto_129002  (
    .A({ \$auto_86741 , \design195_5_10_inst.register_instance323.data_out[23] , \design195_5_10_inst.register_instance323.data_out[22] , \$auto_1106.Y[6] , \design195_5_10_inst.register_instance323.data_out[10]  }),
    .Y(\$auto_1106.Y[15] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haa00c0fc)
  ) \$abc$128410$auto_129003  (
    .A({ \$auto_86741 , \design195_5_10_inst.register_instance323.data_out[23] , \$auto_1106.Y[6] , \design195_5_10_inst.register_instance323.data_out[10] , \design195_5_10_inst.register_instance323.data_out[22]  }),
    .Y(\$auto_1106.Y[16] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hb24d4db2)
  ) \$abc$128410$auto_129004  (
    .A({ \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[9] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[1] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[16] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[8]  }),
    .Y(\$auto_10947.X[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7e81817e)
  ) \$abc$128410$auto_129005  (
    .A({ \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[10] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[2] , \$auto_10947.X[1] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[9] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[1]  }),
    .Y(\$auto_10947.Y[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$128410$auto_129006  (
    .A({ \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[11] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[3]  }),
    .Y(\$abc$128410$new_new_n3160__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h077f1ffef880e001)
  ) \$abc$128410$auto_129007  (
    .A({ \$abc$128410$new_new_n3160__ , \$auto_10947.X[1] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[10] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[2] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[9] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[1]  }),
    .Y(\$auto_10947.Y[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffefe808000)
  ) \$abc$128410$auto_129008  (
    .A({ \$abc$128410$new_new_n3160__ , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[10] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[2] , \$auto_10947.X[1] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[9] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[1]  }),
    .Y(\$abc$128410$new_new_n3162__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h1ee1e11e)
  ) \$abc$128410$auto_129009  (
    .A({ \$abc$128410$new_new_n3162__ , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[12] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[4] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[11] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[3]  }),
    .Y(\$auto_10947.Y[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$128410$auto_129010  (
    .A({ \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[13] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[5]  }),
    .Y(\$abc$128410$new_new_n3164__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h011f1ffefee0e001)
  ) \$abc$128410$auto_129011  (
    .A({ \$abc$128410$new_new_n3164__ , \$abc$128410$new_new_n3162__ , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[12] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[4] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[11] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[3]  }),
    .Y(\$auto_10947.Y[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffee8e8e880)
  ) \$abc$128410$auto_129012  (
    .A({ \$abc$128410$new_new_n3164__ , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[3] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[11] , \$abc$128410$new_new_n3162__ , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[12] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[4]  }),
    .Y(\$abc$128410$new_new_n3166__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h1ee1e11e)
  ) \$abc$128410$auto_129013  (
    .A({ \$abc$128410$new_new_n3166__ , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[14] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[6] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[13] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[5]  }),
    .Y(\$auto_10947.Y[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h015757fe)
  ) \$abc$128410$auto_129014  (
    .A({ \$abc$128410$new_new_n3166__ , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[14] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[13] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[5] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[6]  }),
    .Y(\$abc$128410$new_new_n3168__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h96)
  ) \$abc$128410$auto_129015  (
    .A({ \$abc$128410$new_new_n3168__ , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[15] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[7]  }),
    .Y(\$auto_10947.Y[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01ababfe)
  ) \$abc$128410$auto_129016  (
    .A({ \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[15] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[7] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[14] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[6] , \$abc$128410$new_new_n3168__  }),
    .Y(\$auto_10947.Y[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffffffe)
  ) \$abc$128410$auto_129017  (
    .A({ \$abc$128410$new_new_n3168__ , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[15] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[7] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[14] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[6]  }),
    .Y(\$auto_10947.Y[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h69960000)
  ) \$abc$128410$auto_129018  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1469[0] , \emu_init_new_data_1469[8] , \emu_init_new_data_1469[24] , \emu_init_new_data_1469[16]  }),
    .Y(\$auto_10922.X[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8e71718e718e8e71)
  ) \$abc$128410$auto_129019  (
    .A({ \emu_init_new_data_1469[25] , \emu_init_new_data_1469[17] , \emu_init_new_data_1469[9] , \emu_init_new_data_1469[0] , \emu_init_new_data_1469[24] , \emu_init_new_data_1469[16]  }),
    .Y(\$abc$128410$new_new_n3173__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1441)
  ) \$abc$128410$auto_129020  (
    .A({ \emu_init_new_data_1469[0] , \emu_init_new_data_1469[24] , \emu_init_new_data_1469[16] , \emu_init_new_data_1469[8]  }),
    .Y(\$abc$128410$new_new_n3174__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9600)
  ) \$abc$128410$auto_129021  (
    .A({ emu_init_sel_1399, \$abc$128410$new_new_n3174__ , \$abc$128410$new_new_n3173__ , \emu_init_new_data_1469[1]  }),
    .Y(\$auto_10922.Y[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hb200)
  ) \$abc$128410$auto_129022  (
    .A({ emu_init_sel_1399, \$abc$128410$new_new_n3173__ , \$abc$128410$new_new_n3174__ , \emu_init_new_data_1469[1]  }),
    .Y(\$abc$128410$new_new_n3176__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$128410$auto_129023  (
    .A({ \emu_init_new_data_1469[17] , emu_init_sel_1399 }),
    .Y(\design195_5_10_inst.large_adder_instance547.data_in[17] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$128410$auto_129024  (
    .A({ \emu_init_new_data_1469[25] , emu_init_sel_1399 }),
    .Y(\design195_5_10_inst.large_adder_instance547.data_in[25] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_129025  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1469[2] , \emu_init_new_data_1469[18]  }),
    .Y(\$auto_1130.S[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_129026  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1469[10] , \emu_init_new_data_1469[26]  }),
    .Y(\$auto_1130.S[10] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1ee1)
  ) \$abc$128410$auto_129027  (
    .A({ \$auto_1130.S[10] , \$auto_1130.S[2] , \design195_5_10_inst.large_adder_instance547.data_in[25] , \design195_5_10_inst.large_adder_instance547.data_in[17]  }),
    .Y(\$abc$128410$new_new_n3181__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4dcf0c4d00000000)
  ) \$abc$128410$auto_129028  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1469[0] , \emu_init_new_data_1469[24] , \$abc$128410$new_new_n3173__ , \emu_init_new_data_1469[9] , \emu_init_new_data_1469[16]  }),
    .Y(\$abc$128410$new_new_n3182__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$128410$auto_129029  (
    .A({ \$abc$128410$new_new_n3182__ , \$abc$128410$new_new_n3181__ , \$abc$128410$new_new_n3176__  }),
    .Y(\$auto_10922.Y[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h54fdfd54fd5454fd)
  ) \$abc$128410$auto_129030  (
    .A({ \emu_init_new_data_1469[26] , \emu_init_new_data_1469[2] , \emu_init_new_data_1469[18] , \emu_init_new_data_1469[25] , \emu_init_new_data_1469[17] , \emu_init_new_data_1469[10]  }),
    .Y(\$abc$128410$new_new_n3184__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h71)
  ) \$abc$128410$auto_129031  (
    .A({ \emu_init_new_data_1469[2] , \emu_init_new_data_1469[26] , \emu_init_new_data_1469[18]  }),
    .Y(\$abc$128410$new_new_n3185__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_129032  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1469[11] , \emu_init_new_data_1469[27]  }),
    .Y(\$auto_1130.S[11] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h6996)
  ) \$abc$128410$auto_129033  (
    .A({ \$auto_1130.S[11] , \$abc$128410$new_new_n3185__ , \emu_init_new_data_1469[3] , \emu_init_new_data_1469[19]  }),
    .Y(\$abc$128410$new_new_n3187__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he81717e800000000)
  ) \$abc$128410$auto_129034  (
    .A({ emu_init_sel_1399, \$abc$128410$new_new_n3187__ , \$abc$128410$new_new_n3184__ , \$abc$128410$new_new_n3182__ , \$abc$128410$new_new_n3181__ , \$abc$128410$new_new_n3176__  }),
    .Y(\$auto_10922.Y[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf3b2b23000000000)
  ) \$abc$128410$auto_129035  (
    .A({ emu_init_sel_1399, \$abc$128410$new_new_n3182__ , \$abc$128410$new_new_n3181__ , \$abc$128410$new_new_n3187__ , \$abc$128410$new_new_n3184__ , \$abc$128410$new_new_n3176__  }),
    .Y(\$abc$128410$new_new_n3189__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h69960000)
  ) \$abc$128410$auto_129036  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1469[12] , \emu_init_new_data_1469[4] , \emu_init_new_data_1469[28] , \emu_init_new_data_1469[20]  }),
    .Y(\$abc$128410$new_new_n3190__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7118188e00000000)
  ) \$abc$128410$auto_129037  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1469[3] , \emu_init_new_data_1469[11] , \$abc$128410$new_new_n3185__ , \emu_init_new_data_1469[27] , \emu_init_new_data_1469[19]  }),
    .Y(\$abc$128410$new_new_n3191__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h96)
  ) \$abc$128410$auto_129038  (
    .A({ \$abc$128410$new_new_n3191__ , \$abc$128410$new_new_n3190__ , \$abc$128410$new_new_n3189__  }),
    .Y(\$auto_10922.Y[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$128410$auto_129039  (
    .A({ \emu_init_new_data_1469[12] , emu_init_sel_1399 }),
    .Y(\$abc$128410$new_new_n3193__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h71)
  ) \$abc$128410$auto_129040  (
    .A({ \emu_init_new_data_1469[3] , \emu_init_new_data_1469[27] , \emu_init_new_data_1469[19]  }),
    .Y(\$abc$128410$new_new_n3194__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$128410$auto_129041  (
    .A({ \emu_init_new_data_1469[29] , \emu_init_new_data_1469[5] , \emu_init_new_data_1469[21]  }),
    .Y(\$abc$128410$new_new_n3195__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h718e8e7100000000)
  ) \$abc$128410$auto_129042  (
    .A({ emu_init_sel_1399, \$abc$128410$new_new_n3195__ , \emu_init_new_data_1469[13] , \emu_init_new_data_1469[4] , \emu_init_new_data_1469[28] , \emu_init_new_data_1469[20]  }),
    .Y(\$abc$128410$new_new_n3196__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'ha5c300995a3cff66)
  ) \$abc$128410$auto_129043  (
    .A({ \$abc$128410$new_new_n3196__ , \$abc$128410$new_new_n3191__ , \$abc$128410$new_new_n3190__ , \$abc$128410$new_new_n3194__ , \$abc$128410$new_new_n3193__ , \$abc$128410$new_new_n3189__  }),
    .Y(\$auto_10922.Y[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5f057711ff003f03)
  ) \$abc$128410$auto_129044  (
    .A({ \$abc$128410$new_new_n3191__ , \$abc$128410$new_new_n3190__ , \$abc$128410$new_new_n3196__ , \$abc$128410$new_new_n3189__ , \$abc$128410$new_new_n3193__ , \$abc$128410$new_new_n3194__  }),
    .Y(\$abc$128410$new_new_n3198__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4dcf0c4d00000000)
  ) \$abc$128410$auto_129045  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1469[4] , \emu_init_new_data_1469[28] , \$abc$128410$new_new_n3195__ , \emu_init_new_data_1469[13] , \emu_init_new_data_1469[20]  }),
    .Y(\$abc$128410$new_new_n3199__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hb200)
  ) \$abc$128410$auto_129046  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1469[29] , \emu_init_new_data_1469[5] , \emu_init_new_data_1469[21]  }),
    .Y(\$abc$128410$new_new_n3200__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h69960000)
  ) \$abc$128410$auto_129047  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1469[14] , \emu_init_new_data_1469[6] , \emu_init_new_data_1469[30] , \emu_init_new_data_1469[22]  }),
    .Y(\$abc$128410$new_new_n3201__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9669)
  ) \$abc$128410$auto_129048  (
    .A({ \$abc$128410$new_new_n3201__ , \$abc$128410$new_new_n3200__ , \$abc$128410$new_new_n3199__ , \$abc$128410$new_new_n3198__  }),
    .Y(\$auto_10922.Y[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96000000)
  ) \$abc$128410$auto_129049  (
    .A({ \emu_init_new_data_1469[14] , emu_init_sel_1399, \emu_init_new_data_1469[6] , \emu_init_new_data_1469[30] , \emu_init_new_data_1469[22]  }),
    .Y(\$abc$128410$new_new_n3203__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h71)
  ) \$abc$128410$auto_129050  (
    .A({ \emu_init_new_data_1469[6] , \emu_init_new_data_1469[30] , \emu_init_new_data_1469[22]  }),
    .Y(\$abc$128410$new_new_n3204__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_129051  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1469[7] , \emu_init_new_data_1469[23]  }),
    .Y(\$auto_1130.S[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96690000)
  ) \$abc$128410$auto_129052  (
    .A({ emu_init_sel_1399, \$auto_1130.S[7] , \$abc$128410$new_new_n3204__ , \emu_init_new_data_1469[15] , \emu_init_new_data_1469[31]  }),
    .Y(\$abc$128410$new_new_n3206__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h22444bd2ddbbb42d)
  ) \$abc$128410$auto_129053  (
    .A({ \$abc$128410$new_new_n3206__ , \$abc$128410$new_new_n3201__ , \$abc$128410$new_new_n3200__ , \$abc$128410$new_new_n3203__ , \$abc$128410$new_new_n3199__ , \$abc$128410$new_new_n3198__  }),
    .Y(\$auto_10922.Y[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0322ff3f2a02bfab)
  ) \$abc$128410$auto_129054  (
    .A({ \$abc$128410$new_new_n3201__ , \$abc$128410$new_new_n3206__ , \$abc$128410$new_new_n3199__ , \$abc$128410$new_new_n3198__ , \$abc$128410$new_new_n3200__ , \$abc$128410$new_new_n3203__  }),
    .Y(\$abc$128410$new_new_n3208__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he07f7f1f80e0e07f)
  ) \$abc$128410$auto_129055  (
    .A({ \emu_init_new_data_1469[7] , \emu_init_new_data_1469[31] , \emu_init_new_data_1469[23] , emu_init_sel_1399, \emu_init_new_data_1469[15] , \$abc$128410$new_new_n3204__  }),
    .Y(\$abc$128410$new_new_n3209__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h90)
  ) \$abc$128410$auto_129056  (
    .A({ emu_init_sel_1399, \$abc$128410$new_new_n3209__ , \$abc$128410$new_new_n3208__  }),
    .Y(\$auto_10922.Y[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'ha880ffa8ffa8ffff)
  ) \$abc$128410$auto_129057  (
    .A({ \emu_init_new_data_1469[31] , \emu_init_new_data_1469[23] , \emu_init_new_data_1469[7] , \$abc$128410$new_new_n3204__ , \emu_init_new_data_1469[15] , emu_init_sel_1399 }),
    .Y(\$abc$128410$new_new_n3211__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb0)
  ) \$abc$128410$auto_129058  (
    .A({ \$abc$128410$new_new_n3211__ , \$abc$128410$new_new_n3209__ , \$abc$128410$new_new_n3208__  }),
    .Y(\$auto_10922.Y[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$128410$auto_129059  (
    .A({ \emu_init_new_data_1469[20] , emu_init_sel_1399 }),
    .Y(\design195_5_10_inst.large_adder_instance547.data_in[20] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$128410$auto_129060  (
    .A({ \emu_init_new_data_1469[28] , emu_init_sel_1399 }),
    .Y(\design195_5_10_inst.large_adder_instance547.data_in[28] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_129061  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1469[3] , \emu_init_new_data_1469[19]  }),
    .Y(\$auto_1130.S[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h28d7)
  ) \$abc$128410$auto_129062  (
    .A({ \$abc$128410$abc$55512$auto_1133.co , \emu_init_new_data_1469[15] , \emu_init_new_data_1469[31] , emu_init_sel_1399 }),
    .Y(\$auto_1133.Y[15] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h40f7)
  ) \$abc$128410$auto_129063  (
    .A({ \$abc$128410$abc$55512$auto_1133.co , \emu_init_new_data_1469[15] , emu_init_sel_1399, \emu_init_new_data_1469[31]  }),
    .Y(\$auto_1133.Y[16] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_129064  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1469[0] , \emu_init_new_data_1469[16]  }),
    .Y(\$auto_1130.S[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_129065  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1469[17] , \emu_init_new_data_1469[1]  }),
    .Y(\$auto_1130.S[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_129066  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1469[4] , \emu_init_new_data_1469[20]  }),
    .Y(\$auto_1130.S[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_129067  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1469[5] , \emu_init_new_data_1469[21]  }),
    .Y(\$auto_1130.S[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_129068  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1469[6] , \emu_init_new_data_1469[22]  }),
    .Y(\$auto_1130.S[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_129069  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1469[8] , \emu_init_new_data_1469[24]  }),
    .Y(\$auto_1130.S[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_129070  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1469[25] , \emu_init_new_data_1469[9]  }),
    .Y(\$auto_1130.S[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_129071  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1469[12] , \emu_init_new_data_1469[28]  }),
    .Y(\$auto_1130.S[12] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_129072  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1469[13] , \emu_init_new_data_1469[29]  }),
    .Y(\$auto_1130.S[13] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_129073  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1469[14] , \emu_init_new_data_1469[30]  }),
    .Y(\$auto_1130.S[14] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129074  (
    .A({ \$auto_1094.B[18] , \$auto_1094.A[18]  }),
    .Y(\$auto_1085.B[18] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8778)
  ) \$abc$128410$auto_129075  (
    .A({ \$auto_1094.B[19] , \$auto_1094.A[19] , \$auto_1094.B[18] , \$auto_1094.A[18]  }),
    .Y(\$auto_1085.B[19] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1777)
  ) \$abc$128410$auto_129076  (
    .A({ \$auto_1094.B[18] , \$auto_1094.A[18] , \$auto_1094.B[19] , \$auto_1094.A[19]  }),
    .Y(\$abc$128410$new_new_n3230__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9669)
  ) \$abc$128410$auto_129077  (
    .A({ \$abc$128410$new_new_n3230__ , \$auto_1109.B[0] , \$auto_1094.B[20] , \$auto_1094.A[20]  }),
    .Y(\$auto_1085.B[20] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$128410$auto_129078  (
    .A({ \$auto_1094.B[21] , \$auto_1094.A[21]  }),
    .Y(\$abc$128410$new_new_n3232__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1781e87ee87e1781)
  ) \$abc$128410$auto_129079  (
    .A({ \$abc$128410$new_new_n3232__ , \$auto_1109.B[1] , \$abc$128410$new_new_n3230__ , \$auto_1109.B[0] , \$auto_1094.B[20] , \$auto_1094.A[20]  }),
    .Y(\$auto_1085.B[21] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h377f1337f1137ff1)
  ) \$abc$128410$auto_129080  (
    .A({ \$abc$128410$new_new_n3232__ , \$abc$128410$new_new_n3230__ , \$auto_1094.B[20] , \$auto_1094.A[20] , \$auto_1109.B[1] , \$auto_1109.B[0]  }),
    .Y(\$abc$128410$new_new_n3234__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0317173f173f173f)
  ) \$abc$128410$auto_129081  (
    .A({ \$auto_1094.A[18] , \$auto_1094.B[18] , \$auto_1094.B[19] , \$auto_1094.B[20] , \$auto_1094.A[20] , \$auto_1094.A[19]  }),
    .Y(\$abc$128410$new_new_n3235__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h718e8e71)
  ) \$abc$128410$auto_129082  (
    .A({ \$auto_1094.B[22] , \$auto_1094.A[22] , \$abc$128410$new_new_n3235__ , \$auto_1094.B[21] , \$auto_1094.A[21]  }),
    .Y(\$abc$128410$new_new_n3236__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h96)
  ) \$abc$128410$auto_129083  (
    .A({ \$abc$128410$new_new_n3236__ , \$abc$128410$new_new_n3234__ , \$auto_1109.B[2]  }),
    .Y(\$auto_1085.B[22] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0317173f173f173f)
  ) \$abc$128410$auto_129084  (
    .A({ \$auto_1094.A[20] , \$auto_1094.B[20] , \$auto_1094.B[21] , \$auto_1094.B[22] , \$auto_1094.A[22] , \$auto_1094.A[21]  }),
    .Y(\$abc$128410$new_new_n3238__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000066006600000)
  ) \$abc$128410$auto_129085  (
    .A({ \$auto_1094.B[22] , \$auto_1094.A[22] , \$auto_1094.B[21] , \$auto_1094.A[21] , \$auto_1094.B[20] , \$auto_1094.A[20]  }),
    .Y(\$abc$128410$new_new_n3239__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h53acac53ac5353ac)
  ) \$abc$128410$auto_129086  (
    .A({ \$auto_1094.B[23] , \$auto_1094.A[23] , \$auto_1109.B[3] , \$abc$128410$new_new_n3239__ , \$abc$128410$new_new_n3238__ , \$abc$128410$new_new_n3230__  }),
    .Y(\$abc$128410$new_new_n3240__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h2bd4)
  ) \$abc$128410$auto_129087  (
    .A({ \$abc$128410$new_new_n3240__ , \$abc$128410$new_new_n3236__ , \$abc$128410$new_new_n3234__ , \$auto_1109.B[2]  }),
    .Y(\$auto_1085.B[23] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h5555f330)
  ) \$abc$128410$auto_129088  (
    .A({ \$abc$128410$new_new_n3240__ , \$abc$128410$new_new_n3236__ , \$abc$128410$new_new_n3234__ , \$auto_1109.B[2] , \$auto_1109.B[3]  }),
    .Y(\$abc$128410$new_new_n3242__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff757500)
  ) \$abc$128410$auto_129089  (
    .A({ \$auto_1094.B[23] , \$auto_1094.A[23] , \$abc$128410$new_new_n3239__ , \$abc$128410$new_new_n3230__ , \$abc$128410$new_new_n3238__  }),
    .Y(\$abc$128410$new_new_n3243__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h69969669)
  ) \$abc$128410$auto_129090  (
    .A({ \$abc$128410$new_new_n3243__ , \$abc$128410$new_new_n3242__ , \$auto_1109.B[4] , \$auto_1094.B[24] , \$auto_1094.A[24]  }),
    .Y(\$auto_1085.B[24] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$128410$auto_129091  (
    .A({ \$auto_1109.B[5] , \$auto_1094.B[25] , \$auto_1094.A[25]  }),
    .Y(\$abc$128410$new_new_n3245__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7e17e87e81e81781)
  ) \$abc$128410$auto_129092  (
    .A({ \$abc$128410$new_new_n3245__ , \$abc$128410$new_new_n3243__ , \$abc$128410$new_new_n3242__ , \$auto_1109.B[4] , \$auto_1094.B[24] , \$auto_1094.A[24]  }),
    .Y(\$auto_1085.B[25] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hb77e7eed)
  ) \$abc$128410$auto_129093  (
    .A({ \$abc$128410$new_new_n3243__ , \$auto_1109.B[4] , \$auto_1094.B[24] , \$abc$128410$new_new_n3245__ , \$auto_1094.A[24]  }),
    .Y(\$abc$128410$new_new_n3247__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfaacaccccccfcffa)
  ) \$abc$128410$auto_129094  (
    .A({ \$abc$128410$new_new_n3245__ , \$abc$128410$new_new_n3243__ , \$auto_1094.B[24] , \$auto_1094.A[24] , \$auto_1109.B[5] , \$auto_1109.B[4]  }),
    .Y(\$abc$128410$new_new_n3248__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$128410$auto_129095  (
    .A({ \$auto_1094.B[26] , \$auto_1094.A[26]  }),
    .Y(\$abc$128410$new_new_n3249__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0317173ffce8e8c0)
  ) \$abc$128410$auto_129096  (
    .A({ \$abc$128410$new_new_n3249__ , \$abc$128410$new_new_n3243__ , \$auto_1094.B[24] , \$auto_1094.B[25] , \$auto_1094.A[25] , \$auto_1094.A[24]  }),
    .Y(\$abc$128410$new_new_n3250__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h2fd0d02f)
  ) \$abc$128410$auto_129097  (
    .A({ \$abc$128410$new_new_n3250__ , \$auto_1109.B[6] , \$abc$128410$new_new_n3248__ , \$abc$128410$new_new_n3247__ , \$abc$128410$new_new_n3242__  }),
    .Y(\$auto_1085.B[26] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000066006600000)
  ) \$abc$128410$auto_129098  (
    .A({ \$auto_1094.B[26] , \$auto_1094.A[26] , \$auto_1094.B[25] , \$auto_1094.A[25] , \$auto_1094.B[24] , \$auto_1094.A[24]  }),
    .Y(\$abc$128410$new_new_n3252__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0317173f173f173f)
  ) \$abc$128410$auto_129099  (
    .A({ \$auto_1094.A[24] , \$auto_1094.B[24] , \$auto_1094.B[25] , \$auto_1094.B[26] , \$auto_1094.A[26] , \$auto_1094.A[25]  }),
    .Y(\$abc$128410$new_new_n3253__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8f70708f708f8f70)
  ) \$abc$128410$auto_129100  (
    .A({ \$auto_1109.B[7] , \$auto_1094.B[27] , \$auto_1094.A[27] , \$abc$128410$new_new_n3253__ , \$abc$128410$new_new_n3252__ , \$abc$128410$new_new_n3243__  }),
    .Y(\$abc$128410$new_new_n3254__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hd0fd00f02f02ff0f)
  ) \$abc$128410$auto_129101  (
    .A({ \$abc$128410$new_new_n3254__ , \$abc$128410$new_new_n3248__ , \$abc$128410$new_new_n3250__ , \$auto_1109.B[6] , \$abc$128410$new_new_n3247__ , \$abc$128410$new_new_n3242__  }),
    .Y(\$auto_1085.B[27] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000d0fd00f0)
  ) \$abc$128410$auto_129102  (
    .A({ \$abc$128410$new_new_n3254__ , \$abc$128410$new_new_n3248__ , \$abc$128410$new_new_n3250__ , \$auto_1109.B[6] , \$abc$128410$new_new_n3247__ , \$abc$128410$new_new_n3242__  }),
    .Y(\$abc$128410$new_new_n3256__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8f70708f00000000)
  ) \$abc$128410$auto_129103  (
    .A({ \$auto_1109.B[7] , \$auto_1094.B[27] , \$auto_1094.A[27] , \$abc$128410$new_new_n3253__ , \$abc$128410$new_new_n3252__ , \$abc$128410$new_new_n3243__  }),
    .Y(\$abc$128410$new_new_n3257__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffd5d500)
  ) \$abc$128410$auto_129104  (
    .A({ \$auto_1094.B[27] , \$auto_1094.A[27] , \$abc$128410$new_new_n3243__ , \$abc$128410$new_new_n3252__ , \$abc$128410$new_new_n3253__  }),
    .Y(\$abc$128410$new_new_n3258__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$128410$auto_129105  (
    .A({ \$abc$128410$new_new_n3258__ , \$auto_1094.B[28] , \$auto_1094.A[28]  }),
    .Y(\$abc$128410$new_new_n3259__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1ee1)
  ) \$abc$128410$auto_129106  (
    .A({ \$abc$128410$new_new_n3259__ , \$auto_1109.B[8] , \$abc$128410$new_new_n3257__ , \$abc$128410$new_new_n3256__  }),
    .Y(\$auto_1085.B[28] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h17e8e817)
  ) \$abc$128410$auto_129107  (
    .A({ \$auto_1094.B[29] , \$auto_1094.A[29] , \$abc$128410$new_new_n3258__ , \$auto_1094.B[28] , \$auto_1094.A[28]  }),
    .Y(\$abc$128410$new_new_n3261__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1f01e0fee0fe1f01)
  ) \$abc$128410$auto_129108  (
    .A({ \$abc$128410$new_new_n3261__ , \$auto_1109.B[9] , \$abc$128410$new_new_n3259__ , \$auto_1109.B[8] , \$abc$128410$new_new_n3257__ , \$abc$128410$new_new_n3256__  }),
    .Y(\$auto_1085.B[29] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h1e)
  ) \$abc$128410$auto_129109  (
    .A({ \design195_5_10_inst.register_instance211.data_out[1] , \design195_5_10_inst.register_instance211.data_out[0] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15]  }),
    .Y(\$auto_1091.Y[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h01fe)
  ) \$abc$128410$auto_129110  (
    .A({ \design195_5_10_inst.register_instance211.data_out[2] , \design195_5_10_inst.register_instance211.data_out[1] , \design195_5_10_inst.register_instance211.data_out[0] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15]  }),
    .Y(\$auto_1091.Y[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0001fffe)
  ) \$abc$128410$auto_129111  (
    .A({ \design195_5_10_inst.register_instance211.data_out[3] , \design195_5_10_inst.register_instance211.data_out[2] , \design195_5_10_inst.register_instance211.data_out[1] , \design195_5_10_inst.register_instance211.data_out[0] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15]  }),
    .Y(\$auto_1091.Y[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000001fffffffe)
  ) \$abc$128410$auto_129112  (
    .A({ \design195_5_10_inst.register_instance211.data_out[4] , \design195_5_10_inst.register_instance211.data_out[3] , \design195_5_10_inst.register_instance211.data_out[2] , \design195_5_10_inst.register_instance211.data_out[1] , \design195_5_10_inst.register_instance211.data_out[0] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15]  }),
    .Y(\$auto_1091.Y[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$128410$auto_129113  (
    .A({ \design195_5_10_inst.register_instance211.data_out[4] , \design195_5_10_inst.register_instance211.data_out[3] , \design195_5_10_inst.register_instance211.data_out[2] , \design195_5_10_inst.register_instance211.data_out[1] , \design195_5_10_inst.register_instance211.data_out[0]  }),
    .Y(\$abc$128410$new_new_n3267__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h4b)
  ) \$abc$128410$auto_129114  (
    .A({ \design195_5_10_inst.register_instance211.data_out[5] , \$abc$128410$new_new_n3267__ , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15]  }),
    .Y(\$auto_1091.Y[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$128410$auto_129115  (
    .A({ \design195_5_10_inst.register_instance211.data_out[5] , \design195_5_10_inst.register_instance211.data_out[4] , \design195_5_10_inst.register_instance211.data_out[3] , \design195_5_10_inst.register_instance211.data_out[2] , \design195_5_10_inst.register_instance211.data_out[1] , \design195_5_10_inst.register_instance211.data_out[0]  }),
    .Y(\$abc$128410$new_new_n3269__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h4b)
  ) \$abc$128410$auto_129116  (
    .A({ \design195_5_10_inst.register_instance211.data_out[6] , \$abc$128410$new_new_n3269__ , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15]  }),
    .Y(\$auto_1091.Y[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h10ef)
  ) \$abc$128410$auto_129117  (
    .A({ \design195_5_10_inst.register_instance211.data_out[7] , \$abc$128410$new_new_n3269__ , \design195_5_10_inst.register_instance211.data_out[6] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15]  }),
    .Y(\$auto_1091.Y[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff10ffef)
  ) \$abc$128410$auto_129118  (
    .A({ \$auto_86741 , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] , \$abc$128410$new_new_n3269__ , \design195_5_10_inst.register_instance211.data_out[7] , \design195_5_10_inst.register_instance211.data_out[6]  }),
    .Y(\$auto_1091.Y[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfeff)
  ) \$abc$128410$auto_129119  (
    .A({ \$abc$128410$new_new_n3269__ , \design195_5_10_inst.register_instance211.data_out[7] , \design195_5_10_inst.register_instance211.data_out[6] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15]  }),
    .Y(\$auto_1091.Y[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h30cfcfca)
  ) \$abc$128410$auto_129120  (
    .A({ \design195_5_10_inst.register_instance211.data_out[1] , \design195_5_10_inst.register_instance211.data_out[0] , \$auto_86741 , \design195_5_10_inst.register_instance211.data_out[2] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15]  }),
    .Y(\$auto_10961.Y[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffec00100013ffe)
  ) \$abc$128410$auto_129121  (
    .A({ \design195_5_10_inst.register_instance211.data_out[3] , \design195_5_10_inst.register_instance211.data_out[2] , \design195_5_10_inst.register_instance211.data_out[1] , \design195_5_10_inst.register_instance211.data_out[0] , \$auto_86741 , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15]  }),
    .Y(\$auto_10961.Y[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffc000fffeff00fe)
  ) \$abc$128410$auto_129122  (
    .A({ \$auto_86741 , \design195_5_10_inst.register_instance211.data_out[3] , \design195_5_10_inst.register_instance211.data_out[2] , \design195_5_10_inst.register_instance211.data_out[1] , \design195_5_10_inst.register_instance211.data_out[0] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15]  }),
    .Y(\$abc$128410$new_new_n3276__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7da0)
  ) \$abc$128410$auto_129123  (
    .A({ \$abc$128410$new_new_n3276__ , \design195_5_10_inst.register_instance211.data_out[4] , \design195_5_10_inst.register_instance211.data_out[3] , \$auto_86741  }),
    .Y(\$auto_10961.Y[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf8c3073c)
  ) \$abc$128410$auto_129124  (
    .A({ \design195_5_10_inst.register_instance211.data_out[5] , \$abc$128410$new_new_n3276__ , \design195_5_10_inst.register_instance211.data_out[4] , \$auto_86741 , \design195_5_10_inst.register_instance211.data_out[3]  }),
    .Y(\$auto_10961.Y[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0c7ffc8ff0fc000c)
  ) \$abc$128410$auto_129125  (
    .A({ \design195_5_10_inst.register_instance211.data_out[5] , \design195_5_10_inst.register_instance211.data_out[6] , \design195_5_10_inst.register_instance211.data_out[4] , \$auto_86741 , \$abc$128410$new_new_n3276__ , \design195_5_10_inst.register_instance211.data_out[3]  }),
    .Y(\$auto_10961.Y[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfddcca23022335dc)
  ) \$abc$128410$auto_129126  (
    .A({ \design195_5_10_inst.register_instance211.data_out[7] , \design195_5_10_inst.register_instance211.data_out[6] , \design195_5_10_inst.register_instance211.data_out[5] , \$auto_10961.Y[4] , \$auto_86741 , \design195_5_10_inst.register_instance211.data_out[4]  }),
    .Y(\$auto_10961.Y[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hefce0000fb332302)
  ) \$abc$128410$auto_129127  (
    .A({ \design195_5_10_inst.register_instance211.data_out[6] , \design195_5_10_inst.register_instance211.data_out[7] , \design195_5_10_inst.register_instance211.data_out[5] , \design195_5_10_inst.register_instance211.data_out[4] , \$auto_86741 , \$auto_10961.Y[4]  }),
    .Y(\$auto_10961.Y[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$128410$auto_129128  (
    .A({ \emu_init_new_data_1469[30] , emu_init_sel_1399 }),
    .Y(\design195_5_10_inst.large_adder_instance547.data_in[30] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$128410$auto_129129  (
    .A({ \emu_init_new_data_1469[29] , emu_init_sel_1399 }),
    .Y(\design195_5_10_inst.large_adder_instance547.data_in[29] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$128410$auto_129130  (
    .A({ \emu_init_new_data_1469[27] , emu_init_sel_1399 }),
    .Y(\design195_5_10_inst.large_adder_instance547.data_in[27] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$128410$auto_129131  (
    .A({ \emu_init_new_data_1469[26] , emu_init_sel_1399 }),
    .Y(\design195_5_10_inst.large_adder_instance547.data_in[26] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$128410$auto_129132  (
    .A({ \emu_init_new_data_1469[24] , emu_init_sel_1399 }),
    .Y(\design195_5_10_inst.large_adder_instance547.data_in[24] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$128410$auto_129133  (
    .A({ \emu_init_new_data_1469[23] , emu_init_sel_1399 }),
    .Y(\design195_5_10_inst.large_adder_instance547.data_in[23] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$128410$auto_129134  (
    .A({ \emu_init_new_data_1469[22] , emu_init_sel_1399 }),
    .Y(\design195_5_10_inst.large_adder_instance547.data_in[22] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$128410$auto_129135  (
    .A({ \emu_init_new_data_1469[21] , emu_init_sel_1399 }),
    .Y(\design195_5_10_inst.large_adder_instance547.data_in[21] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$128410$auto_129136  (
    .A({ \emu_init_new_data_1469[19] , emu_init_sel_1399 }),
    .Y(\design195_5_10_inst.large_adder_instance547.data_in[19] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$128410$auto_129137  (
    .A({ \emu_init_new_data_1469[18] , emu_init_sel_1399 }),
    .Y(\design195_5_10_inst.large_adder_instance547.data_in[18] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$128410$auto_129138  (
    .A({ \emu_init_new_data_1469[16] , emu_init_sel_1399 }),
    .Y(\design195_5_10_inst.large_adder_instance547.data_in[16] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129139  (
    .A({ \$auto_1085.B[16] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15]  }),
    .Y(\$auto_1085.S[16] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129140  (
    .A({ \$auto_1085.B[15] , \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[23]  }),
    .Y(\$auto_1085.S[15] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129141  (
    .A({ \$auto_1085.B[13] , \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[23]  }),
    .Y(\$auto_1085.S[13] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129142  (
    .A({ \$auto_1085.B[11] , \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[23]  }),
    .Y(\$auto_1085.S[11] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129143  (
    .A({ \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[0] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[0]  }),
    .Y(\$auto_1049.S[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129144  (
    .A({ \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[1] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[1]  }),
    .Y(\$auto_1049.S[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129145  (
    .A({ \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[2] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[2]  }),
    .Y(\$auto_1049.S[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129146  (
    .A({ \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[3] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[3]  }),
    .Y(\$auto_1049.S[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129147  (
    .A({ \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[4] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[4]  }),
    .Y(\$auto_1049.S[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129148  (
    .A({ \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[5] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[5]  }),
    .Y(\$auto_1049.S[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129149  (
    .A({ \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[6] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[6]  }),
    .Y(\$auto_1049.S[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129150  (
    .A({ \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[7] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[7]  }),
    .Y(\$auto_1049.S[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129151  (
    .A({ \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[8] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[8]  }),
    .Y(\$auto_1049.S[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129152  (
    .A({ \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[9] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[9]  }),
    .Y(\$auto_1049.S[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129153  (
    .A({ \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[10] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[10]  }),
    .Y(\$auto_1049.S[10] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129154  (
    .A({ \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[11] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[11]  }),
    .Y(\$auto_1049.S[11] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129155  (
    .A({ \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[12] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[12]  }),
    .Y(\$auto_1049.S[12] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129156  (
    .A({ \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[13] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[13]  }),
    .Y(\$auto_1049.S[13] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129157  (
    .A({ \design195_5_10_inst.full_adder_instance321.full_adder_inst.b[14] , \design195_5_10_inst.full_adder_instance321.full_adder_inst.a[14]  }),
    .Y(\$auto_1049.S[14] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129158  (
    .A({ \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[0] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[0]  }),
    .Y(\$auto_1055.S[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129159  (
    .A({ \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[1] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[1]  }),
    .Y(\$auto_1055.S[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129160  (
    .A({ \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[2] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[2]  }),
    .Y(\$auto_1055.S[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129161  (
    .A({ \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[3] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[3]  }),
    .Y(\$auto_1055.S[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129162  (
    .A({ \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[4] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[4]  }),
    .Y(\$auto_1055.S[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129163  (
    .A({ \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[5] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[5]  }),
    .Y(\$auto_1055.S[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129164  (
    .A({ \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[6] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[6]  }),
    .Y(\$auto_1055.S[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129165  (
    .A({ \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[7] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[7]  }),
    .Y(\$auto_1055.S[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129166  (
    .A({ \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[8] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[8]  }),
    .Y(\$auto_1055.S[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129167  (
    .A({ \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[9] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[9]  }),
    .Y(\$auto_1055.S[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129168  (
    .A({ \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[10] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[10]  }),
    .Y(\$auto_1055.S[10] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129169  (
    .A({ \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[11] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[11]  }),
    .Y(\$auto_1055.S[11] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129170  (
    .A({ \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[12] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[12]  }),
    .Y(\$auto_1055.S[12] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129171  (
    .A({ \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[13] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[13]  }),
    .Y(\$auto_1055.S[13] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129172  (
    .A({ \design195_5_10_inst.full_adder_instance431.full_adder_inst.b[14] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.a[14]  }),
    .Y(\$auto_1055.S[14] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h96)
  ) \$abc$128410$auto_129173  (
    .A({ \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[16] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[8]  }),
    .Y(\$auto_10946.Y[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'hb)
  ) \$abc$128410$auto_129174  (
    .A({ \$abc$128410$abc$55512$auto_1118.co , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[15]  }),
    .Y(\$auto_1118.Y[16] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$128410$auto_129175  (
    .A({ \$abc$128410$abc$55512$auto_1118.co , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[15]  }),
    .Y(\$auto_1118.Y[15] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129176  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[0] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[0]  }),
    .Y(\$auto_1061.S[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129177  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[1] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[1]  }),
    .Y(\$auto_1061.S[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129178  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[2] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[2]  }),
    .Y(\$auto_1061.S[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129179  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[3] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[3]  }),
    .Y(\$auto_1061.S[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129180  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[4] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[4]  }),
    .Y(\$auto_1061.S[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129181  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[5] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[5]  }),
    .Y(\$auto_1061.S[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129182  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[6] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[6]  }),
    .Y(\$auto_1061.S[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129183  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[7] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[7]  }),
    .Y(\$auto_1061.S[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129184  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[8] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[8]  }),
    .Y(\$auto_1061.S[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129185  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[9] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[9]  }),
    .Y(\$auto_1061.S[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129186  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[10] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[10]  }),
    .Y(\$auto_1061.S[10] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129187  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[11] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[11]  }),
    .Y(\$auto_1061.S[11] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129188  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[12] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[12]  }),
    .Y(\$auto_1061.S[12] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129189  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[13] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[13]  }),
    .Y(\$auto_1061.S[13] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129190  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.b[14] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.a[14]  }),
    .Y(\$auto_1061.S[14] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'heb)
  ) \$abc$128410$auto_129191  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[2] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[18] , \$ibuf_rst  }),
    .Y(\$auto_1076.S[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'heb)
  ) \$abc$128410$auto_129192  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[20] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[4] , \$ibuf_rst  }),
    .Y(\$auto_1076.S[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'heb)
  ) \$abc$128410$auto_129193  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[8] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[24] , \$ibuf_rst  }),
    .Y(\$auto_1076.S[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'heb)
  ) \$abc$128410$auto_129194  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[10] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[26] , \$ibuf_rst  }),
    .Y(\$auto_1076.S[10] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129195  (
    .A({ \design195_5_10_inst.large_adder_instance212.add_out_reg_2[0] , \$auto_1085.B[0]  }),
    .Y(\$auto_1085.S[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129196  (
    .A({ \design195_5_10_inst.register_instance211.data_out[0] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15]  }),
    .Y(\$auto_1091.Y[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129197  (
    .A({ \design195_5_10_inst.large_adder_instance212.add_out_reg_2[1] , \$auto_1085.B[1]  }),
    .Y(\$auto_1085.S[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129198  (
    .A({ \design195_5_10_inst.large_adder_instance212.add_out_reg_2[2] , \$auto_1085.B[2]  }),
    .Y(\$auto_1085.S[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129199  (
    .A({ \design195_5_10_inst.large_adder_instance212.add_out_reg_2[3] , \$auto_1085.B[3]  }),
    .Y(\$auto_1085.S[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129200  (
    .A({ \design195_5_10_inst.large_adder_instance212.add_out_reg_2[4] , \$auto_1085.B[4]  }),
    .Y(\$auto_1085.S[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129201  (
    .A({ \design195_5_10_inst.large_adder_instance212.add_out_reg_2[5] , \$auto_1085.B[5]  }),
    .Y(\$auto_1085.S[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129202  (
    .A({ \design195_5_10_inst.large_adder_instance212.add_out_reg_2[6] , \$auto_1085.B[6]  }),
    .Y(\$auto_1085.S[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129203  (
    .A({ \design195_5_10_inst.large_adder_instance212.add_out_reg_2[7] , \$auto_1085.B[7]  }),
    .Y(\$auto_1085.S[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129204  (
    .A({ \design195_5_10_inst.large_adder_instance212.add_out_reg_2[8] , \$auto_1085.B[8]  }),
    .Y(\$auto_1085.S[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129205  (
    .A({ \design195_5_10_inst.large_adder_instance212.add_out_reg_2[9] , \$auto_1085.B[9]  }),
    .Y(\$auto_1085.S[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129206  (
    .A({ \design195_5_10_inst.register_instance323.data_out[22] , \design195_5_10_inst.register_instance323.data_out[2]  }),
    .Y(\$auto_1106.Y[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$128410$auto_129207  (
    .A({ \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[16]  }),
    .Y(\$auto_1118.S[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129208  (
    .A({ \design195_5_10_inst.large_adder_instance547.add_out_reg_2[0] , \$auto_1040.A[0]  }),
    .Y(\$auto_1127.S[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129209  (
    .A({ \design195_5_10_inst.large_adder_instance547.add_out_reg_2[1] , \$auto_1040.A[1]  }),
    .Y(\$auto_1127.S[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129210  (
    .A({ \design195_5_10_inst.large_adder_instance547.add_out_reg_2[2] , \$auto_1040.A[2]  }),
    .Y(\$auto_1127.S[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129211  (
    .A({ \design195_5_10_inst.large_adder_instance547.add_out_reg_2[3] , \$auto_1040.A[3]  }),
    .Y(\$auto_1127.S[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129212  (
    .A({ \design195_5_10_inst.large_adder_instance547.add_out_reg_2[4] , \$auto_1040.A[4]  }),
    .Y(\$auto_1127.S[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129213  (
    .A({ \design195_5_10_inst.large_adder_instance547.add_out_reg_2[5] , \$auto_1040.A[5]  }),
    .Y(\$auto_1127.S[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129214  (
    .A({ \design195_5_10_inst.large_adder_instance547.add_out_reg_2[6] , \$auto_1040.A[6]  }),
    .Y(\$auto_1127.S[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129215  (
    .A({ \design195_5_10_inst.large_adder_instance547.add_out_reg_2[7] , \$auto_1040.A[7]  }),
    .Y(\$auto_1127.S[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129216  (
    .A({ \design195_5_10_inst.large_adder_instance547.add_out_reg_2[8] , \$auto_1040.A[8]  }),
    .Y(\$auto_1127.S[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129217  (
    .A({ \design195_5_10_inst.large_adder_instance547.add_out_reg_2[9] , \$auto_1040.A[9]  }),
    .Y(\$auto_1127.S[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129218  (
    .A({ \design195_5_10_inst.large_adder_instance547.add_out_reg_2[10] , \$auto_1040.A[10]  }),
    .Y(\$auto_1127.S[10] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129219  (
    .A({ \design195_5_10_inst.large_adder_instance547.add_out_reg_2[11] , \$auto_1040.A[11]  }),
    .Y(\$auto_1127.S[11] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129220  (
    .A({ \design195_5_10_inst.large_adder_instance547.add_out_reg_2[12] , \$auto_1040.A[12]  }),
    .Y(\$auto_1127.S[12] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129221  (
    .A({ \design195_5_10_inst.large_adder_instance547.add_out_reg_2[13] , \$auto_1040.A[13]  }),
    .Y(\$auto_1127.S[13] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129222  (
    .A({ \design195_5_10_inst.large_adder_instance547.add_out_reg_2[14] , \$auto_1040.A[14]  }),
    .Y(\$auto_1127.S[14] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129223  (
    .A({ \design195_5_10_inst.large_adder_instance547.add_out_reg_2[15] , \$auto_1040.A[15]  }),
    .Y(\$auto_1127.S[15] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$128410$auto_129224  (
    .A({ \design195_5_10_inst.large_adder_instance547.add_out_reg_2[16] , \$auto_1040.A[16]  }),
    .Y(\$auto_1127.S[16] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h6996)
  ) \$abc$128410$auto_129225  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[30] , \design195_5_10_inst.mod_n_counter_instance109.data_out[30] , \design195_5_10_inst.mod_n_counter_instance439.data_out[31] , \design195_5_10_inst.encoder_instance219.data_out[31]  }),
    .Y(\$obuf_out[30] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h6996)
  ) \$abc$128410$auto_129226  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[28] , \design195_5_10_inst.mod_n_counter_instance109.data_out[28] , \design195_5_10_inst.mod_n_counter_instance439.data_out[31] , \design195_5_10_inst.encoder_instance219.data_out[31]  }),
    .Y(\$obuf_out[28] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h6996)
  ) \$abc$128410$auto_129227  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[26] , \design195_5_10_inst.mod_n_counter_instance109.data_out[26] , \design195_5_10_inst.mod_n_counter_instance439.data_out[31] , \design195_5_10_inst.encoder_instance219.data_out[31]  }),
    .Y(\$obuf_out[26] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h6996)
  ) \$abc$128410$auto_129228  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[24] , \design195_5_10_inst.mod_n_counter_instance109.data_out[24] , \design195_5_10_inst.mod_n_counter_instance439.data_out[31] , \design195_5_10_inst.encoder_instance219.data_out[31]  }),
    .Y(\$obuf_out[24] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf10e)
  ) \$abc$128410$auto_129229  (
    .A({ \design195_5_10_inst.register_instance211.data_out[1] , \design195_5_10_inst.register_instance211.data_out[0] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] , \$auto_86741  }),
    .Y(\$auto_10961.Y[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h96)
  ) \$abc$128410$auto_129230  (
    .A({ \design195_5_10_inst.register_instance323.data_out[22] , \design195_5_10_inst.register_instance323.data_out[10] , \design195_5_10_inst.register_instance323.data_out[2]  }),
    .Y(\$auto_10908.X[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0a0a3100)
  ) \$abc$128410$auto_129231  (
    .A({ \design195_5_10_inst.register_instance323.data_out[10] , \$auto_1106.Y[6] , \design195_5_10_inst.register_instance323.data_out[11] , \design195_5_10_inst.register_instance323.data_out[23] , \$auto_86741  }),
    .Y(\$auto_1106.Y[10] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf5630a9c)
  ) \$abc$128410$auto_129232  (
    .A({ \design195_5_10_inst.register_instance323.data_out[11] , \design195_5_10_inst.register_instance323.data_out[22] , \design195_5_10_inst.register_instance323.data_out[10] , \$auto_86741 , \design195_5_10_inst.register_instance323.data_out[2]  }),
    .Y(\$auto_10908.Y[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h000e)
  ) \$abc$128410$auto_129233  (
    .A({ \$auto_86741 , \design195_5_10_inst.register_instance323.data_out[23] , \$auto_1106.Y[6] , \design195_5_10_inst.register_instance323.data_out[10]  }),
    .Y(\$auto_1106.Y[14] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h30ffcf8a)
  ) \$abc$128410$auto_129234  (
    .A({ \design195_5_10_inst.register_instance323.data_out[23] , \design195_5_10_inst.register_instance323.data_out[10] , \$auto_86741 , \design195_5_10_inst.register_instance323.data_out[11] , \$auto_1106.Y[6]  }),
    .Y(\$auto_1106.Y[12] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129235  (
    .A({ \design195_5_10_inst.register_instance323.data_out[22] , \design195_5_10_inst.register_instance323.data_out[2]  }),
    .Y(\$auto_1106.Y[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h6996)
  ) \$abc$128410$auto_129236  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[2] , \design195_5_10_inst.mod_n_counter_instance109.data_out[2] , \design195_5_10_inst.register_instance549.data_out[2] , \design195_5_10_inst.encoder_instance219.data_out[2]  }),
    .Y(\$obuf_out[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h6996)
  ) \$abc$128410$auto_129237  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[1] , \design195_5_10_inst.mod_n_counter_instance109.data_out[1] , \design195_5_10_inst.register_instance549.data_out[2] , \design195_5_10_inst.encoder_instance219.data_out[2]  }),
    .Y(\$obuf_out[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_129238  (
    .A({ \design195_5_10_inst.mod_n_counter_instance439.data_out[0] , \design195_5_10_inst.invertion_instance329.data_out[0] , \design195_5_10_inst.mod_n_counter_instance109.data_out[0] , \design195_5_10_inst.register_instance549.data_out[2] , \design195_5_10_inst.encoder_instance219.data_out[2]  }),
    .Y(\$obuf_out[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h6996)
  ) \$abc$128410$auto_129239  (
    .A({ \design195_5_10_inst.register_instance549.data_out[3] , \design195_5_10_inst.invertion_instance329.data_out[3] , \design195_5_10_inst.mod_n_counter_instance109.data_out[3] , \design195_5_10_inst.encoder_instance219.data_out[3]  }),
    .Y(\$obuf_out[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_129240  (
    .A({ \design195_5_10_inst.register_instance549.data_out[4] , \design195_5_10_inst.mod_n_counter_instance439.data_out[4] , \design195_5_10_inst.invertion_instance329.data_out[4] , \design195_5_10_inst.mod_n_counter_instance109.data_out[4] , \design195_5_10_inst.encoder_instance219.data_out[4]  }),
    .Y(\$obuf_out[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_129241  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[10] , \design195_5_10_inst.mod_n_counter_instance109.data_out[10] , \design195_5_10_inst.register_instance549.data_out[10] , \design195_5_10_inst.mod_n_counter_instance439.data_out[10] , \design195_5_10_inst.encoder_instance219.data_out[10]  }),
    .Y(\$obuf_out[10] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_129242  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[8] , \design195_5_10_inst.mod_n_counter_instance109.data_out[8] , \design195_5_10_inst.register_instance549.data_out[10] , \design195_5_10_inst.mod_n_counter_instance439.data_out[10] , \design195_5_10_inst.encoder_instance219.data_out[10]  }),
    .Y(\$obuf_out[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_129243  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[7] , \design195_5_10_inst.mod_n_counter_instance109.data_out[7] , \design195_5_10_inst.register_instance549.data_out[10] , \design195_5_10_inst.mod_n_counter_instance439.data_out[10] , \design195_5_10_inst.encoder_instance219.data_out[10]  }),
    .Y(\$obuf_out[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_129244  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[11] , \design195_5_10_inst.mod_n_counter_instance109.data_out[11] , \design195_5_10_inst.register_instance549.data_out[11] , \design195_5_10_inst.encoder_instance219.data_out[11] , \design195_5_10_inst.mod_n_counter_instance439.data_out[31]  }),
    .Y(\$obuf_out[11] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_129245  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[9] , \design195_5_10_inst.mod_n_counter_instance109.data_out[9] , \design195_5_10_inst.register_instance549.data_out[11] , \design195_5_10_inst.encoder_instance219.data_out[11] , \design195_5_10_inst.mod_n_counter_instance439.data_out[31]  }),
    .Y(\$obuf_out[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_129246  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[5] , \design195_5_10_inst.mod_n_counter_instance109.data_out[5] , \design195_5_10_inst.register_instance549.data_out[11] , \design195_5_10_inst.encoder_instance219.data_out[11] , \design195_5_10_inst.mod_n_counter_instance439.data_out[31]  }),
    .Y(\$obuf_out[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_129247  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[23] , \design195_5_10_inst.mod_n_counter_instance109.data_out[23] , \design195_5_10_inst.register_instance549.data_out[23] , \design195_5_10_inst.mod_n_counter_instance439.data_out[31] , \design195_5_10_inst.encoder_instance219.data_out[31]  }),
    .Y(\$obuf_out[23] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_129248  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[14] , \design195_5_10_inst.mod_n_counter_instance109.data_out[14] , \design195_5_10_inst.register_instance549.data_out[23] , \design195_5_10_inst.mod_n_counter_instance439.data_out[31] , \design195_5_10_inst.encoder_instance219.data_out[31]  }),
    .Y(\$obuf_out[14] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_129249  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[13] , \design195_5_10_inst.mod_n_counter_instance109.data_out[13] , \design195_5_10_inst.register_instance549.data_out[23] , \design195_5_10_inst.mod_n_counter_instance439.data_out[31] , \design195_5_10_inst.encoder_instance219.data_out[31]  }),
    .Y(\$obuf_out[13] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_129250  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[12] , \design195_5_10_inst.mod_n_counter_instance109.data_out[12] , \design195_5_10_inst.register_instance549.data_out[23] , \design195_5_10_inst.mod_n_counter_instance439.data_out[31] , \design195_5_10_inst.encoder_instance219.data_out[31]  }),
    .Y(\$obuf_out[12] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_129251  (
    .A({ \design195_5_10_inst.register_instance549.data_out[18] , \design195_5_10_inst.invertion_instance329.data_out[18] , \design195_5_10_inst.mod_n_counter_instance109.data_out[18] , \design195_5_10_inst.encoder_instance219.data_out[18] , \design195_5_10_inst.mod_n_counter_instance439.data_out[31]  }),
    .Y(\$obuf_out[18] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_129252  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[22] , \design195_5_10_inst.mod_n_counter_instance109.data_out[22] , \design195_5_10_inst.register_instance549.data_out[22] , \design195_5_10_inst.encoder_instance219.data_out[22] , \design195_5_10_inst.mod_n_counter_instance439.data_out[31]  }),
    .Y(\$obuf_out[22] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_129253  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[21] , \design195_5_10_inst.mod_n_counter_instance109.data_out[21] , \design195_5_10_inst.register_instance549.data_out[22] , \design195_5_10_inst.encoder_instance219.data_out[22] , \design195_5_10_inst.mod_n_counter_instance439.data_out[31]  }),
    .Y(\$obuf_out[21] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_129254  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[20] , \design195_5_10_inst.mod_n_counter_instance109.data_out[20] , \design195_5_10_inst.register_instance549.data_out[22] , \design195_5_10_inst.encoder_instance219.data_out[22] , \design195_5_10_inst.mod_n_counter_instance439.data_out[31]  }),
    .Y(\$obuf_out[20] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_129255  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[19] , \design195_5_10_inst.mod_n_counter_instance109.data_out[19] , \design195_5_10_inst.register_instance549.data_out[22] , \design195_5_10_inst.encoder_instance219.data_out[22] , \design195_5_10_inst.mod_n_counter_instance439.data_out[31]  }),
    .Y(\$obuf_out[19] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_129256  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[17] , \design195_5_10_inst.mod_n_counter_instance109.data_out[17] , \design195_5_10_inst.register_instance549.data_out[22] , \design195_5_10_inst.encoder_instance219.data_out[22] , \design195_5_10_inst.mod_n_counter_instance439.data_out[31]  }),
    .Y(\$obuf_out[17] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_129257  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[16] , \design195_5_10_inst.mod_n_counter_instance109.data_out[16] , \design195_5_10_inst.register_instance549.data_out[22] , \design195_5_10_inst.encoder_instance219.data_out[22] , \design195_5_10_inst.mod_n_counter_instance439.data_out[31]  }),
    .Y(\$obuf_out[16] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_129258  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[15] , \design195_5_10_inst.mod_n_counter_instance109.data_out[15] , \design195_5_10_inst.register_instance549.data_out[22] , \design195_5_10_inst.encoder_instance219.data_out[22] , \design195_5_10_inst.mod_n_counter_instance439.data_out[31]  }),
    .Y(\$obuf_out[15] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_129259  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[6] , \design195_5_10_inst.mod_n_counter_instance109.data_out[6] , \design195_5_10_inst.register_instance549.data_out[22] , \design195_5_10_inst.encoder_instance219.data_out[22] , \design195_5_10_inst.mod_n_counter_instance439.data_out[31]  }),
    .Y(\$obuf_out[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_129260  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[31] , \design195_5_10_inst.mod_n_counter_instance109.data_out[31] , \design195_5_10_inst.mod_n_counter_instance439.data_out[31] , \design195_5_10_inst.encoder_instance219.data_out[31] , \$auto_86741  }),
    .Y(\$obuf_out[31] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_129261  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[29] , \design195_5_10_inst.mod_n_counter_instance109.data_out[29] , \design195_5_10_inst.mod_n_counter_instance439.data_out[31] , \design195_5_10_inst.encoder_instance219.data_out[31] , \$auto_86741  }),
    .Y(\$obuf_out[29] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_129262  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[27] , \design195_5_10_inst.mod_n_counter_instance109.data_out[27] , \design195_5_10_inst.mod_n_counter_instance439.data_out[31] , \design195_5_10_inst.encoder_instance219.data_out[31] , \$auto_86741  }),
    .Y(\$obuf_out[27] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_129263  (
    .A({ \design195_5_10_inst.invertion_instance329.data_out[25] , \design195_5_10_inst.mod_n_counter_instance109.data_out[25] , \design195_5_10_inst.mod_n_counter_instance439.data_out[31] , \design195_5_10_inst.encoder_instance219.data_out[31] , \$auto_86741  }),
    .Y(\$obuf_out[25] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffff00ef)
  ) \$abc$128410$auto_129264  (
    .A({ \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] , \$auto_86741 , \$abc$128410$new_new_n3269__ , \design195_5_10_inst.register_instance211.data_out[6] , \design195_5_10_inst.register_instance211.data_out[7]  }),
    .Y(\$auto_1091.Y[16] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h000000ef)
  ) \$abc$128410$auto_129265  (
    .A({ \$auto_86741 , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] , \$abc$128410$new_new_n3269__ , \design195_5_10_inst.register_instance211.data_out[7] , \design195_5_10_inst.register_instance211.data_out[6]  }),
    .Y(\$auto_1091.Y[14] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffff00ef)
  ) \$abc$128410$auto_129266  (
    .A({ \$auto_86741 , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] , \$abc$128410$new_new_n3269__ , \design195_5_10_inst.register_instance211.data_out[6] , \design195_5_10_inst.register_instance211.data_out[7]  }),
    .Y(\$auto_1091.Y[15] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129267  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[17] , \$ibuf_rst  }),
    .Y(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[17] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129268  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[18] , \$ibuf_rst  }),
    .Y(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[18] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129269  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[19] , \$ibuf_rst  }),
    .Y(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[19] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129270  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[20] , \$ibuf_rst  }),
    .Y(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129271  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[21] , \$ibuf_rst  }),
    .Y(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[21] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129272  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[22] , \$ibuf_rst  }),
    .Y(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[22] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129273  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[25] , \$ibuf_rst  }),
    .Y(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[25] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129274  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[26] , \$ibuf_rst  }),
    .Y(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[26] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129275  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[28] , \$ibuf_rst  }),
    .Y(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[28] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129276  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[29] , \$ibuf_rst  }),
    .Y(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[29] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129277  (
    .A({ \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[30] , \$ibuf_rst  }),
    .Y(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[30] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00fe0000)
  ) \$abc$128410$auto_129278  (
    .A({ \$auto_86741 , \$ibuf_rst , \design195_5_10_inst.invertion_instance103.data_out[2] , \design195_5_10_inst.invertion_instance103.data_out[1] , \design195_5_10_inst.invertion_instance103.data_out[0]  }),
    .Y(\$abc$128410$auto_86746 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00fd0000)
  ) \$abc$128410$auto_129279  (
    .A({ \$auto_86741 , \$ibuf_rst , \design195_5_10_inst.invertion_instance103.data_out[2] , \design195_5_10_inst.invertion_instance103.data_out[1] , \design195_5_10_inst.invertion_instance103.data_out[0]  }),
    .Y(\$abc$128410$auto_86748 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00fb0000)
  ) \$abc$128410$auto_129280  (
    .A({ \$auto_86741 , \$ibuf_rst , \design195_5_10_inst.invertion_instance103.data_out[2] , \design195_5_10_inst.invertion_instance103.data_out[1] , \design195_5_10_inst.invertion_instance103.data_out[0]  }),
    .Y(\$abc$128410$auto_86750 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00f70000)
  ) \$abc$128410$auto_129281  (
    .A({ \$auto_86741 , \$ibuf_rst , \design195_5_10_inst.invertion_instance103.data_out[2] , \design195_5_10_inst.invertion_instance103.data_out[1] , \design195_5_10_inst.invertion_instance103.data_out[0]  }),
    .Y(\$abc$128410$auto_86752 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00ef0000)
  ) \$abc$128410$auto_129282  (
    .A({ \$auto_86741 , \$ibuf_rst , \design195_5_10_inst.invertion_instance103.data_out[2] , \design195_5_10_inst.invertion_instance103.data_out[1] , \design195_5_10_inst.invertion_instance103.data_out[0]  }),
    .Y(\$abc$128410$auto_86754 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00df0000)
  ) \$abc$128410$auto_129283  (
    .A({ \$auto_86741 , \$ibuf_rst , \design195_5_10_inst.invertion_instance103.data_out[2] , \design195_5_10_inst.invertion_instance103.data_out[1] , \design195_5_10_inst.invertion_instance103.data_out[0]  }),
    .Y(\$abc$128410$auto_86756 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00bf0000)
  ) \$abc$128410$auto_129284  (
    .A({ \$auto_86741 , \$ibuf_rst , \design195_5_10_inst.invertion_instance103.data_out[2] , \design195_5_10_inst.invertion_instance103.data_out[1] , \design195_5_10_inst.invertion_instance103.data_out[0]  }),
    .Y(\$abc$128410$auto_86758 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0000)
  ) \$abc$128410$auto_129285  (
    .A({ \$auto_86741 , \$ibuf_rst , \design195_5_10_inst.invertion_instance103.data_out[2] , \design195_5_10_inst.invertion_instance103.data_out[1] , \design195_5_10_inst.invertion_instance103.data_out[0]  }),
    .Y(\$abc$128410$auto_86760 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00fe0000)
  ) \$abc$128410$auto_129286  (
    .A({ \$auto_86741 , \$ibuf_rst , \d_in1[2] , \d_in1[1] , \d_in1[0]  }),
    .Y(\$abc$128410$auto_86762 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00fd0000)
  ) \$abc$128410$auto_129287  (
    .A({ \$auto_86741 , \$ibuf_rst , \d_in1[2] , \d_in1[1] , \d_in1[0]  }),
    .Y(\$abc$128410$auto_86764 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00fb0000)
  ) \$abc$128410$auto_129288  (
    .A({ \$auto_86741 , \$ibuf_rst , \d_in1[2] , \d_in1[1] , \d_in1[0]  }),
    .Y(\$abc$128410$auto_86766 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00f70000)
  ) \$abc$128410$auto_129289  (
    .A({ \$auto_86741 , \$ibuf_rst , \d_in1[2] , \d_in1[1] , \d_in1[0]  }),
    .Y(\$abc$128410$auto_86768 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00ef0000)
  ) \$abc$128410$auto_129290  (
    .A({ \$auto_86741 , \$ibuf_rst , \d_in1[2] , \d_in1[1] , \d_in1[0]  }),
    .Y(\$abc$128410$auto_86770 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00df0000)
  ) \$abc$128410$auto_129291  (
    .A({ \$auto_86741 , \$ibuf_rst , \d_in1[2] , \d_in1[1] , \d_in1[0]  }),
    .Y(\$abc$128410$auto_86772 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00bf0000)
  ) \$abc$128410$auto_129292  (
    .A({ \$auto_86741 , \$ibuf_rst , \d_in1[2] , \d_in1[1] , \d_in1[0]  }),
    .Y(\$abc$128410$auto_86774 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0000)
  ) \$abc$128410$auto_129293  (
    .A({ \$auto_86741 , \$ibuf_rst , \d_in1[2] , \d_in1[1] , \d_in1[0]  }),
    .Y(\$abc$128410$auto_86776 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$128410$auto_129294  (
    .A({ \$auto_1082.A[2] , \design195_5_10_inst.large_adder_instance324.add_out_reg_2[2]  }),
    .Y(\$abc$128410$new_new_n3448__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaaaaa8a82a2aaa)
  ) \$abc$128410$auto_129295  (
    .A({ \$abc$128410$new_new_n3448__ , \$auto_1082.A[1] , \design195_5_10_inst.large_adder_instance324.add_out_reg_2[1] , \$auto_1082.A[0] , \design195_5_10_inst.large_adder_instance324.add_out_reg_2[0] , \$abc$128410$abc$64559$li133_li133  }),
    .Y(\$abc$128410$auto_86778 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaa88aaaaaa22aaa)
  ) \$abc$128410$auto_129296  (
    .A({ \design195_5_10_inst.large_adder_instance324.add_out_reg_2[0] , \$abc$128410$new_new_n3448__ , \$auto_1082.A[1] , \design195_5_10_inst.large_adder_instance324.add_out_reg_2[1] , \$auto_1082.A[0] , \$abc$128410$abc$64559$li133_li133  }),
    .Y(\$abc$128410$auto_86780 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8aaaaaa2aaa22aaa)
  ) \$abc$128410$auto_129297  (
    .A({ \$auto_1082.A[1] , \design195_5_10_inst.large_adder_instance324.add_out_reg_2[1] , \design195_5_10_inst.large_adder_instance324.add_out_reg_2[0] , \$auto_1082.A[0] , \$abc$128410$new_new_n3448__ , \$abc$128410$abc$64559$li133_li133  }),
    .Y(\$abc$128410$auto_86782 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffd7d7ff00000000)
  ) \$abc$128410$auto_129298  (
    .A({ \$abc$128410$abc$64559$li133_li133 , \design195_5_10_inst.large_adder_instance324.add_out_reg_2[1] , \$auto_1082.A[1] , \$auto_1082.A[0] , \design195_5_10_inst.large_adder_instance324.add_out_reg_2[0] , \$abc$128410$new_new_n3448__  }),
    .Y(\$abc$128410$auto_86784 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'ha82a2aaaaaaaaaa8)
  ) \$abc$128410$auto_129299  (
    .A({ \$abc$128410$new_new_n3448__ , \$auto_1082.A[1] , \design195_5_10_inst.large_adder_instance324.add_out_reg_2[1] , \$auto_1082.A[0] , \design195_5_10_inst.large_adder_instance324.add_out_reg_2[0] , \$abc$128410$abc$64559$li133_li133  }),
    .Y(\$abc$128410$auto_86786 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8aaaaaa82aaaaaa2)
  ) \$abc$128410$auto_129300  (
    .A({ \design195_5_10_inst.large_adder_instance324.add_out_reg_2[0] , \$abc$128410$new_new_n3448__ , \$auto_1082.A[1] , \design195_5_10_inst.large_adder_instance324.add_out_reg_2[1] , \$auto_1082.A[0] , \$abc$128410$abc$64559$li133_li133  }),
    .Y(\$abc$128410$auto_86788 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h2aaaaaa8aaa88aaa)
  ) \$abc$128410$auto_129301  (
    .A({ \$auto_1082.A[1] , \design195_5_10_inst.large_adder_instance324.add_out_reg_2[1] , \design195_5_10_inst.large_adder_instance324.add_out_reg_2[0] , \$auto_1082.A[0] , \$abc$128410$new_new_n3448__ , \$abc$128410$abc$64559$li133_li133  }),
    .Y(\$abc$128410$auto_86790 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffebebff00000000)
  ) \$abc$128410$auto_129302  (
    .A({ \$abc$128410$abc$64559$li133_li133 , \design195_5_10_inst.large_adder_instance324.add_out_reg_2[1] , \$auto_1082.A[1] , \$auto_1082.A[0] , \design195_5_10_inst.large_adder_instance324.add_out_reg_2[0] , \$abc$128410$new_new_n3448__  }),
    .Y(\$abc$128410$auto_86792 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$128410$auto_129303  (
    .A({ \$auto_1058.A[2] , \design195_5_10_inst.large_adder_instance432.add_out_reg_2[2]  }),
    .Y(\$abc$128410$new_new_n3457__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaaaaa8a82a2aaa)
  ) \$abc$128410$auto_129304  (
    .A({ \$abc$128410$new_new_n3457__ , \$auto_1058.A[1] , \design195_5_10_inst.large_adder_instance432.add_out_reg_2[1] , \$auto_1058.A[0] , \design195_5_10_inst.large_adder_instance432.add_out_reg_2[0] , \$abc$128410$abc$64559$li133_li133  }),
    .Y(\$abc$128410$auto_86794 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaa88aaaaaa22aaa)
  ) \$abc$128410$auto_129305  (
    .A({ \design195_5_10_inst.large_adder_instance432.add_out_reg_2[0] , \$abc$128410$new_new_n3457__ , \$auto_1058.A[1] , \design195_5_10_inst.large_adder_instance432.add_out_reg_2[1] , \$auto_1058.A[0] , \$abc$128410$abc$64559$li133_li133  }),
    .Y(\$abc$128410$auto_86796 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8aaaaaa2aaa22aaa)
  ) \$abc$128410$auto_129306  (
    .A({ \$auto_1058.A[1] , \design195_5_10_inst.large_adder_instance432.add_out_reg_2[1] , \design195_5_10_inst.large_adder_instance432.add_out_reg_2[0] , \$auto_1058.A[0] , \$abc$128410$new_new_n3457__ , \$abc$128410$abc$64559$li133_li133  }),
    .Y(\$abc$128410$auto_86798 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffd7d7ff00000000)
  ) \$abc$128410$auto_129307  (
    .A({ \$abc$128410$abc$64559$li133_li133 , \design195_5_10_inst.large_adder_instance432.add_out_reg_2[1] , \$auto_1058.A[1] , \$auto_1058.A[0] , \design195_5_10_inst.large_adder_instance432.add_out_reg_2[0] , \$abc$128410$new_new_n3457__  }),
    .Y(\$abc$128410$auto_86800 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'ha82a2aaaaaaaaaa8)
  ) \$abc$128410$auto_129308  (
    .A({ \$abc$128410$new_new_n3457__ , \$auto_1058.A[1] , \design195_5_10_inst.large_adder_instance432.add_out_reg_2[1] , \$auto_1058.A[0] , \design195_5_10_inst.large_adder_instance432.add_out_reg_2[0] , \$abc$128410$abc$64559$li133_li133  }),
    .Y(\$abc$128410$auto_86802 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8aaaaaa82aaaaaa2)
  ) \$abc$128410$auto_129309  (
    .A({ \design195_5_10_inst.large_adder_instance432.add_out_reg_2[0] , \$abc$128410$new_new_n3457__ , \$auto_1058.A[1] , \design195_5_10_inst.large_adder_instance432.add_out_reg_2[1] , \$auto_1058.A[0] , \$abc$128410$abc$64559$li133_li133  }),
    .Y(\$abc$128410$auto_86804 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h2aaaaaa8aaa88aaa)
  ) \$abc$128410$auto_129310  (
    .A({ \$auto_1058.A[1] , \design195_5_10_inst.large_adder_instance432.add_out_reg_2[1] , \design195_5_10_inst.large_adder_instance432.add_out_reg_2[0] , \$auto_1058.A[0] , \$abc$128410$new_new_n3457__ , \$abc$128410$abc$64559$li133_li133  }),
    .Y(\$abc$128410$auto_86806 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffebebff00000000)
  ) \$abc$128410$auto_129311  (
    .A({ \$abc$128410$abc$64559$li133_li133 , \design195_5_10_inst.large_adder_instance432.add_out_reg_2[1] , \$auto_1058.A[1] , \$auto_1058.A[0] , \design195_5_10_inst.large_adder_instance432.add_out_reg_2[0] , \$abc$128410$new_new_n3457__  }),
    .Y(\$abc$128410$auto_86808 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129312  (
    .A({ \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li724_li724 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129313  (
    .A({ \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li725_li725 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129314  (
    .A({ \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[2] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li726_li726 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129315  (
    .A({ \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[3] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li727_li727 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129316  (
    .A({ \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[4] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li728_li728 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129317  (
    .A({ \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[5] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li729_li729 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129318  (
    .A({ \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[6] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li730_li730 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129319  (
    .A({ \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[7] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li731_li731 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129320  (
    .A({ \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li732_li732 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129321  (
    .A({ \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li733_li733 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129322  (
    .A({ \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[2] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li734_li734 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129323  (
    .A({ \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[3] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li735_li735 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129324  (
    .A({ \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[4] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li736_li736 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129325  (
    .A({ \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[5] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li737_li737 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129326  (
    .A({ \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[6] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li738_li738 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129327  (
    .A({ \design195_5_10_inst.decoder_instance210.decoder_inst.data_out[7] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li739_li739 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$128410$auto_129328  (
    .A({ \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[4] , \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[3] , \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[2] , \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[1] , \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[0]  }),
    .Y(\$abc$128410$new_new_n3482__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000bfff00000000)
  ) \$abc$128410$auto_129329  (
    .A({ \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[7] , \$ibuf_rst , \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[6] , \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[5] , \$abc$128410$new_new_n3482__ , \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[23]  }),
    .Y(\$abc$128410$abc$55512$li522_li522 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4001100400000000)
  ) \$abc$128410$auto_129330  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[16] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$70562$li068_li068 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0041410000000000)
  ) \$abc$128410$auto_129331  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[15] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$70562$li066_li066 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0041410000000000)
  ) \$abc$128410$auto_129332  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[14] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$70562$li064_li064 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0041410000000000)
  ) \$abc$128410$auto_129333  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[13] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$70562$li062_li062 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0041410000000000)
  ) \$abc$128410$auto_129334  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[12] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$70562$li060_li060 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0041410000000000)
  ) \$abc$128410$auto_129335  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[11] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$70562$li058_li058 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0041410000000000)
  ) \$abc$128410$auto_129336  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[10] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$70562$li056_li056 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0041410000000000)
  ) \$abc$128410$auto_129337  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[9] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$70562$li054_li054 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0041410000000000)
  ) \$abc$128410$auto_129338  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[8] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$70562$li052_li052 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1004400100000000)
  ) \$abc$128410$auto_129339  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[7] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$70562$li050_li050 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1004400100000000)
  ) \$abc$128410$auto_129340  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[6] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$70562$li048_li048 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1004400100000000)
  ) \$abc$128410$auto_129341  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[5] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$70562$li046_li046 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1004400100000000)
  ) \$abc$128410$auto_129342  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[4] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$70562$li044_li044 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01400000)
  ) \$abc$128410$auto_129343  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$70562$li040_li040 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h14000000)
  ) \$abc$128410$auto_129344  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$70562$li038_li038 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10040000)
  ) \$abc$128410$auto_129345  (
    .A({ \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] , \design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$70562$li042_li042 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h14280000)
  ) \$abc$128410$auto_129346  (
    .A({ \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[31] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3]  }),
    .Y(\$abc$128410$abc$70562$li036_li036 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h14280000)
  ) \$abc$128410$auto_129347  (
    .A({ \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[24] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3]  }),
    .Y(\$abc$128410$abc$70562$li034_li034 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h81420000)
  ) \$abc$128410$auto_129348  (
    .A({ \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[23] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3]  }),
    .Y(\$abc$128410$abc$70562$li032_li032 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h81420000)
  ) \$abc$128410$auto_129349  (
    .A({ \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[22] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3]  }),
    .Y(\$abc$128410$abc$70562$li030_li030 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h81420000)
  ) \$abc$128410$auto_129350  (
    .A({ \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[21] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3]  }),
    .Y(\$abc$128410$abc$70562$li028_li028 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h81420000)
  ) \$abc$128410$auto_129351  (
    .A({ \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[20] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3]  }),
    .Y(\$abc$128410$abc$70562$li026_li026 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h81420000)
  ) \$abc$128410$auto_129352  (
    .A({ \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[19] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3]  }),
    .Y(\$abc$128410$abc$70562$li024_li024 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h81420000)
  ) \$abc$128410$auto_129353  (
    .A({ \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[18] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3]  }),
    .Y(\$abc$128410$abc$70562$li022_li022 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h81420000)
  ) \$abc$128410$auto_129354  (
    .A({ \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[17] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3]  }),
    .Y(\$abc$128410$abc$70562$li020_li020 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h81420000)
  ) \$abc$128410$auto_129355  (
    .A({ \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[16] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3]  }),
    .Y(\$abc$128410$abc$70562$li018_li018 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h09900000)
  ) \$abc$128410$auto_129356  (
    .A({ \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[16] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3]  }),
    .Y(\$abc$128410$abc$70562$li016_li016 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h42810000)
  ) \$abc$128410$auto_129357  (
    .A({ \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[7] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3]  }),
    .Y(\$abc$128410$abc$70562$li014_li014 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h42810000)
  ) \$abc$128410$auto_129358  (
    .A({ \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[6] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3]  }),
    .Y(\$abc$128410$abc$70562$li012_li012 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h42810000)
  ) \$abc$128410$auto_129359  (
    .A({ \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[5] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3]  }),
    .Y(\$abc$128410$abc$70562$li010_li010 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h42810000)
  ) \$abc$128410$auto_129360  (
    .A({ \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[4] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3]  }),
    .Y(\$abc$128410$abc$70562$li008_li008 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1800)
  ) \$abc$128410$auto_129361  (
    .A({ \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2]  }),
    .Y(\$abc$128410$abc$70562$li006_li006 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4200)
  ) \$abc$128410$auto_129362  (
    .A({ \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3]  }),
    .Y(\$abc$128410$abc$70562$li002_li002 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h6000)
  ) \$abc$128410$auto_129363  (
    .A({ \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] , \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3]  }),
    .Y(\$abc$128410$abc$70562$li000_li000 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129364  (
    .A({ \design195_5_10_inst.large_mux_instance436.data_out[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li670_li670 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129365  (
    .A({ \design195_5_10_inst.large_mux_instance436.data_out[2] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li669_li669 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129366  (
    .A({ \design195_5_10_inst.large_mux_instance436.data_out[3] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li672_li672 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129367  (
    .A({ \design195_5_10_inst.large_mux_instance436.data_out[4] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li673_li673 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129368  (
    .A({ \design195_5_10_inst.large_mux_instance436.data_out[5] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li674_li674 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129369  (
    .A({ \design195_5_10_inst.large_mux_instance436.data_out[6] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li675_li675 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129370  (
    .A({ \design195_5_10_inst.large_mux_instance436.data_out[7] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li676_li676 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129371  (
    .A({ \design195_5_10_inst.large_mux_instance436.data_out[15] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li677_li677 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129372  (
    .A({ \design195_5_10_inst.large_mux_instance436.data_out[16] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li678_li678 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129373  (
    .A({ \design195_5_10_inst.large_mux_instance436.data_out[17] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li679_li679 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129374  (
    .A({ \design195_5_10_inst.large_mux_instance436.data_out[18] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li680_li680 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129375  (
    .A({ \design195_5_10_inst.large_mux_instance436.data_out[19] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li681_li681 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129376  (
    .A({ \design195_5_10_inst.large_mux_instance436.data_out[20] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li682_li682 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129377  (
    .A({ \design195_5_10_inst.large_mux_instance436.data_out[21] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li683_li683 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129378  (
    .A({ \design195_5_10_inst.large_mux_instance436.data_out[22] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li684_li684 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129379  (
    .A({ \design195_5_10_inst.large_mux_instance436.data_out[23] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li685_li685 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129380  (
    .A({ \design195_5_10_inst.large_mux_instance436.data_out[24] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li686_li686 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129381  (
    .A({ \design195_5_10_inst.large_mux_instance436.data_out[31] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li687_li687 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129382  (
    .A({ \design195_5_10_inst.large_mux_instance542.data_out[2] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li707_li707 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129383  (
    .A({ \design195_5_10_inst.large_mux_instance542.data_out[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li708_li708 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129384  (
    .A({ \design195_5_10_inst.large_mux_instance542.data_out[4] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li711_li711 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129385  (
    .A({ \design195_5_10_inst.large_mux_instance542.data_out[5] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li712_li712 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129386  (
    .A({ \design195_5_10_inst.large_mux_instance542.data_out[6] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li713_li713 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129387  (
    .A({ \design195_5_10_inst.large_mux_instance542.data_out[7] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li714_li714 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129388  (
    .A({ \design195_5_10_inst.large_mux_instance542.data_out[8] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li715_li715 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129389  (
    .A({ \design195_5_10_inst.large_mux_instance542.data_out[9] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li716_li716 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129390  (
    .A({ \design195_5_10_inst.large_mux_instance542.data_out[10] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li717_li717 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129391  (
    .A({ \design195_5_10_inst.large_mux_instance542.data_out[11] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li718_li718 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129392  (
    .A({ \design195_5_10_inst.large_mux_instance542.data_out[12] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li719_li719 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129393  (
    .A({ \design195_5_10_inst.large_mux_instance542.data_out[13] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li720_li720 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129394  (
    .A({ \design195_5_10_inst.large_mux_instance542.data_out[14] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li721_li721 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129395  (
    .A({ \design195_5_10_inst.large_mux_instance542.data_out[15] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li722_li722 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129397  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[14] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li994_li994 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129398  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[13] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li993_li993 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129399  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[11] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li991_li991 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129400  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[10] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li990_li990 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129401  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[9] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li989_li989 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129402  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[8] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li988_li988 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129403  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[6] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li986_li986 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129404  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[5] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li985_li985 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129405  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[4] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li984_li984 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129406  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[2] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li982_li982 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129407  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[3] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li981_li981 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129408  (
    .A({ \design195_5_10_inst.parity_generator_instance543.data_out[16] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li979_li979 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129409  (
    .A({ \design195_5_10_inst.parity_generator_instance543.data_out[15] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li978_li978 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129410  (
    .A({ \design195_5_10_inst.parity_generator_instance543.data_out[14] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li977_li977 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129411  (
    .A({ \design195_5_10_inst.parity_generator_instance543.data_out[13] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li976_li976 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129412  (
    .A({ \design195_5_10_inst.parity_generator_instance543.data_out[12] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li975_li975 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129413  (
    .A({ \design195_5_10_inst.parity_generator_instance543.data_out[11] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li974_li974 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129414  (
    .A({ \design195_5_10_inst.parity_generator_instance543.data_out[10] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li973_li973 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129415  (
    .A({ \design195_5_10_inst.parity_generator_instance543.data_out[9] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li972_li972 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129416  (
    .A({ \design195_5_10_inst.parity_generator_instance543.data_out[8] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li971_li971 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129417  (
    .A({ \design195_5_10_inst.parity_generator_instance543.data_out[7] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li970_li970 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129418  (
    .A({ \design195_5_10_inst.parity_generator_instance543.data_out[6] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li969_li969 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129419  (
    .A({ \design195_5_10_inst.parity_generator_instance543.data_out[5] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li968_li968 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129420  (
    .A({ \design195_5_10_inst.parity_generator_instance543.data_out[4] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li967_li967 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129421  (
    .A({ \design195_5_10_inst.parity_generator_instance543.data_out[2] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li965_li965 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129422  (
    .A({ \design195_5_10_inst.parity_generator_instance543.data_out[3] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li964_li964 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129423  (
    .A({ \design195_5_10_inst.parity_generator_instance543.data_out[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li963_li963 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129424  (
    .A({ \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[16] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li962_li962 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129425  (
    .A({ \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[7] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li961_li961 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129426  (
    .A({ \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[6] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li960_li960 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129427  (
    .A({ \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[5] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li959_li959 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129428  (
    .A({ \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[4] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li958_li958 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129429  (
    .A({ \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li957_li957 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129430  (
    .A({ \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li956_li956 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129431  (
    .A({ \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li955_li955 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129432  (
    .A({ \design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li954_li954 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129433  (
    .A({ \$auto_86741 , \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[23] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li953_li953 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129434  (
    .A({ \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[7] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li952_li952 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129435  (
    .A({ \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[6] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li951_li951 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129436  (
    .A({ \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[5] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li950_li950 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129437  (
    .A({ \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[4] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li949_li949 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129438  (
    .A({ \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[3] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li948_li948 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129439  (
    .A({ \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[2] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li947_li947 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129440  (
    .A({ \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[1] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li946_li946 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129441  (
    .A({ \design195_5_10_inst.decoder_instance433.decoder_inst.data_out[0] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li945_li945 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129442  (
    .A({ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[14] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li944_li944 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129443  (
    .A({ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[13] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li943_li943 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129444  (
    .A({ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[12] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li942_li942 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129445  (
    .A({ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[11] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li941_li941 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129446  (
    .A({ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[10] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li940_li940 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129447  (
    .A({ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[9] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li939_li939 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129448  (
    .A({ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[8] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li938_li938 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129449  (
    .A({ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[7] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li937_li937 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129450  (
    .A({ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[6] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li936_li936 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129451  (
    .A({ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[5] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li935_li935 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129452  (
    .A({ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[4] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li934_li934 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129453  (
    .A({ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[3] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li933_li933 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129454  (
    .A({ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[2] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li932_li932 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129455  (
    .A({ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li931_li931 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129456  (
    .A({ \design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li930_li930 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129457  (
    .A({ \design195_5_10_inst.invertion_instance217.data_out[16] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li929_li929 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129458  (
    .A({ \design195_5_10_inst.invertion_instance217.data_out[15] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li928_li928 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129459  (
    .A({ \design195_5_10_inst.invertion_instance217.data_out[14] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li927_li927 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129460  (
    .A({ \design195_5_10_inst.invertion_instance217.data_out[13] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li926_li926 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129461  (
    .A({ \design195_5_10_inst.invertion_instance217.data_out[12] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li925_li925 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129462  (
    .A({ \design195_5_10_inst.invertion_instance217.data_out[11] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li924_li924 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129463  (
    .A({ \design195_5_10_inst.invertion_instance217.data_out[10] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li923_li923 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129464  (
    .A({ \design195_5_10_inst.invertion_instance217.data_out[9] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li922_li922 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129465  (
    .A({ \design195_5_10_inst.invertion_instance217.data_out[8] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li921_li921 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129466  (
    .A({ \design195_5_10_inst.invertion_instance217.data_out[7] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li920_li920 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129467  (
    .A({ \design195_5_10_inst.invertion_instance217.data_out[6] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li919_li919 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129468  (
    .A({ \design195_5_10_inst.invertion_instance217.data_out[5] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li918_li918 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129469  (
    .A({ \design195_5_10_inst.invertion_instance217.data_out[4] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li917_li917 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129470  (
    .A({ \design195_5_10_inst.invertion_instance217.data_out[3] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li916_li916 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129471  (
    .A({ \design195_5_10_inst.invertion_instance217.data_out[2] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li915_li915 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129472  (
    .A({ \design195_5_10_inst.invertion_instance217.data_out[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li914_li914 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129473  (
    .A({ \design195_5_10_inst.invertion_instance217.data_out[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li913_li913 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00f4)
  ) \$abc$128410$auto_129474  (
    .A({ \$ibuf_rst , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[14] , \d_in0[31] , \$auto_86741  }),
    .Y(\$abc$128410$abc$64559$li912_li912 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00f4)
  ) \$abc$128410$auto_129475  (
    .A({ \$ibuf_rst , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[13] , \d_in0[30] , \$auto_86741  }),
    .Y(\$abc$128410$abc$64559$li911_li911 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00f4)
  ) \$abc$128410$auto_129476  (
    .A({ \$ibuf_rst , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[12] , \d_in0[29] , \$auto_86741  }),
    .Y(\$abc$128410$abc$64559$li910_li910 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00f4)
  ) \$abc$128410$auto_129477  (
    .A({ \$ibuf_rst , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[11] , \d_in0[28] , \$auto_86741  }),
    .Y(\$abc$128410$abc$64559$li909_li909 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00f4)
  ) \$abc$128410$auto_129478  (
    .A({ \$ibuf_rst , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[10] , \d_in0[27] , \$auto_86741  }),
    .Y(\$abc$128410$abc$64559$li908_li908 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00f4)
  ) \$abc$128410$auto_129479  (
    .A({ \$ibuf_rst , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[9] , \d_in0[26] , \$auto_86741  }),
    .Y(\$abc$128410$abc$64559$li907_li907 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00f4)
  ) \$abc$128410$auto_129480  (
    .A({ \$ibuf_rst , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[8] , \d_in0[25] , \$auto_86741  }),
    .Y(\$abc$128410$abc$64559$li906_li906 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00f4)
  ) \$abc$128410$auto_129481  (
    .A({ \$ibuf_rst , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[7] , \d_in0[24] , \$auto_86741  }),
    .Y(\$abc$128410$abc$64559$li905_li905 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00f4)
  ) \$abc$128410$auto_129482  (
    .A({ \$ibuf_rst , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[6] , \d_in0[23] , \$auto_86741  }),
    .Y(\$abc$128410$abc$64559$li904_li904 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00f4)
  ) \$abc$128410$auto_129483  (
    .A({ \$ibuf_rst , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[5] , \d_in0[22] , \$auto_86741  }),
    .Y(\$abc$128410$abc$64559$li903_li903 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00f4)
  ) \$abc$128410$auto_129484  (
    .A({ \$ibuf_rst , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[4] , \d_in0[21] , \$auto_86741  }),
    .Y(\$abc$128410$abc$64559$li902_li902 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00f4)
  ) \$abc$128410$auto_129485  (
    .A({ \$ibuf_rst , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[3] , \d_in0[20] , \$auto_86741  }),
    .Y(\$abc$128410$abc$64559$li901_li901 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00f4)
  ) \$abc$128410$auto_129486  (
    .A({ \$ibuf_rst , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[2] , \d_in0[19] , \$auto_86741  }),
    .Y(\$abc$128410$abc$64559$li900_li900 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00f4)
  ) \$abc$128410$auto_129487  (
    .A({ \$ibuf_rst , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[1] , \d_in0[18] , \$auto_86741  }),
    .Y(\$abc$128410$abc$64559$li899_li899 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00f4)
  ) \$abc$128410$auto_129488  (
    .A({ \$ibuf_rst , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0] , \d_in0[17] , \$auto_86741  }),
    .Y(\$abc$128410$abc$64559$li898_li898 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129489  (
    .A({ \d_in0[16] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li897_li897 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129490  (
    .A({ \d_in0[15] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li896_li896 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129491  (
    .A({ \d_in0[14] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li895_li895 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129492  (
    .A({ \d_in0[13] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li894_li894 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129493  (
    .A({ \d_in0[12] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li893_li893 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129494  (
    .A({ \d_in0[11] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li892_li892 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129495  (
    .A({ \d_in0[10] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li891_li891 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129496  (
    .A({ \d_in0[9] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li890_li890 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129497  (
    .A({ \d_in0[8] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li889_li889 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129498  (
    .A({ \d_in0[7] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li888_li888 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129499  (
    .A({ \d_in0[6] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li887_li887 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129500  (
    .A({ \d_in0[5] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li886_li886 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129501  (
    .A({ \d_in0[4] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li885_li885 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129502  (
    .A({ \d_in0[3] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li884_li884 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129503  (
    .A({ \d_in0[2] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li883_li883 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129504  (
    .A({ \d_in0[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li882_li882 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129505  (
    .A({ \d_in0[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li881_li881 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129506  (
    .A({ \design195_5_10_inst.encoder_instance548.data_out[22] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li879_li879 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129507  (
    .A({ \design195_5_10_inst.encoder_instance548.data_out[18] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li878_li878 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129508  (
    .A({ \design195_5_10_inst.encoder_instance548.data_out[23] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li877_li877 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129509  (
    .A({ \design195_5_10_inst.encoder_instance548.data_out[11] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li876_li876 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129510  (
    .A({ \design195_5_10_inst.encoder_instance548.data_out[10] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li875_li875 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129511  (
    .A({ \design195_5_10_inst.encoder_instance548.data_out[4] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li874_li874 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129512  (
    .A({ \design195_5_10_inst.encoder_instance548.data_out[3] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li873_li873 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129513  (
    .A({ \design195_5_10_inst.encoder_instance548.data_out[2] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li872_li872 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129514  (
    .A({ \design195_5_10_inst.encoder_instance322.data_out[22] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li871_li871 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129515  (
    .A({ \design195_5_10_inst.encoder_instance322.data_out[18] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li870_li870 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129516  (
    .A({ \design195_5_10_inst.encoder_instance322.data_out[23] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li869_li869 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129517  (
    .A({ \design195_5_10_inst.encoder_instance322.data_out[11] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li868_li868 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129518  (
    .A({ \design195_5_10_inst.encoder_instance322.data_out[10] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li867_li867 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129519  (
    .A({ \design195_5_10_inst.encoder_instance322.data_out[4] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li866_li866 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129520  (
    .A({ \design195_5_10_inst.encoder_instance322.data_out[3] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li865_li865 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129521  (
    .A({ \design195_5_10_inst.encoder_instance322.data_out[2] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li864_li864 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129522  (
    .A({ \design195_5_10_inst.large_mux_instance542.data_out[3] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$55512$li710_li710 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9669)
  ) \$abc$128410$auto_129523  (
    .A({ \design195_5_10_inst.large_mux_instance542.data_out[3] , \design195_5_10_inst.large_mux_instance542.data_out[8] , \design195_5_10_inst.large_mux_instance542.data_out[7] , \design195_5_10_inst.large_mux_instance542.data_out[6]  }),
    .Y(\$abc$128410$new_new_n3677__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_129524  (
    .A({ \$abc$128410$new_new_n3677__ , \design195_5_10_inst.large_mux_instance542.data_out[9] , \design195_5_10_inst.large_mux_instance542.data_out[5] , \design195_5_10_inst.large_mux_instance542.data_out[4] , \design195_5_10_inst.large_mux_instance542.data_out[1]  }),
    .Y(\$abc$128410$new_new_n3678__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9669)
  ) \$abc$128410$auto_129525  (
    .A({ \design195_5_10_inst.large_mux_instance542.data_out[13] , \design195_5_10_inst.large_mux_instance542.data_out[12] , \design195_5_10_inst.large_mux_instance542.data_out[11] , \design195_5_10_inst.large_mux_instance542.data_out[10]  }),
    .Y(\$abc$128410$new_new_n3679__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4114144114414114)
  ) \$abc$128410$auto_129526  (
    .A({ \$abc$128410$new_new_n3679__ , \$abc$128410$new_new_n3678__ , \design195_5_10_inst.large_mux_instance542.data_out[16] , \design195_5_10_inst.large_mux_instance542.data_out[15] , \design195_5_10_inst.large_mux_instance542.data_out[14] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li829_li829 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129528  (
    .A({ \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[16] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li827_li827 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129529  (
    .A({ \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[15] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li826_li826 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129530  (
    .A({ \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[14] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li825_li825 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129531  (
    .A({ \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[13] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li824_li824 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129532  (
    .A({ \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[12] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li823_li823 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129533  (
    .A({ \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[11] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li822_li822 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129534  (
    .A({ \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[10] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li821_li821 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129535  (
    .A({ \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[9] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li820_li820 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129536  (
    .A({ \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[8] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li819_li819 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129537  (
    .A({ \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[7] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li818_li818 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129538  (
    .A({ \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[6] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li817_li817 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129539  (
    .A({ \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[5] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li816_li816 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129540  (
    .A({ \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[4] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li815_li815 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129541  (
    .A({ \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[2] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li813_li813 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129542  (
    .A({ \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[3] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li812_li812 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129543  (
    .A({ \design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li811_li811 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9669)
  ) \$abc$128410$auto_129544  (
    .A({ \design195_5_10_inst.large_mux_instance436.data_out[17] , \design195_5_10_inst.large_mux_instance436.data_out[4] , \design195_5_10_inst.large_mux_instance436.data_out[3] , \design195_5_10_inst.large_mux_instance436.data_out[1]  }),
    .Y(\$abc$128410$new_new_n3698__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h69969669)
  ) \$abc$128410$auto_129545  (
    .A({ \design195_5_10_inst.large_mux_instance436.data_out[24] , \design195_5_10_inst.large_mux_instance436.data_out[23] , \design195_5_10_inst.large_mux_instance436.data_out[22] , \design195_5_10_inst.large_mux_instance436.data_out[21] , \design195_5_10_inst.large_mux_instance436.data_out[16]  }),
    .Y(\$abc$128410$new_new_n3699__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h69969669)
  ) \$abc$128410$auto_129546  (
    .A({ \design195_5_10_inst.large_mux_instance436.data_out[31] , \design195_5_10_inst.large_mux_instance436.data_out[20] , \design195_5_10_inst.large_mux_instance436.data_out[7] , \design195_5_10_inst.large_mux_instance436.data_out[6] , \design195_5_10_inst.large_mux_instance436.data_out[5]  }),
    .Y(\$abc$128410$new_new_n3700__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1441411441141441)
  ) \$abc$128410$auto_129547  (
    .A({ \$abc$128410$new_new_n3700__ , \$abc$128410$new_new_n3699__ , \$abc$128410$new_new_n3698__ , \design195_5_10_inst.large_mux_instance436.data_out[19] , \design195_5_10_inst.large_mux_instance436.data_out[18] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li791_li791 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129548  (
    .A({ \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[31] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li790_li790 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129549  (
    .A({ \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[25] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li789_li789 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129550  (
    .A({ \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[24] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li788_li788 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129551  (
    .A({ \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[23] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li787_li787 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129552  (
    .A({ \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[22] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li786_li786 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129553  (
    .A({ \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[21] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li785_li785 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129554  (
    .A({ \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[20] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li784_li784 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129555  (
    .A({ \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[19] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li783_li783 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129556  (
    .A({ \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[18] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li782_li782 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129557  (
    .A({ \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[17] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li781_li781 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129558  (
    .A({ \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[16] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li780_li780 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129559  (
    .A({ \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[8] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li779_li779 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129560  (
    .A({ \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[7] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li778_li778 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129561  (
    .A({ \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[6] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li777_li777 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129562  (
    .A({ \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[5] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li776_li776 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129563  (
    .A({ \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[4] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li775_li775 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129564  (
    .A({ \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[2] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li773_li773 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129565  (
    .A({ \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[3] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li772_li772 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129566  (
    .A({ \design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li771_li771 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129567  (
    .A({ \design195_5_10_inst.mod_n_counter_instance326.data_out[31] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li769_li769 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129568  (
    .A({ \design195_5_10_inst.mod_n_counter_instance326.data_out[7] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li768_li768 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129569  (
    .A({ \design195_5_10_inst.mod_n_counter_instance326.data_out[6] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li767_li767 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129570  (
    .A({ \design195_5_10_inst.mod_n_counter_instance326.data_out[5] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li766_li766 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129571  (
    .A({ \design195_5_10_inst.mod_n_counter_instance326.data_out[4] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li765_li765 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129572  (
    .A({ \design195_5_10_inst.mod_n_counter_instance326.data_out[3] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li764_li764 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129573  (
    .A({ \design195_5_10_inst.mod_n_counter_instance326.data_out[2] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li763_li763 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129574  (
    .A({ \design195_5_10_inst.mod_n_counter_instance326.data_out[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li762_li762 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129575  (
    .A({ \design195_5_10_inst.mod_n_counter_instance326.data_out[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li761_li761 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h9669699669969669)
  ) \$abc$128410$auto_129576  (
    .A({ \design195_5_10_inst.mod_n_counter_instance326.data_out[0] , \design195_5_10_inst.mod_n_counter_instance326.data_out[1] , \design195_5_10_inst.mod_n_counter_instance326.data_out[4] , \design195_5_10_inst.mod_n_counter_instance326.data_out[5] , \design195_5_10_inst.mod_n_counter_instance326.data_out[6] , \design195_5_10_inst.mod_n_counter_instance326.data_out[7]  }),
    .Y(\$abc$128410$new_new_n3730__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1441)
  ) \$abc$128410$auto_129577  (
    .A({ \$abc$128410$new_new_n3730__ , \design195_5_10_inst.mod_n_counter_instance326.data_out[2] , \design195_5_10_inst.mod_n_counter_instance326.data_out[3] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li760_li760 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129578  (
    .A({ \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[31] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li758_li758 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129579  (
    .A({ \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[8] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li757_li757 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129580  (
    .A({ \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[7] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li756_li756 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129581  (
    .A({ \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[6] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li755_li755 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129582  (
    .A({ \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[5] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li754_li754 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129583  (
    .A({ \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[4] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li753_li753 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129584  (
    .A({ \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[3] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li752_li752 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129585  (
    .A({ \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[2] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li751_li751 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129586  (
    .A({ \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li750_li750 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129587  (
    .A({ \design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li749_li749 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8880eeecccc8fffe)
  ) \$abc$128410$auto_129588  (
    .A({ \$abc$128410$new_new_n3259__ , \$abc$128410$new_new_n3261__ , \$abc$128410$new_new_n3256__ , \$abc$128410$new_new_n3257__ , \$auto_1109.B[9] , \$auto_1109.B[8]  }),
    .Y(\$abc$128410$new_new_n3742__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0317173f)
  ) \$abc$128410$auto_129589  (
    .A({ \$auto_1094.B[28] , \$abc$128410$new_new_n3258__ , \$auto_1094.B[29] , \$auto_1094.A[29] , \$auto_1094.A[28]  }),
    .Y(\$abc$128410$new_new_n3743__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h69969669)
  ) \$abc$128410$auto_129590  (
    .A({ \$abc$128410$new_new_n3743__ , \$auto_1094.B[30] , \$auto_1094.A[30] , \$abc$128410$abc$55512$auto_1085.co , \$auto_1109.B[10]  }),
    .Y(\$abc$128410$new_new_n3744__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$128410$auto_129591  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[2] , \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[18] , \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[13]  }),
    .Y(\$abc$128410$new_new_n3745__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9669)
  ) \$abc$128410$auto_129592  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[1] , \$auto_1109.B[11] , \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[21] , \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[17]  }),
    .Y(\$abc$128410$new_new_n3746__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9669)
  ) \$abc$128410$auto_129593  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[7] , \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[29] , \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[28] , \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[6]  }),
    .Y(\$abc$128410$new_new_n3747__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$128410$auto_129594  (
    .A({ \$abc$128410$new_new_n3747__ , \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[9] , \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[20] , \$auto_1094.B[31] , \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[27]  }),
    .Y(\$abc$128410$new_new_n3748__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h9669699669969669)
  ) \$abc$128410$auto_129595  (
    .A({ \$abc$128410$new_new_n3748__ , \$abc$128410$new_new_n3746__ , \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[16] , \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[15] , \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[14] , \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[19]  }),
    .Y(\$abc$128410$new_new_n3749__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9669)
  ) \$abc$128410$auto_129596  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[12] , \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[8] , \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[0] , \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[11]  }),
    .Y(\$abc$128410$new_new_n3750__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h9669699669969669)
  ) \$abc$128410$auto_129597  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[26] , \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[25] , \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[24] , \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[23] , \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[22] , \$auto_1094.A[31]  }),
    .Y(\$abc$128410$new_new_n3751__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h9669699669969669)
  ) \$abc$128410$auto_129598  (
    .A({ \$abc$128410$new_new_n3751__ , \$abc$128410$new_new_n3750__ , \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[10] , \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[5] , \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[4] , \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[3]  }),
    .Y(\$abc$128410$new_new_n3752__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h718e8e718e71718e)
  ) \$abc$128410$auto_129599  (
    .A({ \$abc$128410$new_new_n3752__ , \$abc$128410$new_new_n3749__ , \$abc$128410$new_new_n3745__ , \$abc$128410$new_new_n3743__ , \$auto_1094.B[30] , \$auto_1094.A[30]  }),
    .Y(\$abc$128410$new_new_n3753__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5f36a0c900000000)
  ) \$abc$128410$auto_129600  (
    .A({ \$abc$128410$abc$64559$li133_li133 , \$abc$128410$new_new_n3753__ , \$abc$128410$new_new_n3744__ , \$abc$128410$abc$55512$auto_1085.co , \$abc$128410$new_new_n3742__ , \$auto_1109.B[10]  }),
    .Y(\$abc$128410$abc$64559$li717_li717 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_129601  (
    .A({ \$abc$128410$abc$64559$li133_li133 , \$abc$128410$new_new_n3744__ , \$abc$128410$new_new_n3742__  }),
    .Y(\$abc$128410$abc$64559$li748_li748 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129602  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[29] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li747_li747 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129603  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[28] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li746_li746 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129604  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[27] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li745_li745 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129605  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[26] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li744_li744 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129606  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[25] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li743_li743 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129607  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[24] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li742_li742 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129608  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[23] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li741_li741 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129609  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[22] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li740_li740 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129610  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[21] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li739_li739 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129611  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[20] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li738_li738 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129612  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[19] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li737_li737 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129613  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[18] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li736_li736 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129614  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[17] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li735_li735 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129615  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[16] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li734_li734 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129616  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[15] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li733_li733 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129617  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[14] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li732_li732 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129618  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[13] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li731_li731 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129619  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[12] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li730_li730 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129620  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[11] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li729_li729 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129621  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[10] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li728_li728 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129622  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[9] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li727_li727 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129623  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[8] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li726_li726 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129624  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[7] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li725_li725 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129625  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[6] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li724_li724 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129626  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[5] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li723_li723 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129627  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[4] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li722_li722 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129628  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[3] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li721_li721 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129629  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[2] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li720_li720 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129630  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[1] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li719_li719 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$128410$auto_129631  (
    .A({ \design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[0] , \$auto_86741 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li718_li718 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129632  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[31] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li716_li716 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129633  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[30] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li715_li715 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129634  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[29] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li714_li714 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129635  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[28] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li713_li713 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129636  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[27] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li712_li712 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129637  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[26] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li711_li711 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129638  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[25] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li710_li710 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129639  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[24] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li709_li709 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129640  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[23] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li708_li708 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129641  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[22] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li707_li707 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129642  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[21] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li706_li706 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129643  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[20] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li705_li705 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129644  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[19] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li704_li704 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129645  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[18] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li703_li703 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129646  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[17] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li702_li702 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129647  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[16] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li701_li701 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129648  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[15] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li700_li700 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129649  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[14] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li699_li699 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129650  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[13] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li698_li698 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129651  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[12] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li697_li697 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129652  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[11] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li696_li696 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129653  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[10] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li695_li695 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129654  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[9] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li694_li694 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129655  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[8] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li693_li693 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129656  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[7] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li692_li692 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129657  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[6] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li691_li691 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129658  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[5] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li690_li690 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129659  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[4] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li689_li689 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129660  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[3] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li688_li688 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129661  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[2] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li687_li687 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129662  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li686_li686 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129663  (
    .A({ \design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li685_li685 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$128410$auto_129664  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[3] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[2] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[4] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[5] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[6]  }),
    .Y(\$abc$128410$new_new_n3818__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$128410$auto_129665  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[7] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[12] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[8] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[9] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[10]  }),
    .Y(\$abc$128410$new_new_n3819__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$128410$auto_129666  (
    .A({ \$abc$128410$new_new_n3819__ , \$abc$128410$new_new_n3818__ , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[11] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[13] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[14]  }),
    .Y(\$abc$128410$new_new_n3820__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$128410$auto_129667  (
    .A({ \$abc$128410$new_new_n3820__ , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[15] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[16] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[17] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[19]  }),
    .Y(\$abc$128410$new_new_n3821__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$128410$auto_129668  (
    .A({ \$abc$128410$new_new_n3821__ , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[20] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[21] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[23] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[22]  }),
    .Y(\$abc$128410$new_new_n3822__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$128410$auto_129669  (
    .A({ \$abc$128410$new_new_n3822__ , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[24] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[26] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[25]  }),
    .Y(\$abc$128410$new_new_n3823__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$128410$auto_129670  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[28] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[27]  }),
    .Y(\$abc$128410$new_new_n3824__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007fff00008000)
  ) \$abc$128410$auto_129671  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[31] , \$ibuf_rst , \$abc$128410$new_new_n3824__ , \$abc$128410$new_new_n3823__ , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[29] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[30]  }),
    .Y(\$abc$128410$abc$64559$li684_li684 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0080)
  ) \$abc$128410$auto_129672  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[30] , \$ibuf_rst , \$abc$128410$new_new_n3824__ , \$abc$128410$new_new_n3823__ , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[29]  }),
    .Y(\$abc$128410$abc$64559$li683_li683 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$128410$auto_129673  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[29] , \$ibuf_rst , \$abc$128410$new_new_n3824__ , \$abc$128410$new_new_n3823__  }),
    .Y(\$abc$128410$abc$64559$li682_li682 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$128410$auto_129674  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[28] , \$ibuf_rst , \$abc$128410$new_new_n3823__ , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[27]  }),
    .Y(\$abc$128410$abc$64559$li681_li681 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007fff00008000)
  ) \$abc$128410$auto_129675  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[27] , \$ibuf_rst , \$abc$128410$new_new_n3822__ , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[24] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[26] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[25]  }),
    .Y(\$abc$128410$abc$64559$li680_li680 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0080)
  ) \$abc$128410$auto_129676  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[26] , \$ibuf_rst , \$abc$128410$new_new_n3822__ , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[24] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[25]  }),
    .Y(\$abc$128410$abc$64559$li679_li679 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$128410$auto_129677  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[25] , \$ibuf_rst , \$abc$128410$new_new_n3822__ , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[24]  }),
    .Y(\$abc$128410$abc$64559$li678_li678 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$128410$auto_129678  (
    .A({ \$abc$128410$new_new_n3822__ , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[24] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li677_li677 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007fff00008000)
  ) \$abc$128410$auto_129679  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[23] , \$ibuf_rst , \$abc$128410$new_new_n3821__ , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[20] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[21] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[22]  }),
    .Y(\$abc$128410$abc$64559$li676_li676 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0080)
  ) \$abc$128410$auto_129680  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[22] , \$ibuf_rst , \$abc$128410$new_new_n3821__ , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[20] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[21]  }),
    .Y(\$abc$128410$abc$64559$li675_li675 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$128410$auto_129681  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[21] , \$ibuf_rst , \$abc$128410$new_new_n3821__ , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[20]  }),
    .Y(\$abc$128410$abc$64559$li674_li674 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$128410$auto_129682  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[20] , \$abc$128410$new_new_n3821__ , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li673_li673 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$128410$auto_129683  (
    .A({ \$abc$128410$new_new_n3820__ , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[15] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[16] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[17]  }),
    .Y(\$abc$128410$new_new_n3837__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$128410$auto_129684  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[19] , \$ibuf_rst , \$abc$128410$new_new_n3837__ , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[20]  }),
    .Y(\$abc$128410$abc$64559$li672_li672 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007fff00008000)
  ) \$abc$128410$auto_129685  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[20] , \$ibuf_rst , \$abc$128410$new_new_n3820__ , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[15] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[16] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[17]  }),
    .Y(\$abc$128410$abc$64559$li671_li671 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0080)
  ) \$abc$128410$auto_129686  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[17] , \$ibuf_rst , \$abc$128410$new_new_n3820__ , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[15] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[16]  }),
    .Y(\$abc$128410$abc$64559$li670_li670 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$128410$auto_129687  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[16] , \$ibuf_rst , \$abc$128410$new_new_n3820__ , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[15]  }),
    .Y(\$abc$128410$abc$64559$li669_li669 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$128410$auto_129688  (
    .A({ \$abc$128410$new_new_n3820__ , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[15] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li668_li668 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$128410$auto_129689  (
    .A({ \$abc$128410$abc$64559$li994_li994 , \$abc$128410$new_new_n3819__ , \$abc$128410$new_new_n3818__ , \$abc$128410$abc$64559$li993_li993 , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[11]  }),
    .Y(\$abc$128410$abc$64559$li667_li667 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0080)
  ) \$abc$128410$auto_129690  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[13] , \$ibuf_rst , \$abc$128410$new_new_n3819__ , \$abc$128410$new_new_n3818__ , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[11]  }),
    .Y(\$abc$128410$abc$64559$li666_li666 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129691  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[12] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li992_li992 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$128410$auto_129692  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[7] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[8] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[9] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[10]  }),
    .Y(\$abc$128410$new_new_n3846__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0080)
  ) \$abc$128410$auto_129693  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[12] , \$ibuf_rst , \$abc$128410$new_new_n3846__ , \$abc$128410$new_new_n3818__ , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[11]  }),
    .Y(\$abc$128410$abc$64559$li665_li665 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$128410$auto_129694  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[11] , \$ibuf_rst , \$abc$128410$new_new_n3846__ , \$abc$128410$new_new_n3818__  }),
    .Y(\$abc$128410$abc$64559$li664_li664 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$128410$auto_129695  (
    .A({ \$abc$128410$abc$64559$li990_li990 , \$abc$128410$new_new_n3818__ , \$abc$128410$abc$64559$li988_li988 , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[7] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[9]  }),
    .Y(\$abc$128410$abc$64559$li663_li663 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$128410$auto_129696  (
    .A({ \$abc$128410$abc$64559$li989_li989 , \$abc$128410$new_new_n3818__ , \$abc$128410$abc$64559$li988_li988 , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[7]  }),
    .Y(\$abc$128410$abc$64559$li662_li662 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$128410$auto_129697  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[12] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[15] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[26] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[9] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[11] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[13]  }),
    .Y(\$abc$128410$new_new_n3851__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$128410$auto_129698  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[29] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[28] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[25] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[31] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[30] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[27]  }),
    .Y(\$abc$128410$new_new_n3852__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$128410$auto_129699  (
    .A({ \$abc$128410$new_new_n3852__ , \$abc$128410$new_new_n3851__ , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[20] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[22] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[10] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[14]  }),
    .Y(\$abc$128410$new_new_n3853__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$128410$auto_129700  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[16] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[17] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[19] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[21] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[23] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[24]  }),
    .Y(\$abc$128410$new_new_n3854__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000fff00007000)
  ) \$abc$128410$auto_129701  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[8] , \$ibuf_rst , \$abc$128410$new_new_n3818__ , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[7] , \$abc$128410$new_new_n3853__ , \$abc$128410$new_new_n3854__  }),
    .Y(\$abc$128410$abc$64559$li661_li661 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129702  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[7] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li987_li987 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$128410$auto_129703  (
    .A({ \$abc$128410$new_new_n3818__ , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[7] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li660_li660 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h800000007fffffff)
  ) \$abc$128410$auto_129704  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[6] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[3] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[2] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[4] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[5]  }),
    .Y(\$abc$128410$new_new_n3858__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$128410$auto_129705  (
    .A({ \$abc$128410$new_new_n3858__ , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li659_li659 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007fff00008000)
  ) \$abc$128410$auto_129706  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[5] , \$ibuf_rst , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[3] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[2] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[4]  }),
    .Y(\$abc$128410$abc$64559$li658_li658 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0080)
  ) \$abc$128410$auto_129707  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[4] , \$ibuf_rst , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[3] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[2]  }),
    .Y(\$abc$128410$abc$64559$li657_li657 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0700)
  ) \$abc$128410$auto_129708  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[3] , \$ibuf_rst , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[2]  }),
    .Y(\$abc$128410$abc$64559$li656_li656 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$128410$auto_129709  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[2] , \$ibuf_rst , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[3]  }),
    .Y(\$abc$128410$abc$64559$li655_li655 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129710  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li980_li980 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$128410$auto_129711  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li653_li653 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$128410$auto_129712  (
    .A({ \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[3] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li654_li654 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129713  (
    .A({ \design195_5_10_inst.encoder_instance438.data_out[10] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li652_li652 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129714  (
    .A({ \design195_5_10_inst.encoder_instance438.data_out[31] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li651_li651 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$128410$auto_129715  (
    .A({ \$ibuf_rst , \design195_5_10_inst.encoder_instance438.data_out[31] , \design195_5_10_inst.encoder_instance438.data_out[10]  }),
    .Y(\$abc$128410$abc$64559$li650_li650 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$128410$auto_129716  (
    .A({ \design195_5_10_inst.encoder_instance438.data_out[10] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li649_li649 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff0000)
  ) \$abc$128410$auto_129717  (
    .A({ \$abc$128410$abc$64559$li314_li314 , \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[6] , \$abc$128410$new_new_n3482__ , \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[7] , \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[5]  }),
    .Y(\$abc$128410$abc$64559$li647_li647 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000bfff0000c000)
  ) \$abc$128410$auto_129718  (
    .A({ \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[7] , \$ibuf_rst , \$abc$128410$new_new_n3482__ , \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[5] , \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[6] , \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[23]  }),
    .Y(\$abc$128410$abc$64559$li646_li646 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00bf000000000000)
  ) \$abc$128410$auto_129719  (
    .A({ \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[7] , \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[6] , \$ibuf_rst , \$abc$128410$new_new_n3482__ , \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[5] , \design195_5_10_inst.decoder_instance104.decoder_inst.data_out[23]  }),
    .Y(\$abc$128410$abc$64559$li644_li644 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$128410$auto_129720  (
    .A({ \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[5] , \$abc$128410$new_new_n3482__ , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li643_li643 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007fff00000000)
  ) \$abc$128410$auto_129721  (
    .A({ \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[4] , \$ibuf_rst , \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[2] , \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[1] , \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[0] , \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[3]  }),
    .Y(\$abc$128410$abc$64559$li642_li642 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0000)
  ) \$abc$128410$auto_129722  (
    .A({ \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[3] , \$ibuf_rst , \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[2] , \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[1] , \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[0]  }),
    .Y(\$abc$128410$abc$64559$li641_li641 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0700)
  ) \$abc$128410$auto_129723  (
    .A({ \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[2] , \$ibuf_rst , \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[1] , \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[0]  }),
    .Y(\$abc$128410$abc$64559$li640_li640 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$128410$auto_129724  (
    .A({ \design195_5_10_inst.decoder_instance325.decoder_inst.data_out[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li639_li639 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$128410$auto_129725  (
    .A({ \design195_5_10_inst.parity_generator_instance214.data_out[0] , \design195_5_10_inst.parity_generator_instance214.data_out[2] , \design195_5_10_inst.parity_generator_instance214.data_out[5] , \design195_5_10_inst.parity_generator_instance214.data_out[4] , \design195_5_10_inst.parity_generator_instance214.data_out[3] , \design195_5_10_inst.parity_generator_instance214.data_out[1]  }),
    .Y(\$abc$128410$new_new_n3879__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$128410$auto_129726  (
    .A({ \design195_5_10_inst.parity_generator_instance214.data_out[13] , \design195_5_10_inst.parity_generator_instance214.data_out[12] , \design195_5_10_inst.parity_generator_instance214.data_out[11] , \design195_5_10_inst.parity_generator_instance214.data_out[10] , \design195_5_10_inst.parity_generator_instance214.data_out[14] , \design195_5_10_inst.parity_generator_instance214.data_out[9]  }),
    .Y(\$abc$128410$new_new_n3880__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$128410$auto_129727  (
    .A({ \$abc$128410$new_new_n3880__ , \$abc$128410$new_new_n3879__ , \design195_5_10_inst.parity_generator_instance214.data_out[7] , \design195_5_10_inst.parity_generator_instance214.data_out[6] , \design195_5_10_inst.parity_generator_instance214.data_out[8]  }),
    .Y(\$abc$128410$new_new_n3881__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$128410$auto_129728  (
    .A({ \design195_5_10_inst.parity_generator_instance214.data_out[15] , \design195_5_10_inst.parity_generator_instance214.data_out[16] , \design195_5_10_inst.parity_generator_instance214.data_out[18] , \design195_5_10_inst.parity_generator_instance214.data_out[17]  }),
    .Y(\$abc$128410$new_new_n3882__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$128410$auto_129729  (
    .A({ \$abc$128410$new_new_n3882__ , \$abc$128410$new_new_n3881__ , \design195_5_10_inst.parity_generator_instance214.data_out[19] , \design195_5_10_inst.parity_generator_instance214.data_out[20]  }),
    .Y(\$abc$128410$new_new_n3883__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$128410$auto_129730  (
    .A({ \$abc$128410$new_new_n3883__ , \design195_5_10_inst.parity_generator_instance214.data_out[22] , \design195_5_10_inst.parity_generator_instance214.data_out[21] , \design195_5_10_inst.parity_generator_instance214.data_out[23] , \design195_5_10_inst.parity_generator_instance214.data_out[24]  }),
    .Y(\$abc$128410$new_new_n3884__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$128410$auto_129731  (
    .A({ \$abc$128410$new_new_n3884__ , \design195_5_10_inst.parity_generator_instance214.data_out[25] , \design195_5_10_inst.parity_generator_instance214.data_out[27] , \design195_5_10_inst.parity_generator_instance214.data_out[26] , \design195_5_10_inst.parity_generator_instance214.data_out[28]  }),
    .Y(\$abc$128410$new_new_n3885__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$128410$auto_129732  (
    .A({ \design195_5_10_inst.parity_generator_instance214.data_out[16] , \design195_5_10_inst.parity_generator_instance214.data_out[18] , \design195_5_10_inst.parity_generator_instance214.data_out[17] , \design195_5_10_inst.parity_generator_instance214.data_out[19] , \design195_5_10_inst.parity_generator_instance214.data_out[21] , \design195_5_10_inst.parity_generator_instance214.data_out[23]  }),
    .Y(\$abc$128410$new_new_n3886__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$128410$auto_129733  (
    .A({ \design195_5_10_inst.parity_generator_instance214.data_out[20] , \design195_5_10_inst.parity_generator_instance214.data_out[25] , \design195_5_10_inst.parity_generator_instance214.data_out[24] , \design195_5_10_inst.parity_generator_instance214.data_out[27] , \design195_5_10_inst.parity_generator_instance214.data_out[26] , \design195_5_10_inst.parity_generator_instance214.data_out[29]  }),
    .Y(\$abc$128410$new_new_n3887__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$128410$auto_129734  (
    .A({ \$abc$128410$new_new_n3887__ , \$abc$128410$new_new_n3886__ , \design195_5_10_inst.parity_generator_instance214.data_out[10] , \design195_5_10_inst.parity_generator_instance214.data_out[22] , \design195_5_10_inst.parity_generator_instance214.data_out[28] , \design195_5_10_inst.parity_generator_instance214.data_out[30]  }),
    .Y(\$abc$128410$new_new_n3888__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$128410$auto_129735  (
    .A({ \design195_5_10_inst.parity_generator_instance214.data_out[13] , \design195_5_10_inst.parity_generator_instance214.data_out[12] , \design195_5_10_inst.parity_generator_instance214.data_out[11] , \design195_5_10_inst.parity_generator_instance214.data_out[15] , \design195_5_10_inst.parity_generator_instance214.data_out[14] , \design195_5_10_inst.parity_generator_instance214.data_out[9]  }),
    .Y(\$abc$128410$new_new_n3889__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000efffffff)
  ) \$abc$128410$auto_129736  (
    .A({ \$ibuf_rst , \$abc$128410$new_new_n3879__ , \$abc$128410$new_new_n3889__ , \$abc$128410$new_new_n3888__ , \design195_5_10_inst.parity_generator_instance214.data_out[31] , \design195_5_10_inst.parity_generator_instance214.data_out[8]  }),
    .Y(\$abc$128410$new_new_n3890__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$128410$auto_129737  (
    .A({ \$abc$128410$new_new_n3890__ , \design195_5_10_inst.parity_generator_instance214.data_out[31] , \$abc$128410$new_new_n3885__ , \design195_5_10_inst.parity_generator_instance214.data_out[30] , \design195_5_10_inst.parity_generator_instance214.data_out[29]  }),
    .Y(\$abc$128410$abc$64559$li638_li638 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$128410$auto_129738  (
    .A({ \design195_5_10_inst.parity_generator_instance214.data_out[30] , \$ibuf_rst , \$abc$128410$new_new_n3885__ , \design195_5_10_inst.parity_generator_instance214.data_out[29]  }),
    .Y(\$abc$128410$abc$64559$li637_li637 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_129739  (
    .A({ \$abc$128410$new_new_n3890__ , \$abc$128410$new_new_n3885__ , \design195_5_10_inst.parity_generator_instance214.data_out[29]  }),
    .Y(\$abc$128410$abc$64559$li636_li636 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007fff00008000)
  ) \$abc$128410$auto_129740  (
    .A({ \design195_5_10_inst.parity_generator_instance214.data_out[28] , \$ibuf_rst , \$abc$128410$new_new_n3884__ , \design195_5_10_inst.parity_generator_instance214.data_out[25] , \design195_5_10_inst.parity_generator_instance214.data_out[27] , \design195_5_10_inst.parity_generator_instance214.data_out[26]  }),
    .Y(\$abc$128410$abc$64559$li635_li635 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$128410$auto_129741  (
    .A({ \$abc$128410$new_new_n3890__ , \design195_5_10_inst.parity_generator_instance214.data_out[27] , \$abc$128410$new_new_n3884__ , \design195_5_10_inst.parity_generator_instance214.data_out[25] , \design195_5_10_inst.parity_generator_instance214.data_out[26]  }),
    .Y(\$abc$128410$abc$64559$li634_li634 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$128410$auto_129742  (
    .A({ \design195_5_10_inst.parity_generator_instance214.data_out[26] , \$ibuf_rst , \$abc$128410$new_new_n3884__ , \design195_5_10_inst.parity_generator_instance214.data_out[25]  }),
    .Y(\$abc$128410$abc$64559$li633_li633 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800000000000)
  ) \$abc$128410$auto_129743  (
    .A({ \$abc$128410$new_new_n3890__ , \design195_5_10_inst.parity_generator_instance214.data_out[24] , \$abc$128410$new_new_n3883__ , \design195_5_10_inst.parity_generator_instance214.data_out[22] , \design195_5_10_inst.parity_generator_instance214.data_out[21] , \design195_5_10_inst.parity_generator_instance214.data_out[23]  }),
    .Y(\$abc$128410$abc$64559$li631_li631 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_129744  (
    .A({ \$abc$128410$new_new_n3890__ , \$abc$128410$new_new_n3884__ , \design195_5_10_inst.parity_generator_instance214.data_out[25]  }),
    .Y(\$abc$128410$abc$64559$li632_li632 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0080)
  ) \$abc$128410$auto_129745  (
    .A({ \design195_5_10_inst.parity_generator_instance214.data_out[23] , \$ibuf_rst , \$abc$128410$new_new_n3883__ , \design195_5_10_inst.parity_generator_instance214.data_out[22] , \design195_5_10_inst.parity_generator_instance214.data_out[21]  }),
    .Y(\$abc$128410$abc$64559$li630_li630 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$128410$auto_129746  (
    .A({ \design195_5_10_inst.parity_generator_instance214.data_out[22] , \$ibuf_rst , \$abc$128410$new_new_n3883__ , \design195_5_10_inst.parity_generator_instance214.data_out[21]  }),
    .Y(\$abc$128410$abc$64559$li629_li629 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_129747  (
    .A({ \$abc$128410$new_new_n3890__ , \$abc$128410$new_new_n3883__ , \design195_5_10_inst.parity_generator_instance214.data_out[21]  }),
    .Y(\$abc$128410$abc$64559$li628_li628 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$128410$auto_129748  (
    .A({ \$abc$128410$new_new_n3890__ , \design195_5_10_inst.parity_generator_instance214.data_out[20] , \$abc$128410$new_new_n3882__ , \$abc$128410$new_new_n3881__ , \design195_5_10_inst.parity_generator_instance214.data_out[19]  }),
    .Y(\$abc$128410$abc$64559$li627_li627 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$128410$auto_129749  (
    .A({ \design195_5_10_inst.parity_generator_instance214.data_out[19] , \$ibuf_rst , \$abc$128410$new_new_n3882__ , \$abc$128410$new_new_n3881__  }),
    .Y(\$abc$128410$abc$64559$li626_li626 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007fff00008000)
  ) \$abc$128410$auto_129750  (
    .A({ \design195_5_10_inst.parity_generator_instance214.data_out[18] , \$ibuf_rst , \$abc$128410$new_new_n3881__ , \design195_5_10_inst.parity_generator_instance214.data_out[15] , \design195_5_10_inst.parity_generator_instance214.data_out[16] , \design195_5_10_inst.parity_generator_instance214.data_out[17]  }),
    .Y(\$abc$128410$abc$64559$li625_li625 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0080)
  ) \$abc$128410$auto_129751  (
    .A({ \design195_5_10_inst.parity_generator_instance214.data_out[17] , \$ibuf_rst , \$abc$128410$new_new_n3881__ , \design195_5_10_inst.parity_generator_instance214.data_out[15] , \design195_5_10_inst.parity_generator_instance214.data_out[16]  }),
    .Y(\$abc$128410$abc$64559$li624_li624 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$128410$auto_129752  (
    .A({ \$abc$128410$new_new_n3890__ , \design195_5_10_inst.parity_generator_instance214.data_out[16] , \$abc$128410$new_new_n3881__ , \design195_5_10_inst.parity_generator_instance214.data_out[15]  }),
    .Y(\$abc$128410$abc$64559$li623_li623 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_129753  (
    .A({ \$abc$128410$new_new_n3890__ , \$abc$128410$new_new_n3881__ , \design195_5_10_inst.parity_generator_instance214.data_out[15]  }),
    .Y(\$abc$128410$abc$64559$li622_li622 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$128410$auto_129754  (
    .A({ \$abc$128410$new_new_n3879__ , \design195_5_10_inst.parity_generator_instance214.data_out[7] , \design195_5_10_inst.parity_generator_instance214.data_out[6] , \design195_5_10_inst.parity_generator_instance214.data_out[10] , \design195_5_10_inst.parity_generator_instance214.data_out[9] , \design195_5_10_inst.parity_generator_instance214.data_out[8]  }),
    .Y(\$abc$128410$new_new_n3908__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800000000000)
  ) \$abc$128410$auto_129755  (
    .A({ \$abc$128410$new_new_n3890__ , \design195_5_10_inst.parity_generator_instance214.data_out[14] , \$abc$128410$new_new_n3908__ , \design195_5_10_inst.parity_generator_instance214.data_out[13] , \design195_5_10_inst.parity_generator_instance214.data_out[12] , \design195_5_10_inst.parity_generator_instance214.data_out[11]  }),
    .Y(\$abc$128410$abc$64559$li621_li621 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0080)
  ) \$abc$128410$auto_129756  (
    .A({ \design195_5_10_inst.parity_generator_instance214.data_out[13] , \$ibuf_rst , \$abc$128410$new_new_n3908__ , \design195_5_10_inst.parity_generator_instance214.data_out[12] , \design195_5_10_inst.parity_generator_instance214.data_out[11]  }),
    .Y(\$abc$128410$abc$64559$li620_li620 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$128410$auto_129757  (
    .A({ \design195_5_10_inst.parity_generator_instance214.data_out[12] , \$ibuf_rst , \$abc$128410$new_new_n3908__ , \design195_5_10_inst.parity_generator_instance214.data_out[11]  }),
    .Y(\$abc$128410$abc$64559$li619_li619 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$128410$auto_129758  (
    .A({ \$abc$128410$new_new_n3908__ , \design195_5_10_inst.parity_generator_instance214.data_out[11] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li618_li618 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$128410$auto_129759  (
    .A({ \design195_5_10_inst.parity_generator_instance214.data_out[7] , \design195_5_10_inst.parity_generator_instance214.data_out[8]  }),
    .Y(\$abc$128410$new_new_n3913__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007fff00008000)
  ) \$abc$128410$auto_129760  (
    .A({ \design195_5_10_inst.parity_generator_instance214.data_out[10] , \$ibuf_rst , \$abc$128410$new_new_n3913__ , \$abc$128410$new_new_n3879__ , \design195_5_10_inst.parity_generator_instance214.data_out[6] , \design195_5_10_inst.parity_generator_instance214.data_out[9]  }),
    .Y(\$abc$128410$abc$64559$li617_li617 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0080)
  ) \$abc$128410$auto_129761  (
    .A({ \design195_5_10_inst.parity_generator_instance214.data_out[9] , \$ibuf_rst , \$abc$128410$new_new_n3913__ , \$abc$128410$new_new_n3879__ , \design195_5_10_inst.parity_generator_instance214.data_out[6]  }),
    .Y(\$abc$128410$abc$64559$li616_li616 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$128410$auto_129762  (
    .A({ \$abc$128410$new_new_n3890__ , \design195_5_10_inst.parity_generator_instance214.data_out[8] , \$abc$128410$new_new_n3879__ , \design195_5_10_inst.parity_generator_instance214.data_out[7] , \design195_5_10_inst.parity_generator_instance214.data_out[6]  }),
    .Y(\$abc$128410$abc$64559$li615_li615 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$128410$auto_129763  (
    .A({ \design195_5_10_inst.parity_generator_instance214.data_out[7] , \$ibuf_rst , \$abc$128410$new_new_n3879__ , \design195_5_10_inst.parity_generator_instance214.data_out[6]  }),
    .Y(\$abc$128410$abc$64559$li614_li614 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$128410$auto_129764  (
    .A({ \$abc$128410$new_new_n3879__ , \design195_5_10_inst.parity_generator_instance214.data_out[6] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li613_li613 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h800000007fffffff)
  ) \$abc$128410$auto_129765  (
    .A({ \design195_5_10_inst.parity_generator_instance214.data_out[5] , \design195_5_10_inst.parity_generator_instance214.data_out[0] , \design195_5_10_inst.parity_generator_instance214.data_out[2] , \design195_5_10_inst.parity_generator_instance214.data_out[4] , \design195_5_10_inst.parity_generator_instance214.data_out[3] , \design195_5_10_inst.parity_generator_instance214.data_out[1]  }),
    .Y(\$abc$128410$new_new_n3919__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$128410$auto_129766  (
    .A({ \$abc$128410$new_new_n3919__ , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li612_li612 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007fff00008000)
  ) \$abc$128410$auto_129767  (
    .A({ \design195_5_10_inst.parity_generator_instance214.data_out[4] , \$ibuf_rst , \design195_5_10_inst.parity_generator_instance214.data_out[0] , \design195_5_10_inst.parity_generator_instance214.data_out[2] , \design195_5_10_inst.parity_generator_instance214.data_out[3] , \design195_5_10_inst.parity_generator_instance214.data_out[1]  }),
    .Y(\$abc$128410$abc$64559$li611_li611 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$128410$auto_129768  (
    .A({ \$abc$128410$new_new_n3890__ , \design195_5_10_inst.parity_generator_instance214.data_out[3] , \design195_5_10_inst.parity_generator_instance214.data_out[0] , \design195_5_10_inst.parity_generator_instance214.data_out[2] , \design195_5_10_inst.parity_generator_instance214.data_out[1]  }),
    .Y(\$abc$128410$abc$64559$li610_li610 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$128410$auto_129769  (
    .A({ \$abc$128410$new_new_n3890__ , \design195_5_10_inst.parity_generator_instance214.data_out[2] , \design195_5_10_inst.parity_generator_instance214.data_out[0] , \design195_5_10_inst.parity_generator_instance214.data_out[1]  }),
    .Y(\$abc$128410$abc$64559$li609_li609 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$128410$auto_129770  (
    .A({ \design195_5_10_inst.parity_generator_instance214.data_out[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li607_li607 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$128410$auto_129771  (
    .A({ \design195_5_10_inst.parity_generator_instance214.data_out[0] , \design195_5_10_inst.parity_generator_instance214.data_out[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li608_li608 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$128410$auto_129772  (
    .A({ \emu_init_new_data_1401[4] , \emu_init_new_data_1401[2] , \emu_init_new_data_1401[3] , \emu_init_new_data_1401[1] , \emu_init_new_data_1401[0] , emu_init_sel_1399 }),
    .Y(\$abc$128410$new_new_n3926__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$128410$auto_129773  (
    .A({ \$abc$128410$new_new_n3926__ , \emu_init_new_data_1401[6] , \emu_init_new_data_1401[7] , \emu_init_new_data_1401[5]  }),
    .Y(\$abc$128410$new_new_n3927__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$128410$auto_129774  (
    .A({ \emu_init_new_data_1401[8] , \emu_init_new_data_1401[9] , \emu_init_new_data_1401[10] , \emu_init_new_data_1401[11] , \emu_init_new_data_1401[12] , \emu_init_new_data_1401[13]  }),
    .Y(\$abc$128410$new_new_n3928__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$128410$auto_129775  (
    .A({ \$abc$128410$new_new_n3928__ , \$abc$128410$new_new_n3927__ , \emu_init_new_data_1401[14] , \emu_init_new_data_1401[15] , \emu_init_new_data_1401[16] , \emu_init_new_data_1401[17]  }),
    .Y(\$abc$128410$new_new_n3929__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$128410$auto_129776  (
    .A({ \$abc$128410$new_new_n3929__ , \emu_init_new_data_1401[22] , \emu_init_new_data_1401[20] , \emu_init_new_data_1401[21] , \emu_init_new_data_1401[19] , \emu_init_new_data_1401[18]  }),
    .Y(\$abc$128410$new_new_n3930__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$128410$auto_129777  (
    .A({ \$abc$128410$new_new_n3930__ , \emu_init_new_data_1401[23] , \emu_init_new_data_1401[24] , \emu_init_new_data_1401[25] , \emu_init_new_data_1401[26] , \emu_init_new_data_1401[27]  }),
    .Y(\$abc$128410$new_new_n3931__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129778  (
    .A({ emu_init_sel_1399, \$ibuf_rst  }),
    .Y(\$abc$128410$new_new_n3932__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800000000000)
  ) \$abc$128410$auto_129779  (
    .A({ \$abc$128410$new_new_n3932__ , \emu_init_new_data_1401[31] , \$abc$128410$new_new_n3931__ , \emu_init_new_data_1401[28] , \emu_init_new_data_1401[29] , \emu_init_new_data_1401[30]  }),
    .Y(\$abc$128410$abc$64559$li606_li606 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007f0000008080)
  ) \$abc$128410$auto_129780  (
    .A({ \emu_init_new_data_1401[30] , \$ibuf_rst , emu_init_sel_1399, \$abc$128410$new_new_n3931__ , \emu_init_new_data_1401[28] , \emu_init_new_data_1401[29]  }),
    .Y(\$abc$128410$abc$64559$li605_li605 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$128410$auto_129781  (
    .A({ \$abc$128410$new_new_n3932__ , \emu_init_new_data_1401[29] , \$abc$128410$new_new_n3931__ , \emu_init_new_data_1401[28]  }),
    .Y(\$abc$128410$abc$64559$li604_li604 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_129782  (
    .A({ \$abc$128410$new_new_n3932__ , \$abc$128410$new_new_n3931__ , \emu_init_new_data_1401[28]  }),
    .Y(\$abc$128410$abc$64559$li603_li603 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800000000000)
  ) \$abc$128410$auto_129783  (
    .A({ \$abc$128410$new_new_n3932__ , \emu_init_new_data_1401[26] , \$abc$128410$new_new_n3930__ , \emu_init_new_data_1401[23] , \emu_init_new_data_1401[24] , \emu_init_new_data_1401[25]  }),
    .Y(\$abc$128410$abc$64559$li601_li601 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hb400)
  ) \$abc$128410$auto_129784  (
    .A({ \$abc$128410$new_new_n3932__ , \emu_init_new_data_1401[27] , \emu_init_new_data_1401[26] , \$abc$128410$abc$64559$li601_li601  }),
    .Y(\$abc$128410$abc$64559$li602_li602 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_129785  (
    .A({ \$abc$128410$new_new_n3932__ , \$abc$128410$new_new_n3930__ , \emu_init_new_data_1401[23]  }),
    .Y(\$abc$128410$abc$64559$li598_li598 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$128410$auto_129786  (
    .A({ \$abc$128410$new_new_n3932__ , \emu_init_new_data_1401[25] , \$abc$128410$new_new_n3930__ , \emu_init_new_data_1401[23] , \emu_init_new_data_1401[24]  }),
    .Y(\$abc$128410$abc$64559$li600_li600 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$128410$auto_129787  (
    .A({ \$abc$128410$new_new_n3932__ , \emu_init_new_data_1401[24] , \$abc$128410$new_new_n3930__ , \emu_init_new_data_1401[23]  }),
    .Y(\$abc$128410$abc$64559$li599_li599 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800000000000)
  ) \$abc$128410$auto_129788  (
    .A({ \$abc$128410$new_new_n3932__ , \emu_init_new_data_1401[21] , \$abc$128410$new_new_n3929__ , \emu_init_new_data_1401[20] , \emu_init_new_data_1401[19] , \emu_init_new_data_1401[18]  }),
    .Y(\$abc$128410$abc$64559$li596_li596 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hb400)
  ) \$abc$128410$auto_129789  (
    .A({ \$abc$128410$new_new_n3932__ , \emu_init_new_data_1401[22] , \emu_init_new_data_1401[21] , \$abc$128410$abc$64559$li596_li596  }),
    .Y(\$abc$128410$abc$64559$li597_li597 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$128410$auto_129790  (
    .A({ \$abc$128410$new_new_n3932__ , \emu_init_new_data_1401[20] , \$abc$128410$new_new_n3929__ , \emu_init_new_data_1401[19] , \emu_init_new_data_1401[18]  }),
    .Y(\$abc$128410$abc$64559$li595_li595 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$128410$auto_129791  (
    .A({ \$abc$128410$new_new_n3932__ , \emu_init_new_data_1401[19] , \$abc$128410$new_new_n3929__ , \emu_init_new_data_1401[18]  }),
    .Y(\$abc$128410$abc$64559$li594_li594 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_129792  (
    .A({ \$abc$128410$new_new_n3932__ , \$abc$128410$new_new_n3929__ , \emu_init_new_data_1401[18]  }),
    .Y(\$abc$128410$abc$64559$li593_li593 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800000000000)
  ) \$abc$128410$auto_129793  (
    .A({ \$abc$128410$new_new_n3932__ , \emu_init_new_data_1401[16] , \$abc$128410$new_new_n3928__ , \$abc$128410$new_new_n3927__ , \emu_init_new_data_1401[14] , \emu_init_new_data_1401[15]  }),
    .Y(\$abc$128410$abc$64559$li591_li591 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hb400)
  ) \$abc$128410$auto_129794  (
    .A({ \$abc$128410$new_new_n3932__ , \emu_init_new_data_1401[17] , \emu_init_new_data_1401[16] , \$abc$128410$abc$64559$li591_li591  }),
    .Y(\$abc$128410$abc$64559$li592_li592 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$128410$auto_129795  (
    .A({ \$abc$128410$new_new_n3932__ , \emu_init_new_data_1401[15] , \$abc$128410$new_new_n3928__ , \$abc$128410$new_new_n3927__ , \emu_init_new_data_1401[14]  }),
    .Y(\$abc$128410$abc$64559$li590_li590 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$128410$auto_129796  (
    .A({ \$abc$128410$new_new_n3932__ , \emu_init_new_data_1401[14] , \$abc$128410$new_new_n3928__ , \$abc$128410$new_new_n3927__  }),
    .Y(\$abc$128410$abc$64559$li589_li589 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$128410$auto_129797  (
    .A({ \$abc$128410$new_new_n3926__ , \emu_init_new_data_1401[6] , \emu_init_new_data_1401[8] , \emu_init_new_data_1401[9] , \emu_init_new_data_1401[7] , \emu_init_new_data_1401[5]  }),
    .Y(\$abc$128410$new_new_n3951__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800000000000)
  ) \$abc$128410$auto_129798  (
    .A({ \$abc$128410$new_new_n3932__ , \emu_init_new_data_1401[13] , \$abc$128410$new_new_n3951__ , \emu_init_new_data_1401[10] , \emu_init_new_data_1401[11] , \emu_init_new_data_1401[12]  }),
    .Y(\$abc$128410$abc$64559$li588_li588 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$128410$auto_129799  (
    .A({ \$abc$128410$new_new_n3932__ , \emu_init_new_data_1401[12] , \$abc$128410$new_new_n3951__ , \emu_init_new_data_1401[10] , \emu_init_new_data_1401[11]  }),
    .Y(\$abc$128410$abc$64559$li587_li587 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$128410$auto_129800  (
    .A({ \$abc$128410$new_new_n3932__ , \emu_init_new_data_1401[11] , \$abc$128410$new_new_n3951__ , \emu_init_new_data_1401[10]  }),
    .Y(\$abc$128410$abc$64559$li586_li586 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_129801  (
    .A({ \$abc$128410$new_new_n3932__ , \$abc$128410$new_new_n3951__ , \emu_init_new_data_1401[10]  }),
    .Y(\$abc$128410$abc$64559$li585_li585 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$128410$auto_129802  (
    .A({ \$abc$128410$new_new_n3932__ , \emu_init_new_data_1401[9] , \$abc$128410$new_new_n3927__ , \emu_init_new_data_1401[8]  }),
    .Y(\$abc$128410$abc$64559$li584_li584 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$128410$auto_129803  (
    .A({ \emu_init_new_data_1401[13] , \emu_init_new_data_1401[14] , \emu_init_new_data_1401[19] , \emu_init_new_data_1401[18] , \emu_init_new_data_1401[29] , \emu_init_new_data_1401[31]  }),
    .Y(\$abc$128410$new_new_n3957__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$128410$auto_129804  (
    .A({ \emu_init_new_data_1401[8] , \emu_init_new_data_1401[9] , \emu_init_new_data_1401[10] , \emu_init_new_data_1401[11] , \emu_init_new_data_1401[12] , \emu_init_new_data_1401[15]  }),
    .Y(\$abc$128410$new_new_n3958__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$128410$auto_129805  (
    .A({ \emu_init_new_data_1401[16] , \emu_init_new_data_1401[17] , \emu_init_new_data_1401[22] , \emu_init_new_data_1401[20] , \emu_init_new_data_1401[21] , \emu_init_new_data_1401[23]  }),
    .Y(\$abc$128410$new_new_n3959__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$128410$auto_129806  (
    .A({ \emu_init_new_data_1401[24] , \emu_init_new_data_1401[25] , \emu_init_new_data_1401[26] , \emu_init_new_data_1401[27] , \emu_init_new_data_1401[28] , \emu_init_new_data_1401[30]  }),
    .Y(\$abc$128410$new_new_n3960__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff0000)
  ) \$abc$128410$auto_129807  (
    .A({ \$abc$128410$new_new_n3932__ , \$abc$128410$new_new_n3957__ , \$abc$128410$new_new_n3960__ , \$abc$128410$new_new_n3959__ , \$abc$128410$new_new_n3958__  }),
    .Y(\$abc$128410$new_new_n3961__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_129808  (
    .A({ \$abc$128410$new_new_n3961__ , \$abc$128410$new_new_n3927__ , \emu_init_new_data_1401[8]  }),
    .Y(\$abc$128410$abc$64559$li583_li583 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$128410$auto_129809  (
    .A({ \$abc$128410$new_new_n3932__ , \emu_init_new_data_1401[7] , \$abc$128410$new_new_n3926__ , \emu_init_new_data_1401[6] , \emu_init_new_data_1401[5]  }),
    .Y(\$abc$128410$abc$64559$li582_li582 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$128410$auto_129810  (
    .A({ \$abc$128410$new_new_n3932__ , \emu_init_new_data_1401[6] , \$abc$128410$new_new_n3926__ , \emu_init_new_data_1401[5]  }),
    .Y(\$abc$128410$abc$64559$li581_li581 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$128410$auto_129811  (
    .A({ \$abc$128410$new_new_n3932__ , \$abc$128410$new_new_n3926__ , \emu_init_new_data_1401[5]  }),
    .Y(\$abc$128410$abc$64559$li580_li580 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800000000000)
  ) \$abc$128410$auto_129812  (
    .A({ \$abc$128410$new_new_n3932__ , \emu_init_new_data_1401[4] , \emu_init_new_data_1401[2] , \emu_init_new_data_1401[3] , \emu_init_new_data_1401[1] , \emu_init_new_data_1401[0]  }),
    .Y(\$abc$128410$abc$64559$li579_li579 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f008000000000)
  ) \$abc$128410$auto_129813  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1401[3] , \$ibuf_rst , \emu_init_new_data_1401[2] , \emu_init_new_data_1401[1] , \emu_init_new_data_1401[0]  }),
    .Y(\$abc$128410$abc$64559$li578_li578 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h07080000)
  ) \$abc$128410$auto_129814  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1401[2] , \$ibuf_rst , \emu_init_new_data_1401[1] , \emu_init_new_data_1401[0]  }),
    .Y(\$abc$128410$abc$64559$li577_li577 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1400)
  ) \$abc$128410$auto_129815  (
    .A({ emu_init_sel_1399, \emu_init_new_data_1401[1] , \emu_init_new_data_1401[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li576_li576 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h07)
  ) \$abc$128410$auto_129816  (
    .A({ \$ibuf_rst , \emu_init_new_data_1401[0] , emu_init_sel_1399 }),
    .Y(\$abc$128410$abc$64559$li575_li575 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$128410$auto_129817  (
    .A({ \$abc$128410$abc$64559$li121_li121 , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li574_li574 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00e80000)
  ) \$abc$128410$auto_129818  (
    .A({ emu_init_sel_1399, \$ibuf_rst , \$abc$128410$abc$55512$auto_1130.co , \emu_init_new_data_1469[15] , \emu_init_new_data_1469[31]  }),
    .Y(\$abc$128410$abc$64559$li573_li573 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00d70028)
  ) \$abc$128410$auto_129819  (
    .A({ \$abc$128410$abc$55512$auto_1130.co , \$ibuf_rst , \emu_init_new_data_1469[15] , \emu_init_new_data_1469[31] , emu_init_sel_1399 }),
    .Y(\$abc$128410$abc$64559$li572_li572 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129820  (
    .A({ \$auto_1130.Y[14] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li571_li571 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129821  (
    .A({ \$auto_1130.Y[13] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li570_li570 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129822  (
    .A({ \$auto_1130.Y[12] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li569_li569 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129823  (
    .A({ \$auto_1130.Y[11] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li568_li568 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129824  (
    .A({ \$auto_1130.Y[10] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li567_li567 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129825  (
    .A({ \$auto_1130.Y[9] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li566_li566 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129826  (
    .A({ \$auto_1130.Y[8] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li565_li565 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129827  (
    .A({ \$auto_1130.Y[7] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li564_li564 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129828  (
    .A({ \$auto_1130.Y[6] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li563_li563 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129829  (
    .A({ \$auto_1130.Y[5] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li562_li562 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129830  (
    .A({ \$auto_1130.Y[4] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li561_li561 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129831  (
    .A({ \$auto_1130.Y[3] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li560_li560 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129832  (
    .A({ \$auto_1130.Y[2] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li559_li559 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129833  (
    .A({ \$auto_1130.Y[1] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li558_li558 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129834  (
    .A({ \$auto_1130.Y[0] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li557_li557 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0080)
  ) \$abc$128410$auto_129835  (
    .A({ \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[2] , \$ibuf_rst , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[1] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[16]  }),
    .Y(\$abc$128410$abc$64559$li556_li556 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$128410$auto_129836  (
    .A({ \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[1] , \$ibuf_rst , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[16]  }),
    .Y(\$abc$128410$abc$64559$li555_li555 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$128410$auto_129837  (
    .A({ \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0] , \design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[16] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li554_li554 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0b04)
  ) \$abc$128410$auto_129838  (
    .A({ \design195_5_10_inst.register_instance323.data_out[18] , \$ibuf_rst , \design195_5_10_inst.register_instance323.data_out[2] , \design195_5_10_inst.register_instance323.data_out[22]  }),
    .Y(\$abc$128410$abc$64559$li553_li553 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$128410$auto_129839  (
    .A({ \$ibuf_rst , \design195_5_10_inst.register_instance323.data_out[22] , \design195_5_10_inst.register_instance323.data_out[2]  }),
    .Y(\$abc$128410$abc$64559$li552_li552 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$128410$auto_129840  (
    .A({ \design195_5_10_inst.register_instance323.data_out[22] , \design195_5_10_inst.register_instance323.data_out[2] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li551_li551 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$128410$auto_129841  (
    .A({ \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li301_li301 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hefefff00)
  ) \$abc$128410$auto_129842  (
    .A({ \$abc$128410$abc$64559$li301_li301 , \$abc$128410$abc$64559$li133_li133 , \$abc$128410$new_new_n3269__ , \design195_5_10_inst.register_instance211.data_out[7] , \design195_5_10_inst.register_instance211.data_out[6]  }),
    .Y(\$abc$128410$abc$64559$li550_li550 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$128410$auto_129843  (
    .A({ \$abc$128410$abc$64559$li301_li301 , \$abc$128410$new_new_n3269__ , \design195_5_10_inst.register_instance211.data_out[7] , \design195_5_10_inst.register_instance211.data_out[6]  }),
    .Y(\$abc$128410$abc$64559$li549_li549 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00bf0040)
  ) \$abc$128410$auto_129844  (
    .A({ \design195_5_10_inst.register_instance211.data_out[7] , \$ibuf_rst , \$abc$128410$new_new_n3269__ , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] , \design195_5_10_inst.register_instance211.data_out[6]  }),
    .Y(\$abc$128410$abc$64559$li548_li548 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$128410$auto_129845  (
    .A({ \design195_5_10_inst.register_instance211.data_out[6] , \$ibuf_rst , \$abc$128410$new_new_n3269__ , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15]  }),
    .Y(\$abc$128410$abc$64559$li547_li547 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$128410$auto_129846  (
    .A({ \design195_5_10_inst.register_instance211.data_out[5] , \$ibuf_rst , \$abc$128410$new_new_n3267__ , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15]  }),
    .Y(\$abc$128410$abc$64559$li546_li546 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000010000fffe)
  ) \$abc$128410$auto_129847  (
    .A({ \$auto_1091.Y[4] , \$ibuf_rst , \design195_5_10_inst.register_instance211.data_out[3] , \design195_5_10_inst.register_instance211.data_out[2] , \design195_5_10_inst.register_instance211.data_out[1] , \design195_5_10_inst.register_instance211.data_out[0]  }),
    .Y(\$abc$128410$abc$64559$li545_li545 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000feff00000100)
  ) \$abc$128410$auto_129848  (
    .A({ \design195_5_10_inst.register_instance211.data_out[3] , \$ibuf_rst , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] , \design195_5_10_inst.register_instance211.data_out[2] , \design195_5_10_inst.register_instance211.data_out[1] , \design195_5_10_inst.register_instance211.data_out[0]  }),
    .Y(\$abc$128410$abc$64559$li544_li544 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00ef0010)
  ) \$abc$128410$auto_129849  (
    .A({ \design195_5_10_inst.register_instance211.data_out[2] , \$ibuf_rst , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] , \design195_5_10_inst.register_instance211.data_out[1] , \design195_5_10_inst.register_instance211.data_out[0]  }),
    .Y(\$abc$128410$abc$64559$li543_li543 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0b04)
  ) \$abc$128410$auto_129850  (
    .A({ \design195_5_10_inst.register_instance211.data_out[1] , \$ibuf_rst , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] , \design195_5_10_inst.register_instance211.data_out[0]  }),
    .Y(\$abc$128410$abc$64559$li542_li542 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$128410$auto_129851  (
    .A({ \design195_5_10_inst.register_instance211.data_out[0] , \design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] , \$ibuf_rst  }),
    .Y(\$abc$128410$abc$64559$li541_li541 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000e888)
  ) \$abc$128410$auto_129852  (
    .A({ \$ibuf_rst , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[16] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[1] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[17]  }),
    .Y(\$abc$128410$new_new_n4006__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000feeaa880)
  ) \$abc$128410$auto_129853  (
    .A({ \$ibuf_rst , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[3] , \$abc$128410$new_new_n4006__ , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[2] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[18] , \design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[19]  }),
    .Y(\$abc$128410$new_new_n4007__ )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaaccf05555330f)
  ) \$abc$128410$auto_129854  (
    .A({ \$auto_1076.S[6] , \$auto_1076.S[5] , \$auto_1076.S[4] , \$abc$128410$new_new_n4007__ , \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20] , \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[21]  }),
    .Y(\$abc$128410$abc$64559$li536_li536 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaacc0f555533f0)
  ) \$abc$128410$auto_129855  (
    .A({ \$auto_1076.S[8] , \$auto_1076.S[7] , \$auto_1076.S[6] , \$abc$128410$abc$64559$li536_li536 , \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[22] , \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[23]  }),
    .Y(\$abc$128410$abc$64559$li538_li538 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaacc0f555533f0)
  ) \$abc$128410$auto_129856  (
    .A({ \$auto_1076.S[10] , \$auto_1076.S[9] , \$auto_1076.S[8] , \$abc$128410$abc$64559$li538_li538 , \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[24] , \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[25]  }),
    .Y(\$abc$128410$abc$64559$li540_li540 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'ha35c)
  ) \$abc$128410$auto_129857  (
    .A({ \$auto_1076.S[9] , \$auto_1076.S[8] , \$abc$128410$abc$64559$li538_li538 , \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[24]  }),
    .Y(\$abc$128410$abc$64559$li539_li539 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'ha35c)
  ) \$abc$128410$auto_129858  (
    .A({ \$auto_1076.S[7] , \$auto_1076.S[6] , \$abc$128410$abc$64559$li536_li536 , \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[22]  }),
    .Y(\$abc$128410$abc$64559$li537_li537 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$128410$auto_129859  (
    .A({ \$auto_1076.S[5] , \$auto_1076.S[4] , \$abc$128410$new_new_n4007__ , \design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20]  }),
    .Y(\$abc$128410$abc$64559$li535_li535 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$128410$auto_129860  (
    .A({ \$abc$128410$new_new_n4007__ , \$auto_1076.S[4]  }),
    .Y(\$abc$128410$abc$64559$li534_li534 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac53)
  ) \$abc$128410$auto_129861  (
    .A({ \$auto_1076.S[3] , \$auto_1076.S[2] , \$abc$128410$new_new_n4006__ , \$abc$128410$new_new_n3100__  }),
    .Y(\$abc$128410$abc$64559$li533_li533 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$128410$auto_129862  (
    .A({ \$abc$128410$new_new_n4006__ , \$auto_1076.S[2]  }),
    .Y(\$abc$128410$abc$64559$li532_li532 )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129863  (
    .A(\$ibuf_rst ),
    .Y(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129865  (
    .A(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[8] ),
    .Y(\$auto_10946.B[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129866  (
    .A(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[1] ),
    .Y(\$auto_10946.C[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129867  (
    .A(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[3] ),
    .Y(\$auto_10946.B[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129868  (
    .A(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[6] ),
    .Y(\$auto_10946.B[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129869  (
    .A(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[5] ),
    .Y(\$auto_10946.B[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129870  (
    .A(\$auto_1130.S[11] ),
    .Y(\$auto_1133.S[11] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129871  (
    .A(\$abc$128410$abc$64559$li530_li530 ),
    .Y(\$auto_1076.S[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129872  (
    .A(\$auto_1130.S[0] ),
    .Y(\$auto_1133.S[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129873  (
    .A(\$auto_1130.S[1] ),
    .Y(\$auto_1133.S[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129874  (
    .A(\$auto_1130.S[2] ),
    .Y(\$auto_1133.S[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129875  (
    .A(\$auto_1130.S[3] ),
    .Y(\$auto_1133.S[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129876  (
    .A(\$auto_1130.S[4] ),
    .Y(\$auto_1133.S[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129877  (
    .A(\$auto_1130.S[5] ),
    .Y(\$auto_1133.S[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129878  (
    .A(\$auto_1130.S[6] ),
    .Y(\$auto_1133.S[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129879  (
    .A(\$auto_1130.S[7] ),
    .Y(\$auto_1133.S[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129880  (
    .A(\$auto_1130.S[8] ),
    .Y(\$auto_1133.S[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129881  (
    .A(\$auto_1130.S[9] ),
    .Y(\$auto_1133.S[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129882  (
    .A(\$auto_1130.S[10] ),
    .Y(\$auto_1133.S[10] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129883  (
    .A(\$auto_1130.S[12] ),
    .Y(\$auto_1133.S[12] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129884  (
    .A(\$auto_1130.S[13] ),
    .Y(\$auto_1133.S[13] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129885  (
    .A(\$auto_1130.S[14] ),
    .Y(\$auto_1133.S[14] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129886  (
    .A(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[14] ),
    .Y(\$auto_10946.A[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129887  (
    .A(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[13] ),
    .Y(\$auto_10946.A[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129888  (
    .A(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[12] ),
    .Y(\$auto_10946.A[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129889  (
    .A(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[11] ),
    .Y(\$auto_10946.A[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129890  (
    .A(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[10] ),
    .Y(\$auto_10946.A[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129891  (
    .A(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[9] ),
    .Y(\$auto_10946.B[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129892  (
    .A(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[7] ),
    .Y(\$auto_10946.B[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129893  (
    .A(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[4] ),
    .Y(\$auto_10946.B[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$128410$auto_129894  (
    .A(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[2] ),
    .Y(\$auto_10946.B[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64637  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.memory_cntrl_instance108.rd_en ),
    .E(1'h1),
    .Q(emu_init_sel_1399),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64638  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li078_li078 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.memory_cntrl_instance108.rd_en ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64639  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li079_li079 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.memory_cntrl_instance108.rd_addr[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64640  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li080_li080 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.memory_cntrl_instance108.rd_addr[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64641  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li081_li081 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.memory_cntrl_instance108.rd_addr[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64642  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li082_li082 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.memory_cntrl_instance108.rd_addr[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64643  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li083_li083 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.memory_cntrl_instance108.rd_addr[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64644  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li084_li084 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.memory_cntrl_instance108.rd_addr[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64645  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li085_li085 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.memory_cntrl_instance108.rd_addr[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64646  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li086_li086 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.memory_cntrl_instance108.rd_addr[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64647  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li087_li087 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.memory_cntrl_instance108.rd_addr[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64648  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li088_li088 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.memory_cntrl_instance108.rd_addr[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64681  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li121_li121 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.memory_cntrl_instance108.wr_en ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64682  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li122_li122 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64683  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li123_li123 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64684  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li124_li124 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64685  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li125_li125 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64686  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li126_li126 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.memory_cntrl_instance108.wr_addr[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64687  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li127_li127 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.memory_cntrl_instance108.wr_addr[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64688  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li128_li128 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.memory_cntrl_instance108.wr_addr[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64689  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li129_li129 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.memory_cntrl_instance108.wr_addr[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64690  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li130_li130 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.memory_cntrl_instance108.wr_addr[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64691  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li131_li131 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.memory_cntrl_instance108.wr_addr[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64692  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_rst ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance106.cin ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64694  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[0] ),
    .E(1'h1),
    .Q(\d_in0[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64695  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[1] ),
    .E(1'h1),
    .Q(\d_in0[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64696  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[2] ),
    .E(1'h1),
    .Q(\d_in0[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64697  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[3] ),
    .E(1'h1),
    .Q(\d_in0[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64698  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[4] ),
    .E(1'h1),
    .Q(\d_in0[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64699  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[5] ),
    .E(1'h1),
    .Q(\d_in0[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64700  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[6] ),
    .E(1'h1),
    .Q(\d_in0[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64701  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[7] ),
    .E(1'h1),
    .Q(\d_in0[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64702  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[8] ),
    .E(1'h1),
    .Q(\d_in0[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64703  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[9] ),
    .E(1'h1),
    .Q(\d_in0[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64704  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[10] ),
    .E(1'h1),
    .Q(\d_in0[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64705  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[11] ),
    .E(1'h1),
    .Q(\d_in0[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64706  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[12] ),
    .E(1'h1),
    .Q(\d_in0[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64707  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[13] ),
    .E(1'h1),
    .Q(\d_in0[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64708  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[14] ),
    .E(1'h1),
    .Q(\d_in0[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64709  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[15] ),
    .E(1'h1),
    .Q(\d_in0[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64710  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[16] ),
    .E(1'h1),
    .Q(\d_in0[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64711  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[17] ),
    .E(1'h1),
    .Q(\d_in0[17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64712  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[18] ),
    .E(1'h1),
    .Q(\d_in0[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64713  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[19] ),
    .E(1'h1),
    .Q(\d_in0[19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64714  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[20] ),
    .E(1'h1),
    .Q(\d_in0[20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64715  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[21] ),
    .E(1'h1),
    .Q(\d_in0[21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64716  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[22] ),
    .E(1'h1),
    .Q(\d_in0[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64717  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[23] ),
    .E(1'h1),
    .Q(\d_in0[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64718  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[24] ),
    .E(1'h1),
    .Q(\d_in0[24] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64719  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[25] ),
    .E(1'h1),
    .Q(\d_in0[25] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64720  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[26] ),
    .E(1'h1),
    .Q(\d_in0[26] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64721  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[27] ),
    .E(1'h1),
    .Q(\d_in0[27] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64722  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[28] ),
    .E(1'h1),
    .Q(\d_in0[28] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64723  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[29] ),
    .E(1'h1),
    .Q(\d_in0[29] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64724  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[30] ),
    .E(1'h1),
    .Q(\d_in0[30] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64725  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[31] ),
    .E(1'h1),
    .Q(\d_in0[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64726  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[32] ),
    .E(1'h1),
    .Q(\d_in1[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64727  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[33] ),
    .E(1'h1),
    .Q(\d_in1[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64728  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[34] ),
    .E(1'h1),
    .Q(\d_in1[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64729  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[64] ),
    .E(1'h1),
    .Q(\d_in2[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64730  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[65] ),
    .E(1'h1),
    .Q(\d_in2[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64731  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[66] ),
    .E(1'h1),
    .Q(\d_in2[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64732  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[67] ),
    .E(1'h1),
    .Q(\d_in2[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64733  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[68] ),
    .E(1'h1),
    .Q(\d_in2[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64734  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[69] ),
    .E(1'h1),
    .Q(\d_in2[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64735  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[70] ),
    .E(1'h1),
    .Q(\d_in2[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64736  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[71] ),
    .E(1'h1),
    .Q(\d_in2[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64737  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[72] ),
    .E(1'h1),
    .Q(\d_in2[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64738  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[73] ),
    .E(1'h1),
    .Q(\d_in2[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64739  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[74] ),
    .E(1'h1),
    .Q(\d_in2[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64740  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[75] ),
    .E(1'h1),
    .Q(\d_in2[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64741  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[76] ),
    .E(1'h1),
    .Q(\d_in2[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64742  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[77] ),
    .E(1'h1),
    .Q(\d_in2[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64743  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[78] ),
    .E(1'h1),
    .Q(\d_in2[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64744  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[79] ),
    .E(1'h1),
    .Q(\d_in2[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64745  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[80] ),
    .E(1'h1),
    .Q(\d_in2[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64746  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[81] ),
    .E(1'h1),
    .Q(\d_in2[17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64747  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[82] ),
    .E(1'h1),
    .Q(\d_in2[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64748  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[83] ),
    .E(1'h1),
    .Q(\d_in2[19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64749  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[84] ),
    .E(1'h1),
    .Q(\d_in2[20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64750  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[85] ),
    .E(1'h1),
    .Q(\d_in2[21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64751  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[86] ),
    .E(1'h1),
    .Q(\d_in2[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64752  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[87] ),
    .E(1'h1),
    .Q(\d_in2[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64753  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[88] ),
    .E(1'h1),
    .Q(\d_in2[24] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64754  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[89] ),
    .E(1'h1),
    .Q(\d_in2[25] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64755  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[90] ),
    .E(1'h1),
    .Q(\d_in2[26] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64756  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[91] ),
    .E(1'h1),
    .Q(\d_in2[27] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64757  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[92] ),
    .E(1'h1),
    .Q(\d_in2[28] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64758  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[93] ),
    .E(1'h1),
    .Q(\d_in2[29] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64759  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[94] ),
    .E(1'h1),
    .Q(\d_in2[30] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64760  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[95] ),
    .E(1'h1),
    .Q(\d_in2[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64761  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[96] ),
    .E(1'h1),
    .Q(\d_in3[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64762  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[97] ),
    .E(1'h1),
    .Q(\d_in3[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64763  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[98] ),
    .E(1'h1),
    .Q(\d_in3[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64764  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[99] ),
    .E(1'h1),
    .Q(\d_in3[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64765  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[100] ),
    .E(1'h1),
    .Q(\d_in3[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64766  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[101] ),
    .E(1'h1),
    .Q(\d_in3[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64767  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[102] ),
    .E(1'h1),
    .Q(\d_in3[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64768  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[103] ),
    .E(1'h1),
    .Q(\d_in3[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64769  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[104] ),
    .E(1'h1),
    .Q(\d_in3[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64770  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[105] ),
    .E(1'h1),
    .Q(\d_in3[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64771  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[106] ),
    .E(1'h1),
    .Q(\d_in3[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64772  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[107] ),
    .E(1'h1),
    .Q(\d_in3[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64773  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[108] ),
    .E(1'h1),
    .Q(\d_in3[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64774  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[109] ),
    .E(1'h1),
    .Q(\d_in3[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64775  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[110] ),
    .E(1'h1),
    .Q(\d_in3[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64776  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[111] ),
    .E(1'h1),
    .Q(\d_in3[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64777  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[112] ),
    .E(1'h1),
    .Q(\d_in3[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64778  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[113] ),
    .E(1'h1),
    .Q(\d_in3[17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64779  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[114] ),
    .E(1'h1),
    .Q(\d_in3[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64780  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[115] ),
    .E(1'h1),
    .Q(\d_in3[19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64781  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[116] ),
    .E(1'h1),
    .Q(\d_in3[20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64782  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[117] ),
    .E(1'h1),
    .Q(\d_in3[21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64783  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[118] ),
    .E(1'h1),
    .Q(\d_in3[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64784  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[119] ),
    .E(1'h1),
    .Q(\d_in3[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64785  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[120] ),
    .E(1'h1),
    .Q(\d_in3[24] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64786  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[121] ),
    .E(1'h1),
    .Q(\d_in3[25] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64787  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[122] ),
    .E(1'h1),
    .Q(\d_in3[26] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64788  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[123] ),
    .E(1'h1),
    .Q(\d_in3[27] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64789  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[124] ),
    .E(1'h1),
    .Q(\d_in3[28] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64790  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[125] ),
    .E(1'h1),
    .Q(\d_in3[29] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64791  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[126] ),
    .E(1'h1),
    .Q(\d_in3[30] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64792  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[127] ),
    .E(1'h1),
    .Q(\d_in3[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64793  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[128] ),
    .E(1'h1),
    .Q(\d_in4[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64794  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[129] ),
    .E(1'h1),
    .Q(\d_in4[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64795  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[130] ),
    .E(1'h1),
    .Q(\d_in4[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64796  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[131] ),
    .E(1'h1),
    .Q(\d_in4[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64797  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[132] ),
    .E(1'h1),
    .Q(\d_in4[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64798  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[133] ),
    .E(1'h1),
    .Q(\d_in4[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64799  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[134] ),
    .E(1'h1),
    .Q(\d_in4[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64800  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[135] ),
    .E(1'h1),
    .Q(\d_in4[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64801  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[136] ),
    .E(1'h1),
    .Q(\d_in4[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64802  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[137] ),
    .E(1'h1),
    .Q(\d_in4[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64803  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[138] ),
    .E(1'h1),
    .Q(\d_in4[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64804  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[139] ),
    .E(1'h1),
    .Q(\d_in4[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64805  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[140] ),
    .E(1'h1),
    .Q(\d_in4[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64806  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[141] ),
    .E(1'h1),
    .Q(\d_in4[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64807  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[142] ),
    .E(1'h1),
    .Q(\d_in4[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64808  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[143] ),
    .E(1'h1),
    .Q(\d_in4[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64809  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[144] ),
    .E(1'h1),
    .Q(\d_in4[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64810  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[145] ),
    .E(1'h1),
    .Q(\d_in4[17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64811  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[146] ),
    .E(1'h1),
    .Q(\d_in4[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64812  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[147] ),
    .E(1'h1),
    .Q(\d_in4[19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64813  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[148] ),
    .E(1'h1),
    .Q(\d_in4[20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64814  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[149] ),
    .E(1'h1),
    .Q(\d_in4[21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64815  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[150] ),
    .E(1'h1),
    .Q(\d_in4[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64816  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[151] ),
    .E(1'h1),
    .Q(\d_in4[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64817  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[152] ),
    .E(1'h1),
    .Q(\d_in4[24] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64818  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[153] ),
    .E(1'h1),
    .Q(\d_in4[25] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64819  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[154] ),
    .E(1'h1),
    .Q(\d_in4[26] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64820  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[155] ),
    .E(1'h1),
    .Q(\d_in4[27] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64821  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[156] ),
    .E(1'h1),
    .Q(\d_in4[28] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64822  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[157] ),
    .E(1'h1),
    .Q(\d_in4[29] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64823  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[158] ),
    .E(1'h1),
    .Q(\d_in4[30] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64824  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[159] ),
    .E(1'h1),
    .Q(\d_in4[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64825  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li265_li265 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance107.data_out[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64826  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li266_li266 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance107.data_out[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64827  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li267_li267 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance219.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64828  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li268_li268 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance219.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64829  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li269_li269 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance219.data_out[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64830  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li270_li270 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance219.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64831  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li271_li271 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance219.data_out[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64832  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li272_li272 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance219.data_out[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64833  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li273_li273 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance219.data_out[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64834  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li274_li274 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance219.data_out[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64835  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li275_li275 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance322.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64836  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li276_li276 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance322.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64837  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li277_li277 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance322.data_out[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64838  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li278_li278 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance322.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64839  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li279_li279 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance322.data_out[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64840  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li280_li280 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance322.data_out[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64841  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li281_li281 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance322.data_out[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64842  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li282_li282 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance322.data_out[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64843  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li283_li283 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance438.data_out[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64844  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li284_li284 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance438.data_out[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64845  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li285_li285 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance548.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64846  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li286_li286 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance548.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64847  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li287_li287 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance548.data_out[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64848  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li288_li288 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance548.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64849  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li289_li289 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance548.data_out[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64850  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li290_li290 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance548.data_out[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64851  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li291_li291 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance548.data_out[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64852  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li292_li292 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.encoder_instance548.data_out[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64853  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li293_li293 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance106.full_adder_inst.a[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64854  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li294_li294 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance106.full_adder_inst.a[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64855  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li295_li295 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance106.full_adder_inst.a[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64856  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li296_li296 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance106.full_adder_inst.a[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64857  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li297_li297 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance106.full_adder_inst.a[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64858  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li298_li298 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance106.full_adder_inst.a[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64859  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li299_li299 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance106.full_adder_inst.a[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64860  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li300_li300 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance106.full_adder_inst.a[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64861  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li301_li301 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64862  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li133_li133 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance104.decoder_inst.data_out[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64863  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li303_li303 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance106.full_adder_inst.c ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64864  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li304_li304 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64865  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li305_li305 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64866  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li306_li306 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64867  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li307_li307 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64868  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li308_li308 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64869  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li309_li309 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64870  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li310_li310 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64871  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li311_li311 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64872  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li312_li312 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64873  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li313_li313 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64874  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li314_li314 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance106.full_adder_inst.data_out[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64876  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li316_li316 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64877  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li317_li317 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64878  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li318_li318 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64879  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li319_li319 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64880  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li320_li320 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64881  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li321_li321 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64882  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li322_li322 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64883  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li323_li323 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64884  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li324_li324 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64885  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li325_li325 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64886  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li326_li326 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64887  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li327_li327 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64888  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li328_li328 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64889  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li329_li329 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64890  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li330_li330 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64891  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li331_li331 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64892  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li332_li332 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.b[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64893  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li333_li333 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.b[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64894  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li334_li334 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.b[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64895  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li335_li335 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.b[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64896  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li336_li336 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.b[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64897  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li337_li337 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.b[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64898  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li338_li338 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.b[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64899  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li339_li339 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.b[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64900  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li340_li340 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.b[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64901  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li341_li341 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.b[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64902  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li342_li342 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.b[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64903  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li343_li343 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.b[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64904  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li344_li344 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.b[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64905  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li345_li345 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.b[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64906  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li346_li346 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.b[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64907  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li347_li347 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.b[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64908  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li348_li348 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64909  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li349_li349 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64910  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li350_li350 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64911  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li351_li351 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64912  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li352_li352 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64913  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li353_li353 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64914  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li354_li354 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64915  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li355_li355 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64916  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li356_li356 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64917  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li357_li357 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64918  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li358_li358 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64919  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li359_li359 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64920  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li360_li360 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64921  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li361_li361 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64922  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li362_li362 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64923  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li363_li363 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64924  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li364_li364 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64925  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li365_li365 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64926  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li366_li366 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64927  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li367_li367 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64928  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li368_li368 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64929  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li369_li369 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64930  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li370_li370 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64931  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li371_li371 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64932  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li372_li372 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64933  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li373_li373 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64934  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li374_li374 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64935  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li375_li375 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64936  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li376_li376 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64937  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li377_li377 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64938  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li378_li378 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64939  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li379_li379 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64940  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li380_li380 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64941  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li381_li381 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.b[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64942  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li382_li382 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.b[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64943  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li383_li383 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.b[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64944  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li384_li384 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.b[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64945  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li385_li385 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.b[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64946  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li386_li386 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.b[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64947  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li387_li387 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.b[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64948  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li388_li388 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.b[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64949  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li389_li389 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.b[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64950  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li390_li390 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.b[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64951  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li391_li391 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.b[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64952  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li392_li392 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.b[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64953  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li393_li393 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.b[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64954  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li394_li394 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.b[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64955  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li395_li395 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.b[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64956  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li396_li396 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.b[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64957  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li397_li397 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64958  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li398_li398 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64959  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li399_li399 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64960  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li400_li400 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64961  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li401_li401 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64962  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li402_li402 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64963  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li403_li403 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64964  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li404_li404 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64965  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li405_li405 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64966  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li406_li406 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64967  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li407_li407 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64968  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li408_li408 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64969  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li409_li409 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64970  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li410_li410 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64971  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li411_li411 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64972  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li412_li412 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64973  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li413_li413 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64974  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li414_li414 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64975  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li415_li415 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64976  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li416_li416 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64977  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li417_li417 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64978  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li418_li418 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64979  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li419_li419 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64980  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li420_li420 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64981  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li421_li421 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64982  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li422_li422 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64983  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li423_li423 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64984  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li424_li424 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64985  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li425_li425 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64986  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li426_li426 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64987  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li427_li427 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64988  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li428_li428 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64989  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li429_li429 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64990  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li430_li430 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.b[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64991  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li431_li431 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.b[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64992  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li432_li432 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.b[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64993  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li433_li433 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.b[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64994  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li434_li434 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.b[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64995  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li435_li435 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.b[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64996  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li436_li436 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.b[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64997  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li437_li437 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.b[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64998  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li438_li438 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.b[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_64999  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li439_li439 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.b[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65000  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li440_li440 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.b[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65001  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li441_li441 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.b[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65002  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li442_li442 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.b[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65003  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li443_li443 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.b[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65004  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li444_li444 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.b[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65005  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li445_li445 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.b[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65006  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li446_li446 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65007  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li447_li447 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65008  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li448_li448 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65009  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li449_li449 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65010  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li450_li450 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65011  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li451_li451 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65012  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li452_li452 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65013  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li453_li453 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65014  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li454_li454 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65015  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li455_li455 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65016  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li456_li456 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65017  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li457_li457 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65018  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li458_li458 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65019  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li459_li459 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65020  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li460_li460 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65021  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li461_li461 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65022  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li462_li462 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65023  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li463_li463 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance103.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65024  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li464_li464 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance103.data_out[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65025  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li465_li465 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance103.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65026  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li466_li466 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance217.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65027  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li467_li467 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance217.data_out[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65028  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li468_li468 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance217.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65029  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li469_li469 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance217.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65030  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li470_li470 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance217.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65031  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li471_li471 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance217.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65032  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li472_li472 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance217.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65033  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li473_li473 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance217.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65034  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li474_li474 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance217.data_out[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65035  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li475_li475 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance217.data_out[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65036  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li476_li476 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance217.data_out[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65037  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li477_li477 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance217.data_out[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65038  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li478_li478 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance217.data_out[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65039  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li479_li479 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance217.data_out[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65040  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li480_li480 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance217.data_out[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65041  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li481_li481 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance217.data_out[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65042  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li482_li482 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance217.data_out[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65058  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li498_li498 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65059  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li499_li499 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65060  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li500_li500 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65061  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li501_li501 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65062  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li502_li502 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65063  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li503_li503 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65064  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li504_li504 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65065  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li505_li505 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65066  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li506_li506 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65067  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li507_li507 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65068  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li508_li508 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65069  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li509_li509 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65070  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li510_li510 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65071  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li511_li511 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65072  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li512_li512 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65073  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li513_li513 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65074  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li514_li514 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65075  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li515_li515 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65076  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li516_li516 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65077  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li517_li517 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65078  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li518_li518 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65079  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li519_li519 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65080  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li520_li520 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65081  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li521_li521 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65082  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li522_li522 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[24] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65083  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li523_li523 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[25] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65084  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li524_li524 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[26] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65085  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li525_li525 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[27] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65086  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li526_li526 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[28] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65087  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li527_li527 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[29] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65088  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li528_li528 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[30] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65089  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li529_li529 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.invertion_instance329.data_out[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65090  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li530_li530 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance102.add_out_reg_2[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65091  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li531_li531 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance102.add_out_reg_2[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65092  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li532_li532 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance102.add_out_reg_2[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65093  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li533_li533 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance102.add_out_reg_2[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65094  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li534_li534 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance102.add_out_reg_2[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65095  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li535_li535 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance102.add_out_reg_2[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65096  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li536_li536 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance102.add_out_reg_2[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65097  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li537_li537 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance102.add_out_reg_2[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65098  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li538_li538 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance102.add_out_reg_2[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65099  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li539_li539 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance102.add_out_reg_2[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65100  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li540_li540 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance102.add_out_reg_2[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65101  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li541_li541 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance212.add_out_reg_2[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65102  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li542_li542 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance212.add_out_reg_2[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65103  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li543_li543 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance212.add_out_reg_2[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65104  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li544_li544 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance212.add_out_reg_2[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65105  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li545_li545 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance212.add_out_reg_2[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65106  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li546_li546 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance212.add_out_reg_2[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65107  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li547_li547 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance212.add_out_reg_2[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65108  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li548_li548 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance212.add_out_reg_2[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65109  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li549_li549 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance212.add_out_reg_2[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65110  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li550_li550 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance212.add_out_reg_2[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65111  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li551_li551 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance324.add_out_reg_2[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65112  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li552_li552 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance324.add_out_reg_2[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65113  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li553_li553 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance324.add_out_reg_2[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65114  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li554_li554 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance432.add_out_reg_2[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65115  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li555_li555 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance432.add_out_reg_2[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65116  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li556_li556 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance432.add_out_reg_2[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65117  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li557_li557 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65118  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li558_li558 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65119  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li559_li559 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65120  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li560_li560 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65121  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li561_li561 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65122  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li562_li562 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65123  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li563_li563 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65124  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li564_li564 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65125  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li565_li565 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65126  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li566_li566 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65127  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li567_li567 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65128  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li568_li568 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65129  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li569_li569 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65130  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li570_li570 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65131  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li571_li571 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65132  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li572_li572 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65133  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li573_li573 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65134  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li574_li574 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.memory_cntrl_instance108.state[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65135  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li575_li575 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65136  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li576_li576 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65137  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li577_li577 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65138  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li578_li578 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65139  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li579_li579 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65140  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li580_li580 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65141  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li581_li581 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65142  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li582_li582 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65143  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li583_li583 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65144  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li584_li584 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65145  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li585_li585 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65146  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li586_li586 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65147  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li587_li587 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65148  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li588_li588 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65149  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li589_li589 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65150  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li590_li590 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65151  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li591_li591 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65152  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li592_li592 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65153  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li593_li593 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65154  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li594_li594 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65155  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li595_li595 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65156  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li596_li596 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65157  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li597_li597 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65158  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li598_li598 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65159  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li599_li599 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[24] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65160  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li600_li600 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[25] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65161  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li601_li601 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[26] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65162  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li602_li602 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[27] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65163  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li603_li603 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[28] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65164  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li604_li604 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[29] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65165  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li605_li605 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[30] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65166  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li606_li606 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance109.data_out[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65167  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li607_li607 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65168  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li608_li608 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65169  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li609_li609 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65170  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li610_li610 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65171  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li611_li611 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65172  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li612_li612 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65173  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li613_li613 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65174  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li614_li614 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65175  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li615_li615 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65176  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li616_li616 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65177  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li617_li617 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65178  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li618_li618 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65179  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li619_li619 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65180  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li620_li620 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65181  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li621_li621 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65182  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li622_li622 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65183  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li623_li623 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65184  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li624_li624 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65185  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li625_li625 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65186  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li626_li626 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65187  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li627_li627 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65188  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li628_li628 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65189  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li629_li629 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65190  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li630_li630 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65191  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li631_li631 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[24] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65192  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li632_li632 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[25] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65193  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li633_li633 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[26] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65194  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li634_li634 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[27] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65195  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li635_li635 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[28] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65196  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li636_li636 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[29] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65197  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li637_li637 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[30] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65198  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li638_li638 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance215.data_out[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65199  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li639_li639 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance326.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65200  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li640_li640 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance326.data_out[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65201  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li641_li641 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance326.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65202  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li642_li642 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance326.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65203  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li643_li643 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance326.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65204  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li644_li644 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance326.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65205  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li522_li522 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance326.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65206  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li646_li646 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance326.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65207  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li647_li647 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance326.data_out[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65209  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li649_li649 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance439.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65210  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li650_li650 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance439.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65211  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li651_li651 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance439.data_out[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65212  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li652_li652 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance439.data_out[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65213  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li653_li653 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65214  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li654_li654 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65215  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li655_li655 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65216  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li656_li656 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65217  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li657_li657 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65218  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li658_li658 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65219  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li659_li659 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65220  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li660_li660 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65221  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li661_li661 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65222  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li662_li662 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65223  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li663_li663 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65224  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li664_li664 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65225  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li665_li665 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65226  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li666_li666 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65227  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li667_li667 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65228  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li668_li668 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65229  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li669_li669 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65230  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li670_li670 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65231  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li671_li671 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65232  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li672_li672 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65233  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li673_li673 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65234  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li674_li674 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65235  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li675_li675 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65236  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li676_li676 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65237  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li677_li677 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[24] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65238  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li678_li678 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[25] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65239  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li679_li679 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[26] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65240  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li680_li680 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[27] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65241  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li681_li681 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[28] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65242  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li682_li682 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[29] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65243  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li683_li683 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[30] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65244  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li684_li684 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.mod_n_counter_instance545.data_out[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65245  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li685_li685 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65246  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li686_li686 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65247  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li687_li687 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65248  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li688_li688 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65249  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li689_li689 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65250  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li690_li690 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65251  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li691_li691 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65252  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li692_li692 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65253  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li693_li693 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65254  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li694_li694 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65255  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li695_li695 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65256  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li696_li696 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65257  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li697_li697 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65258  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li698_li698 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65259  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li699_li699 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65260  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li700_li700 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65261  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li701_li701 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65262  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li702_li702 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65263  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li703_li703 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65264  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li704_li704 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65265  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li705_li705 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65266  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li706_li706 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65267  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li707_li707 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65268  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li708_li708 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65269  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li709_li709 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[24] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65270  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li710_li710 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[25] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65271  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li711_li711 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[26] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65272  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li712_li712 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[27] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65273  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li713_li713 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[28] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65274  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li714_li714 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[29] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65275  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li715_li715 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[30] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65276  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li716_li716 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.data_out[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65277  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li717_li717 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65278  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li718_li718 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65279  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li719_li719 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65280  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li720_li720 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65281  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li721_li721 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65282  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li722_li722 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65283  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li723_li723 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65284  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li724_li724 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65285  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li725_li725 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65286  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li726_li726 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65287  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li727_li727 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65288  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li728_li728 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65289  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li729_li729 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65290  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li730_li730 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65291  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li731_li731 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65292  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li732_li732 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65293  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li733_li733 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65294  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li734_li734 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65295  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li735_li735 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65296  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li736_li736 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65297  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li737_li737 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65298  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li738_li738 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65299  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li739_li739 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65300  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li740_li740 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65301  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li741_li741 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[24] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65302  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li742_li742 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[25] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65303  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li743_li743 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[26] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65304  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li744_li744 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[27] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65305  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li745_li745 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[28] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65306  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li746_li746 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[29] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65307  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li747_li747 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[30] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65308  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li748_li748 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance214.paritygenerator_inst.data_out[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65309  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li749_li749 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance327.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65310  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li750_li750 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance327.data_out[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65311  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li751_li751 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance327.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65312  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li752_li752 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance327.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65313  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li753_li753 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance327.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65314  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li754_li754 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance327.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65315  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li755_li755 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance327.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65316  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li756_li756 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance327.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65317  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li757_li757 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance327.data_out[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65318  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li758_li758 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance327.data_out[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65320  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li760_li760 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65321  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li761_li761 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65322  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li762_li762 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65323  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li763_li763 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65324  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li764_li764 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65325  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li765_li765 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65326  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li766_li766 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65327  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li767_li767 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65328  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li768_li768 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65329  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li769_li769 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance327.paritygenerator_inst.data_out[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65331  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li771_li771 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65332  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li772_li772 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65333  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li773_li773 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65335  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li775_li775 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65336  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li776_li776 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65337  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li777_li777 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65338  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li778_li778 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65339  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li779_li779 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.data_out[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65340  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li780_li780 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.data_out[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65341  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li781_li781 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.data_out[17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65342  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li782_li782 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.data_out[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65343  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li783_li783 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.data_out[19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65344  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li784_li784 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.data_out[20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65345  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li785_li785 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.data_out[21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65346  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li786_li786 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.data_out[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65347  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li787_li787 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.data_out[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65348  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li788_li788 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.data_out[24] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65349  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li789_li789 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.data_out[25] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65350  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li790_li790 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.data_out[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65351  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li791_li791 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65352  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li669_li669 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65353  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li670_li670 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65355  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li672_li672 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65356  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li673_li673 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65357  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li674_li674 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65358  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li675_li675 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65359  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li676_li676 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65360  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li677_li677 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65361  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li678_li678 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65362  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li679_li679 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65363  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li680_li680 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65364  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li681_li681 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65365  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li682_li682 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65366  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li683_li683 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65367  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li684_li684 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65368  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li685_li685 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[24] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65369  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li686_li686 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[25] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65370  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li687_li687 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance437.paritygenerator_inst.data_out[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65371  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li811_li811 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65372  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li812_li812 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65373  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li813_li813 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65375  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li815_li815 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65376  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li816_li816 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65377  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li817_li817 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65378  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li818_li818 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65379  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li819_li819 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.data_out[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65380  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li820_li820 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.data_out[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65381  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li821_li821 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.data_out[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65382  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li822_li822 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.data_out[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65383  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li823_li823 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.data_out[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65384  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li824_li824 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.data_out[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65385  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li825_li825 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.data_out[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65386  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li826_li826 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.data_out[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65387  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li827_li827 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.data_out[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65389  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li829_li829 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65390  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li707_li707 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65391  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li708_li708 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65393  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li710_li710 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65394  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li711_li711 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65395  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li712_li712 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65396  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li713_li713 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65397  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li714_li714 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65398  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li715_li715 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65399  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li716_li716 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65400  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li717_li717 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65401  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li718_li718 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65402  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li719_li719 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65403  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li720_li720 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65404  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li721_li721 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65405  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li722_li722 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.parity_generator_instance543.paritygenerator_inst.data_out[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65407  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li724_li724 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance105.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65408  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li725_li725 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance105.data_out[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65409  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li726_li726 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance105.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65410  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li727_li727 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance105.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65411  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li728_li728 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance105.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65412  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li729_li729 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance105.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65413  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li730_li730 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance105.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65414  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li731_li731 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance105.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65415  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li732_li732 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance211.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65416  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li733_li733 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance211.data_out[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65417  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li734_li734 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance211.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65418  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li735_li735 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance211.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65419  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li736_li736 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance211.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65420  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li737_li737 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance211.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65421  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li738_li738 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance211.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65422  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$55512$li739_li739 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance211.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65424  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li864_li864 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance323.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65425  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li865_li865 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance323.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65426  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li866_li866 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance323.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65427  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li867_li867 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance323.data_out[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65428  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li868_li868 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance323.data_out[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65429  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li869_li869 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance323.data_out[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65430  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li870_li870 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance323.data_out[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65431  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li871_li871 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance323.data_out[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65432  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li872_li872 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance549.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65433  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li873_li873 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance549.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65434  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li874_li874 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance549.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65435  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li875_li875 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance549.data_out[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65436  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li876_li876 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance549.data_out[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65437  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li877_li877 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance549.data_out[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65438  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li878_li878 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance549.data_out[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65439  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li879_li879 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.register_instance549.data_out[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65440  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_100772[6] ),
    .E(1'h1),
    .Q(\$auto_86741 ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65441  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li881_li881 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65442  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li882_li882 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65443  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li883_li883 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65444  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li884_li884 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65445  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li885_li885 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65446  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li886_li886 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65447  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li887_li887 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65448  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li888_li888 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65449  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li889_li889 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65450  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li890_li890 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65451  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li891_li891 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65452  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li892_li892 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65453  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li893_li893 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65454  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li894_li894 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65455  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li895_li895 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65456  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li896_li896 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65457  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li897_li897 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65458  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li898_li898 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65459  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li899_li899 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65460  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li900_li900 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65461  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li901_li901 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65462  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li902_li902 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65463  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li903_li903 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65464  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li904_li904 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65465  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li905_li905 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[24] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65466  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li906_li906 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[25] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65467  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li907_li907 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[26] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65468  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li908_li908 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[27] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65469  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li909_li909 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[28] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65470  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li910_li910 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[29] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65471  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li911_li911 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[30] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65472  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li912_li912 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65473  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li913_li913 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65474  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li914_li914 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65475  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li915_li915 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65476  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li916_li916 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65477  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li917_li917 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65478  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li918_li918 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65479  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li919_li919 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65480  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li920_li920 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65481  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li921_li921 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65482  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li922_li922 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65483  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li923_li923 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65484  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li924_li924 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65485  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li925_li925 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65486  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li926_li926 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65487  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li927_li927 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65488  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li928_li928 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65489  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li929_li929 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65490  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li930_li930 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65491  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li931_li931 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65492  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li932_li932 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65493  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li933_li933 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65494  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li934_li934 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65495  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li935_li935 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65496  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li936_li936 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65497  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li937_li937 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[24] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65498  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li938_li938 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[25] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65499  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li939_li939 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[26] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65500  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li940_li940 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[27] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65501  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li941_li941 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[28] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65502  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li942_li942 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[29] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65503  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li943_li943 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[30] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65504  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li944_li944 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65505  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li945_li945 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65506  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li946_li946 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65507  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li947_li947 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65508  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li948_li948 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65509  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li949_li949 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65510  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li950_li950 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65511  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li951_li951 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65512  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li952_li952 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65513  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li953_li953 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65514  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li954_li954 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65515  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li955_li955 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65516  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li956_li956 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65517  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li957_li957 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65518  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li958_li958 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65519  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li959_li959 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65520  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li960_li960 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65521  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li961_li961 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[24] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65522  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li962_li962 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance435.shift_reg_inst.data_out[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65523  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li963_li963 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65524  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li964_li964 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65525  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li965_li965 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65527  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li967_li967 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65528  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li968_li968 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65529  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li969_li969 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65530  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li970_li970 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65531  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li971_li971 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65532  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li972_li972 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65533  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li973_li973 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65534  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li974_li974 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65535  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li975_li975 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65536  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li976_li976 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65537  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li977_li977 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65538  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li978_li978 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65539  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li979_li979 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65540  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li980_li980 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65541  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li981_li981 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65542  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li982_li982 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65544  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li984_li984 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65545  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li985_li985 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65546  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li986_li986 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65547  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li987_li987 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[24] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65548  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li988_li988 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[25] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65549  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li989_li989 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[26] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65550  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li990_li990 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[27] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65551  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li991_li991 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[28] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65552  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li992_li992 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[29] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65553  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li993_li993 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[30] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$64559$auto_65554  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$li994_li994 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70563  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li000_li000 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out_reg[2] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70564  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance436.data_out_reg[2] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out[2] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70565  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li002_li002 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out_reg[1] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70566  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance436.data_out_reg[1] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out[1] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70569  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li006_li006 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out_reg[3] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70570  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance436.data_out_reg[3] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out[3] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70571  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li008_li008 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out_reg[4] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70572  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance436.data_out_reg[4] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out[4] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70573  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li010_li010 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out_reg[5] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70574  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance436.data_out_reg[5] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out[5] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70575  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li012_li012 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out_reg[6] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70576  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance436.data_out_reg[6] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out[6] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70577  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li014_li014 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out_reg[7] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70578  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance436.data_out_reg[7] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out[7] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70579  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li016_li016 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out_reg[15] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70580  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance436.data_out_reg[15] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out[15] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70581  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li018_li018 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out_reg[16] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70582  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance436.data_out_reg[16] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out[16] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70583  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li020_li020 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out_reg[17] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70584  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance436.data_out_reg[17] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out[17] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70585  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li022_li022 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out_reg[18] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70586  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance436.data_out_reg[18] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out[18] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70587  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li024_li024 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out_reg[19] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70588  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance436.data_out_reg[19] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out[19] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70589  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li026_li026 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out_reg[20] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70590  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance436.data_out_reg[20] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out[20] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70591  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li028_li028 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out_reg[21] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70592  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance436.data_out_reg[21] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out[21] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70593  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li030_li030 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out_reg[22] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70594  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance436.data_out_reg[22] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out[22] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70595  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li032_li032 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out_reg[23] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70596  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance436.data_out_reg[23] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out[23] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70597  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li034_li034 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out_reg[24] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70598  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance436.data_out_reg[24] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out[24] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70599  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li036_li036 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out_reg[31] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70600  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance436.data_out_reg[31] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance436.data_out[31] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70601  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li038_li038 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out_reg[2] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70602  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance542.data_out_reg[2] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out[2] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70603  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li040_li040 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out_reg[1] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70604  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance542.data_out_reg[1] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out[1] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70605  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li042_li042 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out_reg[3] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70606  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance542.data_out_reg[3] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out[3] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70607  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li044_li044 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out_reg[4] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70608  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance542.data_out_reg[4] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out[4] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70609  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li046_li046 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out_reg[5] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70610  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance542.data_out_reg[5] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out[5] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70611  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li048_li048 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out_reg[6] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70612  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance542.data_out_reg[6] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out[6] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70613  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li050_li050 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out_reg[7] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70614  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance542.data_out_reg[7] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out[7] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70615  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li052_li052 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out_reg[8] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70616  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance542.data_out_reg[8] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out[8] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70617  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li054_li054 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out_reg[9] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70618  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance542.data_out_reg[9] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out[9] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70619  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li056_li056 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out_reg[10] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70620  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance542.data_out_reg[10] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out[10] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70621  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li058_li058 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out_reg[11] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70622  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance542.data_out_reg[11] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out[11] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70623  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li060_li060 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out_reg[12] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70624  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance542.data_out_reg[12] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out[12] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70625  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li062_li062 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out_reg[13] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70626  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance542.data_out_reg[13] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out[13] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70627  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li064_li064 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out_reg[14] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70628  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance542.data_out_reg[14] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out[14] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70629  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li066_li066 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out_reg[15] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70630  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance542.data_out_reg[15] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out[15] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70631  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$70562$li068_li068 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out_reg[16] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70632  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\design195_5_10_inst.large_mux_instance542.data_out_reg[16] ),
    .E(1'h1),
    .Q(\design195_5_10_inst.large_mux_instance542.data_out[16] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70633  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[0] ),
    .E(1'h1),
    .Q(\tmp[0] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70634  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[1] ),
    .E(1'h1),
    .Q(\tmp[1] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70635  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[2] ),
    .E(1'h1),
    .Q(\tmp[2] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70636  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[3] ),
    .E(1'h1),
    .Q(\tmp[3] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70637  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[4] ),
    .E(1'h1),
    .Q(\tmp[4] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70638  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[5] ),
    .E(1'h1),
    .Q(\tmp[5] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70639  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[6] ),
    .E(1'h1),
    .Q(\tmp[6] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70640  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[7] ),
    .E(1'h1),
    .Q(\tmp[7] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70641  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[8] ),
    .E(1'h1),
    .Q(\tmp[8] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70642  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[9] ),
    .E(1'h1),
    .Q(\tmp[9] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70643  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[10] ),
    .E(1'h1),
    .Q(\tmp[10] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70644  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[11] ),
    .E(1'h1),
    .Q(\tmp[11] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70645  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[12] ),
    .E(1'h1),
    .Q(\tmp[12] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70646  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[13] ),
    .E(1'h1),
    .Q(\tmp[13] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70647  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[14] ),
    .E(1'h1),
    .Q(\tmp[14] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70648  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[15] ),
    .E(1'h1),
    .Q(\tmp[15] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70649  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[16] ),
    .E(1'h1),
    .Q(\tmp[16] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70650  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[17] ),
    .E(1'h1),
    .Q(\tmp[17] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70651  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[18] ),
    .E(1'h1),
    .Q(\tmp[18] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70652  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[19] ),
    .E(1'h1),
    .Q(\tmp[19] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70653  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[20] ),
    .E(1'h1),
    .Q(\tmp[20] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70654  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[21] ),
    .E(1'h1),
    .Q(\tmp[21] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70655  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[22] ),
    .E(1'h1),
    .Q(\tmp[22] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70656  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[23] ),
    .E(1'h1),
    .Q(\tmp[23] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70657  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[24] ),
    .E(1'h1),
    .Q(\tmp[24] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70658  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[25] ),
    .E(1'h1),
    .Q(\tmp[25] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70659  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[26] ),
    .E(1'h1),
    .Q(\tmp[26] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70660  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[27] ),
    .E(1'h1),
    .Q(\tmp[27] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70661  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[28] ),
    .E(1'h1),
    .Q(\tmp[28] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70662  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[29] ),
    .E(1'h1),
    .Q(\tmp[29] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70663  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[30] ),
    .E(1'h1),
    .Q(\tmp[30] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70664  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$ibuf_in[31] ),
    .E(1'h1),
    .Q(\tmp[31] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70665  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[0] ),
    .E(1'h1),
    .Q(\tmp[32] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70666  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[1] ),
    .E(1'h1),
    .Q(\tmp[33] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70667  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[2] ),
    .E(1'h1),
    .Q(\tmp[34] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70668  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[3] ),
    .E(1'h1),
    .Q(\tmp[35] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70669  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[4] ),
    .E(1'h1),
    .Q(\tmp[36] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70670  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[5] ),
    .E(1'h1),
    .Q(\tmp[37] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70671  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[6] ),
    .E(1'h1),
    .Q(\tmp[38] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70672  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[7] ),
    .E(1'h1),
    .Q(\tmp[39] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70673  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[8] ),
    .E(1'h1),
    .Q(\tmp[40] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70674  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[9] ),
    .E(1'h1),
    .Q(\tmp[41] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70675  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[10] ),
    .E(1'h1),
    .Q(\tmp[42] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70676  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[11] ),
    .E(1'h1),
    .Q(\tmp[43] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70677  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[12] ),
    .E(1'h1),
    .Q(\tmp[44] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70678  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[13] ),
    .E(1'h1),
    .Q(\tmp[45] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70679  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[14] ),
    .E(1'h1),
    .Q(\tmp[46] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70680  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[15] ),
    .E(1'h1),
    .Q(\tmp[47] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70681  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[16] ),
    .E(1'h1),
    .Q(\tmp[48] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70682  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[17] ),
    .E(1'h1),
    .Q(\tmp[49] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70683  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[18] ),
    .E(1'h1),
    .Q(\tmp[50] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70684  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[19] ),
    .E(1'h1),
    .Q(\tmp[51] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70685  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[20] ),
    .E(1'h1),
    .Q(\tmp[52] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70686  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[21] ),
    .E(1'h1),
    .Q(\tmp[53] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70687  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[22] ),
    .E(1'h1),
    .Q(\tmp[54] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70688  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[23] ),
    .E(1'h1),
    .Q(\tmp[55] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70689  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[24] ),
    .E(1'h1),
    .Q(\tmp[56] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70690  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[25] ),
    .E(1'h1),
    .Q(\tmp[57] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70691  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[26] ),
    .E(1'h1),
    .Q(\tmp[58] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70692  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[27] ),
    .E(1'h1),
    .Q(\tmp[59] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70693  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[28] ),
    .E(1'h1),
    .Q(\tmp[60] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70694  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[29] ),
    .E(1'h1),
    .Q(\tmp[61] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70695  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[30] ),
    .E(1'h1),
    .Q(\tmp[62] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70696  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[31] ),
    .E(1'h1),
    .Q(\tmp[63] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70697  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[32] ),
    .E(1'h1),
    .Q(\tmp[64] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70698  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[33] ),
    .E(1'h1),
    .Q(\tmp[65] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70699  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[34] ),
    .E(1'h1),
    .Q(\tmp[66] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70700  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[35] ),
    .E(1'h1),
    .Q(\tmp[67] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70701  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[36] ),
    .E(1'h1),
    .Q(\tmp[68] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70702  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[37] ),
    .E(1'h1),
    .Q(\tmp[69] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70703  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[38] ),
    .E(1'h1),
    .Q(\tmp[70] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70704  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[39] ),
    .E(1'h1),
    .Q(\tmp[71] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70705  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[40] ),
    .E(1'h1),
    .Q(\tmp[72] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70706  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[41] ),
    .E(1'h1),
    .Q(\tmp[73] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70707  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[42] ),
    .E(1'h1),
    .Q(\tmp[74] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70708  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[43] ),
    .E(1'h1),
    .Q(\tmp[75] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70709  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[44] ),
    .E(1'h1),
    .Q(\tmp[76] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70710  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[45] ),
    .E(1'h1),
    .Q(\tmp[77] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70711  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[46] ),
    .E(1'h1),
    .Q(\tmp[78] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70712  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[47] ),
    .E(1'h1),
    .Q(\tmp[79] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70713  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[48] ),
    .E(1'h1),
    .Q(\tmp[80] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70714  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[49] ),
    .E(1'h1),
    .Q(\tmp[81] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70715  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[50] ),
    .E(1'h1),
    .Q(\tmp[82] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70716  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[51] ),
    .E(1'h1),
    .Q(\tmp[83] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70717  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[52] ),
    .E(1'h1),
    .Q(\tmp[84] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70718  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[53] ),
    .E(1'h1),
    .Q(\tmp[85] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70719  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[54] ),
    .E(1'h1),
    .Q(\tmp[86] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70720  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[55] ),
    .E(1'h1),
    .Q(\tmp[87] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70721  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[56] ),
    .E(1'h1),
    .Q(\tmp[88] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70722  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[57] ),
    .E(1'h1),
    .Q(\tmp[89] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70723  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[58] ),
    .E(1'h1),
    .Q(\tmp[90] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70724  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[59] ),
    .E(1'h1),
    .Q(\tmp[91] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70725  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[60] ),
    .E(1'h1),
    .Q(\tmp[92] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70726  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[61] ),
    .E(1'h1),
    .Q(\tmp[93] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70727  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[62] ),
    .E(1'h1),
    .Q(\tmp[94] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70728  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[63] ),
    .E(1'h1),
    .Q(\tmp[95] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70729  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[64] ),
    .E(1'h1),
    .Q(\tmp[96] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70730  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[65] ),
    .E(1'h1),
    .Q(\tmp[97] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70731  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[66] ),
    .E(1'h1),
    .Q(\tmp[98] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70732  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[67] ),
    .E(1'h1),
    .Q(\tmp[99] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70733  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[68] ),
    .E(1'h1),
    .Q(\tmp[100] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70734  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[69] ),
    .E(1'h1),
    .Q(\tmp[101] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70735  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[70] ),
    .E(1'h1),
    .Q(\tmp[102] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70736  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[71] ),
    .E(1'h1),
    .Q(\tmp[103] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70737  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[72] ),
    .E(1'h1),
    .Q(\tmp[104] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70738  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[73] ),
    .E(1'h1),
    .Q(\tmp[105] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70739  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[74] ),
    .E(1'h1),
    .Q(\tmp[106] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70740  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[75] ),
    .E(1'h1),
    .Q(\tmp[107] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70741  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[76] ),
    .E(1'h1),
    .Q(\tmp[108] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70742  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[77] ),
    .E(1'h1),
    .Q(\tmp[109] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70743  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[78] ),
    .E(1'h1),
    .Q(\tmp[110] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70744  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[79] ),
    .E(1'h1),
    .Q(\tmp[111] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70745  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[80] ),
    .E(1'h1),
    .Q(\tmp[112] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70746  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[81] ),
    .E(1'h1),
    .Q(\tmp[113] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70747  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[82] ),
    .E(1'h1),
    .Q(\tmp[114] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70748  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[83] ),
    .E(1'h1),
    .Q(\tmp[115] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70749  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[84] ),
    .E(1'h1),
    .Q(\tmp[116] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70750  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[85] ),
    .E(1'h1),
    .Q(\tmp[117] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70751  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[86] ),
    .E(1'h1),
    .Q(\tmp[118] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70752  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[87] ),
    .E(1'h1),
    .Q(\tmp[119] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70753  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[88] ),
    .E(1'h1),
    .Q(\tmp[120] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70754  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[89] ),
    .E(1'h1),
    .Q(\tmp[121] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70755  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[90] ),
    .E(1'h1),
    .Q(\tmp[122] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70756  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[91] ),
    .E(1'h1),
    .Q(\tmp[123] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70757  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[92] ),
    .E(1'h1),
    .Q(\tmp[124] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70758  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[93] ),
    .E(1'h1),
    .Q(\tmp[125] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70759  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[94] ),
    .E(1'h1),
    .Q(\tmp[126] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70760  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[95] ),
    .E(1'h1),
    .Q(\tmp[127] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70761  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[96] ),
    .E(1'h1),
    .Q(\tmp[128] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70762  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[97] ),
    .E(1'h1),
    .Q(\tmp[129] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70763  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[98] ),
    .E(1'h1),
    .Q(\tmp[130] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70764  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[99] ),
    .E(1'h1),
    .Q(\tmp[131] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70765  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[100] ),
    .E(1'h1),
    .Q(\tmp[132] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70766  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[101] ),
    .E(1'h1),
    .Q(\tmp[133] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70767  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[102] ),
    .E(1'h1),
    .Q(\tmp[134] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70768  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[103] ),
    .E(1'h1),
    .Q(\tmp[135] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70769  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[104] ),
    .E(1'h1),
    .Q(\tmp[136] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70770  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[105] ),
    .E(1'h1),
    .Q(\tmp[137] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70771  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[106] ),
    .E(1'h1),
    .Q(\tmp[138] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70772  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[107] ),
    .E(1'h1),
    .Q(\tmp[139] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70773  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[108] ),
    .E(1'h1),
    .Q(\tmp[140] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70774  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[109] ),
    .E(1'h1),
    .Q(\tmp[141] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70775  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[110] ),
    .E(1'h1),
    .Q(\tmp[142] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70776  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[111] ),
    .E(1'h1),
    .Q(\tmp[143] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70777  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[112] ),
    .E(1'h1),
    .Q(\tmp[144] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70778  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[113] ),
    .E(1'h1),
    .Q(\tmp[145] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70779  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[114] ),
    .E(1'h1),
    .Q(\tmp[146] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70780  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[115] ),
    .E(1'h1),
    .Q(\tmp[147] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70781  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[116] ),
    .E(1'h1),
    .Q(\tmp[148] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70782  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[117] ),
    .E(1'h1),
    .Q(\tmp[149] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70783  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[118] ),
    .E(1'h1),
    .Q(\tmp[150] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70784  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[119] ),
    .E(1'h1),
    .Q(\tmp[151] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70785  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[120] ),
    .E(1'h1),
    .Q(\tmp[152] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70786  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[121] ),
    .E(1'h1),
    .Q(\tmp[153] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70787  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[122] ),
    .E(1'h1),
    .Q(\tmp[154] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70788  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[123] ),
    .E(1'h1),
    .Q(\tmp[155] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70789  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[124] ),
    .E(1'h1),
    .Q(\tmp[156] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70790  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[125] ),
    .E(1'h1),
    .Q(\tmp[157] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70791  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[126] ),
    .E(1'h1),
    .Q(\tmp[158] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$70562$auto_70792  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\tmp[127] ),
    .E(1'h1),
    .Q(\tmp[159] ),
    .R(\$abc$128410$auto_100772[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71369  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86746 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance104.decoder_inst.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71370  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86748 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance104.decoder_inst.data_out[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71371  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86750 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance104.decoder_inst.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71372  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86752 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance104.decoder_inst.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71373  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86754 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance104.decoder_inst.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71374  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86756 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance104.decoder_inst.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71375  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86758 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance104.decoder_inst.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71376  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86760 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance104.decoder_inst.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71377  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86762 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance210.decoder_inst.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71378  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86764 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance210.decoder_inst.data_out[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71379  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86766 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance210.decoder_inst.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71380  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86768 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance210.decoder_inst.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71381  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86770 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance210.decoder_inst.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71382  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86772 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance210.decoder_inst.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71383  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86774 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance210.decoder_inst.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71384  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86776 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance210.decoder_inst.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71385  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86778 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance325.decoder_inst.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71386  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86780 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance325.decoder_inst.data_out[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71387  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86782 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance325.decoder_inst.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71388  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86784 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance325.decoder_inst.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71389  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86786 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance325.decoder_inst.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71390  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86788 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance325.decoder_inst.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71391  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86790 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance325.decoder_inst.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71392  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86792 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance325.decoder_inst.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71393  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86794 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance433.decoder_inst.data_out[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71394  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86796 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance433.decoder_inst.data_out[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71395  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86798 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance433.decoder_inst.data_out[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71396  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86800 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance433.decoder_inst.data_out[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71397  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86802 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance433.decoder_inst.data_out[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71398  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86804 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance433.decoder_inst.data_out[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71399  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86806 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance433.decoder_inst.data_out[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$71368$auto_71400  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$auto_86808 ),
    .E(1'h1),
    .Q(\design195_5_10_inst.decoder_instance433.decoder_inst.data_out[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8" *)
  CARRY \$auto_1049.final_adder  (
    .CIN(\$auto_1049.C[15] ),
    .G(1'h0),
    .O(\$abc$128410$abc$55512$auto_1049.co ),
    .P(1'h0)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1049.genblk1.slice[0].genblk1.my_adder  (
    .CIN(\$auto_1049.C[0] ),
    .COUT(\$auto_1049.C[1] ),
    .G(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[0] ),
    .O(\$auto_1049.Y[0] ),
    .P(\$auto_1049.S[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1049.genblk1.slice[10].genblk1.my_adder  (
    .CIN(\$auto_1049.C[10] ),
    .COUT(\$auto_1049.C[11] ),
    .G(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[10] ),
    .O(\$auto_1049.Y[10] ),
    .P(\$auto_1049.S[10] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1049.genblk1.slice[11].genblk1.my_adder  (
    .CIN(\$auto_1049.C[11] ),
    .COUT(\$auto_1049.C[12] ),
    .G(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[11] ),
    .O(\$auto_1049.Y[11] ),
    .P(\$auto_1049.S[11] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1049.genblk1.slice[12].genblk1.my_adder  (
    .CIN(\$auto_1049.C[12] ),
    .COUT(\$auto_1049.C[13] ),
    .G(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[12] ),
    .O(\$auto_1049.Y[12] ),
    .P(\$auto_1049.S[12] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1049.genblk1.slice[13].genblk1.my_adder  (
    .CIN(\$auto_1049.C[13] ),
    .COUT(\$auto_1049.C[14] ),
    .G(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[13] ),
    .O(\$auto_1049.Y[13] ),
    .P(\$auto_1049.S[13] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1049.genblk1.slice[14].genblk1.my_adder  (
    .CIN(\$auto_1049.C[14] ),
    .COUT(\$auto_1049.C[15] ),
    .G(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[14] ),
    .O(\$auto_1049.Y[14] ),
    .P(\$auto_1049.S[14] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1049.genblk1.slice[1].genblk1.my_adder  (
    .CIN(\$auto_1049.C[1] ),
    .COUT(\$auto_1049.C[2] ),
    .G(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[1] ),
    .O(\$auto_1049.Y[1] ),
    .P(\$auto_1049.S[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1049.genblk1.slice[2].genblk1.my_adder  (
    .CIN(\$auto_1049.C[2] ),
    .COUT(\$auto_1049.C[3] ),
    .G(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[2] ),
    .O(\$auto_1049.Y[2] ),
    .P(\$auto_1049.S[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1049.genblk1.slice[3].genblk1.my_adder  (
    .CIN(\$auto_1049.C[3] ),
    .COUT(\$auto_1049.C[4] ),
    .G(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[3] ),
    .O(\$auto_1049.Y[3] ),
    .P(\$auto_1049.S[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1049.genblk1.slice[4].genblk1.my_adder  (
    .CIN(\$auto_1049.C[4] ),
    .COUT(\$auto_1049.C[5] ),
    .G(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[4] ),
    .O(\$auto_1049.Y[4] ),
    .P(\$auto_1049.S[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1049.genblk1.slice[5].genblk1.my_adder  (
    .CIN(\$auto_1049.C[5] ),
    .COUT(\$auto_1049.C[6] ),
    .G(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[5] ),
    .O(\$auto_1049.Y[5] ),
    .P(\$auto_1049.S[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1049.genblk1.slice[6].genblk1.my_adder  (
    .CIN(\$auto_1049.C[6] ),
    .COUT(\$auto_1049.C[7] ),
    .G(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[6] ),
    .O(\$auto_1049.Y[6] ),
    .P(\$auto_1049.S[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1049.genblk1.slice[7].genblk1.my_adder  (
    .CIN(\$auto_1049.C[7] ),
    .COUT(\$auto_1049.C[8] ),
    .G(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[7] ),
    .O(\$auto_1049.Y[7] ),
    .P(\$auto_1049.S[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1049.genblk1.slice[8].genblk1.my_adder  (
    .CIN(\$auto_1049.C[8] ),
    .COUT(\$auto_1049.C[9] ),
    .G(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[8] ),
    .O(\$auto_1049.Y[8] ),
    .P(\$auto_1049.S[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1049.genblk1.slice[9].genblk1.my_adder  (
    .CIN(\$auto_1049.C[9] ),
    .COUT(\$auto_1049.C[10] ),
    .G(\design195_5_10_inst.full_adder_instance321.full_adder_inst.a[9] ),
    .O(\$auto_1049.Y[9] ),
    .P(\$auto_1049.S[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8" *)
  CARRY \$auto_1049.intermediate_adder  (
    .COUT(\$auto_1049.C[0] ),
    .G(\design195_5_10_inst.full_adder_instance106.full_adder_inst.c ),
    .P(1'h0)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8" *)
  CARRY \$auto_1055.final_adder  (
    .CIN(\$auto_1055.C[15] ),
    .G(1'h0),
    .O(\$abc$128410$abc$55512$auto_1055.co ),
    .P(1'h0)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1055.genblk1.slice[0].genblk1.my_adder  (
    .CIN(\$auto_1055.C[0] ),
    .COUT(\$auto_1055.C[1] ),
    .G(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[0] ),
    .O(\$auto_1055.Y[0] ),
    .P(\$auto_1055.S[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1055.genblk1.slice[10].genblk1.my_adder  (
    .CIN(\$auto_1055.C[10] ),
    .COUT(\$auto_1055.C[11] ),
    .G(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[10] ),
    .O(\$auto_1055.Y[10] ),
    .P(\$auto_1055.S[10] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1055.genblk1.slice[11].genblk1.my_adder  (
    .CIN(\$auto_1055.C[11] ),
    .COUT(\$auto_1055.C[12] ),
    .G(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[11] ),
    .O(\$auto_1055.Y[11] ),
    .P(\$auto_1055.S[11] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1055.genblk1.slice[12].genblk1.my_adder  (
    .CIN(\$auto_1055.C[12] ),
    .COUT(\$auto_1055.C[13] ),
    .G(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[12] ),
    .O(\$auto_1055.Y[12] ),
    .P(\$auto_1055.S[12] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1055.genblk1.slice[13].genblk1.my_adder  (
    .CIN(\$auto_1055.C[13] ),
    .COUT(\$auto_1055.C[14] ),
    .G(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[13] ),
    .O(\$auto_1055.Y[13] ),
    .P(\$auto_1055.S[13] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1055.genblk1.slice[14].genblk1.my_adder  (
    .CIN(\$auto_1055.C[14] ),
    .COUT(\$auto_1055.C[15] ),
    .G(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[14] ),
    .O(\$auto_1055.Y[14] ),
    .P(\$auto_1055.S[14] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1055.genblk1.slice[1].genblk1.my_adder  (
    .CIN(\$auto_1055.C[1] ),
    .COUT(\$auto_1055.C[2] ),
    .G(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[1] ),
    .O(\$auto_1055.Y[1] ),
    .P(\$auto_1055.S[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1055.genblk1.slice[2].genblk1.my_adder  (
    .CIN(\$auto_1055.C[2] ),
    .COUT(\$auto_1055.C[3] ),
    .G(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[2] ),
    .O(\$auto_1055.Y[2] ),
    .P(\$auto_1055.S[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1055.genblk1.slice[3].genblk1.my_adder  (
    .CIN(\$auto_1055.C[3] ),
    .COUT(\$auto_1055.C[4] ),
    .G(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[3] ),
    .O(\$auto_1055.Y[3] ),
    .P(\$auto_1055.S[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1055.genblk1.slice[4].genblk1.my_adder  (
    .CIN(\$auto_1055.C[4] ),
    .COUT(\$auto_1055.C[5] ),
    .G(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[4] ),
    .O(\$auto_1055.Y[4] ),
    .P(\$auto_1055.S[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1055.genblk1.slice[5].genblk1.my_adder  (
    .CIN(\$auto_1055.C[5] ),
    .COUT(\$auto_1055.C[6] ),
    .G(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[5] ),
    .O(\$auto_1055.Y[5] ),
    .P(\$auto_1055.S[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1055.genblk1.slice[6].genblk1.my_adder  (
    .CIN(\$auto_1055.C[6] ),
    .COUT(\$auto_1055.C[7] ),
    .G(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[6] ),
    .O(\$auto_1055.Y[6] ),
    .P(\$auto_1055.S[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1055.genblk1.slice[7].genblk1.my_adder  (
    .CIN(\$auto_1055.C[7] ),
    .COUT(\$auto_1055.C[8] ),
    .G(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[7] ),
    .O(\$auto_1055.Y[7] ),
    .P(\$auto_1055.S[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1055.genblk1.slice[8].genblk1.my_adder  (
    .CIN(\$auto_1055.C[8] ),
    .COUT(\$auto_1055.C[9] ),
    .G(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[8] ),
    .O(\$auto_1055.Y[8] ),
    .P(\$auto_1055.S[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1055.genblk1.slice[9].genblk1.my_adder  (
    .CIN(\$auto_1055.C[9] ),
    .COUT(\$auto_1055.C[10] ),
    .G(\design195_5_10_inst.full_adder_instance431.full_adder_inst.a[9] ),
    .O(\$auto_1055.Y[9] ),
    .P(\$auto_1055.S[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8" *)
  CARRY \$auto_1055.intermediate_adder  (
    .COUT(\$auto_1055.C[0] ),
    .G(\design195_5_10_inst.full_adder_instance106.full_adder_inst.c ),
    .P(1'h0)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8" *)
  CARRY \$auto_1061.final_adder  (
    .CIN(\$auto_1061.C[15] ),
    .G(1'h0),
    .O(\$abc$128410$abc$55512$auto_1061.co ),
    .P(1'h0)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1061.genblk1.slice[0].genblk1.my_adder  (
    .CIN(\$auto_1061.C[0] ),
    .COUT(\$auto_1061.C[1] ),
    .G(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[0] ),
    .O(\$auto_1061.Y[0] ),
    .P(\$auto_1061.S[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1061.genblk1.slice[10].genblk1.my_adder  (
    .CIN(\$auto_1061.C[10] ),
    .COUT(\$auto_1061.C[11] ),
    .G(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[10] ),
    .O(\$auto_1061.Y[10] ),
    .P(\$auto_1061.S[10] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1061.genblk1.slice[11].genblk1.my_adder  (
    .CIN(\$auto_1061.C[11] ),
    .COUT(\$auto_1061.C[12] ),
    .G(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[11] ),
    .O(\$auto_1061.Y[11] ),
    .P(\$auto_1061.S[11] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1061.genblk1.slice[12].genblk1.my_adder  (
    .CIN(\$auto_1061.C[12] ),
    .COUT(\$auto_1061.C[13] ),
    .G(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[12] ),
    .O(\$auto_1061.Y[12] ),
    .P(\$auto_1061.S[12] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1061.genblk1.slice[13].genblk1.my_adder  (
    .CIN(\$auto_1061.C[13] ),
    .COUT(\$auto_1061.C[14] ),
    .G(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[13] ),
    .O(\$auto_1061.Y[13] ),
    .P(\$auto_1061.S[13] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1061.genblk1.slice[14].genblk1.my_adder  (
    .CIN(\$auto_1061.C[14] ),
    .COUT(\$auto_1061.C[15] ),
    .G(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[14] ),
    .O(\$auto_1061.Y[14] ),
    .P(\$auto_1061.S[14] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1061.genblk1.slice[1].genblk1.my_adder  (
    .CIN(\$auto_1061.C[1] ),
    .COUT(\$auto_1061.C[2] ),
    .G(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[1] ),
    .O(\$auto_1061.Y[1] ),
    .P(\$auto_1061.S[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1061.genblk1.slice[2].genblk1.my_adder  (
    .CIN(\$auto_1061.C[2] ),
    .COUT(\$auto_1061.C[3] ),
    .G(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[2] ),
    .O(\$auto_1061.Y[2] ),
    .P(\$auto_1061.S[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1061.genblk1.slice[3].genblk1.my_adder  (
    .CIN(\$auto_1061.C[3] ),
    .COUT(\$auto_1061.C[4] ),
    .G(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[3] ),
    .O(\$auto_1061.Y[3] ),
    .P(\$auto_1061.S[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1061.genblk1.slice[4].genblk1.my_adder  (
    .CIN(\$auto_1061.C[4] ),
    .COUT(\$auto_1061.C[5] ),
    .G(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[4] ),
    .O(\$auto_1061.Y[4] ),
    .P(\$auto_1061.S[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1061.genblk1.slice[5].genblk1.my_adder  (
    .CIN(\$auto_1061.C[5] ),
    .COUT(\$auto_1061.C[6] ),
    .G(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[5] ),
    .O(\$auto_1061.Y[5] ),
    .P(\$auto_1061.S[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1061.genblk1.slice[6].genblk1.my_adder  (
    .CIN(\$auto_1061.C[6] ),
    .COUT(\$auto_1061.C[7] ),
    .G(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[6] ),
    .O(\$auto_1061.Y[6] ),
    .P(\$auto_1061.S[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1061.genblk1.slice[7].genblk1.my_adder  (
    .CIN(\$auto_1061.C[7] ),
    .COUT(\$auto_1061.C[8] ),
    .G(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[7] ),
    .O(\$auto_1061.Y[7] ),
    .P(\$auto_1061.S[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1061.genblk1.slice[8].genblk1.my_adder  (
    .CIN(\$auto_1061.C[8] ),
    .COUT(\$auto_1061.C[9] ),
    .G(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[8] ),
    .O(\$auto_1061.Y[8] ),
    .P(\$auto_1061.S[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1061.genblk1.slice[9].genblk1.my_adder  (
    .CIN(\$auto_1061.C[9] ),
    .COUT(\$auto_1061.C[10] ),
    .G(\design195_5_10_inst.full_adder_instance540.full_adder_inst.a[9] ),
    .O(\$auto_1061.Y[9] ),
    .P(\$auto_1061.S[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/full_adder_top.v:49.34-49.39|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8" *)
  CARRY \$auto_1061.intermediate_adder  (
    .COUT(\$auto_1061.C[0] ),
    .G(\design195_5_10_inst.full_adder_instance106.full_adder_inst.c ),
    .P(1'h0)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8" *)
  CARRY \$auto_1076.final_adder  (
    .CIN(\$auto_1076.C[15] ),
    .G(1'h0),
    .O(\$abc$128410$abc$55512$auto_1076.co ),
    .P(1'h0)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1076.genblk1.slice[0].genblk1.my_adder  (
    .CIN(\$auto_1076.C[0] ),
    .COUT(\$auto_1076.C[1] ),
    .G(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[16] ),
    .O(\$auto_1076.Y[0] ),
    .P(\$auto_1076.S[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1076.genblk1.slice[10].genblk1.my_adder  (
    .CIN(\$auto_1076.C[10] ),
    .COUT(\$auto_1076.C[11] ),
    .G(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[26] ),
    .O(\$auto_1076.Y[10] ),
    .P(\$auto_1076.S[10] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1076.genblk1.slice[11].genblk1.my_adder  (
    .CIN(\$auto_1076.C[11] ),
    .COUT(\$auto_1076.C[12] ),
    .G(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[27] ),
    .O(\$auto_1076.Y[11] ),
    .P(\$auto_1076.S[11] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1076.genblk1.slice[12].genblk1.my_adder  (
    .CIN(\$auto_1076.C[12] ),
    .COUT(\$auto_1076.C[13] ),
    .G(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[28] ),
    .O(\$auto_1076.Y[12] ),
    .P(\$auto_1076.S[12] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1076.genblk1.slice[13].genblk1.my_adder  (
    .CIN(\$auto_1076.C[13] ),
    .COUT(\$auto_1076.C[14] ),
    .G(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[29] ),
    .O(\$auto_1076.Y[13] ),
    .P(\$auto_1076.S[13] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1076.genblk1.slice[14].genblk1.my_adder  (
    .CIN(\$auto_1076.C[14] ),
    .COUT(\$auto_1076.C[15] ),
    .G(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[30] ),
    .O(\$auto_1076.Y[14] ),
    .P(\$auto_1076.S[14] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1076.genblk1.slice[1].genblk1.my_adder  (
    .CIN(\$auto_1076.C[1] ),
    .COUT(\$auto_1076.C[2] ),
    .G(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[17] ),
    .O(\$auto_1076.Y[1] ),
    .P(\$auto_1076.S[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1076.genblk1.slice[2].genblk1.my_adder  (
    .CIN(\$auto_1076.C[2] ),
    .COUT(\$auto_1076.C[3] ),
    .G(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[18] ),
    .O(\$auto_1076.Y[2] ),
    .P(\$auto_1076.S[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1076.genblk1.slice[3].genblk1.my_adder  (
    .CIN(\$auto_1076.C[3] ),
    .COUT(\$auto_1076.C[4] ),
    .G(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[19] ),
    .O(\$auto_1076.Y[3] ),
    .P(\$auto_1076.S[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1076.genblk1.slice[4].genblk1.my_adder  (
    .CIN(\$auto_1076.C[4] ),
    .COUT(\$auto_1076.C[5] ),
    .G(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[20] ),
    .O(\$auto_1076.Y[4] ),
    .P(\$auto_1076.S[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1076.genblk1.slice[5].genblk1.my_adder  (
    .CIN(\$auto_1076.C[5] ),
    .COUT(\$auto_1076.C[6] ),
    .G(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[21] ),
    .O(\$auto_1076.Y[5] ),
    .P(\$auto_1076.S[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1076.genblk1.slice[6].genblk1.my_adder  (
    .CIN(\$auto_1076.C[6] ),
    .COUT(\$auto_1076.C[7] ),
    .G(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[22] ),
    .O(\$auto_1076.Y[6] ),
    .P(\$auto_1076.S[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1076.genblk1.slice[7].genblk1.my_adder  (
    .CIN(\$auto_1076.C[7] ),
    .COUT(\$auto_1076.C[8] ),
    .G(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[23] ),
    .O(\$auto_1076.Y[7] ),
    .P(\$auto_1076.S[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1076.genblk1.slice[8].genblk1.my_adder  (
    .CIN(\$auto_1076.C[8] ),
    .COUT(\$auto_1076.C[9] ),
    .G(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[24] ),
    .O(\$auto_1076.Y[8] ),
    .P(\$auto_1076.S[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1076.genblk1.slice[9].genblk1.my_adder  (
    .CIN(\$auto_1076.C[9] ),
    .COUT(\$auto_1076.C[10] ),
    .G(\design195_5_10_inst.d_latch_instance101.d_latch_inst.data_out[25] ),
    .O(\$auto_1076.Y[9] ),
    .P(\$auto_1076.S[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8" *)
  CARRY \$auto_1076.intermediate_adder  (
    .COUT(\$auto_1076.C[0] ),
    .G(1'h1),
    .P(1'h0)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8" *)
  CARRY \$auto_1085.final_adder  (
    .CIN(\$auto_1085.C[30] ),
    .G(1'h0),
    .O(\$abc$128410$abc$55512$auto_1085.co ),
    .P(1'h0)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[0].genblk1.my_adder  (
    .CIN(\$auto_1085.C[0] ),
    .COUT(\$auto_1085.C[1] ),
    .G(\design195_5_10_inst.large_adder_instance212.add_out_reg_2[0] ),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[0] ),
    .P(\$auto_1085.S[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[10].genblk1.my_adder  (
    .CIN(\$auto_1085.C[10] ),
    .COUT(\$auto_1085.C[11] ),
    .G(1'h0),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[10] ),
    .P(\$auto_1085.B[10] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[11].genblk1.my_adder  (
    .CIN(\$auto_1085.C[11] ),
    .COUT(\$auto_1085.C[12] ),
    .G(\design195_5_10_inst.decoder_instance104.decoder_inst.data_out[23] ),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[11] ),
    .P(\$auto_1085.S[11] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[12].genblk1.my_adder  (
    .CIN(\$auto_1085.C[12] ),
    .COUT(\$auto_1085.C[13] ),
    .G(1'h0),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[12] ),
    .P(\$auto_1085.B[12] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[13].genblk1.my_adder  (
    .CIN(\$auto_1085.C[13] ),
    .COUT(\$auto_1085.C[14] ),
    .G(\design195_5_10_inst.decoder_instance104.decoder_inst.data_out[23] ),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[13] ),
    .P(\$auto_1085.S[13] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[14].genblk1.my_adder  (
    .CIN(\$auto_1085.C[14] ),
    .COUT(\$auto_1085.C[15] ),
    .G(1'h0),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[14] ),
    .P(\$auto_1085.B[14] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[15].genblk1.my_adder  (
    .CIN(\$auto_1085.C[15] ),
    .COUT(\$auto_1085.C[16] ),
    .G(\design195_5_10_inst.decoder_instance104.decoder_inst.data_out[23] ),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[15] ),
    .P(\$auto_1085.S[15] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[16].genblk1.my_adder  (
    .CIN(\$auto_1085.C[16] ),
    .COUT(\$auto_1085.C[17] ),
    .G(\design195_5_10_inst.full_adder_instance106.full_adder_inst.a[15] ),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[16] ),
    .P(\$auto_1085.S[16] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[17].genblk1.my_adder  (
    .CIN(\$auto_1085.C[17] ),
    .COUT(\$auto_1085.C[18] ),
    .G(1'h0),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[17] ),
    .P(\$auto_1085.B[17] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[18].genblk1.my_adder  (
    .CIN(\$auto_1085.C[18] ),
    .COUT(\$auto_1085.C[19] ),
    .G(1'h0),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[18] ),
    .P(\$auto_1085.B[18] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[19].genblk1.my_adder  (
    .CIN(\$auto_1085.C[19] ),
    .COUT(\$auto_1085.C[20] ),
    .G(1'h0),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[19] ),
    .P(\$auto_1085.B[19] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[1].genblk1.my_adder  (
    .CIN(\$auto_1085.C[1] ),
    .COUT(\$auto_1085.C[2] ),
    .G(\design195_5_10_inst.large_adder_instance212.add_out_reg_2[1] ),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[1] ),
    .P(\$auto_1085.S[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[20].genblk1.my_adder  (
    .CIN(\$auto_1085.C[20] ),
    .COUT(\$auto_1085.C[21] ),
    .G(1'h0),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[20] ),
    .P(\$auto_1085.B[20] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[21].genblk1.my_adder  (
    .CIN(\$auto_1085.C[21] ),
    .COUT(\$auto_1085.C[22] ),
    .G(1'h0),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[21] ),
    .P(\$auto_1085.B[21] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[22].genblk1.my_adder  (
    .CIN(\$auto_1085.C[22] ),
    .COUT(\$auto_1085.C[23] ),
    .G(1'h0),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[22] ),
    .P(\$auto_1085.B[22] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[23].genblk1.my_adder  (
    .CIN(\$auto_1085.C[23] ),
    .COUT(\$auto_1085.C[24] ),
    .G(1'h0),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[23] ),
    .P(\$auto_1085.B[23] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[24].genblk1.my_adder  (
    .CIN(\$auto_1085.C[24] ),
    .COUT(\$auto_1085.C[25] ),
    .G(1'h0),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[24] ),
    .P(\$auto_1085.B[24] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[25].genblk1.my_adder  (
    .CIN(\$auto_1085.C[25] ),
    .COUT(\$auto_1085.C[26] ),
    .G(1'h0),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[25] ),
    .P(\$auto_1085.B[25] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[26].genblk1.my_adder  (
    .CIN(\$auto_1085.C[26] ),
    .COUT(\$auto_1085.C[27] ),
    .G(1'h0),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[26] ),
    .P(\$auto_1085.B[26] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[27].genblk1.my_adder  (
    .CIN(\$auto_1085.C[27] ),
    .COUT(\$auto_1085.C[28] ),
    .G(1'h0),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[27] ),
    .P(\$auto_1085.B[27] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[28].genblk1.my_adder  (
    .CIN(\$auto_1085.C[28] ),
    .COUT(\$auto_1085.C[29] ),
    .G(1'h0),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[28] ),
    .P(\$auto_1085.B[28] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[29].genblk1.my_adder  (
    .CIN(\$auto_1085.C[29] ),
    .COUT(\$auto_1085.C[30] ),
    .G(1'h0),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[29] ),
    .P(\$auto_1085.B[29] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[2].genblk1.my_adder  (
    .CIN(\$auto_1085.C[2] ),
    .COUT(\$auto_1085.C[3] ),
    .G(\design195_5_10_inst.large_adder_instance212.add_out_reg_2[2] ),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[2] ),
    .P(\$auto_1085.S[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[3].genblk1.my_adder  (
    .CIN(\$auto_1085.C[3] ),
    .COUT(\$auto_1085.C[4] ),
    .G(\design195_5_10_inst.large_adder_instance212.add_out_reg_2[3] ),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[3] ),
    .P(\$auto_1085.S[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[4].genblk1.my_adder  (
    .CIN(\$auto_1085.C[4] ),
    .COUT(\$auto_1085.C[5] ),
    .G(\design195_5_10_inst.large_adder_instance212.add_out_reg_2[4] ),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[4] ),
    .P(\$auto_1085.S[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[5].genblk1.my_adder  (
    .CIN(\$auto_1085.C[5] ),
    .COUT(\$auto_1085.C[6] ),
    .G(\design195_5_10_inst.large_adder_instance212.add_out_reg_2[5] ),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[5] ),
    .P(\$auto_1085.S[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[6].genblk1.my_adder  (
    .CIN(\$auto_1085.C[6] ),
    .COUT(\$auto_1085.C[7] ),
    .G(\design195_5_10_inst.large_adder_instance212.add_out_reg_2[6] ),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[6] ),
    .P(\$auto_1085.S[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[7].genblk1.my_adder  (
    .CIN(\$auto_1085.C[7] ),
    .COUT(\$auto_1085.C[8] ),
    .G(\design195_5_10_inst.large_adder_instance212.add_out_reg_2[7] ),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[7] ),
    .P(\$auto_1085.S[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[8].genblk1.my_adder  (
    .CIN(\$auto_1085.C[8] ),
    .COUT(\$auto_1085.C[9] ),
    .G(\design195_5_10_inst.large_adder_instance212.add_out_reg_2[8] ),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[8] ),
    .P(\$auto_1085.S[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1085.genblk1.slice[9].genblk1.my_adder  (
    .CIN(\$auto_1085.C[9] ),
    .COUT(\$auto_1085.C[10] ),
    .G(\design195_5_10_inst.large_adder_instance212.add_out_reg_2[9] ),
    .O(\design195_5_10_inst.d_latch_instance213.d_latch_inst.data_in[9] ),
    .P(\$auto_1085.S[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8" *)
  CARRY \$auto_1085.intermediate_adder  (
    .COUT(\$auto_1085.C[0] ),
    .G(1'h0),
    .P(1'h0)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8" *)
  CARRY \$auto_1118.final_adder  (
    .CIN(\$auto_1118.C[15] ),
    .G(1'h0),
    .O(\$abc$128410$abc$55512$auto_1118.co ),
    .P(1'h0)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1118.genblk1.slice[0].genblk1.my_adder  (
    .CIN(\$auto_1118.C[0] ),
    .COUT(\$auto_1118.C[1] ),
    .G(\design195_5_10_inst.full_adder_instance431.full_adder_inst.data_out[16] ),
    .O(\$auto_1118.Y[0] ),
    .P(\$auto_1118.S[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1118.genblk1.slice[10].genblk1.my_adder  (
    .CIN(\$auto_1118.C[10] ),
    .COUT(\$auto_1118.C[11] ),
    .G(1'h0),
    .O(\$auto_1118.Y[10] ),
    .P(\$auto_10946.A[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1118.genblk1.slice[11].genblk1.my_adder  (
    .CIN(\$auto_1118.C[11] ),
    .COUT(\$auto_1118.C[12] ),
    .G(1'h0),
    .O(\$auto_1118.Y[11] ),
    .P(\$auto_10946.A[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1118.genblk1.slice[12].genblk1.my_adder  (
    .CIN(\$auto_1118.C[12] ),
    .COUT(\$auto_1118.C[13] ),
    .G(1'h0),
    .O(\$auto_1118.Y[12] ),
    .P(\$auto_10946.A[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1118.genblk1.slice[13].genblk1.my_adder  (
    .CIN(\$auto_1118.C[13] ),
    .COUT(\$auto_1118.C[14] ),
    .G(1'h0),
    .O(\$auto_1118.Y[13] ),
    .P(\$auto_10946.A[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1118.genblk1.slice[14].genblk1.my_adder  (
    .CIN(\$auto_1118.C[14] ),
    .COUT(\$auto_1118.C[15] ),
    .G(1'h0),
    .O(\$auto_1118.Y[14] ),
    .P(\$auto_10946.A[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1118.genblk1.slice[1].genblk1.my_adder  (
    .CIN(\$auto_1118.C[1] ),
    .COUT(\$auto_1118.C[2] ),
    .G(1'h0),
    .O(\$auto_1118.Y[1] ),
    .P(\$auto_10946.C[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1118.genblk1.slice[2].genblk1.my_adder  (
    .CIN(\$auto_1118.C[2] ),
    .COUT(\$auto_1118.C[3] ),
    .G(1'h0),
    .O(\$auto_1118.Y[2] ),
    .P(\$auto_10946.B[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1118.genblk1.slice[3].genblk1.my_adder  (
    .CIN(\$auto_1118.C[3] ),
    .COUT(\$auto_1118.C[4] ),
    .G(1'h0),
    .O(\$auto_1118.Y[3] ),
    .P(\$auto_10946.B[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1118.genblk1.slice[4].genblk1.my_adder  (
    .CIN(\$auto_1118.C[4] ),
    .COUT(\$auto_1118.C[5] ),
    .G(1'h0),
    .O(\$auto_1118.Y[4] ),
    .P(\$auto_10946.B[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1118.genblk1.slice[5].genblk1.my_adder  (
    .CIN(\$auto_1118.C[5] ),
    .COUT(\$auto_1118.C[6] ),
    .G(1'h0),
    .O(\$auto_1118.Y[5] ),
    .P(\$auto_10946.B[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1118.genblk1.slice[6].genblk1.my_adder  (
    .CIN(\$auto_1118.C[6] ),
    .COUT(\$auto_1118.C[7] ),
    .G(1'h0),
    .O(\$auto_1118.Y[6] ),
    .P(\$auto_10946.B[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1118.genblk1.slice[7].genblk1.my_adder  (
    .CIN(\$auto_1118.C[7] ),
    .COUT(\$auto_1118.C[8] ),
    .G(1'h0),
    .O(\$auto_1118.Y[7] ),
    .P(\$auto_10946.B[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1118.genblk1.slice[8].genblk1.my_adder  (
    .CIN(\$auto_1118.C[8] ),
    .COUT(\$auto_1118.C[9] ),
    .G(1'h0),
    .O(\$auto_1118.Y[8] ),
    .P(\$auto_10946.B[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1118.genblk1.slice[9].genblk1.my_adder  (
    .CIN(\$auto_1118.C[9] ),
    .COUT(\$auto_1118.C[10] ),
    .G(1'h0),
    .O(\$auto_1118.Y[9] ),
    .P(\$auto_10946.B[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8" *)
  CARRY \$auto_1118.intermediate_adder  (
    .COUT(\$auto_1118.C[0] ),
    .G(1'h1),
    .P(1'h0)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8" *)
  CARRY \$auto_1127.final_adder  (
    .CIN(\$auto_1127.C[30] ),
    .G(1'h0),
    .O(\$abc$128410$abc$55512$auto_1127.co ),
    .P(1'h0)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[0].genblk1.my_adder  (
    .CIN(\$auto_1127.C[0] ),
    .COUT(\$auto_1127.C[1] ),
    .G(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[0] ),
    .O(\design195_5_10_inst.encoder_instance548.data_in[0] ),
    .P(\$auto_1127.S[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[10].genblk1.my_adder  (
    .CIN(\$auto_1127.C[10] ),
    .COUT(\$auto_1127.C[11] ),
    .G(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[10] ),
    .O(\design195_5_10_inst.encoder_instance548.data_in[10] ),
    .P(\$auto_1127.S[10] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[11].genblk1.my_adder  (
    .CIN(\$auto_1127.C[11] ),
    .COUT(\$auto_1127.C[12] ),
    .G(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[11] ),
    .O(\design195_5_10_inst.encoder_instance548.data_in[11] ),
    .P(\$auto_1127.S[11] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[12].genblk1.my_adder  (
    .CIN(\$auto_1127.C[12] ),
    .COUT(\$auto_1127.C[13] ),
    .G(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[12] ),
    .O(\design195_5_10_inst.encoder_instance548.data_in[12] ),
    .P(\$auto_1127.S[12] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[13].genblk1.my_adder  (
    .CIN(\$auto_1127.C[13] ),
    .COUT(\$auto_1127.C[14] ),
    .G(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[13] ),
    .O(\design195_5_10_inst.encoder_instance548.data_in[13] ),
    .P(\$auto_1127.S[13] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[14].genblk1.my_adder  (
    .CIN(\$auto_1127.C[14] ),
    .COUT(\$auto_1127.C[15] ),
    .G(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[14] ),
    .O(\design195_5_10_inst.encoder_instance548.data_in[14] ),
    .P(\$auto_1127.S[14] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[15].genblk1.my_adder  (
    .CIN(\$auto_1127.C[15] ),
    .COUT(\$auto_1127.C[16] ),
    .G(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[15] ),
    .O(\design195_5_10_inst.encoder_instance548.data_in[15] ),
    .P(\$auto_1127.S[15] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[16].genblk1.my_adder  (
    .CIN(\$auto_1127.C[16] ),
    .COUT(\$auto_1127.C[17] ),
    .G(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[16] ),
    .O(\design195_5_10_inst.encoder_instance548.data_in[16] ),
    .P(\$auto_1127.S[16] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[17].genblk1.my_adder  (
    .CIN(\$auto_1127.C[17] ),
    .COUT(\$auto_1127.C[18] ),
    .G(1'h0),
    .O(\design195_5_10_inst.encoder_instance548.data_in[17] ),
    .P(\$auto_1040.A[17] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[18].genblk1.my_adder  (
    .CIN(\$auto_1127.C[18] ),
    .COUT(\$auto_1127.C[19] ),
    .G(1'h0),
    .O(\design195_5_10_inst.encoder_instance548.data_in[18] ),
    .P(\$auto_1040.X[18] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[19].genblk1.my_adder  (
    .CIN(\$auto_1127.C[19] ),
    .COUT(\$auto_1127.C[20] ),
    .G(1'h0),
    .O(\design195_5_10_inst.encoder_instance548.data_in[19] ),
    .P(\$auto_1040.Y[19] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[1].genblk1.my_adder  (
    .CIN(\$auto_1127.C[1] ),
    .COUT(\$auto_1127.C[2] ),
    .G(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[1] ),
    .O(\design195_5_10_inst.encoder_instance548.data_in[1] ),
    .P(\$auto_1127.S[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[20].genblk1.my_adder  (
    .CIN(\$auto_1127.C[20] ),
    .COUT(\$auto_1127.C[21] ),
    .G(1'h0),
    .O(\design195_5_10_inst.encoder_instance548.data_in[20] ),
    .P(\$auto_1052.X[20] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[21].genblk1.my_adder  (
    .CIN(\$auto_1127.C[21] ),
    .COUT(\$auto_1127.C[22] ),
    .G(1'h0),
    .O(\design195_5_10_inst.encoder_instance548.data_in[21] ),
    .P(\$auto_1052.Y[21] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[22].genblk1.my_adder  (
    .CIN(\$auto_1127.C[22] ),
    .COUT(\$auto_1127.C[23] ),
    .G(1'h0),
    .O(\design195_5_10_inst.encoder_instance548.data_in[22] ),
    .P(\$auto_1052.Y[22] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[23].genblk1.my_adder  (
    .CIN(\$auto_1127.C[23] ),
    .COUT(\$auto_1127.C[24] ),
    .G(1'h0),
    .O(\design195_5_10_inst.encoder_instance548.data_in[23] ),
    .P(\$auto_1052.Y[23] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[24].genblk1.my_adder  (
    .CIN(\$auto_1127.C[24] ),
    .COUT(\$auto_1127.C[25] ),
    .G(1'h0),
    .O(\design195_5_10_inst.encoder_instance548.data_in[24] ),
    .P(\$auto_1052.Y[24] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[25].genblk1.my_adder  (
    .CIN(\$auto_1127.C[25] ),
    .COUT(\$auto_1127.C[26] ),
    .G(1'h0),
    .O(\design195_5_10_inst.encoder_instance548.data_in[25] ),
    .P(\$auto_1052.Y[25] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[26].genblk1.my_adder  (
    .CIN(\$auto_1127.C[26] ),
    .COUT(\$auto_1127.C[27] ),
    .G(1'h0),
    .O(\design195_5_10_inst.encoder_instance548.data_in[26] ),
    .P(\$auto_1052.Y[26] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[27].genblk1.my_adder  (
    .CIN(\$auto_1127.C[27] ),
    .COUT(\$auto_1127.C[28] ),
    .G(1'h0),
    .O(\design195_5_10_inst.encoder_instance548.data_in[27] ),
    .P(\$auto_1052.Y[27] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[28].genblk1.my_adder  (
    .CIN(\$auto_1127.C[28] ),
    .COUT(\$auto_1127.C[29] ),
    .G(1'h0),
    .O(\design195_5_10_inst.encoder_instance548.data_in[28] ),
    .P(\$auto_1052.Y[28] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[29].genblk1.my_adder  (
    .CIN(\$auto_1127.C[29] ),
    .COUT(\$auto_1127.C[30] ),
    .G(1'h0),
    .O(\design195_5_10_inst.encoder_instance548.data_in[29] ),
    .P(\$auto_1052.Y[29] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[2].genblk1.my_adder  (
    .CIN(\$auto_1127.C[2] ),
    .COUT(\$auto_1127.C[3] ),
    .G(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[2] ),
    .O(\design195_5_10_inst.encoder_instance548.data_in[2] ),
    .P(\$auto_1127.S[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[3].genblk1.my_adder  (
    .CIN(\$auto_1127.C[3] ),
    .COUT(\$auto_1127.C[4] ),
    .G(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[3] ),
    .O(\design195_5_10_inst.encoder_instance548.data_in[3] ),
    .P(\$auto_1127.S[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[4].genblk1.my_adder  (
    .CIN(\$auto_1127.C[4] ),
    .COUT(\$auto_1127.C[5] ),
    .G(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[4] ),
    .O(\design195_5_10_inst.encoder_instance548.data_in[4] ),
    .P(\$auto_1127.S[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[5].genblk1.my_adder  (
    .CIN(\$auto_1127.C[5] ),
    .COUT(\$auto_1127.C[6] ),
    .G(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[5] ),
    .O(\design195_5_10_inst.encoder_instance548.data_in[5] ),
    .P(\$auto_1127.S[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[6].genblk1.my_adder  (
    .CIN(\$auto_1127.C[6] ),
    .COUT(\$auto_1127.C[7] ),
    .G(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[6] ),
    .O(\design195_5_10_inst.encoder_instance548.data_in[6] ),
    .P(\$auto_1127.S[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[7].genblk1.my_adder  (
    .CIN(\$auto_1127.C[7] ),
    .COUT(\$auto_1127.C[8] ),
    .G(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[7] ),
    .O(\design195_5_10_inst.encoder_instance548.data_in[7] ),
    .P(\$auto_1127.S[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[8].genblk1.my_adder  (
    .CIN(\$auto_1127.C[8] ),
    .COUT(\$auto_1127.C[9] ),
    .G(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[8] ),
    .O(\design195_5_10_inst.encoder_instance548.data_in[8] ),
    .P(\$auto_1127.S[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1127.genblk1.slice[9].genblk1.my_adder  (
    .CIN(\$auto_1127.C[9] ),
    .COUT(\$auto_1127.C[10] ),
    .G(\design195_5_10_inst.large_adder_instance547.add_out_reg_2[9] ),
    .O(\design195_5_10_inst.encoder_instance548.data_in[9] ),
    .P(\$auto_1127.S[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.64|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8" *)
  CARRY \$auto_1127.intermediate_adder  (
    .COUT(\$auto_1127.C[0] ),
    .G(1'h0),
    .P(1'h0)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8" *)
  CARRY \$auto_1130.final_adder  (
    .CIN(\$auto_1130.C[15] ),
    .G(1'h0),
    .O(\$abc$128410$abc$55512$auto_1130.co ),
    .P(1'h0)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1130.genblk1.slice[0].genblk1.my_adder  (
    .CIN(\$auto_1130.C[0] ),
    .COUT(\$auto_1130.C[1] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[16] ),
    .O(\$auto_1130.Y[0] ),
    .P(\$auto_1130.S[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1130.genblk1.slice[10].genblk1.my_adder  (
    .CIN(\$auto_1130.C[10] ),
    .COUT(\$auto_1130.C[11] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[26] ),
    .O(\$auto_1130.Y[10] ),
    .P(\$auto_1130.S[10] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1130.genblk1.slice[11].genblk1.my_adder  (
    .CIN(\$auto_1130.C[11] ),
    .COUT(\$auto_1130.C[12] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[27] ),
    .O(\$auto_1130.Y[11] ),
    .P(\$auto_1130.S[11] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1130.genblk1.slice[12].genblk1.my_adder  (
    .CIN(\$auto_1130.C[12] ),
    .COUT(\$auto_1130.C[13] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[28] ),
    .O(\$auto_1130.Y[12] ),
    .P(\$auto_1130.S[12] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1130.genblk1.slice[13].genblk1.my_adder  (
    .CIN(\$auto_1130.C[13] ),
    .COUT(\$auto_1130.C[14] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[29] ),
    .O(\$auto_1130.Y[13] ),
    .P(\$auto_1130.S[13] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1130.genblk1.slice[14].genblk1.my_adder  (
    .CIN(\$auto_1130.C[14] ),
    .COUT(\$auto_1130.C[15] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[30] ),
    .O(\$auto_1130.Y[14] ),
    .P(\$auto_1130.S[14] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1130.genblk1.slice[1].genblk1.my_adder  (
    .CIN(\$auto_1130.C[1] ),
    .COUT(\$auto_1130.C[2] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[17] ),
    .O(\$auto_1130.Y[1] ),
    .P(\$auto_1130.S[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1130.genblk1.slice[2].genblk1.my_adder  (
    .CIN(\$auto_1130.C[2] ),
    .COUT(\$auto_1130.C[3] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[18] ),
    .O(\$auto_1130.Y[2] ),
    .P(\$auto_1130.S[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1130.genblk1.slice[3].genblk1.my_adder  (
    .CIN(\$auto_1130.C[3] ),
    .COUT(\$auto_1130.C[4] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[19] ),
    .O(\$auto_1130.Y[3] ),
    .P(\$auto_1130.S[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1130.genblk1.slice[4].genblk1.my_adder  (
    .CIN(\$auto_1130.C[4] ),
    .COUT(\$auto_1130.C[5] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[20] ),
    .O(\$auto_1130.Y[4] ),
    .P(\$auto_1130.S[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1130.genblk1.slice[5].genblk1.my_adder  (
    .CIN(\$auto_1130.C[5] ),
    .COUT(\$auto_1130.C[6] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[21] ),
    .O(\$auto_1130.Y[5] ),
    .P(\$auto_1130.S[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1130.genblk1.slice[6].genblk1.my_adder  (
    .CIN(\$auto_1130.C[6] ),
    .COUT(\$auto_1130.C[7] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[22] ),
    .O(\$auto_1130.Y[6] ),
    .P(\$auto_1130.S[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1130.genblk1.slice[7].genblk1.my_adder  (
    .CIN(\$auto_1130.C[7] ),
    .COUT(\$auto_1130.C[8] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[23] ),
    .O(\$auto_1130.Y[7] ),
    .P(\$auto_1130.S[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1130.genblk1.slice[8].genblk1.my_adder  (
    .CIN(\$auto_1130.C[8] ),
    .COUT(\$auto_1130.C[9] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[24] ),
    .O(\$auto_1130.Y[8] ),
    .P(\$auto_1130.S[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1130.genblk1.slice[9].genblk1.my_adder  (
    .CIN(\$auto_1130.C[9] ),
    .COUT(\$auto_1130.C[10] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[25] ),
    .O(\$auto_1130.Y[9] ),
    .P(\$auto_1130.S[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:25.17-25.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8" *)
  CARRY \$auto_1130.intermediate_adder  (
    .COUT(\$auto_1130.C[0] ),
    .G(1'h0),
    .P(1'h0)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8" *)
  CARRY \$auto_1133.final_adder  (
    .CIN(\$auto_1133.C[15] ),
    .G(1'h0),
    .O(\$abc$128410$abc$55512$auto_1133.co ),
    .P(1'h0)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1133.genblk1.slice[0].genblk1.my_adder  (
    .CIN(\$auto_1133.C[0] ),
    .COUT(\$auto_1133.C[1] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[16] ),
    .O(\$auto_1133.Y[0] ),
    .P(\$auto_1133.S[0] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1133.genblk1.slice[10].genblk1.my_adder  (
    .CIN(\$auto_1133.C[10] ),
    .COUT(\$auto_1133.C[11] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[26] ),
    .O(\$auto_1133.Y[10] ),
    .P(\$auto_1133.S[10] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1133.genblk1.slice[11].genblk1.my_adder  (
    .CIN(\$auto_1133.C[11] ),
    .COUT(\$auto_1133.C[12] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[27] ),
    .O(\$auto_1133.Y[11] ),
    .P(\$auto_1133.S[11] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1133.genblk1.slice[12].genblk1.my_adder  (
    .CIN(\$auto_1133.C[12] ),
    .COUT(\$auto_1133.C[13] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[28] ),
    .O(\$auto_1133.Y[12] ),
    .P(\$auto_1133.S[12] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1133.genblk1.slice[13].genblk1.my_adder  (
    .CIN(\$auto_1133.C[13] ),
    .COUT(\$auto_1133.C[14] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[29] ),
    .O(\$auto_1133.Y[13] ),
    .P(\$auto_1133.S[13] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1133.genblk1.slice[14].genblk1.my_adder  (
    .CIN(\$auto_1133.C[14] ),
    .COUT(\$auto_1133.C[15] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[30] ),
    .O(\$auto_1133.Y[14] ),
    .P(\$auto_1133.S[14] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1133.genblk1.slice[1].genblk1.my_adder  (
    .CIN(\$auto_1133.C[1] ),
    .COUT(\$auto_1133.C[2] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[17] ),
    .O(\$auto_1133.Y[1] ),
    .P(\$auto_1133.S[1] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1133.genblk1.slice[2].genblk1.my_adder  (
    .CIN(\$auto_1133.C[2] ),
    .COUT(\$auto_1133.C[3] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[18] ),
    .O(\$auto_1133.Y[2] ),
    .P(\$auto_1133.S[2] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1133.genblk1.slice[3].genblk1.my_adder  (
    .CIN(\$auto_1133.C[3] ),
    .COUT(\$auto_1133.C[4] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[19] ),
    .O(\$auto_1133.Y[3] ),
    .P(\$auto_1133.S[3] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1133.genblk1.slice[4].genblk1.my_adder  (
    .CIN(\$auto_1133.C[4] ),
    .COUT(\$auto_1133.C[5] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[20] ),
    .O(\$auto_1133.Y[4] ),
    .P(\$auto_1133.S[4] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1133.genblk1.slice[5].genblk1.my_adder  (
    .CIN(\$auto_1133.C[5] ),
    .COUT(\$auto_1133.C[6] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[21] ),
    .O(\$auto_1133.Y[5] ),
    .P(\$auto_1133.S[5] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1133.genblk1.slice[6].genblk1.my_adder  (
    .CIN(\$auto_1133.C[6] ),
    .COUT(\$auto_1133.C[7] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[22] ),
    .O(\$auto_1133.Y[6] ),
    .P(\$auto_1133.S[6] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1133.genblk1.slice[7].genblk1.my_adder  (
    .CIN(\$auto_1133.C[7] ),
    .COUT(\$auto_1133.C[8] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[23] ),
    .O(\$auto_1133.Y[7] ),
    .P(\$auto_1133.S[7] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1133.genblk1.slice[8].genblk1.my_adder  (
    .CIN(\$auto_1133.C[8] ),
    .COUT(\$auto_1133.C[9] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[24] ),
    .O(\$auto_1133.Y[8] ),
    .P(\$auto_1133.S[8] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4" *)
  CARRY \$auto_1133.genblk1.slice[9].genblk1.my_adder  (
    .CIN(\$auto_1133.C[9] ),
    .COUT(\$auto_1133.C[10] ),
    .G(\design195_5_10_inst.large_adder_instance547.data_in[25] ),
    .O(\$auto_1133.Y[9] ),
    .P(\$auto_1133.S[9] )
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:24.17-24.66|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8" *)
  CARRY \$auto_1133.intermediate_adder  (
    .COUT(\$auto_1133.C[0] ),
    .G(1'h1),
    .P(1'h0)
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[0]_1  (
    .I(\$obuf_out[0] ),
    .O(\$f2g_tx_out_$obuf_out[0] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[10]_1  (
    .I(\$obuf_out[10] ),
    .O(\$f2g_tx_out_$obuf_out[10] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[11]_1  (
    .I(\$obuf_out[11] ),
    .O(\$f2g_tx_out_$obuf_out[11] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[12]_1  (
    .I(\$obuf_out[12] ),
    .O(\$f2g_tx_out_$obuf_out[12] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[13]_1  (
    .I(\$obuf_out[13] ),
    .O(\$f2g_tx_out_$obuf_out[13] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[14]_1  (
    .I(\$obuf_out[14] ),
    .O(\$f2g_tx_out_$obuf_out[14] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[15]_1  (
    .I(\$obuf_out[15] ),
    .O(\$f2g_tx_out_$obuf_out[15] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[16]_1  (
    .I(\$obuf_out[16] ),
    .O(\$f2g_tx_out_$obuf_out[16] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[17]_1  (
    .I(\$obuf_out[17] ),
    .O(\$f2g_tx_out_$obuf_out[17] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[18]_1  (
    .I(\$obuf_out[18] ),
    .O(\$f2g_tx_out_$obuf_out[18] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[19]_1  (
    .I(\$obuf_out[19] ),
    .O(\$f2g_tx_out_$obuf_out[19] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[1]_1  (
    .I(\$obuf_out[1] ),
    .O(\$f2g_tx_out_$obuf_out[1] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[20]_1  (
    .I(\$obuf_out[20] ),
    .O(\$f2g_tx_out_$obuf_out[20] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[21]_1  (
    .I(\$obuf_out[21] ),
    .O(\$f2g_tx_out_$obuf_out[21] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[22]_1  (
    .I(\$obuf_out[22] ),
    .O(\$f2g_tx_out_$obuf_out[22] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[23]_1  (
    .I(\$obuf_out[23] ),
    .O(\$f2g_tx_out_$obuf_out[23] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[24]_1  (
    .I(\$obuf_out[24] ),
    .O(\$f2g_tx_out_$obuf_out[24] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[25]_1  (
    .I(\$obuf_out[25] ),
    .O(\$f2g_tx_out_$obuf_out[25] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[26]_1  (
    .I(\$obuf_out[26] ),
    .O(\$f2g_tx_out_$obuf_out[26] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[27]_1  (
    .I(\$obuf_out[27] ),
    .O(\$f2g_tx_out_$obuf_out[27] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[28]_1  (
    .I(\$obuf_out[28] ),
    .O(\$f2g_tx_out_$obuf_out[28] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[29]_1  (
    .I(\$obuf_out[29] ),
    .O(\$f2g_tx_out_$obuf_out[29] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[2]_1  (
    .I(\$obuf_out[2] ),
    .O(\$f2g_tx_out_$obuf_out[2] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[30]_1  (
    .I(\$obuf_out[30] ),
    .O(\$f2g_tx_out_$obuf_out[30] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[31]_1  (
    .I(\$obuf_out[31] ),
    .O(\$f2g_tx_out_$obuf_out[31] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[3]_1  (
    .I(\$obuf_out[3] ),
    .O(\$f2g_tx_out_$obuf_out[3] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[4]_1  (
    .I(\$obuf_out[4] ),
    .O(\$f2g_tx_out_$obuf_out[4] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[5]_1  (
    .I(\$obuf_out[5] ),
    .O(\$f2g_tx_out_$obuf_out[5] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[6]_1  (
    .I(\$obuf_out[6] ),
    .O(\$f2g_tx_out_$obuf_out[6] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[7]_1  (
    .I(\$obuf_out[7] ),
    .O(\$f2g_tx_out_$obuf_out[7] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[8]_1  (
    .I(\$obuf_out[8] ),
    .O(\$f2g_tx_out_$obuf_out[8] )
  );
  (* keep = 32'sh00000001 *)
  O_FAB \$f2g_tx_out_$obuf_out[9]_1  (
    .I(\$obuf_out[9] ),
    .O(\$f2g_tx_out_$obuf_out[9] )
  );
  (* is_inferred = 32'h00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:230.7-234.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:38.7-53.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:44.7-63.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v:163.1-179.2" *)
  DSP38 #(
    .COEFF_0(20'h00000),
    .COEFF_1(20'h00000),
    .COEFF_2(20'h00000),
    .COEFF_3(20'h00000),
    .DSP_MODE("MULTIPLY"),
    .INPUT_REG_EN("TRUE"),
    .OUTPUT_REG_EN("FALSE")
  ) \$flatten\design195_5_10_inst.\large_adder_instance102.$mul$../../../../.././rtl/large_adder.v:28$114.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceB[0].mul  (
    .A({ \$auto_10936.Y[9] , \$auto_10936.Y[9] , \$auto_10936.Y[9] , \$auto_10936.Y[9] , \$auto_10936.Y[9] , \$auto_10936.Y[9] , \$auto_10936.Y[9] , \$auto_10936.Y[9] , \$auto_10936.Y[9] , \$auto_10936.Y[9] , \$auto_10936.Y[9] , \$auto_10936.Y[8] , \$auto_10936.Y[7] , \$auto_10936.Y[6] , \$auto_10936.Y[5] , \$auto_10936.Y[4] , \$auto_10936.Y[3] , \$auto_10936.Y[2] , \$auto_10936.Y[1] , \$auto_10936.X[0]  }),
    .B({ \$auto_1076.Y[16] , \$auto_1076.Y[16] , \$auto_1076.Y[15] , \$auto_1076.Y[14] , \$auto_1076.Y[13] , \$auto_1076.Y[12] , \$auto_1076.Y[11] , \$auto_1076.Y[10] , \$auto_1076.Y[9] , \$auto_1076.Y[8] , \$auto_1076.Y[7] , \$auto_1076.Y[6] , \$auto_1076.Y[5] , \$auto_1076.Y[4] , \$auto_1076.Y[3] , \$auto_1076.Y[2] , \$auto_1076.Y[1] , \$auto_1076.Y[0]  }),
    .CLK(\$clk_buf_$ibuf_clk ),
    .FEEDBACK(3'h0),
    .RESET(\$ibuf_rst ),
    .UNSIGNED_A(1'h1),
    .UNSIGNED_B(1'h1),
    .Z({ \$delete_wire$131525 , \$delete_wire$131524 , \$delete_wire$131523 , \$delete_wire$131522 , \$delete_wire$131521 , \$delete_wire$131520 , \$delete_wire$131519 , \$delete_wire$131518 , \$delete_wire$131517 , \$delete_wire$131516 , \$delete_wire$131515 , \$delete_wire$131514 , \$delete_wire$131513 , \$delete_wire$131512 , \$delete_wire$131511 , \$delete_wire$131510 , \$delete_wire$131509 , \$delete_wire$131508 , \$delete_wire$131507 , \$delete_wire$131506 , \$delete_wire$131505 , \$delete_wire$131504 , \$delete_wire$131503 , \$delete_wire$131502 , \$delete_wire$131501 , \$delete_wire$131500 , \$delete_wire$131499 , \$auto_1073.A[10] , \$auto_1073.A[9] , \$auto_1073.A[8] , \$auto_1073.A[7] , \$auto_1073.A[6] , \$auto_1073.A[5] , \$auto_1073.A[4] , \$auto_1073.A[3] , \$auto_1073.A[2] , \$auto_1073.A[1] , \$auto_1073.A[0]  })
  );
  (* is_inferred = 32'h00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:230.7-234.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:38.7-53.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:44.7-63.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v:163.1-179.2" *)
  DSP38 #(
    .COEFF_0(20'h00000),
    .COEFF_1(20'h00000),
    .COEFF_2(20'h00000),
    .COEFF_3(20'h00000),
    .DSP_MODE("MULTIPLY"),
    .INPUT_REG_EN("TRUE"),
    .OUTPUT_REG_EN("FALSE")
  ) \$flatten\design195_5_10_inst.\large_adder_instance212.$mul$../../../../.././rtl/large_adder.v:28$114.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceB[0].mul  (
    .A({ 8'h00, \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9]  }),
    .B({ \$auto_1091.Y[16] , \$auto_1091.Y[16] , \$auto_1091.Y[15] , \$auto_1091.Y[14] , \$auto_1091.Y[15] , \$auto_1091.Y[14] , \$auto_1091.Y[15] , \$auto_1091.Y[14] , \$auto_1091.Y[9] , \$auto_1091.Y[8] , \$auto_1091.Y[7] , \$auto_1091.Y[6] , \$auto_1091.Y[5] , \$auto_1091.Y[4] , \$auto_1091.Y[3] , \$auto_1091.Y[2] , \$auto_1091.Y[1] , \$auto_1091.Y[0]  }),
    .CLK(\$clk_buf_$ibuf_clk ),
    .FEEDBACK(3'h0),
    .RESET(\$ibuf_rst ),
    .UNSIGNED_A(1'h1),
    .UNSIGNED_B(1'h1),
    .Z({ \$delete_wire$131551 , \$delete_wire$131550 , \$delete_wire$131549 , \$delete_wire$131548 , \$delete_wire$131547 , \$delete_wire$131546 , \$delete_wire$131545 , \$delete_wire$131544 , \$delete_wire$131543 , \$delete_wire$131542 , \$delete_wire$131541 , \$delete_wire$131540 , \$delete_wire$131539 , \$delete_wire$131538 , \$delete_wire$131537 , \$delete_wire$131536 , \$delete_wire$131535 , \$delete_wire$131534 , \$delete_wire$131533 , \$delete_wire$131532 , \$delete_wire$131531 , \$delete_wire$131530 , \$delete_wire$131529 , \$delete_wire$131528 , \$delete_wire$131527 , \$delete_wire$131526 , \$auto_1109.B[11] , \$auto_1109.B[10] , \$auto_1109.B[9] , \$auto_1109.B[8] , \$auto_1109.B[7] , \$auto_1109.B[6] , \$auto_1109.B[5] , \$auto_1109.B[4] , \$auto_1109.B[3] , \$auto_1109.B[2] , \$auto_1109.B[1] , \$auto_1109.B[0]  })
  );
  (* is_inferred = 32'h00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:254.6-258.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:38.7-53.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:44.7-63.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v:163.1-179.2" *)
  DSP38 #(
    .COEFF_0(20'h00000),
    .COEFF_1(20'h00000),
    .COEFF_2(20'h00000),
    .COEFF_3(20'h00000),
    .DSP_MODE("MULTIPLY"),
    .INPUT_REG_EN("TRUE"),
    .OUTPUT_REG_EN("FALSE")
  ) \$flatten\design195_5_10_inst.\large_adder_instance212.$mul$../../../../.././rtl/large_adder.v:28$114.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mul_sliceB_last  (
    .A({ \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[7] , \$auto_10961.Y[6] , \$auto_10961.Y[5] , \$auto_10961.Y[4] , \$auto_10961.Y[3] , \$auto_10961.Y[2] , \$auto_10961.Y[1] , \design195_5_10_inst.register_instance211.data_out[0]  }),
    .B({ 4'h0, \$auto_1091.Y[16] , \$auto_1091.Y[16] , \$auto_1091.Y[16] , \$auto_1091.Y[16] , \$auto_1091.Y[16] , \$auto_1091.Y[16] , \$auto_1091.Y[16] , \$auto_1091.Y[16] , \$auto_1091.Y[16] , \$auto_1091.Y[16] , \$auto_1091.Y[16] , \$auto_1091.Y[16] , \$auto_1091.Y[16] , \$auto_1091.Y[16]  }),
    .CLK(\$clk_buf_$ibuf_clk ),
    .FEEDBACK(3'h0),
    .RESET(\$ibuf_rst ),
    .UNSIGNED_A(1'h1),
    .UNSIGNED_B(1'h1),
    .Z({ \$delete_wire$131575 , \$delete_wire$131574 , \$delete_wire$131573 , \$delete_wire$131572 , \$delete_wire$131571 , \$delete_wire$131570 , \$delete_wire$131569 , \$delete_wire$131568 , \$delete_wire$131567 , \$delete_wire$131566 , \$delete_wire$131565 , \$delete_wire$131564 , \$delete_wire$131563 , \$delete_wire$131562 , \$delete_wire$131561 , \$delete_wire$131560 , \$delete_wire$131559 , \$delete_wire$131558 , \$delete_wire$131557 , \$delete_wire$131556 , \$delete_wire$131555 , \$delete_wire$131554 , \$delete_wire$131553 , \$delete_wire$131552 , \$auto_1094.B[31] , \$auto_1094.B[30] , \$auto_1094.B[29] , \$auto_1094.B[28] , \$auto_1094.B[27] , \$auto_1094.B[26] , \$auto_1094.B[25] , \$auto_1094.B[24] , \$auto_1094.B[23] , \$auto_1094.B[22] , \$auto_1094.B[21] , \$auto_1094.B[20] , \$auto_1094.B[19] , \$auto_1094.B[18]  })
  );
  (* is_inferred = 32'h00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:230.7-234.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:38.7-53.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:44.7-63.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v:163.1-179.2" *)
  DSP38 #(
    .COEFF_0(20'h00000),
    .COEFF_1(20'h00000),
    .COEFF_2(20'h00000),
    .COEFF_3(20'h00000),
    .DSP_MODE("MULTIPLY"),
    .INPUT_REG_EN("TRUE"),
    .OUTPUT_REG_EN("FALSE")
  ) \$flatten\design195_5_10_inst.\large_adder_instance212.$mul$../../../../.././rtl/large_adder.v:28$114.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceB[0].mul  (
    .A({ \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[9] , \$auto_10961.Y[7] , \$auto_10961.Y[6] , \$auto_10961.Y[5] , \$auto_10961.Y[4] , \$auto_10961.Y[3] , \$auto_10961.Y[2] , \$auto_10961.Y[1] , \design195_5_10_inst.register_instance211.data_out[0]  }),
    .B({ \$auto_1091.Y[16] , \$auto_1091.Y[16] , \$auto_1091.Y[15] , \$auto_1091.Y[14] , \$auto_1091.Y[15] , \$auto_1091.Y[14] , \$auto_1091.Y[15] , \$auto_1091.Y[14] , \$auto_1091.Y[9] , \$auto_1091.Y[8] , \$auto_1091.Y[7] , \$auto_1091.Y[6] , \$auto_1091.Y[5] , \$auto_1091.Y[4] , \$auto_1091.Y[3] , \$auto_1091.Y[2] , \$auto_1091.Y[1] , \$auto_1091.Y[0]  }),
    .CLK(\$clk_buf_$ibuf_clk ),
    .FEEDBACK(3'h0),
    .RESET(\$ibuf_rst ),
    .UNSIGNED_A(1'h1),
    .UNSIGNED_B(1'h1),
    .Z({ \$delete_wire$131581 , \$delete_wire$131580 , \$delete_wire$131579 , \$delete_wire$131578 , \$delete_wire$131577 , \$delete_wire$131576 , \$auto_1094.A[31] , \$auto_1094.A[30] , \$auto_1094.A[29] , \$auto_1094.A[28] , \$auto_1094.A[27] , \$auto_1094.A[26] , \$auto_1094.A[25] , \$auto_1094.A[24] , \$auto_1094.A[23] , \$auto_1094.A[22] , \$auto_1094.A[21] , \$auto_1094.A[20] , \$auto_1094.A[19] , \$auto_1094.A[18] , \$auto_1085.B[17] , \$auto_1085.B[16] , \$auto_1085.B[15] , \$auto_1085.B[14] , \$auto_1085.B[13] , \$auto_1085.B[12] , \$auto_1085.B[11] , \$auto_1085.B[10] , \$auto_1085.B[9] , \$auto_1085.B[8] , \$auto_1085.B[7] , \$auto_1085.B[6] , \$auto_1085.B[5] , \$auto_1085.B[4] , \$auto_1085.B[3] , \$auto_1085.B[2] , \$auto_1085.B[1] , \$auto_1085.B[0]  })
  );
  (* is_inferred = 32'h00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:230.7-234.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:38.7-53.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:44.7-63.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v:163.1-179.2" *)
  DSP38 #(
    .COEFF_0(20'h00000),
    .COEFF_1(20'h00000),
    .COEFF_2(20'h00000),
    .COEFF_3(20'h00000),
    .DSP_MODE("MULTIPLY"),
    .INPUT_REG_EN("TRUE"),
    .OUTPUT_REG_EN("FALSE")
  ) \$flatten\design195_5_10_inst.\large_adder_instance324.$mul$../../../../.././rtl/large_adder.v:28$114.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceB[0].mul  (
    .A({ \$auto_10908.Y[9] , \$auto_10908.Y[9] , \$auto_10908.Y[9] , \$auto_10908.Y[9] , \$auto_10908.Y[9] , \$auto_10908.Y[9] , \$auto_10908.Y[9] , \$auto_10908.Y[9] , \$auto_10908.Y[9] , \$auto_10908.Y[9] , \$auto_10908.Y[9] , \$auto_10908.Y[9] , \$auto_10908.Y[7] , \$auto_10908.Y[6] , \$auto_10908.Y[5] , \$auto_10908.Y[4] , \$auto_10908.Y[3] , \$auto_10908.Y[2] , \$auto_10908.Y[1] , \$auto_10908.X[0]  }),
    .B({ \$auto_1106.Y[16] , \$auto_1106.Y[16] , \$auto_1106.Y[15] , \$auto_1106.Y[14] , \$auto_1106.Y[13] , \$auto_1106.Y[12] , \$auto_1106.Y[11] , \$auto_1106.Y[10] , \$auto_1106.Y[9] , \$auto_1106.Y[8] , \$auto_1106.Y[7] , \$auto_1106.Y[6] , \$auto_1106.Y[5] , \$auto_1106.Y[4] , \$auto_1106.Y[3] , \$auto_1106.Y[2] , \$auto_1106.Y[1] , \$auto_1106.Y[0]  }),
    .CLK(\$clk_buf_$ibuf_clk ),
    .FEEDBACK(3'h0),
    .RESET(\$ibuf_rst ),
    .UNSIGNED_A(1'h1),
    .UNSIGNED_B(1'h1),
    .Z({ \$delete_wire$131616 , \$delete_wire$131615 , \$delete_wire$131614 , \$delete_wire$131613 , \$delete_wire$131612 , \$delete_wire$131611 , \$delete_wire$131610 , \$delete_wire$131609 , \$delete_wire$131608 , \$delete_wire$131607 , \$delete_wire$131606 , \$delete_wire$131605 , \$delete_wire$131604 , \$delete_wire$131603 , \$delete_wire$131602 , \$delete_wire$131601 , \$delete_wire$131600 , \$delete_wire$131599 , \$delete_wire$131598 , \$delete_wire$131597 , \$delete_wire$131596 , \$delete_wire$131595 , \$delete_wire$131594 , \$delete_wire$131593 , \$delete_wire$131592 , \$delete_wire$131591 , \$delete_wire$131590 , \$delete_wire$131589 , \$delete_wire$131588 , \$delete_wire$131587 , \$delete_wire$131586 , \$delete_wire$131585 , \$delete_wire$131584 , \$delete_wire$131583 , \$delete_wire$131582 , \$auto_1082.A[2] , \$auto_1082.A[1] , \$auto_1082.A[0]  })
  );
  (* is_inferred = 32'h00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:230.7-234.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:38.7-53.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:44.7-63.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v:163.1-179.2" *)
  DSP38 #(
    .COEFF_0(20'h00000),
    .COEFF_1(20'h00000),
    .COEFF_2(20'h00000),
    .COEFF_3(20'h00000),
    .DSP_MODE("MULTIPLY"),
    .INPUT_REG_EN("TRUE"),
    .OUTPUT_REG_EN("FALSE")
  ) \$flatten\design195_5_10_inst.\large_adder_instance432.$mul$../../../../.././rtl/large_adder.v:28$114.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceB[0].mul  (
    .A({ \$auto_10947.Y[9] , \$auto_10947.Y[9] , \$auto_10947.Y[9] , \$auto_10947.Y[9] , \$auto_10947.Y[9] , \$auto_10947.Y[9] , \$auto_10947.Y[9] , \$auto_10947.Y[9] , \$auto_10947.Y[9] , \$auto_10947.Y[9] , \$auto_10947.Y[9] , \$auto_10947.Y[8] , \$auto_10947.Y[7] , \$auto_10947.Y[6] , \$auto_10947.Y[5] , \$auto_10947.Y[4] , \$auto_10947.Y[3] , \$auto_10947.Y[2] , \$auto_10947.X[1] , \$auto_10946.Y[0]  }),
    .B({ \$auto_1118.Y[16] , \$auto_1118.Y[16] , \$auto_1118.Y[15] , \$auto_1118.Y[14] , \$auto_1118.Y[13] , \$auto_1118.Y[12] , \$auto_1118.Y[11] , \$auto_1118.Y[10] , \$auto_1118.Y[9] , \$auto_1118.Y[8] , \$auto_1118.Y[7] , \$auto_1118.Y[6] , \$auto_1118.Y[5] , \$auto_1118.Y[4] , \$auto_1118.Y[3] , \$auto_1118.Y[2] , \$auto_1118.Y[1] , \$auto_1118.Y[0]  }),
    .CLK(\$clk_buf_$ibuf_clk ),
    .FEEDBACK(3'h0),
    .RESET(\$ibuf_rst ),
    .UNSIGNED_A(1'h1),
    .UNSIGNED_B(1'h1),
    .Z({ \$delete_wire$131651 , \$delete_wire$131650 , \$delete_wire$131649 , \$delete_wire$131648 , \$delete_wire$131647 , \$delete_wire$131646 , \$delete_wire$131645 , \$delete_wire$131644 , \$delete_wire$131643 , \$delete_wire$131642 , \$delete_wire$131641 , \$delete_wire$131640 , \$delete_wire$131639 , \$delete_wire$131638 , \$delete_wire$131637 , \$delete_wire$131636 , \$delete_wire$131635 , \$delete_wire$131634 , \$delete_wire$131633 , \$delete_wire$131632 , \$delete_wire$131631 , \$delete_wire$131630 , \$delete_wire$131629 , \$delete_wire$131628 , \$delete_wire$131627 , \$delete_wire$131626 , \$delete_wire$131625 , \$delete_wire$131624 , \$delete_wire$131623 , \$delete_wire$131622 , \$delete_wire$131621 , \$delete_wire$131620 , \$delete_wire$131619 , \$delete_wire$131618 , \$delete_wire$131617 , \$auto_1058.A[2] , \$auto_1058.A[1] , \$auto_1058.A[0]  })
  );
  (* is_inferred = 32'h00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:230.7-234.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:38.7-53.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:44.7-63.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v:163.1-179.2" *)
  DSP38 #(
    .COEFF_0(20'h00000),
    .COEFF_1(20'h00000),
    .COEFF_2(20'h00000),
    .COEFF_3(20'h00000),
    .DSP_MODE("MULTIPLY"),
    .INPUT_REG_EN("TRUE"),
    .OUTPUT_REG_EN("FALSE")
  ) \$flatten\design195_5_10_inst.\large_adder_instance547.$mul$../../../../.././rtl/large_adder.v:28$114.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceB[0].mul  (
    .A({ 8'h00, \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9]  }),
    .B({ \$auto_1133.Y[16] , \$auto_1133.Y[16] , \$auto_1133.Y[15] , \$auto_1133.Y[14] , \$auto_1133.Y[13] , \$auto_1133.Y[12] , \$auto_1133.Y[11] , \$auto_1133.Y[10] , \$auto_1133.Y[9] , \$auto_1133.Y[8] , \$auto_1133.Y[7] , \$auto_1133.Y[6] , \$auto_1133.Y[5] , \$auto_1133.Y[4] , \$auto_1133.Y[3] , \$auto_1133.Y[2] , \$auto_1133.Y[1] , \$auto_1133.Y[0]  }),
    .CLK(\$clk_buf_$ibuf_clk ),
    .FEEDBACK(3'h0),
    .RESET(\$ibuf_rst ),
    .UNSIGNED_A(1'h1),
    .UNSIGNED_B(1'h1),
    .Z({ \$delete_wire$131677 , \$delete_wire$131676 , \$delete_wire$131675 , \$delete_wire$131674 , \$delete_wire$131673 , \$delete_wire$131672 , \$delete_wire$131671 , \$delete_wire$131670 , \$delete_wire$131669 , \$delete_wire$131668 , \$delete_wire$131667 , \$delete_wire$131666 , \$delete_wire$131665 , \$delete_wire$131664 , \$delete_wire$131663 , \$delete_wire$131662 , \$delete_wire$131661 , \$delete_wire$131660 , \$delete_wire$131659 , \$delete_wire$131658 , \$delete_wire$131657 , \$delete_wire$131656 , \$delete_wire$131655 , \$delete_wire$131654 , \$delete_wire$131653 , \$delete_wire$131652 , \$auto_1046.B[11] , \$auto_1046.B[10] , \$auto_1046.B[9] , \$auto_1046.B[8] , \$auto_1046.B[7] , \$auto_1046.B[6] , \$auto_1046.B[5] , \$auto_1046.B[4] , \$auto_1046.B[3] , \$auto_1046.B[2] , \$auto_1046.B[1] , \$auto_1046.B[0]  })
  );
  (* is_inferred = 32'h00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:254.6-258.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:38.7-53.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:44.7-63.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v:163.1-179.2" *)
  DSP38 #(
    .COEFF_0(20'h00000),
    .COEFF_1(20'h00000),
    .COEFF_2(20'h00000),
    .COEFF_3(20'h00000),
    .DSP_MODE("MULTIPLY"),
    .INPUT_REG_EN("TRUE"),
    .OUTPUT_REG_EN("FALSE")
  ) \$flatten\design195_5_10_inst.\large_adder_instance547.$mul$../../../../.././rtl/large_adder.v:28$114.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mul_sliceB_last  (
    .A({ \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[8] , \$auto_10922.Y[7] , \$auto_10922.Y[6] , \$auto_10922.Y[5] , \$auto_10922.Y[4] , \$auto_10922.Y[3] , \$auto_10922.Y[2] , \$auto_10922.Y[1] , \$auto_10922.X[0]  }),
    .B({ 4'h0, \$auto_1133.Y[16] , \$auto_1133.Y[16] , \$auto_1133.Y[16] , \$auto_1133.Y[16] , \$auto_1133.Y[16] , \$auto_1133.Y[16] , \$auto_1133.Y[16] , \$auto_1133.Y[16] , \$auto_1133.Y[16] , \$auto_1133.Y[16] , \$auto_1133.Y[16] , \$auto_1133.Y[16] , \$auto_1133.Y[16] , \$auto_1133.Y[16]  }),
    .CLK(\$clk_buf_$ibuf_clk ),
    .FEEDBACK(3'h0),
    .RESET(\$ibuf_rst ),
    .UNSIGNED_A(1'h1),
    .UNSIGNED_B(1'h1),
    .Z({ \$delete_wire$131701 , \$delete_wire$131700 , \$delete_wire$131699 , \$delete_wire$131698 , \$delete_wire$131697 , \$delete_wire$131696 , \$delete_wire$131695 , \$delete_wire$131694 , \$delete_wire$131693 , \$delete_wire$131692 , \$delete_wire$131691 , \$delete_wire$131690 , \$delete_wire$131689 , \$delete_wire$131688 , \$delete_wire$131687 , \$delete_wire$131686 , \$delete_wire$131685 , \$delete_wire$131684 , \$delete_wire$131683 , \$delete_wire$131682 , \$delete_wire$131681 , \$delete_wire$131680 , \$delete_wire$131679 , \$delete_wire$131678 , \$auto_1040.B[31] , \$auto_1040.B[30] , \$auto_1040.B[29] , \$auto_1040.B[28] , \$auto_1040.B[27] , \$auto_1040.B[26] , \$auto_1040.B[25] , \$auto_1040.B[24] , \$auto_1040.B[23] , \$auto_1040.B[22] , \$auto_1040.B[21] , \$auto_1040.B[20] , \$auto_1040.B[19] , \$auto_1040.B[18]  })
  );
  (* is_inferred = 32'h00000001 *)
  (* module_not_derived = 32'sh00000001 *)
  (* src = "../../../../.././rtl/large_adder.v:28.19-28.48|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:230.7-234.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:38.7-53.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:44.7-63.6|/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v:163.1-179.2" *)
  DSP38 #(
    .COEFF_0(20'h00000),
    .COEFF_1(20'h00000),
    .COEFF_2(20'h00000),
    .COEFF_3(20'h00000),
    .DSP_MODE("MULTIPLY"),
    .INPUT_REG_EN("TRUE"),
    .OUTPUT_REG_EN("FALSE")
  ) \$flatten\design195_5_10_inst.\large_adder_instance547.$mul$../../../../.././rtl/large_adder.v:28$114.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.sliceB[0].mul  (
    .A({ \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[9] , \$auto_10922.Y[8] , \$auto_10922.Y[7] , \$auto_10922.Y[6] , \$auto_10922.Y[5] , \$auto_10922.Y[4] , \$auto_10922.Y[3] , \$auto_10922.Y[2] , \$auto_10922.Y[1] , \$auto_10922.X[0]  }),
    .B({ \$auto_1133.Y[16] , \$auto_1133.Y[16] , \$auto_1133.Y[15] , \$auto_1133.Y[14] , \$auto_1133.Y[13] , \$auto_1133.Y[12] , \$auto_1133.Y[11] , \$auto_1133.Y[10] , \$auto_1133.Y[9] , \$auto_1133.Y[8] , \$auto_1133.Y[7] , \$auto_1133.Y[6] , \$auto_1133.Y[5] , \$auto_1133.Y[4] , \$auto_1133.Y[3] , \$auto_1133.Y[2] , \$auto_1133.Y[1] , \$auto_1133.Y[0]  }),
    .CLK(\$clk_buf_$ibuf_clk ),
    .FEEDBACK(3'h0),
    .RESET(\$ibuf_rst ),
    .UNSIGNED_A(1'h1),
    .UNSIGNED_B(1'h1),
    .Z({ \$delete_wire$131707 , \$delete_wire$131706 , \$delete_wire$131705 , \$delete_wire$131704 , \$delete_wire$131703 , \$delete_wire$131702 , \$auto_1040.A[31] , \$auto_1040.A[30] , \$auto_1040.A[29] , \$auto_1040.A[28] , \$auto_1040.A[27] , \$auto_1040.A[26] , \$auto_1040.A[25] , \$auto_1040.A[24] , \$auto_1040.A[23] , \$auto_1040.A[22] , \$auto_1040.A[21] , \$auto_1040.A[20] , \$auto_1040.A[19] , \$auto_1040.A[18] , \$auto_1040.A[17] , \$auto_1040.A[16] , \$auto_1040.A[15] , \$auto_1040.A[14] , \$auto_1040.A[13] , \$auto_1040.A[12] , \$auto_1040.A[11] , \$auto_1040.A[10] , \$auto_1040.A[9] , \$auto_1040.A[8] , \$auto_1040.A[7] , \$auto_1040.A[6] , \$auto_1040.A[5] , \$auto_1040.A[4] , \$auto_1040.A[3] , \$auto_1040.A[2] , \$auto_1040.A[1] , \$auto_1040.A[0]  })
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \design195_5_10_inst.memory_cntrl_instance108.mem.mem.0.0  (
    .ADDR_A({ \design195_5_10_inst.memory_cntrl_instance108.rd_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[8] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[7] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[5] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[4] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[3] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[2] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[1] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[0] , 5'h00 }),
    .ADDR_B({ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[5] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[4] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[3] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[2] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[1] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[0] , 5'h00 }),
    .BE_A(4'h0),
    .BE_B({ \design195_5_10_inst.memory_cntrl_instance108.wr_en , \design195_5_10_inst.memory_cntrl_instance108.wr_en , \design195_5_10_inst.memory_cntrl_instance108.wr_en , \design195_5_10_inst.memory_cntrl_instance108.wr_en  }),
    .CLK_A(\$clk_buf_$ibuf_clk ),
    .CLK_B(\$clk_buf_$ibuf_clk ),
    .RDATA_A({ \emu_init_new_data_1401[31] , \emu_init_new_data_1401[30] , \emu_init_new_data_1401[29] , \emu_init_new_data_1401[28] , \emu_init_new_data_1401[27] , \emu_init_new_data_1401[26] , \emu_init_new_data_1401[25] , \emu_init_new_data_1401[24] , \emu_init_new_data_1401[23] , \emu_init_new_data_1401[22] , \emu_init_new_data_1401[21] , \emu_init_new_data_1401[20] , \emu_init_new_data_1401[19] , \emu_init_new_data_1401[18] , \emu_init_new_data_1401[17] , \emu_init_new_data_1401[16] , \emu_init_new_data_1401[15] , \emu_init_new_data_1401[14] , \emu_init_new_data_1401[13] , \emu_init_new_data_1401[12] , \emu_init_new_data_1401[11] , \emu_init_new_data_1401[10] , \emu_init_new_data_1401[9] , \emu_init_new_data_1401[8] , \emu_init_new_data_1401[7] , \emu_init_new_data_1401[6] , \emu_init_new_data_1401[5] , \emu_init_new_data_1401[4] , \emu_init_new_data_1401[3] , \emu_init_new_data_1401[2] , \emu_init_new_data_1401[1] , \emu_init_new_data_1401[0]  }),
    .RDATA_B({ \$delete_wire$131739 , \$delete_wire$131738 , \$delete_wire$131737 , \$delete_wire$131736 , \$delete_wire$131735 , \$delete_wire$131734 , \$delete_wire$131733 , \$delete_wire$131732 , \$delete_wire$131731 , \$delete_wire$131730 , \$delete_wire$131729 , \$delete_wire$131728 , \$delete_wire$131727 , \$delete_wire$131726 , \$delete_wire$131725 , \$delete_wire$131724 , \$delete_wire$131723 , \$delete_wire$131722 , \$delete_wire$131721 , \$delete_wire$131720 , \$delete_wire$131719 , \$delete_wire$131718 , \$delete_wire$131717 , \$delete_wire$131716 , \$delete_wire$131715 , \$delete_wire$131714 , \$delete_wire$131713 , \$delete_wire$131712 , \$delete_wire$131711 , \$delete_wire$131710 , \$delete_wire$131709 , \$delete_wire$131708  }),
    .REN_A(\design195_5_10_inst.memory_cntrl_instance108.rd_en ),
    .REN_B(1'h0),
    .RPARITY_A({ \$delete_wire$131743 , \$delete_wire$131742 , \$delete_wire$131741 , \$delete_wire$131740  }),
    .RPARITY_B({ \$delete_wire$131747 , \$delete_wire$131746 , \$delete_wire$131745 , \$delete_wire$131744  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B({ \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[10] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[10] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[10] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[10] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[10] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[10] , \design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[10]  }),
    .WEN_A(1'h0),
    .WEN_B(\design195_5_10_inst.memory_cntrl_instance108.wr_en ),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \design195_5_10_inst.memory_cntrl_instance216.mem.mem.0.0  (
    .ADDR_A({ \design195_5_10_inst.memory_cntrl_instance108.rd_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[8] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[7] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[5] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[4] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[3] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[2] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[1] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[0] , 5'h00 }),
    .ADDR_B({ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[5] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[4] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[3] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[2] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[1] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[0] , 5'h00 }),
    .BE_A(4'h0),
    .BE_B({ \design195_5_10_inst.memory_cntrl_instance108.wr_en , \design195_5_10_inst.memory_cntrl_instance108.wr_en , \design195_5_10_inst.memory_cntrl_instance108.wr_en , \design195_5_10_inst.memory_cntrl_instance108.wr_en  }),
    .CLK_A(\$clk_buf_$ibuf_clk ),
    .CLK_B(\$clk_buf_$ibuf_clk ),
    .RDATA_A({ \emu_init_new_data_1418[31] , \emu_init_new_data_1418[30] , \emu_init_new_data_1418[29] , \emu_init_new_data_1418[28] , \emu_init_new_data_1418[27] , \emu_init_new_data_1418[26] , \emu_init_new_data_1418[25] , \emu_init_new_data_1418[24] , \emu_init_new_data_1418[23] , \emu_init_new_data_1418[22] , \emu_init_new_data_1418[21] , \emu_init_new_data_1418[20] , \emu_init_new_data_1418[19] , \emu_init_new_data_1418[18] , \emu_init_new_data_1418[17] , \emu_init_new_data_1418[16] , \emu_init_new_data_1418[15] , \emu_init_new_data_1418[14] , \emu_init_new_data_1418[13] , \emu_init_new_data_1418[12] , \emu_init_new_data_1418[11] , \emu_init_new_data_1418[10] , \emu_init_new_data_1418[9] , \emu_init_new_data_1418[8] , \emu_init_new_data_1418[7] , \emu_init_new_data_1418[6] , \emu_init_new_data_1418[5] , \emu_init_new_data_1418[4] , \emu_init_new_data_1418[3] , \emu_init_new_data_1418[2] , \emu_init_new_data_1418[1] , \emu_init_new_data_1418[0]  }),
    .RDATA_B({ \$delete_wire$131779 , \$delete_wire$131778 , \$delete_wire$131777 , \$delete_wire$131776 , \$delete_wire$131775 , \$delete_wire$131774 , \$delete_wire$131773 , \$delete_wire$131772 , \$delete_wire$131771 , \$delete_wire$131770 , \$delete_wire$131769 , \$delete_wire$131768 , \$delete_wire$131767 , \$delete_wire$131766 , \$delete_wire$131765 , \$delete_wire$131764 , \$delete_wire$131763 , \$delete_wire$131762 , \$delete_wire$131761 , \$delete_wire$131760 , \$delete_wire$131759 , \$delete_wire$131758 , \$delete_wire$131757 , \$delete_wire$131756 , \$delete_wire$131755 , \$delete_wire$131754 , \$delete_wire$131753 , \$delete_wire$131752 , \$delete_wire$131751 , \$delete_wire$131750 , \$delete_wire$131749 , \$delete_wire$131748  }),
    .REN_A(\design195_5_10_inst.memory_cntrl_instance108.rd_en ),
    .REN_B(1'h0),
    .RPARITY_A({ \$delete_wire$131783 , \$delete_wire$131782 , \$delete_wire$131781 , \$delete_wire$131780  }),
    .RPARITY_B({ \$delete_wire$131787 , \$delete_wire$131786 , \$delete_wire$131785 , \$delete_wire$131784  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B({ \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[30] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[29] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[28] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[27] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[26] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[25] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[24] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[23] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[22] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[21] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[20] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[19] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[18] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[17] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[16] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[15] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[14] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[13] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[12] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[11] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[10] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[9] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[8] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[7] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[6] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[5] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[4] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[3] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[2] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[1] , \design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[0]  }),
    .WEN_A(1'h0),
    .WEN_B(\design195_5_10_inst.memory_cntrl_instance108.wr_en ),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \design195_5_10_inst.memory_cntrl_instance328.mem.mem.0.0  (
    .ADDR_A({ \design195_5_10_inst.memory_cntrl_instance108.rd_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[8] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[7] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[5] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[4] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[3] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[2] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[1] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[0] , 5'h00 }),
    .ADDR_B({ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[5] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[4] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[3] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[2] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[1] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[0] , 5'h00 }),
    .BE_A(4'h0),
    .BE_B({ \design195_5_10_inst.memory_cntrl_instance108.wr_en , \design195_5_10_inst.memory_cntrl_instance108.wr_en , \design195_5_10_inst.memory_cntrl_instance108.wr_en , \design195_5_10_inst.memory_cntrl_instance108.wr_en  }),
    .CLK_A(\$clk_buf_$ibuf_clk ),
    .CLK_B(\$clk_buf_$ibuf_clk ),
    .RDATA_A({ \emu_init_new_data_1435[31] , \emu_init_new_data_1435[30] , \emu_init_new_data_1435[29] , \emu_init_new_data_1435[28] , \emu_init_new_data_1435[27] , \emu_init_new_data_1435[26] , \emu_init_new_data_1435[25] , \emu_init_new_data_1435[24] , \emu_init_new_data_1435[23] , \emu_init_new_data_1435[22] , \emu_init_new_data_1435[21] , \emu_init_new_data_1435[20] , \emu_init_new_data_1435[19] , \emu_init_new_data_1435[18] , \emu_init_new_data_1435[17] , \emu_init_new_data_1435[16] , \emu_init_new_data_1435[15] , \emu_init_new_data_1435[14] , \emu_init_new_data_1435[13] , \emu_init_new_data_1435[12] , \emu_init_new_data_1435[11] , \emu_init_new_data_1435[10] , \emu_init_new_data_1435[9] , \emu_init_new_data_1435[8] , \emu_init_new_data_1435[7] , \emu_init_new_data_1435[6] , \emu_init_new_data_1435[5] , \emu_init_new_data_1435[4] , \emu_init_new_data_1435[3] , \emu_init_new_data_1435[2] , \emu_init_new_data_1435[1] , \emu_init_new_data_1435[0]  }),
    .RDATA_B({ \$delete_wire$131819 , \$delete_wire$131818 , \$delete_wire$131817 , \$delete_wire$131816 , \$delete_wire$131815 , \$delete_wire$131814 , \$delete_wire$131813 , \$delete_wire$131812 , \$delete_wire$131811 , \$delete_wire$131810 , \$delete_wire$131809 , \$delete_wire$131808 , \$delete_wire$131807 , \$delete_wire$131806 , \$delete_wire$131805 , \$delete_wire$131804 , \$delete_wire$131803 , \$delete_wire$131802 , \$delete_wire$131801 , \$delete_wire$131800 , \$delete_wire$131799 , \$delete_wire$131798 , \$delete_wire$131797 , \$delete_wire$131796 , \$delete_wire$131795 , \$delete_wire$131794 , \$delete_wire$131793 , \$delete_wire$131792 , \$delete_wire$131791 , \$delete_wire$131790 , \$delete_wire$131789 , \$delete_wire$131788  }),
    .REN_A(\design195_5_10_inst.memory_cntrl_instance108.rd_en ),
    .REN_B(1'h0),
    .RPARITY_A({ \$delete_wire$131823 , \$delete_wire$131822 , \$delete_wire$131821 , \$delete_wire$131820  }),
    .RPARITY_B({ \$delete_wire$131827 , \$delete_wire$131826 , \$delete_wire$131825 , \$delete_wire$131824  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B({ \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[8] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[7] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[6] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[5] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[4] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[3] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[2] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[1] , \design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[0]  }),
    .WEN_A(1'h0),
    .WEN_B(\design195_5_10_inst.memory_cntrl_instance108.wr_en ),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \design195_5_10_inst.memory_cntrl_instance430.mem.mem.0.0  (
    .ADDR_A({ \design195_5_10_inst.memory_cntrl_instance108.rd_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[8] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[7] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[5] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[4] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[3] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[2] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[1] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[0] , 5'h00 }),
    .ADDR_B({ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[5] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[4] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[3] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[2] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[1] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[0] , 5'h00 }),
    .BE_A(4'h0),
    .BE_B({ \design195_5_10_inst.memory_cntrl_instance108.wr_en , \design195_5_10_inst.memory_cntrl_instance108.wr_en , \design195_5_10_inst.memory_cntrl_instance108.wr_en , \design195_5_10_inst.memory_cntrl_instance108.wr_en  }),
    .CLK_A(\$clk_buf_$ibuf_clk ),
    .CLK_B(\$clk_buf_$ibuf_clk ),
    .RDATA_A({ \emu_init_new_data_1452[31] , \emu_init_new_data_1452[30] , \emu_init_new_data_1452[29] , \emu_init_new_data_1452[28] , \emu_init_new_data_1452[27] , \emu_init_new_data_1452[26] , \emu_init_new_data_1452[25] , \emu_init_new_data_1452[24] , \emu_init_new_data_1452[23] , \emu_init_new_data_1452[22] , \emu_init_new_data_1452[21] , \emu_init_new_data_1452[20] , \emu_init_new_data_1452[19] , \emu_init_new_data_1452[18] , \emu_init_new_data_1452[17] , \emu_init_new_data_1452[16] , \emu_init_new_data_1452[15] , \emu_init_new_data_1452[14] , \emu_init_new_data_1452[13] , \emu_init_new_data_1452[12] , \emu_init_new_data_1452[11] , \emu_init_new_data_1452[10] , \emu_init_new_data_1452[9] , \emu_init_new_data_1452[8] , \emu_init_new_data_1452[7] , \emu_init_new_data_1452[6] , \emu_init_new_data_1452[5] , \emu_init_new_data_1452[4] , \emu_init_new_data_1452[3] , \emu_init_new_data_1452[2] , \emu_init_new_data_1452[1] , \emu_init_new_data_1452[0]  }),
    .RDATA_B({ \$delete_wire$131859 , \$delete_wire$131858 , \$delete_wire$131857 , \$delete_wire$131856 , \$delete_wire$131855 , \$delete_wire$131854 , \$delete_wire$131853 , \$delete_wire$131852 , \$delete_wire$131851 , \$delete_wire$131850 , \$delete_wire$131849 , \$delete_wire$131848 , \$delete_wire$131847 , \$delete_wire$131846 , \$delete_wire$131845 , \$delete_wire$131844 , \$delete_wire$131843 , \$delete_wire$131842 , \$delete_wire$131841 , \$delete_wire$131840 , \$delete_wire$131839 , \$delete_wire$131838 , \$delete_wire$131837 , \$delete_wire$131836 , \$delete_wire$131835 , \$delete_wire$131834 , \$delete_wire$131833 , \$delete_wire$131832 , \$delete_wire$131831 , \$delete_wire$131830 , \$delete_wire$131829 , \$delete_wire$131828  }),
    .REN_A(\design195_5_10_inst.memory_cntrl_instance108.rd_en ),
    .REN_B(1'h0),
    .RPARITY_A({ \$delete_wire$131863 , \$delete_wire$131862 , \$delete_wire$131861 , \$delete_wire$131860  }),
    .RPARITY_B({ \$delete_wire$131867 , \$delete_wire$131866 , \$delete_wire$131865 , \$delete_wire$131864  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B({ \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[30] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[29] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[28] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[27] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[26] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[25] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[24] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[23] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[22] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[21] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[20] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[19] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[18] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[17] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[16] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[15] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[14] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[13] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[12] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[11] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[10] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[9] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[8] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[7] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[6] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[5] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[4] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[3] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[2] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[1] , \design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[0]  }),
    .WEN_A(1'h0),
    .WEN_B(\design195_5_10_inst.memory_cntrl_instance108.wr_en ),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'sh00000024),
    .READ_WIDTH_B(32'sh00000024),
    .WRITE_WIDTH_A(32'sh00000024),
    .WRITE_WIDTH_B(32'sh00000024)
  ) \design195_5_10_inst.memory_cntrl_instance546.mem.mem.0.0  (
    .ADDR_A({ \design195_5_10_inst.memory_cntrl_instance108.rd_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[8] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[7] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[5] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[4] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[3] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[2] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[1] , \design195_5_10_inst.memory_cntrl_instance108.rd_addr[0] , 5'h00 }),
    .ADDR_B({ \design195_5_10_inst.memory_cntrl_instance108.wr_addr[9] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[8] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[7] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[6] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[5] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[4] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[3] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[2] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[1] , \design195_5_10_inst.memory_cntrl_instance108.wr_addr[0] , 5'h00 }),
    .BE_A(4'h0),
    .BE_B({ \design195_5_10_inst.memory_cntrl_instance108.wr_en , \design195_5_10_inst.memory_cntrl_instance108.wr_en , \design195_5_10_inst.memory_cntrl_instance108.wr_en , \design195_5_10_inst.memory_cntrl_instance108.wr_en  }),
    .CLK_A(\$clk_buf_$ibuf_clk ),
    .CLK_B(\$clk_buf_$ibuf_clk ),
    .RDATA_A({ \emu_init_new_data_1469[31] , \emu_init_new_data_1469[30] , \emu_init_new_data_1469[29] , \emu_init_new_data_1469[28] , \emu_init_new_data_1469[27] , \emu_init_new_data_1469[26] , \emu_init_new_data_1469[25] , \emu_init_new_data_1469[24] , \emu_init_new_data_1469[23] , \emu_init_new_data_1469[22] , \emu_init_new_data_1469[21] , \emu_init_new_data_1469[20] , \emu_init_new_data_1469[19] , \emu_init_new_data_1469[18] , \emu_init_new_data_1469[17] , \emu_init_new_data_1469[16] , \emu_init_new_data_1469[15] , \emu_init_new_data_1469[14] , \emu_init_new_data_1469[13] , \emu_init_new_data_1469[12] , \emu_init_new_data_1469[11] , \emu_init_new_data_1469[10] , \emu_init_new_data_1469[9] , \emu_init_new_data_1469[8] , \emu_init_new_data_1469[7] , \emu_init_new_data_1469[6] , \emu_init_new_data_1469[5] , \emu_init_new_data_1469[4] , \emu_init_new_data_1469[3] , \emu_init_new_data_1469[2] , \emu_init_new_data_1469[1] , \emu_init_new_data_1469[0]  }),
    .RDATA_B({ \$delete_wire$131899 , \$delete_wire$131898 , \$delete_wire$131897 , \$delete_wire$131896 , \$delete_wire$131895 , \$delete_wire$131894 , \$delete_wire$131893 , \$delete_wire$131892 , \$delete_wire$131891 , \$delete_wire$131890 , \$delete_wire$131889 , \$delete_wire$131888 , \$delete_wire$131887 , \$delete_wire$131886 , \$delete_wire$131885 , \$delete_wire$131884 , \$delete_wire$131883 , \$delete_wire$131882 , \$delete_wire$131881 , \$delete_wire$131880 , \$delete_wire$131879 , \$delete_wire$131878 , \$delete_wire$131877 , \$delete_wire$131876 , \$delete_wire$131875 , \$delete_wire$131874 , \$delete_wire$131873 , \$delete_wire$131872 , \$delete_wire$131871 , \$delete_wire$131870 , \$delete_wire$131869 , \$delete_wire$131868  }),
    .REN_A(\design195_5_10_inst.memory_cntrl_instance108.rd_en ),
    .REN_B(1'h0),
    .RPARITY_A({ \$delete_wire$131903 , \$delete_wire$131902 , \$delete_wire$131901 , \$delete_wire$131900  }),
    .RPARITY_B({ \$delete_wire$131907 , \$delete_wire$131906 , \$delete_wire$131905 , \$delete_wire$131904  }),
    .WDATA_A(32'hffffffff),
    .WDATA_B({ \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[31] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[30] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[29] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[28] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[27] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[26] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[25] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[24] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[23] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[22] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[21] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[20] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[19] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[18] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[17] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[16] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[15] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[14] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[13] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[12] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[11] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[10] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[9] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[8] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[7] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[6] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[5] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[4] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[3] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[2] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[1] , \design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[0]  }),
    .WEN_A(1'h0),
    .WEN_B(\design195_5_10_inst.memory_cntrl_instance108.wr_en ),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[10]_85164  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6588_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[30]_85165  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6586_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance108.wr_data_mem[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[0]_85166  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6716_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[10]_85167  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6696_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[11]_85168  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6694_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[12]_85169  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6692_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[13]_85170  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6690_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[14]_85171  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6688_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[15]_85172  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6686_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[16]_85173  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6684_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[17]_85174  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6682_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[18]_85175  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6680_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[19]_85176  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6678_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[1]_85177  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6714_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[20]_85178  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6676_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[21]_85179  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6674_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[22]_85180  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6672_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[23]_85181  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6670_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[24]_85182  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6668_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[24] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[25]_85183  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6666_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[25] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[26]_85184  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6664_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[26] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[27]_85185  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6662_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[27] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[28]_85186  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6660_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[28] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[29]_85187  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6658_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[29] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[2]_85188  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6712_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[30]_85189  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6656_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[30] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[31]_85190  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6654_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[3]_85191  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6710_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[4]_85192  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6708_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[5]_85193  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6706_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[6]_85194  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6704_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[7]_85195  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6702_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[8]_85196  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6700_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[9]_85197  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6698_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[0]_85198  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6584_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[1]_85199  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6582_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[24]_85200  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6564_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[2]_85201  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6580_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[3]_85202  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6578_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[4]_85203  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6576_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[5]_85204  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6574_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[6]_85205  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6572_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[7]_85206  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6570_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[8]_85207  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6568_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[0]_85209  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6821_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[10]_85210  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6801_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[11]_85211  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6799_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[12]_85212  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6797_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[13]_85213  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6795_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[14]_85214  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6793_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[15]_85215  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6791_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[16]_85216  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6789_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[17]_85217  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6787_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[18]_85218  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6785_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[19]_85219  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6783_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[1]_85220  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6819_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[20]_85221  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6781_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[21]_85222  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6779_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[22]_85223  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6777_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[23]_85224  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6775_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[24]_85225  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6773_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[24] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[25]_85226  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6771_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[25] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[26]_85227  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6769_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[26] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[27]_85228  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6767_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[27] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[28]_85229  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6765_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[28] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[29]_85230  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6763_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[29] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[2]_85231  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6817_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[30]_85232  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6761_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[30] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[31]_85233  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6759_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[3]_85234  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6815_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[4]_85235  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6813_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[5]_85236  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6811_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[6]_85237  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6809_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[7]_85238  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6807_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[8]_85239  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6805_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[9]_85240  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6803_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[9] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[0]_85241  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6652_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[0] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[10]_85242  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6632_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[10] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[11]_85243  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6630_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[11] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[12]_85244  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6628_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[12] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[13]_85245  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6626_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[13] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[14]_85246  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6624_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[14] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[15]_85247  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6622_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[15] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[16]_85248  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6620_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[16] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[17]_85249  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6618_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[17] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[18]_85158  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6616_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[18] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[19]_85154  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6614_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[19] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[1]_85159  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6650_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[1] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[20]_85163  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6612_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[20] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[21]_85155  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6610_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[21] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[22]_85157  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6608_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[22] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[23]_85161  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6606_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[23] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[24]_85162  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6604_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[24] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[25]_85144  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6602_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[25] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[26]_85145  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6600_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[26] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[27]_85146  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6598_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[27] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[28]_85156  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6596_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[28] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[29]_85160  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6594_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[29] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[2]_85141  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6648_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[2] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[30]_85142  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6592_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[30] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[31]_85143  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6590_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[31] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[3]_85147  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6646_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[3] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[4]_85148  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6644_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[4] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[5]_85149  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6642_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[5] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[6]_85150  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6640_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[6] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[7]_85151  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6638_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[7] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[8]_85152  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6636_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[8] ),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \design195_5_10_top:design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[9]_85153  (
    .C(\$clk_buf_$ibuf_clk ),
    .D(\$abc$128410$abc$64559$new_n6634_ ),
    .E(\$abc$128410$abc$64559$new_n6554_ ),
    .Q(\design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[9] ),
    .R(1'h1)
  );
  assign \$auto_131914  = 1'h1;
  assign \$auto_131913  = 1'h1;
  assign \$auto_131912  = 1'h1;
  assign \$auto_131911  = 1'h1;
  assign \$auto_131910  = 1'h1;
  assign \$auto_131909  = 1'h1;
  assign \$auto_131908  = 1'h1;
  assign \$auto_131915  = 1'h1;
  assign \$auto_131916  = 1'h1;
  assign \$auto_131917  = 1'h1;
  assign \$auto_131918  = 1'h1;
  assign \$auto_131919  = 1'h1;
  assign \$auto_131920  = 1'h1;
  assign \$auto_131921  = 1'h1;
  assign \$auto_131922  = 1'h1;
  assign \$auto_131923  = 1'h1;
  assign \$auto_131924  = 1'h1;
  assign \$auto_131925  = 1'h1;
  assign \$auto_131926  = 1'h1;
  assign \$auto_131927  = 1'h1;
  assign \$auto_131928  = 1'h1;
  assign \$auto_131929  = 1'h1;
  assign \$auto_131930  = 1'h1;
  assign \$auto_131931  = 1'h1;
  assign \$auto_131932  = 1'h1;
  assign \$auto_131933  = 1'h1;
  assign \$auto_131934  = 1'h1;
  assign \$auto_131935  = 1'h1;
  assign \$auto_131936  = 1'h1;
  assign \$auto_131937  = 1'h1;
  assign \$auto_131938  = 1'h1;
  assign \$auto_131939  = 1'h1;
  assign \$auto_131940  = 1'h1;
  assign \$auto_131941  = 1'h1;
  assign \$auto_131942  = 1'h1;
  assign \$auto_131943  = 1'h1;
  assign \$auto_131944  = 1'h1;
  assign \$auto_131945  = 1'h1;
  assign \$auto_131946  = 1'h1;
  assign \$auto_131947  = 1'h1;
  assign \$auto_131948  = 1'h1;
  assign \$auto_131949  = 1'h1;
  assign \$auto_131950  = 1'h1;
  assign \$auto_131951  = 1'h1;
  assign \$auto_131952  = 1'h1;
  assign \$auto_131953  = 1'h1;
  assign \$auto_131954  = 1'h1;
  assign \$auto_131955  = 1'h1;
  assign \$auto_131956  = 1'h1;
  assign \$auto_131957  = 1'h1;
  assign \$auto_131958  = 1'h1;
  assign \$auto_131959  = 1'h1;
  assign \$auto_131960  = 1'h1;
  assign \$auto_131961  = 1'h1;
  assign \$auto_131962  = 1'h1;
  assign \$auto_131963  = 1'h1;
  assign \$auto_131964  = 1'h1;
  assign \$auto_131965  = 1'h1;
  assign \$auto_131966  = 1'h1;
  assign \$auto_131967  = 1'h1;
  assign \$auto_131968  = 1'h1;
  assign \$auto_131973  = 1'h1;
  assign \$auto_131970  = 1'h1;
  assign \$auto_131971  = 1'h1;
  assign \$auto_131969  = 1'h1;
  assign \$auto_131972  = 1'h1;
endmodule
