#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Aug 15 20:06:51 2024
# Process ID: 38739
# Current directory: /home/hakam/Repos/ChaosCore/syn
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/hakam/Repos/ChaosCore/syn/vivado.log
# Journal file: /home/hakam/Repos/ChaosCore/syn/vivado.jou
# Running On        :hakam-MS-7D46
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :12th Gen Intel(R) Core(TM) i3-12100F
# CPU Frequency     :3507.084 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16615 MB
# Swap memory       :4294 MB
# Total Virtual     :20910 MB
# Available Virtual :15995 MB
#-----------------------------------------------------------
source build.tcl
# set top_module "SOC"
# set board_file "???"
# set board_name "Ultra96-v2"
# set fpga_part "xczu3eg-sbva484-1-i"
# set lib_dir [file normalize "./../hw/verilog"]
# set constraints_dir [file normalize "./constraints"]
# set bdf_dir [file normalize "./bdf"]
# set fp [open "$lib_dir/filelist.f" r]
# while {[gets $fp line] >= 0} {
#    read_verilog -sv "${lib_dir}/$line" 
# }
# set fp [open "$lib_dir/firrtl_black_box_resource_files.f" r]
# while {[gets $fp line] >= 0} {
#    read_verilog -sv "${lib_dir}/$line" 
# }
# read_xdc "${constraints_dir}/constraints.xdc"
# synth_design -top "$top_module" -part ${fpga_part}
Command: synth_design -top SOC -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 38799
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2563.449 ; gain = 303.691 ; free physical = 4341 ; free virtual = 13421
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'CL_S_COUNT' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:188]
WARNING: [Synth 8-11065] parameter 'CL_M_COUNT' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:189]
WARNING: [Synth 8-11065] parameter 'AUSER_WIDTH' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:191]
WARNING: [Synth 8-11065] parameter 'M_BASE_ADDR_INT' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:218]
WARNING: [Synth 8-11065] parameter 'LEVELS' becomes localparam in 'priority_encoder' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:47]
WARNING: [Synth 8-11065] parameter 'W' becomes localparam in 'priority_encoder' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:48]
INFO: [Synth 8-6157] synthesizing module 'SOC' [/home/hakam/Repos/ChaosCore/hw/verilog/SOC.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ChaosCore_tile' [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore_tile.sv:31]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore_tile.sv:150]
INFO: [Synth 8-6157] synthesizing module 'ChaosCore' [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore.sv:31]
INFO: [Synth 8-6157] synthesizing module 'frontend' [/home/hakam/Repos/ChaosCore/hw/verilog/frontend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'instruction_fetch' [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_fetch.sv:31]
INFO: [Synth 8-6157] synthesizing module 'BP' [/home/hakam/Repos/ChaosCore/hw/verilog/BP.sv:31]
INFO: [Synth 8-6157] synthesizing module 'gshare' [/home/hakam/Repos/ChaosCore/hw/verilog/gshare.sv:31]
INFO: [Synth 8-6157] synthesizing module 'PHT_memory' [/home/hakam/Repos/ChaosCore/hw/verilog/PHT_memory.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_65536x2' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_65536x2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'PHT_memory' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/PHT_memory.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'gshare' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/gshare.sv:31]
INFO: [Synth 8-6157] synthesizing module 'hash_BTB' [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'hash_BTB_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_4096x56' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_4096x56.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_4096x56' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_4096x56.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'hash_BTB_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB_mem.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'hash_BTB' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'RAS' [/home/hakam/Repos/ChaosCore/hw/verilog/RAS.sv:31]
INFO: [Synth 8-6157] synthesizing module 'SDPReadWriteSmem' [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_128x39' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_128x39.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_128x39' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_128x39.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'SDPReadWriteSmem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'RAS' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/RAS.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue1_prediction' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_prediction.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_prediction' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_prediction.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'BP' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/BP.sv:31]
INFO: [Synth 8-6157] synthesizing module 'predecoder' [/home/hakam/Repos/ChaosCore/hw/verilog/predecoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_FTQ_entry' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_FTQ_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x110' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x110.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x110' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x110.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_FTQ_entry' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_FTQ_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x234' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x234.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x234' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x234.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'predecoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/predecoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'PC_gen' [/home/hakam/Repos/ChaosCore/hw/verilog/PC_gen.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'PC_gen' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/PC_gen.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x234' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x234.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x234' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x234.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_frontend_memory_request' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_frontend_memory_request.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x65' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x65.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x65' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x65.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_frontend_memory_request' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_frontend_memory_request.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_prediction' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_prediction.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x53' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x53.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x53' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x53.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_prediction' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_prediction.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'instruction_fetch' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_fetch.sv:31]
INFO: [Synth 8-6157] synthesizing module 'fetch_packet_decoder' [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_packet_decoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/hakam/Repos/ChaosCore/hw/verilog/decoder.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/decoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_decoded_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x434' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x434.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x434' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x434.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_decoded_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'fetch_packet_decoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_packet_decoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_decoded_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x434' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x434.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x434' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x434.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_decoded_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_FTQ_entry' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_FTQ_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x110' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x110.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x110' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x110.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_FTQ_entry' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_FTQ_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'rename' [/home/hakam/Repos/ChaosCore/hw/verilog/rename.sv:31]
INFO: [Synth 8-6157] synthesizing module 'free_list' [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:31]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:172]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:174]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:176]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:178]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:171]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:171]
INFO: [Synth 8-6155] done synthesizing module 'free_list' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:31]
INFO: [Synth 8-6157] synthesizing module 'WAW_handler' [/home/hakam/Repos/ChaosCore/hw/verilog/WAW_handler.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'WAW_handler' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/WAW_handler.sv:31]
INFO: [Synth 8-6157] synthesizing module 'RAT' [/home/hakam/Repos/ChaosCore/hw/verilog/RAT.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'RAT' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/RAT.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'rename' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/rename.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'frontend' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/frontend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'backend' [/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'RS' [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'RS' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/RS.sv:31]
INFO: [Synth 8-6157] synthesizing module 'MEMRS' [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'MEMRS' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:31]
INFO: [Synth 8-6157] synthesizing module 'MOB' [/home/hakam/Repos/ChaosCore/hw/verilog/MOB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue4_FU_output' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue4_FU_output.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_4x192' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_4x192.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_4x192' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_4x192.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue4_FU_output' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue4_FU_output.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Arbiter2_FU_output' [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_FU_output.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter2_FU_output' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Arbiter2_FU_output.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'MOB' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/MOB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'sim_nReadmWrite' [/home/hakam/Repos/ChaosCore/hw/verilog/sim_nReadmWrite.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x32' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x32.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x32' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x32.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'sim_nReadmWrite' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/sim_nReadmWrite.sv:31]
INFO: [Synth 8-6157] synthesizing module 'FU' [/home/hakam/Repos/ChaosCore/hw/verilog/FU.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/hakam/Repos/ChaosCore/hw/verilog/ALU.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ALU.sv:31]
INFO: [Synth 8-6157] synthesizing module 'branch_unit' [/home/hakam/Repos/ChaosCore/hw/verilog/branch_unit.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'branch_unit' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/branch_unit.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'FU' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/FU.sv:31]
INFO: [Synth 8-6157] synthesizing module 'FU_1' [/home/hakam/Repos/ChaosCore/hw/verilog/FU_1.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'FU_1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/FU_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'AGU' [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:31]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:70]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:72]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:74]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:77]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:80]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:69]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'AGU' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/AGU.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'backend' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/backend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'FTQ' [/home/hakam/Repos/ChaosCore/hw/verilog/FTQ.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'FTQ' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/FTQ.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB_shared_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_shared_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x70' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x70.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x70' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x70.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB_shared_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_shared_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB_WB_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_WB_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x2' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB_WB_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_WB_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ROB_entry_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_entry_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x17' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x17' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ROB_entry_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB_entry_mem.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'ROB' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'BRU' [/home/hakam/Repos/ChaosCore/hw/verilog/BRU.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'BRU' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/BRU.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'ChaosCore' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore.sv:31]
INFO: [Synth 8-6157] synthesizing module 'L1_instruction_cache' [/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue1_UInt256' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_UInt256.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_UInt256' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_UInt256.sv:31]
INFO: [Synth 8-6157] synthesizing module 'SDPReadWriteSmem_1' [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x2_0' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x2_0.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x2_0' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x2_0.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'SDPReadWriteSmem_1' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem_1.sv:31]
INFO: [Synth 8-6157] synthesizing module 'icache_ReadWriteSmem' [/home/hakam/Repos/ChaosCore/hw/verilog/icache_ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_64x278' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x278.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_64x278' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x278.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'icache_ReadWriteSmem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/icache_ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'instruction_validator' [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_validator.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'instruction_validator' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_validator.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue1_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'L1_instruction_cache' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv:31]
INFO: [Synth 8-6157] synthesizing module 'L1_data_cache' [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue4_AXI_request_Q_entry' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue4_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_4x336' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_4x336.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_4x336' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_4x336.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue4_AXI_request_Q_entry' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue4_AXI_request_Q_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue1_UInt256_2' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_UInt256_2.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_UInt256_2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_UInt256_2.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ReadWriteSmem' [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_256x8' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_256x8.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_256x8' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_256x8.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ReadWriteSmem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ReadWriteSmem_32' [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem_32.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_64x21' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_64x21.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_64x21' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_64x21.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ReadWriteSmem_32' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ReadWriteSmem_32.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue3_backend_memory_response' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue3_backend_memory_response.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_3x36' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_3x36.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_3x36' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_3x36.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue3_backend_memory_response' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue3_backend_memory_response.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'L1_data_cache' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'ChaosCore_tile' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore_tile.sv:31]
INFO: [Synth 8-6157] synthesizing module 'AXI_debug_printer' [/home/hakam/Repos/ChaosCore/hw/verilog/AXI_debug_printer.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'AXI_debug_printer' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/AXI_debug_printer.sv:31]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_2x2' [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_2x2.sv:31]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_wrap_2x2' [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_wrap_2x2.v:34]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter WUSER_ENABLE bound to: 0 - type: integer 
	Parameter WUSER_WIDTH bound to: 1 - type: integer 
	Parameter BUSER_ENABLE bound to: 0 - type: integer 
	Parameter BUSER_WIDTH bound to: 1 - type: integer 
	Parameter ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter RUSER_ENABLE bound to: 0 - type: integer 
	Parameter RUSER_WIDTH bound to: 1 - type: integer 
	Parameter FORWARD_ID bound to: 0 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M00_BASE_ADDR bound to: 0 - type: integer 
	Parameter M00_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M00_CONNECT_READ bound to: 1 - type: integer 
	Parameter M00_CONNECT_WRITE bound to: 1 - type: integer 
	Parameter M00_SECURE bound to: 0 - type: integer 
	Parameter M01_BASE_ADDR bound to: 134217728 - type: integer 
	Parameter M01_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter M01_CONNECT_READ bound to: 1 - type: integer 
	Parameter M01_CONNECT_WRITE bound to: 1 - type: integer 
	Parameter M01_SECURE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect' [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:34]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter M_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter AWUSER_ENABLE bound to: 0 - type: integer 
	Parameter AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter WUSER_ENABLE bound to: 0 - type: integer 
	Parameter WUSER_WIDTH bound to: 1 - type: integer 
	Parameter BUSER_ENABLE bound to: 0 - type: integer 
	Parameter BUSER_WIDTH bound to: 1 - type: integer 
	Parameter ARUSER_ENABLE bound to: 0 - type: integer 
	Parameter ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter RUSER_ENABLE bound to: 0 - type: integer 
	Parameter RUSER_WIDTH bound to: 1 - type: integer 
	Parameter FORWARD_ID bound to: 0 - type: integer 
	Parameter M_REGIONS bound to: 1 - type: integer 
	Parameter M_BASE_ADDR bound to: 64'b0000100000000000000000000000000000000000000000000000000000000000 
	Parameter M_ADDR_WIDTH bound to: 64'b0000000000000000000000000001100000000000000000000000000000011000 
	Parameter M_CONNECT_READ bound to: 4'b0101 
	Parameter M_CONNECT_WRITE bound to: 4'b0101 
	Parameter M_SECURE bound to: 2'b00 
INFO: [Synth 8-251] Addressing configuration for axi_interconnect instance  [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:236]
INFO: [Synth 8-251] 0 (0): 0 / 24 -- 0-ffffff [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:239]
INFO: [Synth 8-251] 1 (0): 8000000 / 24 -- 8000000-8ffffff [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:239]
INFO: [Synth 8-6157] synthesizing module 'arbiter' [/home/hakam/Repos/ChaosCore/hw/verilog/arbiter.v:34]
	Parameter PORTS bound to: 4 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 1 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:34]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:51]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/arbiter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_wrap_2x2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_wrap_2x2.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_2x2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_2x2.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'SOC' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/SOC.sv:31]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:51]
WARNING: [Synth 8-6014] Unused sequential element _R1_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:57]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_4096x56.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/mem_128x39.sv:47]
WARNING: [Synth 8-6014] Unused sequential element io_fetch_packet_ready_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/predecoder.sv:282]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x234.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x65.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x53.sv:47]
WARNING: [Synth 8-6014] Unused sequential element monitor_output_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_packet_decoder.sv:281]
WARNING: [Synth 8-6014] Unused sequential element io_predictions_in_ready_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_packet_decoder.sv:277]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x434.sv:47]
WARNING: [Synth 8-6014] Unused sequential element _R0_en_d0_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x110.sv:47]
WARNING: [Synth 8-6014] Unused sequential element hasBeenResetReg_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:171]
WARNING: [Synth 8-6014] Unused sequential element io_predictions_in_ready_REG_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/rename.sv:496]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_RDold_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1193]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_RD_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1195]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_packet_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1202]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_ROB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1203]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_FTQ_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1205]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_instructionType_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1206]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_portID_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1207]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_RS_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1208]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_needs_ALU_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1209]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_needs_branch_unit_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1210]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_needs_CSRs_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1211]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_SUBTRACT_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1212]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_MULTIPLY_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1213]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_decoded_instruction_IS_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1214]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_0_fetch_PC_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1217]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_RDold_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1221]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_RD_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1223]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_packet_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1230]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_ROB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1231]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_FTQ_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1233]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_instructionType_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1234]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_portID_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1235]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_RS_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1236]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_needs_ALU_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1237]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_needs_branch_unit_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1238]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_needs_CSRs_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1239]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_SUBTRACT_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1240]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_MULTIPLY_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1241]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_decoded_instruction_IS_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1242]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_1_fetch_PC_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1245]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_RDold_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1249]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_RD_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1251]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_packet_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1258]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_ROB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1259]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_FTQ_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1261]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_instructionType_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1262]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_portID_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1263]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_RS_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1264]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_needs_ALU_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1265]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_needs_branch_unit_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1266]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_needs_CSRs_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1267]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_SUBTRACT_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1268]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_MULTIPLY_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1269]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_decoded_instruction_IS_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1270]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_2_fetch_PC_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1273]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_RDold_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1277]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_RD_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1279]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_packet_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1286]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_ROB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1287]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_FTQ_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1289]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_instructionType_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1290]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_portID_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1291]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_RS_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_needs_ALU_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1293]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_needs_branch_unit_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_needs_CSRs_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1295]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_SUBTRACT_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1296]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_MULTIPLY_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1297]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_decoded_instruction_IS_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1298]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_3_fetch_PC_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1301]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_RDold_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1305]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_RD_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1307]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_packet_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1314]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_ROB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1315]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_FTQ_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1317]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_instructionType_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1318]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_portID_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1319]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_RS_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1320]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_needs_ALU_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1321]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_needs_branch_unit_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1322]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_needs_CSRs_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1323]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_SUBTRACT_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1324]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_MULTIPLY_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1325]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_decoded_instruction_IS_IMM_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1326]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_4_fetch_PC_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1329]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_RDold_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1333]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_RD_valid_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1335]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_packet_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1342]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_ROB_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1343]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_FTQ_index_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1345]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_instructionType_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1346]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_portID_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1347]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_RS_type_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1348]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_needs_ALU_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1349]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_needs_branch_unit_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1350]
WARNING: [Synth 8-6014] Unused sequential element reservation_station_5_decoded_instruction_needs_CSRs_reg was removed.  [/home/hakam/Repos/ChaosCore/hw/verilog/MEMRS.sv:1351]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-3936] Found unconnected internal register 'PLRU_reg' and it is trimmed from '4' to '3' bits. [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:1008]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_address_r_1_reg' and it is trimmed from '32' to '5' bits. [/home/hakam/Repos/ChaosCore/hw/verilog/L1_data_cache.sv:1825]
WARNING: [Synth 8-7129] Port s_axi_awuser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[15] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[14] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[13] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[12] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[11] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[10] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[9] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[8] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[7] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[6] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[5] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[4] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[3] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[2] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[15] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[14] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[13] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[12] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[11] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[10] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[9] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[8] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[7] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[6] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[5] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[4] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[3] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[2] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[1] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_interconnect is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AW_bits_awregion[3] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AW_bits_awregion[2] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AW_bits_awregion[1] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AW_bits_awregion[0] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AR_bits_arregion[3] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AR_bits_arregion[2] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AR_bits_arregion[1] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_0_AXI_AR_bits_arregion[0] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AW_bits_awregion[3] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AW_bits_awregion[2] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AW_bits_awregion[1] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AW_bits_awregion[0] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AR_bits_arregion[3] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AR_bits_arregion[2] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AR_bits_arregion[1] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_m_AXI_port_1_AXI_AR_bits_arregion[0] in module axi_interconnect_2x2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[31] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[30] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[29] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[28] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[27] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[26] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[25] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[24] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[23] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[22] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[21] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[20] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[19] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[18] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[17] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[16] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[15] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[14] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[13] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[12] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[11] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[10] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[9] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[8] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[7] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[6] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[5] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[4] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[3] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[2] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[1] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_s_AXI_AXI_W_bits_wdata[0] in module AXI_debug_printer is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module ram_3x36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_clk in module ram_3x36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module ram_64x21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_clk in module ram_64x21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module ram_256x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_clk in module ram_256x8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_en in module ram_4x336 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[7] in module L1_data_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[6] in module L1_data_cache is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[5] in module L1_data_cache is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2978.699 ; gain = 718.941 ; free physical = 3879 ; free virtual = 12943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2978.699 ; gain = 718.941 ; free physical = 3903 ; free virtual = 12967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2978.699 ; gain = 718.941 ; free physical = 3903 ; free virtual = 12967
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2978.699 ; gain = 0.000 ; free physical = 3902 ; free virtual = 12966
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hakam/Repos/ChaosCore/syn/constraints/constraints.xdc]
Finished Parsing XDC File [/home/hakam/Repos/ChaosCore/syn/constraints/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3119.543 ; gain = 0.000 ; free physical = 3888 ; free virtual = 12967
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3131.465 ; gain = 0.000 ; free physical = 3879 ; free virtual = 12959
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3131.465 ; gain = 871.707 ; free physical = 3148 ; free virtual = 12235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3139.469 ; gain = 879.711 ; free physical = 3124 ; free virtual = 12211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3139.469 ; gain = 879.711 ; free physical = 3124 ; free virtual = 12211
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'DATA_CACHE_STATE_reg' in module 'L1_data_cache'
WARNING: [Synth 8-6430] The Block RAM "mem_65536x2:/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "mem_65536x2:/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-3971] The signal "mem_65536x2:/Memory_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-6430] The Block RAM "mem_4096x56:/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6904] The RAM "mem_128x39:/Memory_reg" of size (depth=128 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_16x234:/Memory_reg" of size (depth=16 x width=234) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_16x65:/Memory_reg" of size (depth=16 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_16x53:/Memory_reg" of size (depth=16 x width=53) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_16x434:/Memory_reg" of size (depth=16 x width=434) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ram_16x110:/Memory_reg" of size (depth=16 x width=110) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mem_64x70:/Memory_reg" of size (depth=64 x width=70) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mem_64x17:/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "mem_64x2_0:/Memory_reg" of size (depth=64 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6430] The Block RAM "mem_64x278:/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6904] The RAM "ram_4x336:/Memory_reg" of size (depth=4 x width=336) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                              001 |                               00
                 iSTATE0 |                              010 |                               10
                  iSTATE |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'DATA_CACHE_STATE_reg' using encoding 'one-hot' in module 'L1_data_cache'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 3139.469 ; gain = 879.711 ; free physical = 225 ; free virtual = 7104
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM Memory_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 14    
	   3 Input   32 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 7     
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 11    
	   2 Input    4 Bit       Adders := 51    
	   3 Input    4 Bit       Adders := 1     
	   3 Input    3 Bit       Adders := 9     
	   2 Input    3 Bit       Adders := 35    
	   2 Input    2 Bit       Adders := 54    
	   3 Input    2 Bit       Adders := 24    
	   4 Input    2 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 15    
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 6     
	              234 Bit    Registers := 1     
	              224 Bit    Registers := 1     
	               53 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 237   
	               21 Bit    Registers := 41    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 36    
	                7 Bit    Registers := 198   
	                6 Bit    Registers := 79    
	                5 Bit    Registers := 46    
	                4 Bit    Registers := 185   
	                3 Bit    Registers := 69    
	                2 Bit    Registers := 568   
	                1 Bit    Registers := 907   
+---RAMs : 
	             224K Bit	(4096 X 56 bit)          RAMs := 1     
	             128K Bit	(65536 X 2 bit)          RAMs := 1     
	              17K Bit	(64 X 278 bit)          RAMs := 2     
	               6K Bit	(16 X 434 bit)          RAMs := 1     
	               4K Bit	(128 X 39 bit)          RAMs := 1     
	               4K Bit	(64 X 70 bit)          RAMs := 1     
	               3K Bit	(16 X 234 bit)          RAMs := 1     
	               1K Bit	(16 X 65 bit)          RAMs := 1     
	               1K Bit	(16 X 110 bit)          RAMs := 1     
	               1K Bit	(64 X 17 bit)          RAMs := 4     
	               1K Bit	(4 X 336 bit)          RAMs := 1     
	              848 Bit	(16 X 53 bit)          RAMs := 1     
	              128 Bit	(64 X 2 bit)          RAMs := 1     
+---Muxes : 
	   2 Input 2048 Bit        Muxes := 2     
	   2 Input  256 Bit        Muxes := 8     
	   2 Input  128 Bit        Muxes := 12    
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 127   
	   4 Input   32 Bit        Muxes := 19    
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 114   
	   4 Input   21 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 7     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 173   
	   4 Input    8 Bit        Muxes := 111   
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 475   
	   2 Input    6 Bit        Muxes := 113   
	   2 Input    5 Bit        Muxes := 107   
	   2 Input    4 Bit        Muxes := 207   
	   4 Input    4 Bit        Muxes := 25    
	   2 Input    3 Bit        Muxes := 115   
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 628   
	   3 Input    2 Bit        Muxes := 7     
	   4 Input    2 Bit        Muxes := 18    
	   5 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 1380  
	   5 Input    1 Bit        Muxes := 32    
	   3 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[31] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[30] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[29] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[28] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[27] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[26] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[25] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[24] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[23] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[22] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[21] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[20] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[19] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[18] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[17] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[16] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[15] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[14] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[13] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[12] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[11] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[10] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[9] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[8] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[7] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[6] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[5] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[4] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[3] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[2] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[1] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_address[0] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_memory_type[1] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_memory_type[0] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_access_width[1] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_access_width[0] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_is_unsigned driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[31] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[30] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[29] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[28] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[27] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[26] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[25] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[24] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[23] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[22] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[21] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[20] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[19] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[18] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[17] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[16] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[15] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[14] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[13] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[12] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[11] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[10] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[9] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[8] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[7] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[6] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[5] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[4] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[3] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[2] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[1] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_wr_data[0] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_0_bits_exception driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_branch_taken driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[31] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[30] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[29] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[28] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[27] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[26] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[25] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[24] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[23] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[22] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[21] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[20] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[19] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[18] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[17] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[16] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[15] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[14] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[13] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[12] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[11] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[10] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[9] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[8] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[7] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[6] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[5] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[4] driven by constant 0
WARNING: [Synth 8-3917] design backend__GCB0 has port io_FU_outputs_1_bits_target_address[3] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_1/FU_output_store_Q/ram_ext/Memory_reg_0_3_28_41 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_1/FU_output_store_Q/ram_ext/Memory_reg_0_3_0_13 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_1/FU_output_store_Q/ram_ext/Memory_reg_0_3_14_27 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_1/FU_output_store_Q/ram_ext/Memory_reg_0_3_70_83 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_0/FU_output_load_Q/ram_ext/Memory_reg_0_3_70_83 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_1/FU_output_store_Q/ram_ext/Memory_reg_0_3_56_69 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_0/FU_output_load_Q/ram_ext/Memory_reg_0_3_56_69 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_1/FU_output_store_Q/ram_ext/Memory_reg_0_3_42_55 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_0/FU_output_load_Q/ram_ext/Memory_reg_0_3_42_55 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_1/FU_output_store_Q/ram_ext/Memory_reg_0_3_98_111 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_0/FU_output_load_Q/ram_ext/Memory_reg_0_3_98_111 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_1/FU_output_store_Q/ram_ext/Memory_reg_0_3_84_97 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_0/FU_output_load_Q/ram_ext/Memory_reg_0_3_84_97 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_1/FU_output_store_Q/ram_ext/Memory_reg_0_3_126_139 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_0/FU_output_load_Q/ram_ext/Memory_reg_0_3_126_139 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_1/FU_output_store_Q/ram_ext/Memory_reg_0_3_112_125 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_0/FU_output_load_Q/ram_ext/Memory_reg_0_3_112_125 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_1/FU_output_store_Q/ram_ext/Memory_reg_0_3_140_153 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_0/FU_output_load_Q/ram_ext/Memory_reg_0_3_140_153 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_1/FU_output_store_Q/ram_ext/Memory_reg_0_3_154_167 from module MOB due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_0/FU_output_load_Q/ram_ext/Memory_reg_0_3_154_167 from module MOB due to constant propagation
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[0]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[1]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[2]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[3]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[4]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[5]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[5]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[6]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[6]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[7]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[7]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[8]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[8]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[9]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[9]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[10]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[10]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[11]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[11]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[12]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[12]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[13]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[13]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[14]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[14]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[15]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[15]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[16]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[16]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[17]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[17]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[18]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[18]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[19]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[19]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[20]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[20]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[21]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[21]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[22]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[22]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[23]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[23]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[24]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[24]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[25]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[25]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[26]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[26]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[27]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[27]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[28]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[28]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[29]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[29]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[30]'
INFO: [Synth 8-3886] merging instance 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[30]' (FD) to 'FU2/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FU2/ALU /\io_FU_output_bits_fetch_PC_REG_reg[31] )
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[0]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[1]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[2]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[3]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[4]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[5]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[5]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[6]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[6]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[7]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[7]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[8]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[8]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[9]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[9]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[10]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[10]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[11]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[11]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[12]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[12]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[13]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[13]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[14]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[14]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[15]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[15]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[16]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[16]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[17]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[17]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[18]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[18]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[19]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[19]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[20]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[20]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[21]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[21]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[22]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[22]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[23]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[23]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[24]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[24]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[25]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[25]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[26]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[26]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[27]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[27]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[28]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[28]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[29]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[29]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[30]'
INFO: [Synth 8-3886] merging instance 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[30]' (FD) to 'FU1/ALU/io_FU_output_bits_fetch_PC_REG_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FU1/ALU /\io_FU_output_bits_fetch_PC_REG_reg[31] )
INFO: [Synth 8-3886] merging instance 'FU0/branch_unit/io_FU_output_bits_fetch_PC_REG_reg[0]' (FD) to 'FU0/branch_unit/io_FU_output_bits_RD_data_REG_reg[0]'
INFO: [Synth 8-7067] Removed DRAM instance MOB/i_1/FU_output_store_Q/ram_ext/Memory_reg_0_3_28_41 from module MOB due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "frontend/instruction_fetch/bp/RAS/RAS_memory/mem_ext/Memory_reg" of size (depth=128 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "frontend/instruction_fetch/instruction_Q/ram_ext/Memory_reg" of size (depth=16 x width=234) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "frontend/instruction_fetch/PC_Q/ram_ext/Memory_reg" of size (depth=16 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "frontend/instruction_fetch/BTB_Q/ram_ext/Memory_reg" of size (depth=16 x width=53) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "frontend/instruction_queue/ram_ext/Memory_reg" of size (depth=16 x width=434) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "frontend/FTQ_queue/ram_ext/Memory_reg" of size (depth=16 x width=110) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'ROB_entry_banks_0/mem_ext/_R0_addr_d0_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:48]
INFO: [Synth 8-4471] merging register 'ROB_entry_banks_1/mem_ext/_R0_addr_d0_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:48]
INFO: [Synth 8-4471] merging register 'ROB_entry_banks_2/mem_ext/_R0_addr_d0_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:48]
INFO: [Synth 8-4471] merging register 'ROB_entry_banks_3/mem_ext/_R0_addr_d0_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_64x17.sv:48]
INFO: [Synth 8-4471] merging register 'io_ROB_output_ROB_index_REG_reg[5:0]' into 'shared_mem/mem_ext/_R1_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/ROB.sv:704]
INFO: [Synth 8-6904] The RAM "ROB/shared_mem/mem_ext/Memory_reg" of size (depth=64 x width=70) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_0/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_1/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_2/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "ROB/ROB_entry_banks_3/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM bp/gshare/PHT/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/gshare/PHT/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/gshare/PHT/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-3971] The signal "frontend/instruction_fetch/bp/gshare/PHT/mem_ext/Memory_reg" was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM bp/BTB/BTB_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/BTB/BTB_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/BTB/BTB_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "frontend/instruction_fetch/bp/BTB/BTB_memory/mem_ext/Memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM bp/RAS/RAS_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/RAS/RAS_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/RAS/RAS_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "frontend/instruction_fetch/bp/RAS/RAS_memory/mem_ext/Memory_reg" of size (depth=128 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "frontend/instruction_fetch/instruction_Q/ram_ext/Memory_reg" of size (depth=16 x width=234) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM PC_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM PC_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM PC_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "frontend/instruction_fetch/PC_Q/ram_ext/Memory_reg" of size (depth=16 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM BTB_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BTB_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BTB_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "frontend/instruction_fetch/BTB_Q/ram_ext/Memory_reg" of size (depth=16 x width=53) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "frontend/instruction_queue/ram_ext/Memory_reg" of size (depth=16 x width=434) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM FTQ_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM FTQ_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM FTQ_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "frontend/FTQ_queue/ram_ext/Memory_reg" of size (depth=16 x width=110) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/shared_mem/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/shared_mem/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/shared_mem/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ChaosCore__GC0/ROB/shared_mem/mem_ext/Memory_reg" of size (depth=64 x width=70) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ChaosCore__GC0/ROB/ROB_entry_banks_0/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ChaosCore__GC0/ROB/ROB_entry_banks_1/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_2/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_2/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_2/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ChaosCore__GC0/ROB/ROB_entry_banks_2/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_3/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_3/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_3/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ChaosCore__GC0/ROB/ROB_entry_banks_3/mem_ext/Memory_reg" of size (depth=64 x width=17) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM bp/gshare/PHT/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/BTB/BTB_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bp/RAS/RAS_memory/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM PC_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BTB_Q/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM FTQ_queue/ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/shared_mem/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_2/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ROB/ROB_entry_banks_3/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/RAS/RAS_memory/din_buff_reg[0]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/instruction_fetch/\PC_gen/PC_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/RAS/RAS_memory/din_buff_reg[1]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]'
INFO: [Synth 8-3886] merging instance 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[16]' (FDR) to 'frontend/instruction_fetch/bp/BTB/BTB_memory/din_buff_BTB_tag_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/instruction_fetch/\bp/BTB/BTB_memory/din_buff_BTB_tag_reg[17] )
INFO: [Synth 8-7067] Removed DRAM instance frontend/instruction_fetch/i_5/i_0/PC_Q/ram_ext/Memory_reg_0_15_56_64 from module extram__22 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance frontend/instruction_fetch/i_5/i_0/PC_Q/ram_ext/Memory_reg_0_15_42_55 from module extram__22 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance frontend/instruction_fetch/i_5/i_0/PC_Q/ram_ext/Memory_reg_0_15_42_55 from module extram__22 due to constant propagation
INFO: [Synth 8-6904] The RAM "data_cache/AXI_request_Q/ram_ext/Memory_reg" of size (depth=4 x width=336) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_0/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_1/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_2/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_3/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_4/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_5/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_6/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_7/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_8/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_9/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_10/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_11/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_12/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_13/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_14/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_15/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_16/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_17/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_18/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_19/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_20/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_21/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_22/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_23/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_24/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_25/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_26/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_27/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_28/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_29/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_30/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_31/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/tag_memories_1/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/tag_memories_2/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/tag_memories_3/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/tag_memories_0/ram_ext/Memory_reg" of size (depth=64 x width=21) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'instruction_cache/LRU_memory_io_wr_addr_REG_reg[5:0]' into 'instruction_cache/LRU_memory/mem_ext/_R0_addr_d0_reg[5:0]' [/home/hakam/Repos/ChaosCore/hw/verilog/L1_instruction_cache.sv:208]
INFO: [Synth 8-6904] The RAM "ChaosCore_tile__GC0/instruction_cache/LRU_memory/mem_ext/Memory_reg" of size (depth=64 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM instruction_cache/data_memory_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_cache/data_memory_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_cache/data_memory_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_cache/data_memory_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_cache/data_memory_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_cache/data_memory_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "ChaosCore_tile__GC0/instruction_cache/LRU_memory/mem_ext/Memory_reg" of size (depth=64 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "data_cache/AXI_request_Q/ram_ext/Memory_reg" of size (depth=4 x width=336) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_0/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_1/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_2/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_3/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_4/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_5/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_6/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_7/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_8/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_9/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_10/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_11/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_12/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_13/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_14/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_15/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_16/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_17/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_18/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_19/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_20/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_21/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_22/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_23/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_24/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_25/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_26/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "data_cache/data_memories_27/ram_ext/Memory_reg" of size (depth=256 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM instruction_cache/data_memory_0/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM instruction_cache/data_memory_1/mem_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_ext/Memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_47/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_5_5 from module extram__120 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_47/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_8_8 from module extram__120 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_47/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_7_7 from module extram__120 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_47/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_6_6 from module extram__120 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_47/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_11_11 from module extram__120 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_47/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_10_10 from module extram__120 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_47/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_9_9 from module extram__120 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_47/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_14_14 from module extram__120 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_47/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_13_13 from module extram__120 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_47/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_12_12 from module extram__120 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_47/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_17_17 from module extram__120 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_47/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_16_16 from module extram__120 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_47/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_15_15 from module extram__120 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_47/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_20_20 from module extram__120 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_47/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_19_19 from module extram__120 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_47/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_18_18 from module extram__120 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_46/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_5_5 from module extram__118 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_46/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_8_8 from module extram__118 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_46/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_7_7 from module extram__118 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_46/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_6_6 from module extram__118 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_46/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_11_11 from module extram__118 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_46/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_10_10 from module extram__118 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_46/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_9_9 from module extram__118 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_46/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_14_14 from module extram__118 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_46/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_13_13 from module extram__118 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_46/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_12_12 from module extram__118 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_46/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_17_17 from module extram__118 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_46/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_16_16 from module extram__118 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_46/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_15_15 from module extram__118 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_46/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_20_20 from module extram__118 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_46/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_19_19 from module extram__118 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_46/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_18_18 from module extram__118 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_45/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_5_5 from module extram__116 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_45/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_8_8 from module extram__116 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_45/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_7_7 from module extram__116 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_45/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_6_6 from module extram__116 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_45/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_11_11 from module extram__116 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_45/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_10_10 from module extram__116 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_45/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_9_9 from module extram__116 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_45/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_14_14 from module extram__116 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_45/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_13_13 from module extram__116 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_45/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_12_12 from module extram__116 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_45/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_17_17 from module extram__116 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_45/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_16_16 from module extram__116 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_45/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_15_15 from module extram__116 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_45/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_20_20 from module extram__116 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_45/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_19_19 from module extram__116 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_45/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_18_18 from module extram__116 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_44/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_5_5 from module extram__114 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_44/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_8_8 from module extram__114 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_44/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_7_7 from module extram__114 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_44/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_6_6 from module extram__114 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_44/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_11_11 from module extram__114 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_44/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_10_10 from module extram__114 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_44/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_9_9 from module extram__114 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_44/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_14_14 from module extram__114 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_44/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_13_13 from module extram__114 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_44/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_12_12 from module extram__114 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_44/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_17_17 from module extram__114 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_44/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_16_16 from module extram__114 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_44/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_15_15 from module extram__114 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_44/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_20_20 from module extram__114 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_44/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_19_19 from module extram__114 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_44/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_18_18 from module extram__114 due to constant propagation
INFO: [Synth 8-3886] merging instance 'data_cache/AXI_request_Q_io_enq_bits_read_address_REG_reg[1]' (FD) to 'data_cache/miss_backend_memory_request_REG_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_3_miss_requests_0_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_3_miss_requests_0_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_2_miss_requests_0_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_2_miss_requests_0_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_1_miss_requests_0_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_1_miss_requests_0_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_0_miss_requests_0_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_0_miss_requests_0_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_3_miss_requests_1_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_3_miss_requests_1_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_2_miss_requests_1_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_2_miss_requests_1_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_1_miss_requests_1_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_1_miss_requests_1_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_0_miss_requests_1_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_0_miss_requests_1_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_3_miss_requests_2_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_3_miss_requests_2_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_2_miss_requests_2_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_2_miss_requests_2_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_1_miss_requests_2_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_1_miss_requests_2_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_0_miss_requests_2_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_0_miss_requests_2_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_3_miss_requests_3_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_3_miss_requests_3_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_2_miss_requests_3_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_2_miss_requests_3_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_1_miss_requests_3_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_1_miss_requests_3_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_0_miss_requests_3_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_0_miss_requests_3_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_3_miss_requests_4_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_3_miss_requests_4_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_2_miss_requests_4_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_2_miss_requests_4_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_1_miss_requests_4_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_1_miss_requests_4_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_0_miss_requests_4_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_0_miss_requests_4_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_3_miss_requests_5_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_3_miss_requests_5_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_2_miss_requests_5_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_2_miss_requests_5_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_1_miss_requests_5_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_1_miss_requests_5_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_0_miss_requests_5_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_0_miss_requests_5_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_3_miss_requests_6_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_3_miss_requests_6_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_2_miss_requests_6_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_2_miss_requests_6_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_1_miss_requests_6_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_1_miss_requests_6_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_0_miss_requests_6_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_0_miss_requests_6_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_3_miss_requests_7_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_3_miss_requests_7_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_2_miss_requests_7_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_2_miss_requests_7_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_1_miss_requests_7_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_1_miss_requests_7_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/MSHRs_0_miss_requests_7_addr_reg[1]' (FDRE) to 'data_cache/MSHRs_0_miss_requests_7_MOB_index_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_cache/AXI_request_Q_io_enq_bits_read_address_REG_reg[0]' (FD) to 'data_cache/miss_backend_memory_request_REG_MOB_index_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_cache/AXI_AW_DATA_BUFFER_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_0_address_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_1_address_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_3_address_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_2_address_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_hit_REG_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/i_44/\tag_memories_1/dataOut_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/i_45/\tag_memories_2/dataOut_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/i_46/\tag_memories_3/dataOut_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/i_47/\tag_memories_0/dataOut_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\CPU_response_skid_buffer/deq_ptr_value_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\CPU_response_skid_buffer/deq_ptr_value_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\instruction_cache/CPU_response_skid_buffer/ram_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_cache/CPU_response_skid_buffer/ram_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_cache/fetch_PC_buf_addr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_cache/cache_state_reg[2] )
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_47/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_5_5 from module extram__120 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_cache/AXI_AW_DATA_BUFFER_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_3_miss_requests_7_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_2_miss_requests_7_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_1_miss_requests_7_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_0_miss_requests_7_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_3_miss_requests_6_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_2_miss_requests_6_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_1_miss_requests_6_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_0_miss_requests_6_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_3_miss_requests_5_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_2_miss_requests_5_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_1_miss_requests_5_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_0_miss_requests_5_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_3_miss_requests_4_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_2_miss_requests_4_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_1_miss_requests_4_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_0_miss_requests_4_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_3_miss_requests_3_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_2_miss_requests_3_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_1_miss_requests_3_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_0_miss_requests_3_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_3_miss_requests_2_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_2_miss_requests_2_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_1_miss_requests_2_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_0_miss_requests_2_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_3_miss_requests_1_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_2_miss_requests_1_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_1_miss_requests_1_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_0_miss_requests_1_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_3_miss_requests_0_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_2_miss_requests_0_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_1_miss_requests_0_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_0_miss_requests_0_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\instruction_cache/LRU_memory/mem_ext/_R0_addr_d0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_write_hit_REG_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_0_address_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_1_address_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_3_address_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\MSHRs_2_address_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_cache/CPU_response_skid_buffer/ram_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_cache/hit_oh_vec_0_REG_reg[20] )
INFO: [Synth 8-7067] Removed DRAM instance data_cache/AXI_request_Q/i_0/i_0/ram_ext/Memory_reg_0_3_14_27 from module extram__48 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/AXI_request_Q/i_0/i_0/ram_ext/Memory_reg_0_3_308_321 from module extram__48 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\PLRU_memory_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\PLRU_memory_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\PLRU_memory_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\PLRU_memory_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instruction_cache/AXI_AW_DATA_BUFFER_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/\tag_hit_OH_0_REG_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_62_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_61_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_60_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_59_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_58_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_57_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_56_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_55_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_54_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_53_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_52_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_51_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_50_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_49_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_48_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_47_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_46_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_45_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_44_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_43_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_42_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_41_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_40_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_39_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_38_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_37_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_36_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_35_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_34_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_33_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_32_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_31_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_cache/valid_memory_30_1_reg)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance data_cache/AXI_request_Q/i_0/i_0/ram_ext/Memory_reg_0_3_308_321 from module extram__48 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_47/i_0/tag_memories_0/ram_ext/Memory_reg_0_63_4_4 from module extram__120 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_46/i_0/tag_memories_3/ram_ext/Memory_reg_0_63_4_4 from module extram__118 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_45/i_0/tag_memories_2/ram_ext/Memory_reg_0_63_4_4 from module extram__116 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_44/i_0/tag_memories_1/ram_ext/Memory_reg_0_63_4_4 from module extram__114 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_43/CPU_response_skid_buffer/ram_ext/Memory_reg_0_3_28_35 from module L1_data_cache due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_43/CPU_response_skid_buffer/ram_ext/Memory_reg_0_3_14_27 from module L1_data_cache due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance data_cache/i_43/CPU_response_skid_buffer/ram_ext/Memory_reg_0_3_0_13 from module L1_data_cache due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-7067' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:38 . Memory (MB): peak = 3155.480 ; gain = 895.723 ; free physical = 178 ; free virtual = 4906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|free_list   | _GEN       | 64x7          | LUT            | 
|free_list   | _GEN       | 64x7          | LUT            | 
|free_list   | _GEN       | 64x7          | LUT            | 
|free_list   | _GEN       | 64x7          | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+---------------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                | RTL Object                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|frontend/instruction_fetch | bp/BTB/BTB_memory/mem_ext/Memory_reg               | 4 K x 56(READ_FIRST)   | W |   | 4 K x 56(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 4,2,1           | 
|ChaosCore_tile__GC0        | instruction_cache/data_memory_0/mem_ext/Memory_reg | 64 x 278(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      |                 | 
|ChaosCore_tile__GC0        | instruction_cache/data_memory_1/mem_ext/Memory_reg | 64 x 278(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      |                 | 
+---------------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------------+--------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                | RTL Object                                             | Inference | Size (Depth x Width) | Primitives     | 
+---------------------------+--------------------------------------------------------+-----------+----------------------+----------------+
|MOB                        | FU_output_load_Q/ram_ext/Memory_reg                    | Implied   | 4 x 192              | RAM32M16 x 14  | 
|MOB                        | FU_output_store_Q/ram_ext/Memory_reg                   | Implied   | 4 x 192              | RAM32M16 x 14  | 
|frontend/instruction_fetch | bp/RAS/RAS_memory/mem_ext/Memory_reg                   | Implied   | 128 x 39             | RAM64M8 x 12   | 
|frontend/instruction_fetch | predecoder/predictions_out_Q/ram_ext/Memory_reg        | Implied   | 2 x 110              | RAM32M16 x 8   | 
|frontend/instruction_fetch | predecoder/final_fetch_packet_out_Q/ram_ext/Memory_reg | Implied   | 2 x 234              | RAM32M16 x 17  | 
|frontend/instruction_fetch | instruction_Q/ram_ext/Memory_reg                       | Implied   | 16 x 234             | RAM32M16 x 17  | 
|frontend/instruction_fetch | PC_Q/ram_ext/Memory_reg                                | Implied   | 16 x 65              | RAM32M16 x 5   | 
|frontend/instruction_fetch | BTB_Q/ram_ext/Memory_reg                               | Implied   | 16 x 53              | RAM32M16 x 4   | 
|frontend/rename            | predictions_out_Q/ram_ext/Memory_reg                   | Implied   | 2 x 110              | RAM32M16 x 8   | 
|frontend/rename            | renamed_decoded_fetch_packet_Q/ram_ext/Memory_reg      | Implied   | 2 x 433              | RAM32M16 x 31  | 
|frontend                   | decoders/decoded_fetch_packet_out_Q/ram_ext/Memory_reg | Implied   | 2 x 434              | RAM32M16 x 31  | 
|frontend                   | instruction_queue/ram_ext/Memory_reg                   | Implied   | 16 x 434             | RAM32M16 x 31  | 
|frontend                   | decoders/predictions_out_Q/ram_ext/Memory_reg          | Implied   | 2 x 110              | RAM32M16 x 8   | 
|frontend                   | FTQ_queue/ram_ext/Memory_reg                           | Implied   | 16 x 110             | RAM32M16 x 8   | 
|ChaosCore__GC0             | ROB/shared_mem/mem_ext/Memory_reg                      | Implied   | 64 x 70              | RAM64M8 x 20   | 
|ChaosCore__GC0             | ROB/ROB_entry_banks_0/mem_ext/Memory_reg               | Implied   | 64 x 17              | RAM64M8 x 3    | 
|ChaosCore__GC0             | ROB/ROB_entry_banks_1/mem_ext/Memory_reg               | Implied   | 64 x 17              | RAM64M8 x 3    | 
|ChaosCore__GC0             | ROB/ROB_entry_banks_2/mem_ext/Memory_reg               | Implied   | 64 x 17              | RAM64M8 x 3    | 
|ChaosCore__GC0             | ROB/ROB_entry_banks_3/mem_ext/Memory_reg               | Implied   | 64 x 17              | RAM64M8 x 3    | 
|ChaosCore_tile__GC0        | instruction_cache/LRU_memory/mem_ext/Memory_reg        | Implied   | 64 x 2               | RAM64X1S x 2   | 
|data_cache/AXI_request_Q   | ram_ext/Memory_reg                                     | Implied   | 4 x 336              | RAM32M16 x 24  | 
+---------------------------+--------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:01:47 . Memory (MB): peak = 3413.535 ; gain = 1153.777 ; free physical = 165 ; free virtual = 4625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:01:47 . Memory (MB): peak = 3413.535 ; gain = 1153.777 ; free physical = 165 ; free virtual = 4625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name         | RTL Object                                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|ChaosCore_tile__GC0 | instruction_cache/data_memory_0/mem_ext/Memory_reg | 64 x 278(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      |                 | 
|ChaosCore_tile__GC0 | instruction_cache/data_memory_1/mem_ext/Memory_reg | 64 x 278(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      |                 | 
+--------------------+----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+-------------------------+-------------------------------------------------+-----------+----------------------+----------------+
|Module Name              | RTL Object                                      | Inference | Size (Depth x Width) | Primitives     | 
+-------------------------+-------------------------------------------------+-----------+----------------------+----------------+
|ChaosCore_tile__GC0      | instruction_cache/LRU_memory/mem_ext/Memory_reg | Implied   | 64 x 2               | RAM64X1S x 2   | 
|data_cache/AXI_request_Q | ram_ext/Memory_reg                              | Implied   | 4 x 336              | RAM32M16 x 24  | 
+-------------------------+-------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:36 ; elapsed = 00:01:48 . Memory (MB): peak = 3441.582 ; gain = 1181.824 ; free physical = 234 ; free virtual = 4605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:38 ; elapsed = 00:01:51 . Memory (MB): peak = 3441.582 ; gain = 1181.824 ; free physical = 185 ; free virtual = 4514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:38 ; elapsed = 00:01:51 . Memory (MB): peak = 3441.582 ; gain = 1181.824 ; free physical = 185 ; free virtual = 4514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:38 ; elapsed = 00:01:51 . Memory (MB): peak = 3441.582 ; gain = 1181.824 ; free physical = 185 ; free virtual = 4514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:38 ; elapsed = 00:01:51 . Memory (MB): peak = 3441.582 ; gain = 1181.824 ; free physical = 185 ; free virtual = 4514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:01:51 . Memory (MB): peak = 3441.582 ; gain = 1181.824 ; free physical = 185 ; free virtual = 4514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:38 ; elapsed = 00:01:51 . Memory (MB): peak = 3441.582 ; gain = 1181.824 ; free physical = 185 ; free virtual = 4514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT1   |     4|
|3     |LUT2   |    21|
|4     |LUT3   |    26|
|5     |LUT4   |    16|
|6     |LUT5   |    21|
|7     |LUT6   |    49|
|8     |RAM32M |     1|
|9     |FDRE   |    93|
|10    |FDSE   |     1|
|11    |IBUF   |     7|
|12    |OBUF   |   183|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:38 ; elapsed = 00:01:51 . Memory (MB): peak = 3441.582 ; gain = 1181.824 ; free physical = 185 ; free virtual = 4514
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 530 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:36 ; elapsed = 00:01:50 . Memory (MB): peak = 3441.582 ; gain = 1029.059 ; free physical = 8576 ; free virtual = 12898
Synthesis Optimization Complete : Time (s): cpu = 00:01:40 ; elapsed = 00:01:53 . Memory (MB): peak = 3441.582 ; gain = 1181.824 ; free physical = 8569 ; free virtual = 12885
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3441.582 ; gain = 0.000 ; free physical = 8546 ; free virtual = 12878
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hakam/Repos/ChaosCore/syn/constraints/constraints.xdc]
Finished Parsing XDC File [/home/hakam/Repos/ChaosCore/syn/constraints/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3441.582 ; gain = 0.000 ; free physical = 8545 ; free virtual = 12885
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 

Synth Design complete | Checksum: 2310e690
INFO: [Common 17-83] Releasing license: Synthesis
616 Infos, 336 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:02:00 . Memory (MB): peak = 3441.582 ; gain = 2067.215 ; free physical = 8500 ; free virtual = 12852
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 10046.888; main = 2360.749; forked = 8779.658
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 16522.406; main = 3441.586; forked = 13080.820
INFO: [Common 17-206] Exiting Vivado at Thu Aug 15 20:08:56 2024...
