# Design:
# MIPS Proccessor with Hazard Control and Foward Chaining

#To Simulate using IRUN:
irun -sv csa_64bit.v test.sv -access +rw
#Result log: irun.log

#To Synthesize: 
source sss
#Result file: synres.txt
