# Computer-Organization-2022-spring-NYCU
## Lab Content
- Lab1 :  RISC-V Programming  
  Writing assembly language for factorial, bubble sort, gcd, fibonacci.
- Lab2 :  32-bit ALU  
- Lab3 : Single cycle CPU (Simple version)   
- Lab4 : Single cycle CPU 
- Lab5 : 5-Stage Pipeline Processor
- Lab6 : Cache Simulator

Every lab got full score.  
Every labs include slide and report. For instruction included in each labs please see slides, for my implementation detail please refer to my report.  
Environment : verilog, wsl, VScode.
