#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000022f12241c50 .scope module, "tb_link_top" "tb_link_top" 2 2;
 .timescale -9 -12;
P_0000022f1222d0d0 .param/l "CLK_PERIOD" 0 2 3, +C4<00000000000000000000000000001010>;
v0000022f12296ef0_0 .var "clk", 0 0;
v0000022f12296f90_0 .net "done", 0 0, v0000022f1211e9f0_0;  1 drivers
v0000022f12296090_0 .var "rst", 0 0;
E_0000022f1222d710 .event anyedge, v0000022f1211e9f0_0;
S_0000022f12241de0 .scope module, "dut" "link_top" 2 7, 3 2 0, S_0000022f12241c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "done";
v0000022f12296590_0 .net "ack", 0 0, v0000022f12234f10_0;  1 drivers
v0000022f12296630_0 .net "clk", 0 0, v0000022f12296ef0_0;  1 drivers
v0000022f12296950_0 .net "data", 7 0, v0000022f1211e950_0;  1 drivers
v0000022f122966d0_0 .net "done", 0 0, v0000022f1211e9f0_0;  alias, 1 drivers
v0000022f12296810_0 .net "req", 0 0, v0000022f1211ea90_0;  1 drivers
v0000022f12296e50_0 .net "rst", 0 0, v0000022f12296090_0;  1 drivers
S_0000022f1211e7c0 .scope module, "u_master" "master_fsm" 3 10, 4 3 0, S_0000022f12241de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /OUTPUT 1 "req";
    .port_info 4 /OUTPUT 8 "data";
    .port_info 5 /OUTPUT 1 "done";
P_0000022f12226f20 .param/l "DONE" 1 4 12, C4<100>;
P_0000022f12226f58 .param/l "DRIVE_DATA" 1 4 11, C4<001>;
P_0000022f12226f90 .param/l "IDLE" 1 4 11, C4<000>;
P_0000022f12226fc8 .param/l "WAIT_ACK" 1 4 11, C4<010>;
P_0000022f12227000 .param/l "WAIT_ACK_LOW" 1 4 12, C4<011>;
v0000022f1222a590_0 .net "ack", 0 0, v0000022f12234f10_0;  alias, 1 drivers
v0000022f122032f0_0 .var "byte_count_next", 1 0;
v0000022f12241f70_0 .var "byte_count_reg", 1 0;
v0000022f12242010_0 .net "clk", 0 0, v0000022f12296ef0_0;  alias, 1 drivers
v0000022f1211e950_0 .var "data", 7 0;
v0000022f1211e9f0_0 .var "done", 0 0;
v0000022f1211ea90_0 .var "req", 0 0;
v0000022f1211eb30_0 .net "rst", 0 0, v0000022f12296090_0;  alias, 1 drivers
v0000022f12234b50_0 .var "state_next", 2 0;
v0000022f12234bf0_0 .var "state_reg", 2 0;
E_0000022f1222d790 .event anyedge, v0000022f12234bf0_0, v0000022f12241f70_0, v0000022f1222a590_0;
E_0000022f1222ce90 .event posedge, v0000022f12242010_0;
S_0000022f12234c90 .scope module, "u_slave" "slave_fsm" 3 15, 5 4 0, S_0000022f12241de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 1 "ack";
    .port_info 5 /OUTPUT 8 "last_byte";
P_0000022f12234e20 .param/l "ACK_1" 1 5 12, C4<01>;
P_0000022f12234e58 .param/l "ACK_2" 1 5 12, C4<10>;
P_0000022f12234e90 .param/l "IDLE" 1 5 12, C4<00>;
P_0000022f12234ec8 .param/l "WAIT_REQ_LOW" 1 5 12, C4<11>;
v0000022f12234f10_0 .var "ack", 0 0;
v0000022f12202ce0_0 .net "clk", 0 0, v0000022f12296ef0_0;  alias, 1 drivers
v0000022f12202d80_0 .net "data_in", 7 0, v0000022f1211e950_0;  alias, 1 drivers
v0000022f122961d0_0 .var "last_byte", 7 0;
v0000022f12296b30_0 .net "req", 0 0, v0000022f1211ea90_0;  alias, 1 drivers
v0000022f12296bd0_0 .net "rst", 0 0, v0000022f12296090_0;  alias, 1 drivers
v0000022f12296450_0 .var "state_next", 1 0;
v0000022f12296130_0 .var "state_reg", 1 0;
E_0000022f1222d510 .event anyedge, v0000022f12296130_0, v0000022f1211ea90_0;
    .scope S_0000022f1211e7c0;
T_0 ;
    %wait E_0000022f1222ce90;
    %load/vec4 v0000022f1211eb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000022f12234bf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022f12241f70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000022f12234b50_0;
    %assign/vec4 v0000022f12234bf0_0, 0;
    %load/vec4 v0000022f122032f0_0;
    %assign/vec4 v0000022f12241f70_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000022f1211e7c0;
T_1 ;
    %wait E_0000022f1222d790;
    %load/vec4 v0000022f12234bf0_0;
    %store/vec4 v0000022f12234b50_0, 0, 3;
    %load/vec4 v0000022f12241f70_0;
    %store/vec4 v0000022f122032f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f1211ea90_0, 0, 1;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000022f1211e950_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f1211e9f0_0, 0, 1;
    %load/vec4 v0000022f12234bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000022f12234b50_0, 0, 3;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f1211ea90_0, 0, 1;
    %pushi/vec4 160, 0, 8;
    %load/vec4 v0000022f12241f70_0;
    %pad/u 8;
    %add;
    %store/vec4 v0000022f1211e950_0, 0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000022f12234b50_0, 0, 3;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 160, 0, 8;
    %load/vec4 v0000022f12241f70_0;
    %pad/u 8;
    %add;
    %store/vec4 v0000022f1211e950_0, 0, 8;
    %load/vec4 v0000022f1222a590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000022f12234b50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f1211ea90_0, 0, 1;
T_1.6 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0000022f1222a590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0000022f12241f70_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000022f12234b50_0, 0, 3;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000022f12234b50_0, 0, 3;
    %load/vec4 v0000022f12241f70_0;
    %addi 1, 0, 2;
    %store/vec4 v0000022f122032f0_0, 0, 2;
T_1.11 ;
T_1.8 ;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f1211e9f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000022f12234b50_0, 0, 3;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000022f12234c90;
T_2 ;
    %wait E_0000022f1222ce90;
    %load/vec4 v0000022f12296bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022f12296130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022f122961d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000022f12296450_0;
    %assign/vec4 v0000022f12296130_0, 0;
    %load/vec4 v0000022f12296130_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_2.4, 4;
    %load/vec4 v0000022f12296b30_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000022f12202d80_0;
    %assign/vec4 v0000022f122961d0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000022f12234c90;
T_3 ;
    %wait E_0000022f1222d510;
    %load/vec4 v0000022f12296130_0;
    %store/vec4 v0000022f12296450_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f12234f10_0, 0, 1;
    %load/vec4 v0000022f12296130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0000022f12296b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000022f12296450_0, 0, 2;
T_3.5 ;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f12234f10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000022f12296450_0, 0, 2;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f12234f10_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000022f12296450_0, 0, 2;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0000022f12296b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000022f12296450_0, 0, 2;
T_3.7 ;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000022f12241c50;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f12296ef0_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v0000022f12296ef0_0;
    %inv;
    %store/vec4 v0000022f12296ef0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0000022f12241c50;
T_5 ;
    %vpi_call 2 15 "$dumpfile", "link.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000022f12241c50 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022f12296090_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000022f1222ce90;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022f12296090_0, 0, 1;
T_5.2 ;
    %load/vec4 v0000022f12296f90_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.3, 6;
    %wait E_0000022f1222d710;
    %jmp T_5.2;
T_5.3 ;
    %wait E_0000022f1222ce90;
    %vpi_call 2 26 "$display", "SUCCESS: 4-byte transfer complete at time %0t ns.", $time {0 0 0};
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_link_top.v";
    "link_top.v";
    "master_fsm.v";
    "slave_fsm.v";
