module rom_1_6_64_4(address, q );

input [5 : 0] address;
wire [5 : 0] address;
output q;
wire q;

mux_64u_6u mux0 (.a({ 60'b0, 2'b11, 2'b0 }), .b({ address[5], address[4], address[3], address[2], address[1], address[0] }), .d(q));

endmodule

