s            aclk  sr_axi_arready      17480 -2147483648 -2147483648      17480
s            aclk s_axi_arvalid_d      14280 -2147483648 -2147483648      14280
s            aclk  mr_axi_arvalid      15680 -2147483648 -2147483648      15680
s            aclk   mr_axi_wvalid      20580 -2147483648 -2147483648      20580
s            aclk    m_axi_wready      18980 -2147483648 -2147483648      18980
s            aclk    m_axi_bvalid      20580 -2147483648 -2147483648      20580
s            aclk  sr_axi_awready       6180 -2147483648 -2147483648       6180
s            aclk             I22      22180 -2147483648 -2147483648      22180
s            aclk         aresetn       4430 -2147483648 -2147483648       4430
s            aclk  mr_axi_awvalid      15680 -2147483648 -2147483648      15680
s            aclk m_wvector[1024]      20580 -2147483648 -2147483648      20580
s            aclk       I21[1024]      22180 -2147483648 -2147483648      22180
s            aclk       I21[1025]      22180 -2147483648 -2147483648      22180
s            aclk       I21[1026]      23780 -2147483648 -2147483648      23780
s            aclk       I21[1027]      23780 -2147483648 -2147483648      23780
s            aclk       I21[1028]      22180 -2147483648 -2147483648      22180
s            aclk       I21[1092]      20580 -2147483648 -2147483648      20580
s            aclk       I21[1125]      25380 -2147483648 -2147483648      25380
s            aclk       I21[1126]      25380 -2147483648 -2147483648      25380
s            aclk       I21[1127]      25380 -2147483648 -2147483648      25380
s            aclk       I21[1128]      25380 -2147483648 -2147483648      25380
s            aclk       I21[1129]      25380 -2147483648 -2147483648      25380
s            aclk       I21[1130]      25380 -2147483648 -2147483648      25380
s            aclk       I21[1131]      25380 -2147483648 -2147483648      25380
s            aclk       I21[1132]      25380 -2147483648 -2147483648      25380
s            aclk             I19      13120 -2147483648 -2147483648      13120
s            aclk    m_axi_bready      18980 -2147483648 -2147483648      18980
t            aclk        r_resume        960 -2147483648 -2147483648        960
t            aclk  mr_axi_arready      12060 -2147483648 -2147483648      12060
t            aclk        w_resume        960 -2147483648 -2147483648        960
c   m_axi_awready  mr_axi_awready       4850       4850 -2147483648 -2147483648
t            aclk  mr_axi_awready       7260 -2147483648 -2147483648       7260
t            aclk   mr_axi_rvalid       7260 -2147483648 -2147483648       7260
c  sr_axi_arready s_axi_arready_d -2147483648 -2147483648      11100      11100
t            aclk s_axi_arready_d      12060 -2147483648 -2147483648      12060
c s_axi_arvalid_d  sr_axi_arvalid -2147483648 -2147483648      12700      12700
t            aclk  sr_axi_arvalid      12060 -2147483648 -2147483648      12060
c          areset  sr_axi_arvalid -2147483648 -2147483648      12700      12700
c    m_axi_bvalid   mr_axi_bvalid       6300       6300 -2147483648 -2147483648
t            aclk   mr_axi_bvalid -2147483648 -2147483648 -2147483648 -2147483648
c    m_axi_wready   mr_axi_wready       6300       6300 -2147483648 -2147483648
t            aclk   mr_axi_wready       7260 -2147483648 -2147483648       7260
c   mr_axi_wvalid    m_axi_wvalid       6300       6300 -2147483648 -2147483648
t            aclk    m_axi_wvalid       7260 -2147483648 -2147483648       7260
c       I21[1024] gen_endpoint.w_trigger_decerr      12700      12700 -2147483648 -2147483648
c       I21[1025] gen_endpoint.w_trigger_decerr      12700      12700 -2147483648 -2147483648
c       I21[1026] gen_endpoint.w_trigger_decerr -2147483648 -2147483648      14300      14300
c       I21[1027] gen_endpoint.w_trigger_decerr -2147483648 -2147483648      14300      14300
c       I21[1028] gen_endpoint.w_trigger_decerr -2147483648 -2147483648      12700      12700
c       I21[1092] gen_endpoint.w_trigger_decerr      11100      11100 -2147483648 -2147483648
c       I21[1125] gen_endpoint.w_trigger_decerr      15900      15900 -2147483648 -2147483648
c       I21[1126] gen_endpoint.w_trigger_decerr      15900      15900 -2147483648 -2147483648
c       I21[1127] gen_endpoint.w_trigger_decerr      15900      15900 -2147483648 -2147483648
c       I21[1128] gen_endpoint.w_trigger_decerr      15900      15900 -2147483648 -2147483648
c       I21[1129] gen_endpoint.w_trigger_decerr      15900      15900 -2147483648 -2147483648
c       I21[1130] gen_endpoint.w_trigger_decerr      15900      15900 -2147483648 -2147483648
c       I21[1131] gen_endpoint.w_trigger_decerr      15900      15900 -2147483648 -2147483648
c       I21[1132] gen_endpoint.w_trigger_decerr      15900      15900 -2147483648 -2147483648
c  sr_axi_awready s_axi_awready_d -2147483648 -2147483648       6400       6400
t            aclk s_axi_awready_d      12060 -2147483648 -2147483648      12060
c          areset s_axi_awready_d -2147483648 -2147483648      11100      11100
c             I22  sr_axi_awvalid       6400       6400 -2147483648 -2147483648
t            aclk  sr_axi_awvalid       7360 -2147483648 -2147483648       7360
c          areset  sr_axi_awvalid       8000       8000 -2147483648 -2147483648
c  mr_axi_awvalid   m_axi_awvalid       4800       4800 -2147483648 -2147483648
t            aclk   m_axi_awvalid       5660 -2147483648 -2147483648       5660
c  m_axi_bresp[0] m_bvector[1056]       4800       4800 -2147483648 -2147483648
t            aclk m_bvector[1056]       7260 -2147483648 -2147483648       7260
c  m_axi_bresp[1] m_bvector[1057]       4800       4800 -2147483648 -2147483648
t            aclk m_bvector[1057]       7260 -2147483648 -2147483648       7260
t            aclk          areset        960 -2147483648 -2147483648        960
s            aclk          areset      23780 -2147483648 -2147483648      23780
