+ fud2 /home/calyx-firrtl-evaluation/benchmarks/polybench/linear-algebra-bicg.futil --to sim --through verilator -s sim.data=/home/calyx-firrtl-evaluation/benchmarks/polybench/linear-algebra-bicg.futil.data -o calyx.exe --dir calyx-build --keep
[1/3] /home/calyx/target/debug/calyx -l /home/calyx -b verilog  /home/calyx-firrtl-evaluation/benchmarks/polybench/linear-algebra-bicg.futil > linear-algebra-bicg.sv
[2/3] verilator linear-algebra-bicg.sv /home/calyx/fud2/rsrc//tb.sv  --trace --binary --top-module TOP -fno-inline -Mdir verilator-out
make: Entering directory '/home/calyx-firrtl-evaluation/scripts/data/generated-data/ws/linear-algebra-bicg/calyx-build/verilator-out'
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT  -fcoroutines -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT  -fcoroutines -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT  -fcoroutines -std=gnu++14 -Os -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp
/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VTOP.cpp VTOP___024root__DepSet_hf053e249__0.cpp VTOP___024root__DepSet_hbaffbf48__0.cpp VTOP_TOP__DepSet_h165605ae__0.cpp VTOP_main__DepSet_hceaa94cb__0.cpp VTOP_std_add__DepSet_hd628e87a__0.cpp VTOP_std_reg__DepSet_hb7327545__0.cpp VTOP_seq_mem_d2__D8_DB8__DepSet_hd5a0a237__0.cpp VTOP_std_add__W4__DepSet_heefb110d__0.cpp VTOP_std_reg__W4__DepSet_h93c021d8__0.cpp VTOP_std_reg__W7__DepSet_ha1e885c6__0.cpp VTOP_std_reg__Wa__DepSet_h8765e74f__0.cpp VTOP_std_reg__W2__DepSet_h5eb5cd9f__0.cpp VTOP_std_add__Wa__DepSet_h18d13697__0.cpp VTOP_std_add__W2__DepSet_h1f3af967__0.cpp VTOP_std_add__W7__DepSet_ha3de505f__0.cpp VTOP_std_reg__W1__DepSet_h7da8479a__0.cpp VTOP_seq_mem_d1__S8__DepSet_h52e67e05__0.cpp VTOP_seq_mem_d1__S8__DepSet_h5d923b0c__0.cpp VTOP_seq_mem_d1__S40_I8__DepSet_h91d2d18e__0.cpp VTOP_seq_mem_d1__S40_I8__DepSet_h9c7e8d81__0.cpp VTOP_std_fp_mult_pipe__I20_F0__DepSet_h83f47f50__0.cpp VTOP_std_fp_mult_pipe__I20_F0__DepSet_h8ea03c3f__0.cpp VTOP__main.cpp VTOP__Trace__0.cpp VTOP___024root__Slow.cpp VTOP___024root__DepSet_hf053e249__0__Slow.cpp VTOP___024root__DepSet_hbaffbf48__0__Slow.cpp VTOP_TOP__Slow.cpp VTOP_TOP__DepSet_h165605ae__0__Slow.cpp VTOP_TOP__DepSet_ha900f807__0__Slow.cpp VTOP_main__Slow.cpp VTOP_main__DepSet_hceaa94cb__0__Slow.cpp VTOP_main__DepSet_hd1d650c6__0__Slow.cpp VTOP_std_mult_pipe__Slow.cpp VTOP_std_mult_pipe__DepSet_hbe8d3e15__0__Slow.cpp VTOP_std_add__Slow.cpp VTOP_std_add__DepSet_hd954c515__0__Slow.cpp VTOP_std_reg__Slow.cpp VTOP_std_reg__DepSet_h7a5e324c__0__Slow.cpp VTOP_seq_mem_d2__D8_DB8__Slow.cpp VTOP_seq_mem_d2__D8_DB8__DepSet_hd8cc7eda__0__Slow.cpp VTOP_std_add__W4__Slow.cpp VTOP_std_add__W4__DepSet_hb1a6ce04__0__Slow.cpp VTOP_std_const__Vz1_W4__Slow.cpp VTOP_std_const__Vz1_W4__DepSet_hb95c304f__0__Slow.cpp VTOP_std_const__Vz2_W4__Slow.cpp VTOP_std_const__Vz2_W4__DepSet_hc6edfa10__0__Slow.cpp VTOP_std_const__V0__Slow.cpp VTOP_std_const__V0__DepSet_h0274b4ec__0__Slow.cpp VTOP_std_reg__W4__Slow.cpp VTOP_std_reg__W4__DepSet_h9e6bfdb7__0__Slow.cpp VTOP_std_reg__W7__Slow.cpp VTOP_std_reg__W7__DepSet_h6c9461c9__0__Slow.cpp VTOP_std_reg__Wa__Slow.cpp VTOP_std_reg__Wa__DepSet_h8a11c442__0__Slow.cpp VTOP_std_reg__W2__Slow.cpp VTOP_std_reg__W2__DepSet_h61e1a972__0__Slow.cpp VTOP_undef__W1__Slow.cpp VTOP_undef__W1__DepSet_heef0d4e4__0__Slow.cpp VTOP_std_add__Wa__Slow.cpp VTOP_std_add__Wa__DepSet_h237cf27a__0__Slow.cpp VTOP_std_add__W2__Slow.cpp VTOP_std_add__W2__DepSet_h2266b62a__0__Slow.cpp VTOP_std_add__W7__Slow.cpp VTOP_std_add__W7__DepSet_h6e8a0d32__0__Slow.cpp VTOP_std_reg__W1__Slow.cpp VTOP_std_reg__W1__DepSet_h40d42375__0__Slow.cpp VTOP_std_wire__W1__Slow.cpp VTOP_std_wire__W1__DepSet_h98d36270__0__Slow.cpp VTOP_seq_mem_d1__S8__Slow.cpp VTOP_seq_mem_d1__S8__DepSet_h5d923b0c__0__Slow.cpp VTOP_seq_mem_d1__S40_I8__Slow.cpp VTOP_seq_mem_d1__S40_I8__DepSet_h91d2d18e__0__Slow.cpp VTOP_seq_mem_d1__S40_I8__DepSet_h9c7e8d81__0__Slow.cpp VTOP_std_fp_mult_pipe__I20_F0__Slow.cpp VTOP_std_fp_mult_pipe__I20_F0__DepSet_h8ea03c3f__0__Slow.cpp VTOP__Syms.cpp VTOP__Trace__0__Slow.cpp > VTOP__ALL.cpp
g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT  -fcoroutines -std=gnu++14 -Os -c -o VTOP__ALL.o VTOP__ALL.cpp
echo "" > VTOP__ALL.verilator_deplist.tmp
Archive ar -rcs VTOP__ALL.a VTOP__ALL.o
g++    verilated.o verilated_vcd_c.o verilated_timing.o VTOP__ALL.a      -o VTOP
rm VTOP__ALL.verilator_deplist.tmp
make: Leaving directory '/home/calyx-firrtl-evaluation/scripts/data/generated-data/ws/linear-algebra-bicg/calyx-build/verilator-out'
[3/3] cp verilator-out/VTOP ../calyx.exe
+ set +o xtrace
