https://github.com/alexforencich/verilog-ethernet