ERROR!  Inline port declaration syntax found in block that is specified to not allow Verilog-2001 syntax,   file: gen5.v, line: 2, col: 20
ERROR!  Error in parsing design
