{"vcs1":{"timestamp_begin":1681520784.981347196, "rt":0.98, "ut":0.12, "st":0.15}}
{"vcselab":{"timestamp_begin":1681520785.994025845, "rt":1.07, "ut":0.21, "st":0.12}}
{"link":{"timestamp_begin":1681520787.087623390, "rt":0.81, "ut":0.06, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681520784.640560848}
{"VCS_COMP_START_TIME": 1681520784.640560848}
{"VCS_COMP_END_TIME": 1681520788.759540262}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_comp -debug_access+all comparator.sv tb_comp.sv"}
{"vcs1": {"peak_mem": 337592}}
{"stitch_vcselab": {"peak_mem": 222628}}
