-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    col_sum_4_i : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_4_o : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sum_4_o_ap_vld : OUT STD_LOGIC;
    col_sum_8_i : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_8_o : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sum_8_o_ap_vld : OUT STD_LOGIC;
    col_sum_12_i : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_12_o : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sum_12_o_ap_vld : OUT STD_LOGIC;
    col_sum_16_i : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_16_o : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sum_16_o_ap_vld : OUT STD_LOGIC;
    col_sum_20_i : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_20_o : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sum_20_o_ap_vld : OUT STD_LOGIC;
    col_sum_24_i : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_24_o : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sum_24_o_ap_vld : OUT STD_LOGIC;
    col_sum_28_i : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_28_o : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sum_28_o_ap_vld : OUT STD_LOGIC;
    col_sum_32_i : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_32_o : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sum_32_o_ap_vld : OUT STD_LOGIC;
    col_sum_36_i : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_36_o : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sum_36_o_ap_vld : OUT STD_LOGIC;
    col_sum_40_i : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_40_o : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sum_40_o_ap_vld : OUT STD_LOGIC;
    col_sum_44_i : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_44_o : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sum_44_o_ap_vld : OUT STD_LOGIC;
    col_sum_48_i : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_48_o : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sum_48_o_ap_vld : OUT STD_LOGIC;
    col_sum_52_i : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_52_o : OUT STD_LOGIC_VECTOR (23 downto 0);
    col_sum_52_o_ap_vld : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv6_2C : STD_LOGIC_VECTOR (5 downto 0) := "101100";
    constant ap_const_lv6_28 : STD_LOGIC_VECTOR (5 downto 0) := "101000";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1C : STD_LOGIC_VECTOR (5 downto 0) := "011100";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv6_14 : STD_LOGIC_VECTOR (5 downto 0) := "010100";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_C : STD_LOGIC_VECTOR (5 downto 0) := "001100";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv7_10 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln90_fu_410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln91_fu_446_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln91_reg_724 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln91_reg_724_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal col_sum_fu_581_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal col_sum_reg_737 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln93_9_fu_593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln93_8_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln93_8_reg_758 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln93_9_fu_660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln93_9_reg_762 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln93_14_fu_666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln93_14_reg_766 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln93_fu_488_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal j_fu_132 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln91_fu_493_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR (6 downto 0);
    signal i_fu_136 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal select_ln90_fu_458_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten139_fu_140 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal add_ln90_fu_416_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_allocacmp_indvar_flatten139_load : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_predicate_pred181_state3 : BOOLEAN;
    signal ap_predicate_pred198_state4 : BOOLEAN;
    signal ap_predicate_pred204_state4 : BOOLEAN;
    signal ap_predicate_pred218_state3 : BOOLEAN;
    signal ap_predicate_pred227_state4 : BOOLEAN;
    signal ap_predicate_pred231_state4 : BOOLEAN;
    signal ap_predicate_pred243_state3 : BOOLEAN;
    signal ap_predicate_pred252_state4 : BOOLEAN;
    signal ap_predicate_pred256_state4 : BOOLEAN;
    signal ap_predicate_pred268_state3 : BOOLEAN;
    signal ap_predicate_pred277_state4 : BOOLEAN;
    signal ap_predicate_pred281_state4 : BOOLEAN;
    signal ap_predicate_pred293_state3 : BOOLEAN;
    signal ap_predicate_pred302_state4 : BOOLEAN;
    signal ap_predicate_pred306_state4 : BOOLEAN;
    signal ap_predicate_pred318_state3 : BOOLEAN;
    signal ap_predicate_pred327_state4 : BOOLEAN;
    signal ap_predicate_pred331_state4 : BOOLEAN;
    signal ap_predicate_pred343_state3 : BOOLEAN;
    signal ap_predicate_pred352_state4 : BOOLEAN;
    signal ap_predicate_pred356_state4 : BOOLEAN;
    signal ap_predicate_pred368_state3 : BOOLEAN;
    signal ap_predicate_pred377_state4 : BOOLEAN;
    signal ap_predicate_pred381_state4 : BOOLEAN;
    signal ap_predicate_pred393_state3 : BOOLEAN;
    signal ap_predicate_pred402_state4 : BOOLEAN;
    signal ap_predicate_pred406_state4 : BOOLEAN;
    signal ap_predicate_pred418_state3 : BOOLEAN;
    signal ap_predicate_pred427_state4 : BOOLEAN;
    signal ap_predicate_pred431_state4 : BOOLEAN;
    signal ap_predicate_pred443_state3 : BOOLEAN;
    signal ap_predicate_pred452_state4 : BOOLEAN;
    signal ap_predicate_pred456_state4 : BOOLEAN;
    signal ap_predicate_pred468_state3 : BOOLEAN;
    signal ap_predicate_pred477_state4 : BOOLEAN;
    signal ap_predicate_pred481_state4 : BOOLEAN;
    signal ap_predicate_pred527_state3 : BOOLEAN;
    signal ap_predicate_pred556_state4 : BOOLEAN;
    signal ap_predicate_pred560_state4 : BOOLEAN;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local : STD_LOGIC;
    signal tmp_fu_438_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln90_fu_428_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln90_4_fu_432_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln93_fu_466_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln91_4_fu_470_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_480_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln90_fu_454_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_12_fu_514_p27 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_12_fu_514_p29 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln93_9_fu_577_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal col_sum_fu_581_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln93_9_fu_577_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln93_8_fu_573_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln93_12_fu_587_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_26_fu_599_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_634_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln93_12_fu_642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln93_13_fu_654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_742 : BOOLEAN;
    signal ap_condition_748 : BOOLEAN;
    signal ap_condition_754 : BOOLEAN;
    signal ap_condition_760 : BOOLEAN;
    signal ap_condition_766 : BOOLEAN;
    signal ap_condition_772 : BOOLEAN;
    signal ap_condition_778 : BOOLEAN;
    signal ap_condition_784 : BOOLEAN;
    signal ap_condition_790 : BOOLEAN;
    signal ap_condition_796 : BOOLEAN;
    signal ap_condition_802 : BOOLEAN;
    signal ap_condition_810 : BOOLEAN;
    signal ap_condition_816 : BOOLEAN;
    signal tmp_12_fu_514_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_12_fu_514_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_12_fu_514_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_12_fu_514_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_12_fu_514_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_12_fu_514_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_12_fu_514_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_12_fu_514_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_12_fu_514_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_12_fu_514_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_12_fu_514_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_12_fu_514_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_12_fu_514_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_sparsemux_27_6_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (5 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (5 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (5 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (5 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (5 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (5 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (5 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (5 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (5 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (5 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (5 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (5 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (5 downto 0);
        din12_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (23 downto 0);
        din5 : IN STD_LOGIC_VECTOR (23 downto 0);
        din6 : IN STD_LOGIC_VECTOR (23 downto 0);
        din7 : IN STD_LOGIC_VECTOR (23 downto 0);
        din8 : IN STD_LOGIC_VECTOR (23 downto 0);
        din9 : IN STD_LOGIC_VECTOR (23 downto 0);
        din10 : IN STD_LOGIC_VECTOR (23 downto 0);
        din11 : IN STD_LOGIC_VECTOR (23 downto 0);
        din12 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_27_6_24_1_1_U4658 : component top_kernel_sparsemux_27_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000100",
        din0_WIDTH => 24,
        CASE1 => "001000",
        din1_WIDTH => 24,
        CASE2 => "001100",
        din2_WIDTH => 24,
        CASE3 => "010000",
        din3_WIDTH => 24,
        CASE4 => "010100",
        din4_WIDTH => 24,
        CASE5 => "011000",
        din5_WIDTH => 24,
        CASE6 => "011100",
        din6_WIDTH => 24,
        CASE7 => "100000",
        din7_WIDTH => 24,
        CASE8 => "100100",
        din8_WIDTH => 24,
        CASE9 => "101000",
        din9_WIDTH => 24,
        CASE10 => "101100",
        din10_WIDTH => 24,
        CASE11 => "110000",
        din11_WIDTH => 24,
        CASE12 => "110100",
        din12_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_4_i,
        din1 => col_sum_8_i,
        din2 => col_sum_12_i,
        din3 => col_sum_16_i,
        din4 => col_sum_20_i,
        din5 => col_sum_24_i,
        din6 => col_sum_28_i,
        din7 => col_sum_32_i,
        din8 => col_sum_36_i,
        din9 => col_sum_40_i,
        din10 => col_sum_44_i,
        din11 => col_sum_48_i,
        din12 => col_sum_52_i,
        def => tmp_12_fu_514_p27,
        sel => select_ln91_reg_724,
        dout => tmp_12_fu_514_p29);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    i_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln90_fu_410_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_136 <= select_ln90_fu_458_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_136 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten139_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln90_fu_410_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten139_fu_140 <= add_ln90_fu_416_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten139_fu_140 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;

    j_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln90_fu_410_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_132 <= add_ln91_fu_493_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_132 <= ap_const_lv7_4;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln93_8_reg_758 <= and_ln93_8_fu_648_p2;
                and_ln93_9_reg_762 <= and_ln93_9_fu_660_p2;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                    ap_predicate_pred181_state3 <= (select_ln91_reg_724 = ap_const_lv6_30);
                    ap_predicate_pred218_state3 <= (select_ln91_reg_724 = ap_const_lv6_2C);
                    ap_predicate_pred243_state3 <= (select_ln91_reg_724 = ap_const_lv6_28);
                    ap_predicate_pred268_state3 <= (select_ln91_reg_724 = ap_const_lv6_24);
                    ap_predicate_pred293_state3 <= (select_ln91_reg_724 = ap_const_lv6_20);
                    ap_predicate_pred318_state3 <= (select_ln91_reg_724 = ap_const_lv6_1C);
                    ap_predicate_pred343_state3 <= (select_ln91_reg_724 = ap_const_lv6_18);
                    ap_predicate_pred368_state3 <= (select_ln91_reg_724 = ap_const_lv6_14);
                    ap_predicate_pred393_state3 <= (select_ln91_reg_724 = ap_const_lv6_10);
                    ap_predicate_pred418_state3 <= (select_ln91_reg_724 = ap_const_lv6_C);
                    ap_predicate_pred443_state3 <= (select_ln91_reg_724 = ap_const_lv6_8);
                    ap_predicate_pred468_state3 <= (select_ln91_reg_724 = ap_const_lv6_4);
                    ap_predicate_pred527_state3 <= (not((select_ln91_reg_724 = ap_const_lv6_4)) and not((select_ln91_reg_724 = ap_const_lv6_8)) and not((select_ln91_reg_724 = ap_const_lv6_C)) and not((select_ln91_reg_724 = ap_const_lv6_10)) and not((select_ln91_reg_724 = ap_const_lv6_14)) and not((select_ln91_reg_724 = ap_const_lv6_18)) and not((select_ln91_reg_724 = ap_const_lv6_1C)) and not((select_ln91_reg_724 = ap_const_lv6_20)) and not((select_ln91_reg_724 = ap_const_lv6_24)) and not((select_ln91_reg_724 = ap_const_lv6_28)) and not((select_ln91_reg_724 = ap_const_lv6_2C)) and not((select_ln91_reg_724 = ap_const_lv6_30)));
                col_sum_reg_737 <= col_sum_fu_581_p2;
                select_ln91_reg_724 <= select_ln91_fu_446_p3;
                select_ln91_reg_724_pp0_iter1_reg <= select_ln91_reg_724;
                xor_ln93_14_reg_766 <= xor_ln93_14_fu_666_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                    ap_predicate_pred198_state4 <= ((ap_const_lv1_1 = and_ln93_9_reg_762) and (ap_const_lv1_0 = and_ln93_8_reg_758) and (xor_ln93_14_reg_766 = ap_const_lv1_1) and (select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_30));
                    ap_predicate_pred204_state4 <= ((ap_const_lv1_1 = and_ln93_8_reg_758) and (xor_ln93_14_reg_766 = ap_const_lv1_1) and (select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_30));
                    ap_predicate_pred227_state4 <= ((ap_const_lv1_1 = and_ln93_9_reg_762) and (ap_const_lv1_0 = and_ln93_8_reg_758) and (xor_ln93_14_reg_766 = ap_const_lv1_1) and (select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_2C));
                    ap_predicate_pred231_state4 <= ((ap_const_lv1_1 = and_ln93_8_reg_758) and (xor_ln93_14_reg_766 = ap_const_lv1_1) and (select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_2C));
                    ap_predicate_pred252_state4 <= ((ap_const_lv1_1 = and_ln93_9_reg_762) and (ap_const_lv1_0 = and_ln93_8_reg_758) and (xor_ln93_14_reg_766 = ap_const_lv1_1) and (select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_28));
                    ap_predicate_pred256_state4 <= ((ap_const_lv1_1 = and_ln93_8_reg_758) and (xor_ln93_14_reg_766 = ap_const_lv1_1) and (select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_28));
                    ap_predicate_pred277_state4 <= ((ap_const_lv1_1 = and_ln93_9_reg_762) and (ap_const_lv1_0 = and_ln93_8_reg_758) and (xor_ln93_14_reg_766 = ap_const_lv1_1) and (select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_24));
                    ap_predicate_pred281_state4 <= ((ap_const_lv1_1 = and_ln93_8_reg_758) and (xor_ln93_14_reg_766 = ap_const_lv1_1) and (select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_24));
                    ap_predicate_pred302_state4 <= ((ap_const_lv1_1 = and_ln93_9_reg_762) and (ap_const_lv1_0 = and_ln93_8_reg_758) and (xor_ln93_14_reg_766 = ap_const_lv1_1) and (select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_20));
                    ap_predicate_pred306_state4 <= ((ap_const_lv1_1 = and_ln93_8_reg_758) and (xor_ln93_14_reg_766 = ap_const_lv1_1) and (select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_20));
                    ap_predicate_pred327_state4 <= ((ap_const_lv1_1 = and_ln93_9_reg_762) and (ap_const_lv1_0 = and_ln93_8_reg_758) and (xor_ln93_14_reg_766 = ap_const_lv1_1) and (select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_1C));
                    ap_predicate_pred331_state4 <= ((ap_const_lv1_1 = and_ln93_8_reg_758) and (xor_ln93_14_reg_766 = ap_const_lv1_1) and (select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_1C));
                    ap_predicate_pred352_state4 <= ((ap_const_lv1_1 = and_ln93_9_reg_762) and (ap_const_lv1_0 = and_ln93_8_reg_758) and (xor_ln93_14_reg_766 = ap_const_lv1_1) and (select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_18));
                    ap_predicate_pred356_state4 <= ((ap_const_lv1_1 = and_ln93_8_reg_758) and (xor_ln93_14_reg_766 = ap_const_lv1_1) and (select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_18));
                    ap_predicate_pred377_state4 <= ((ap_const_lv1_1 = and_ln93_9_reg_762) and (ap_const_lv1_0 = and_ln93_8_reg_758) and (xor_ln93_14_reg_766 = ap_const_lv1_1) and (select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_14));
                    ap_predicate_pred381_state4 <= ((ap_const_lv1_1 = and_ln93_8_reg_758) and (xor_ln93_14_reg_766 = ap_const_lv1_1) and (select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_14));
                    ap_predicate_pred402_state4 <= ((ap_const_lv1_1 = and_ln93_9_reg_762) and (ap_const_lv1_0 = and_ln93_8_reg_758) and (xor_ln93_14_reg_766 = ap_const_lv1_1) and (select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_10));
                    ap_predicate_pred406_state4 <= ((ap_const_lv1_1 = and_ln93_8_reg_758) and (xor_ln93_14_reg_766 = ap_const_lv1_1) and (select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_10));
                    ap_predicate_pred427_state4 <= ((ap_const_lv1_1 = and_ln93_9_reg_762) and (ap_const_lv1_0 = and_ln93_8_reg_758) and (xor_ln93_14_reg_766 = ap_const_lv1_1) and (select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_C));
                    ap_predicate_pred431_state4 <= ((ap_const_lv1_1 = and_ln93_8_reg_758) and (xor_ln93_14_reg_766 = ap_const_lv1_1) and (select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_C));
                    ap_predicate_pred452_state4 <= ((ap_const_lv1_1 = and_ln93_9_reg_762) and (ap_const_lv1_0 = and_ln93_8_reg_758) and (xor_ln93_14_reg_766 = ap_const_lv1_1) and (select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_8));
                    ap_predicate_pred456_state4 <= ((ap_const_lv1_1 = and_ln93_8_reg_758) and (xor_ln93_14_reg_766 = ap_const_lv1_1) and (select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_8));
                    ap_predicate_pred477_state4 <= ((ap_const_lv1_1 = and_ln93_9_reg_762) and (ap_const_lv1_0 = and_ln93_8_reg_758) and (xor_ln93_14_reg_766 = ap_const_lv1_1) and (select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_4));
                    ap_predicate_pred481_state4 <= ((ap_const_lv1_1 = and_ln93_8_reg_758) and (xor_ln93_14_reg_766 = ap_const_lv1_1) and (select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_4));
                    ap_predicate_pred556_state4 <= (not((select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_4)) and not((select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_8)) and not((select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_C)) and not((select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_10)) and not((select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_14)) and not((select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_18)) and not((select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_1C)) and not((select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_20)) and not((select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_24)) and not((select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_28)) and not((select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_2C)) and not((select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_30)) and (ap_const_lv1_1 = and_ln93_9_reg_762) and (ap_const_lv1_0 = and_ln93_8_reg_758) and (xor_ln93_14_reg_766 = ap_const_lv1_1));
                    ap_predicate_pred560_state4 <= (not((select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_4)) and not((select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_8)) and not((select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_C)) and not((select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_10)) and not((select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_14)) and not((select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_18)) and not((select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_1C)) and not((select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_20)) and not((select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_24)) and not((select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_28)) and not((select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_2C)) and not((select_ln91_reg_724_pp0_iter1_reg = ap_const_lv6_30)) and (ap_const_lv1_1 = and_ln93_8_reg_758) and (xor_ln93_14_reg_766 = ap_const_lv1_1));
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln90_4_fu_432_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv9_1));
    add_ln90_fu_416_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten139_load) + unsigned(ap_const_lv11_1));
    add_ln91_fu_493_p2 <= std_logic_vector(unsigned(zext_ln90_fu_454_p1) + unsigned(ap_const_lv7_10));
    add_ln93_12_fu_587_p2 <= std_logic_vector(signed(sext_ln93_9_fu_577_p1) + signed(sext_ln93_8_fu_573_p1));
    and_ln93_8_fu_648_p2 <= (xor_ln93_12_fu_642_p2 and tmp_27_fu_634_p3);
    and_ln93_9_fu_660_p2 <= (xor_ln93_13_fu_654_p2 and tmp_26_fu_599_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_742_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln91_reg_724, icmp_ln93_9_fu_593_p2)
    begin
                ap_condition_742 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_9_fu_593_p2 = ap_const_lv1_1) and (select_ln91_reg_724 = ap_const_lv6_C));
    end process;


    ap_condition_748_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln91_reg_724, icmp_ln93_9_fu_593_p2)
    begin
                ap_condition_748 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_9_fu_593_p2 = ap_const_lv1_1) and (select_ln91_reg_724 = ap_const_lv6_10));
    end process;


    ap_condition_754_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln91_reg_724, icmp_ln93_9_fu_593_p2)
    begin
                ap_condition_754 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_9_fu_593_p2 = ap_const_lv1_1) and (select_ln91_reg_724 = ap_const_lv6_14));
    end process;


    ap_condition_760_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln91_reg_724, icmp_ln93_9_fu_593_p2)
    begin
                ap_condition_760 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_9_fu_593_p2 = ap_const_lv1_1) and (select_ln91_reg_724 = ap_const_lv6_18));
    end process;


    ap_condition_766_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln91_reg_724, icmp_ln93_9_fu_593_p2)
    begin
                ap_condition_766 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_9_fu_593_p2 = ap_const_lv1_1) and (select_ln91_reg_724 = ap_const_lv6_1C));
    end process;


    ap_condition_772_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln91_reg_724, icmp_ln93_9_fu_593_p2)
    begin
                ap_condition_772 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_9_fu_593_p2 = ap_const_lv1_1) and (select_ln91_reg_724 = ap_const_lv6_20));
    end process;


    ap_condition_778_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln91_reg_724, icmp_ln93_9_fu_593_p2)
    begin
                ap_condition_778 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_9_fu_593_p2 = ap_const_lv1_1) and (select_ln91_reg_724 = ap_const_lv6_24));
    end process;


    ap_condition_784_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln91_reg_724, icmp_ln93_9_fu_593_p2)
    begin
                ap_condition_784 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_9_fu_593_p2 = ap_const_lv1_1) and (select_ln91_reg_724 = ap_const_lv6_28));
    end process;


    ap_condition_790_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln91_reg_724, icmp_ln93_9_fu_593_p2)
    begin
                ap_condition_790 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_9_fu_593_p2 = ap_const_lv1_1) and (select_ln91_reg_724 = ap_const_lv6_2C));
    end process;


    ap_condition_796_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln91_reg_724, icmp_ln93_9_fu_593_p2)
    begin
                ap_condition_796 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_9_fu_593_p2 = ap_const_lv1_1) and (select_ln91_reg_724 = ap_const_lv6_30));
    end process;


    ap_condition_802_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln91_reg_724, icmp_ln93_9_fu_593_p2)
    begin
                ap_condition_802 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_9_fu_593_p2 = ap_const_lv1_1) and (select_ln91_reg_724 = ap_const_lv6_4));
    end process;


    ap_condition_810_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln91_reg_724, icmp_ln93_9_fu_593_p2)
    begin
                ap_condition_810 <= (not((select_ln91_reg_724 = ap_const_lv6_4)) and not((select_ln91_reg_724 = ap_const_lv6_8)) and not((select_ln91_reg_724 = ap_const_lv6_C)) and not((select_ln91_reg_724 = ap_const_lv6_10)) and not((select_ln91_reg_724 = ap_const_lv6_14)) and not((select_ln91_reg_724 = ap_const_lv6_18)) and not((select_ln91_reg_724 = ap_const_lv6_1C)) and not((select_ln91_reg_724 = ap_const_lv6_20)) and not((select_ln91_reg_724 = ap_const_lv6_24)) and not((select_ln91_reg_724 = ap_const_lv6_28)) and not((select_ln91_reg_724 = ap_const_lv6_2C)) and not((select_ln91_reg_724 = ap_const_lv6_30)) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_9_fu_593_p2 = ap_const_lv1_1));
    end process;


    ap_condition_816_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, select_ln91_reg_724, icmp_ln93_9_fu_593_p2)
    begin
                ap_condition_816 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_9_fu_593_p2 = ap_const_lv1_1) and (select_ln91_reg_724 = ap_const_lv6_8));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln90_fu_410_p2)
    begin
        if (((icmp_ln90_fu_410_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_136)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_136;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten139_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten139_fu_140)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten139_load <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_indvar_flatten139_load <= indvar_flatten139_fu_140;
        end if; 
    end process;


    ap_sig_allocacmp_j_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_fu_132, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_j_load <= ap_const_lv7_4;
        else 
            ap_sig_allocacmp_j_load <= j_fu_132;
        end if; 
    end process;


    col_sum_12_o_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, col_sum_12_i, col_sum_reg_737, ap_block_pp0_stage0_01001, ap_predicate_pred418_state3, ap_predicate_pred427_state4, ap_predicate_pred431_state4, ap_condition_742)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_01001)) then
            if (((ap_predicate_pred431_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                col_sum_12_o <= ap_const_lv24_7FFFFF;
            elsif (((ap_predicate_pred427_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                col_sum_12_o <= ap_const_lv24_800000;
            elsif (((ap_predicate_pred418_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                col_sum_12_o <= col_sum_reg_737;
            elsif ((ap_const_boolean_1 = ap_condition_742)) then 
                col_sum_12_o <= ap_const_lv24_0;
            else 
                col_sum_12_o <= col_sum_12_i;
            end if;
        else 
            col_sum_12_o <= col_sum_12_i;
        end if; 
    end process;


    col_sum_12_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, select_ln91_reg_724, icmp_ln93_9_fu_593_p2, ap_predicate_pred418_state3, ap_predicate_pred427_state4, ap_predicate_pred431_state4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_9_fu_593_p2 = ap_const_lv1_1) and (select_ln91_reg_724 = ap_const_lv6_C)) or ((ap_predicate_pred431_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_predicate_pred427_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_predicate_pred418_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            col_sum_12_o_ap_vld <= ap_const_logic_1;
        else 
            col_sum_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    col_sum_16_o_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, col_sum_16_i, col_sum_reg_737, ap_block_pp0_stage0_01001, ap_predicate_pred393_state3, ap_predicate_pred402_state4, ap_predicate_pred406_state4, ap_condition_748)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_01001)) then
            if (((ap_predicate_pred406_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                col_sum_16_o <= ap_const_lv24_7FFFFF;
            elsif (((ap_predicate_pred402_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                col_sum_16_o <= ap_const_lv24_800000;
            elsif (((ap_predicate_pred393_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                col_sum_16_o <= col_sum_reg_737;
            elsif ((ap_const_boolean_1 = ap_condition_748)) then 
                col_sum_16_o <= ap_const_lv24_0;
            else 
                col_sum_16_o <= col_sum_16_i;
            end if;
        else 
            col_sum_16_o <= col_sum_16_i;
        end if; 
    end process;


    col_sum_16_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, select_ln91_reg_724, icmp_ln93_9_fu_593_p2, ap_predicate_pred393_state3, ap_predicate_pred402_state4, ap_predicate_pred406_state4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_9_fu_593_p2 = ap_const_lv1_1) and (select_ln91_reg_724 = ap_const_lv6_10)) or ((ap_predicate_pred406_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_predicate_pred402_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_predicate_pred393_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            col_sum_16_o_ap_vld <= ap_const_logic_1;
        else 
            col_sum_16_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    col_sum_20_o_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, col_sum_20_i, col_sum_reg_737, ap_block_pp0_stage0_01001, ap_predicate_pred368_state3, ap_predicate_pred377_state4, ap_predicate_pred381_state4, ap_condition_754)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_01001)) then
            if (((ap_predicate_pred381_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                col_sum_20_o <= ap_const_lv24_7FFFFF;
            elsif (((ap_predicate_pred377_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                col_sum_20_o <= ap_const_lv24_800000;
            elsif (((ap_predicate_pred368_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                col_sum_20_o <= col_sum_reg_737;
            elsif ((ap_const_boolean_1 = ap_condition_754)) then 
                col_sum_20_o <= ap_const_lv24_0;
            else 
                col_sum_20_o <= col_sum_20_i;
            end if;
        else 
            col_sum_20_o <= col_sum_20_i;
        end if; 
    end process;


    col_sum_20_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, select_ln91_reg_724, icmp_ln93_9_fu_593_p2, ap_predicate_pred368_state3, ap_predicate_pred377_state4, ap_predicate_pred381_state4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred377_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred368_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_9_fu_593_p2 = ap_const_lv1_1) and (select_ln91_reg_724 = ap_const_lv6_14)) or ((ap_predicate_pred381_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            col_sum_20_o_ap_vld <= ap_const_logic_1;
        else 
            col_sum_20_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    col_sum_24_o_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, col_sum_24_i, col_sum_reg_737, ap_block_pp0_stage0_01001, ap_predicate_pred343_state3, ap_predicate_pred352_state4, ap_predicate_pred356_state4, ap_condition_760)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_01001)) then
            if (((ap_predicate_pred356_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                col_sum_24_o <= ap_const_lv24_7FFFFF;
            elsif (((ap_predicate_pred352_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                col_sum_24_o <= ap_const_lv24_800000;
            elsif (((ap_predicate_pred343_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                col_sum_24_o <= col_sum_reg_737;
            elsif ((ap_const_boolean_1 = ap_condition_760)) then 
                col_sum_24_o <= ap_const_lv24_0;
            else 
                col_sum_24_o <= col_sum_24_i;
            end if;
        else 
            col_sum_24_o <= col_sum_24_i;
        end if; 
    end process;


    col_sum_24_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, select_ln91_reg_724, icmp_ln93_9_fu_593_p2, ap_predicate_pred343_state3, ap_predicate_pred352_state4, ap_predicate_pred356_state4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred356_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred352_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred343_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_9_fu_593_p2 = ap_const_lv1_1) and (select_ln91_reg_724 = ap_const_lv6_18)))) then 
            col_sum_24_o_ap_vld <= ap_const_logic_1;
        else 
            col_sum_24_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    col_sum_28_o_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, col_sum_28_i, col_sum_reg_737, ap_block_pp0_stage0_01001, ap_predicate_pred318_state3, ap_predicate_pred327_state4, ap_predicate_pred331_state4, ap_condition_766)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_01001)) then
            if (((ap_predicate_pred331_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                col_sum_28_o <= ap_const_lv24_7FFFFF;
            elsif (((ap_predicate_pred327_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                col_sum_28_o <= ap_const_lv24_800000;
            elsif (((ap_predicate_pred318_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                col_sum_28_o <= col_sum_reg_737;
            elsif ((ap_const_boolean_1 = ap_condition_766)) then 
                col_sum_28_o <= ap_const_lv24_0;
            else 
                col_sum_28_o <= col_sum_28_i;
            end if;
        else 
            col_sum_28_o <= col_sum_28_i;
        end if; 
    end process;


    col_sum_28_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, select_ln91_reg_724, icmp_ln93_9_fu_593_p2, ap_predicate_pred318_state3, ap_predicate_pred327_state4, ap_predicate_pred331_state4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred331_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred327_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred318_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_9_fu_593_p2 = ap_const_lv1_1) and (select_ln91_reg_724 = ap_const_lv6_1C)))) then 
            col_sum_28_o_ap_vld <= ap_const_logic_1;
        else 
            col_sum_28_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    col_sum_32_o_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, col_sum_32_i, col_sum_reg_737, ap_block_pp0_stage0_01001, ap_predicate_pred293_state3, ap_predicate_pred302_state4, ap_predicate_pred306_state4, ap_condition_772)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_01001)) then
            if (((ap_predicate_pred306_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                col_sum_32_o <= ap_const_lv24_7FFFFF;
            elsif (((ap_predicate_pred302_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                col_sum_32_o <= ap_const_lv24_800000;
            elsif (((ap_predicate_pred293_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                col_sum_32_o <= col_sum_reg_737;
            elsif ((ap_const_boolean_1 = ap_condition_772)) then 
                col_sum_32_o <= ap_const_lv24_0;
            else 
                col_sum_32_o <= col_sum_32_i;
            end if;
        else 
            col_sum_32_o <= col_sum_32_i;
        end if; 
    end process;


    col_sum_32_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, select_ln91_reg_724, icmp_ln93_9_fu_593_p2, ap_predicate_pred293_state3, ap_predicate_pred302_state4, ap_predicate_pred306_state4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred306_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred302_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred293_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_9_fu_593_p2 = ap_const_lv1_1) and (select_ln91_reg_724 = ap_const_lv6_20)))) then 
            col_sum_32_o_ap_vld <= ap_const_logic_1;
        else 
            col_sum_32_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    col_sum_36_o_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, col_sum_36_i, col_sum_reg_737, ap_block_pp0_stage0_01001, ap_predicate_pred268_state3, ap_predicate_pred277_state4, ap_predicate_pred281_state4, ap_condition_778)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_01001)) then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred281_state4 = ap_const_boolean_1))) then 
                col_sum_36_o <= ap_const_lv24_7FFFFF;
            elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred277_state4 = ap_const_boolean_1))) then 
                col_sum_36_o <= ap_const_lv24_800000;
            elsif (((ap_predicate_pred268_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                col_sum_36_o <= col_sum_reg_737;
            elsif ((ap_const_boolean_1 = ap_condition_778)) then 
                col_sum_36_o <= ap_const_lv24_0;
            else 
                col_sum_36_o <= col_sum_36_i;
            end if;
        else 
            col_sum_36_o <= col_sum_36_i;
        end if; 
    end process;


    col_sum_36_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, select_ln91_reg_724, icmp_ln93_9_fu_593_p2, ap_predicate_pred268_state3, ap_predicate_pred277_state4, ap_predicate_pred281_state4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_pred268_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred281_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred277_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_9_fu_593_p2 = ap_const_lv1_1) and (select_ln91_reg_724 = ap_const_lv6_24)))) then 
            col_sum_36_o_ap_vld <= ap_const_logic_1;
        else 
            col_sum_36_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    col_sum_40_o_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, col_sum_40_i, col_sum_reg_737, ap_block_pp0_stage0_01001, ap_predicate_pred243_state3, ap_predicate_pred252_state4, ap_predicate_pred256_state4, ap_condition_784)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_01001)) then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred256_state4 = ap_const_boolean_1))) then 
                col_sum_40_o <= ap_const_lv24_7FFFFF;
            elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred252_state4 = ap_const_boolean_1))) then 
                col_sum_40_o <= ap_const_lv24_800000;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred243_state3 = ap_const_boolean_1))) then 
                col_sum_40_o <= col_sum_reg_737;
            elsif ((ap_const_boolean_1 = ap_condition_784)) then 
                col_sum_40_o <= ap_const_lv24_0;
            else 
                col_sum_40_o <= col_sum_40_i;
            end if;
        else 
            col_sum_40_o <= col_sum_40_i;
        end if; 
    end process;


    col_sum_40_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, select_ln91_reg_724, icmp_ln93_9_fu_593_p2, ap_predicate_pred243_state3, ap_predicate_pred252_state4, ap_predicate_pred256_state4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred256_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred252_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred243_state3 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_9_fu_593_p2 = ap_const_lv1_1) and (select_ln91_reg_724 = ap_const_lv6_28)))) then 
            col_sum_40_o_ap_vld <= ap_const_logic_1;
        else 
            col_sum_40_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    col_sum_44_o_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, col_sum_44_i, col_sum_reg_737, ap_block_pp0_stage0_01001, ap_predicate_pred218_state3, ap_predicate_pred227_state4, ap_predicate_pred231_state4, ap_condition_790)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_01001)) then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred231_state4 = ap_const_boolean_1))) then 
                col_sum_44_o <= ap_const_lv24_7FFFFF;
            elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred227_state4 = ap_const_boolean_1))) then 
                col_sum_44_o <= ap_const_lv24_800000;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred218_state3 = ap_const_boolean_1))) then 
                col_sum_44_o <= col_sum_reg_737;
            elsif ((ap_const_boolean_1 = ap_condition_790)) then 
                col_sum_44_o <= ap_const_lv24_0;
            else 
                col_sum_44_o <= col_sum_44_i;
            end if;
        else 
            col_sum_44_o <= col_sum_44_i;
        end if; 
    end process;


    col_sum_44_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, select_ln91_reg_724, icmp_ln93_9_fu_593_p2, ap_predicate_pred218_state3, ap_predicate_pred227_state4, ap_predicate_pred231_state4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred231_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred227_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred218_state3 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_9_fu_593_p2 = ap_const_lv1_1) and (select_ln91_reg_724 = ap_const_lv6_2C)))) then 
            col_sum_44_o_ap_vld <= ap_const_logic_1;
        else 
            col_sum_44_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    col_sum_48_o_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, col_sum_48_i, col_sum_reg_737, ap_block_pp0_stage0_01001, ap_predicate_pred181_state3, ap_predicate_pred198_state4, ap_predicate_pred204_state4, ap_condition_796)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_01001)) then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred204_state4 = ap_const_boolean_1))) then 
                col_sum_48_o <= ap_const_lv24_7FFFFF;
            elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred198_state4 = ap_const_boolean_1))) then 
                col_sum_48_o <= ap_const_lv24_800000;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred181_state3 = ap_const_boolean_1))) then 
                col_sum_48_o <= col_sum_reg_737;
            elsif ((ap_const_boolean_1 = ap_condition_796)) then 
                col_sum_48_o <= ap_const_lv24_0;
            else 
                col_sum_48_o <= col_sum_48_i;
            end if;
        else 
            col_sum_48_o <= col_sum_48_i;
        end if; 
    end process;


    col_sum_48_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, select_ln91_reg_724, icmp_ln93_9_fu_593_p2, ap_predicate_pred181_state3, ap_predicate_pred198_state4, ap_predicate_pred204_state4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred204_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_predicate_pred198_state4 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred181_state3 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_9_fu_593_p2 = ap_const_lv1_1) and (select_ln91_reg_724 = ap_const_lv6_30)))) then 
            col_sum_48_o_ap_vld <= ap_const_logic_1;
        else 
            col_sum_48_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    col_sum_4_o_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, col_sum_4_i, col_sum_reg_737, ap_block_pp0_stage0_01001, ap_predicate_pred468_state3, ap_predicate_pred477_state4, ap_predicate_pred481_state4, ap_condition_802)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_01001)) then
            if (((ap_predicate_pred481_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                col_sum_4_o <= ap_const_lv24_7FFFFF;
            elsif (((ap_predicate_pred477_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                col_sum_4_o <= ap_const_lv24_800000;
            elsif (((ap_predicate_pred468_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                col_sum_4_o <= col_sum_reg_737;
            elsif ((ap_const_boolean_1 = ap_condition_802)) then 
                col_sum_4_o <= ap_const_lv24_0;
            else 
                col_sum_4_o <= col_sum_4_i;
            end if;
        else 
            col_sum_4_o <= col_sum_4_i;
        end if; 
    end process;


    col_sum_4_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, select_ln91_reg_724, icmp_ln93_9_fu_593_p2, ap_predicate_pred468_state3, ap_predicate_pred477_state4, ap_predicate_pred481_state4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_9_fu_593_p2 = ap_const_lv1_1) and (select_ln91_reg_724 = ap_const_lv6_4)) or ((ap_predicate_pred481_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_predicate_pred477_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_predicate_pred468_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            col_sum_4_o_ap_vld <= ap_const_logic_1;
        else 
            col_sum_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    col_sum_52_o_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, col_sum_52_i, col_sum_reg_737, ap_block_pp0_stage0_01001, ap_predicate_pred527_state3, ap_predicate_pred556_state4, ap_predicate_pred560_state4, ap_condition_810)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_01001)) then
            if (((ap_predicate_pred560_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                col_sum_52_o <= ap_const_lv24_7FFFFF;
            elsif (((ap_predicate_pred556_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                col_sum_52_o <= ap_const_lv24_800000;
            elsif (((ap_predicate_pred527_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                col_sum_52_o <= col_sum_reg_737;
            elsif ((ap_const_boolean_1 = ap_condition_810)) then 
                col_sum_52_o <= ap_const_lv24_0;
            else 
                col_sum_52_o <= col_sum_52_i;
            end if;
        else 
            col_sum_52_o <= col_sum_52_i;
        end if; 
    end process;


    col_sum_52_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, select_ln91_reg_724, icmp_ln93_9_fu_593_p2, ap_predicate_pred527_state3, ap_predicate_pred556_state4, ap_predicate_pred560_state4)
    begin
        if ((((ap_predicate_pred560_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_predicate_pred556_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_predicate_pred527_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or (not((select_ln91_reg_724 = ap_const_lv6_4)) and not((select_ln91_reg_724 = ap_const_lv6_8)) and not((select_ln91_reg_724 = ap_const_lv6_C)) and not((select_ln91_reg_724 = ap_const_lv6_10)) and not((select_ln91_reg_724 = ap_const_lv6_14)) and not((select_ln91_reg_724 = ap_const_lv6_18)) and not((select_ln91_reg_724 = ap_const_lv6_1C)) and not((select_ln91_reg_724 = ap_const_lv6_20)) and not((select_ln91_reg_724 = ap_const_lv6_24)) and not((select_ln91_reg_724 = ap_const_lv6_28)) and not((select_ln91_reg_724 = ap_const_lv6_2C)) and not((select_ln91_reg_724 
    = ap_const_lv6_30)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_9_fu_593_p2 = ap_const_lv1_1)))) then 
            col_sum_52_o_ap_vld <= ap_const_logic_1;
        else 
            col_sum_52_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    col_sum_8_o_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, col_sum_8_i, col_sum_reg_737, ap_block_pp0_stage0_01001, ap_predicate_pred443_state3, ap_predicate_pred452_state4, ap_predicate_pred456_state4, ap_condition_816)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_01001)) then
            if (((ap_predicate_pred456_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                col_sum_8_o <= ap_const_lv24_7FFFFF;
            elsif (((ap_predicate_pred452_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                col_sum_8_o <= ap_const_lv24_800000;
            elsif (((ap_predicate_pred443_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                col_sum_8_o <= col_sum_reg_737;
            elsif ((ap_const_boolean_1 = ap_condition_816)) then 
                col_sum_8_o <= ap_const_lv24_0;
            else 
                col_sum_8_o <= col_sum_8_i;
            end if;
        else 
            col_sum_8_o <= col_sum_8_i;
        end if; 
    end process;


    col_sum_8_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, select_ln91_reg_724, icmp_ln93_9_fu_593_p2, ap_predicate_pred443_state3, ap_predicate_pred452_state4, ap_predicate_pred456_state4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln93_9_fu_593_p2 = ap_const_lv1_1) and (select_ln91_reg_724 = ap_const_lv6_8)) or ((ap_predicate_pred456_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_predicate_pred452_state4 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_predicate_pred443_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            col_sum_8_o_ap_vld <= ap_const_logic_1;
        else 
            col_sum_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    col_sum_fu_581_p0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0;
    col_sum_fu_581_p2 <= std_logic_vector(signed(col_sum_fu_581_p0) + signed(tmp_12_fu_514_p29));
    icmp_ln90_fu_410_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten139_load = ap_const_lv11_400) else "0";
    icmp_ln93_9_fu_593_p2 <= "1" when (add_ln93_12_fu_587_p2 = ap_const_lv25_0) else "0";
    lshr_ln91_4_fu_470_p4 <= select_ln91_fu_446_p3(5 downto 4);
    select_ln90_fu_458_p3 <= 
        add_ln90_4_fu_432_p2 when (tmp_fu_438_p3(0) = '1') else 
        ap_sig_allocacmp_i_load;
    select_ln91_fu_446_p3 <= 
        ap_const_lv6_4 when (tmp_fu_438_p3(0) = '1') else 
        trunc_ln90_fu_428_p1;
        sext_ln93_8_fu_573_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_12_fu_514_p29),25));

    sext_ln93_9_fu_577_p0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0;
        sext_ln93_9_fu_577_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln93_9_fu_577_p0),25));

    tmp_12_fu_514_p27 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_26_fu_599_p3 <= add_ln93_12_fu_587_p2(24 downto 24);
    tmp_27_fu_634_p3 <= col_sum_fu_581_p2(23 downto 23);
    tmp_fu_438_p3 <= ap_sig_allocacmp_j_load(6 downto 6);
    tmp_s_fu_480_p3 <= (trunc_ln93_fu_466_p1 & lshr_ln91_4_fu_470_p4);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 <= zext_ln93_fu_488_p1(10 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln90_fu_428_p1 <= ap_sig_allocacmp_j_load(6 - 1 downto 0);
    trunc_ln93_fu_466_p1 <= select_ln90_fu_458_p3(8 - 1 downto 0);
    xor_ln93_12_fu_642_p2 <= (tmp_26_fu_599_p3 xor ap_const_lv1_1);
    xor_ln93_13_fu_654_p2 <= (tmp_27_fu_634_p3 xor ap_const_lv1_1);
    xor_ln93_14_fu_666_p2 <= (tmp_27_fu_634_p3 xor tmp_26_fu_599_p3);
    zext_ln90_fu_454_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln91_fu_446_p3),7));
    zext_ln93_fu_488_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_480_p3),64));
end behav;
