{
    "design": {
        "design_info": {
            "boundary_crc": "0xB54517ABB54517AB",
            "device": "xc7a35tcpg236-1",
            "name": "One_Bit_Full_Adder",
            "synth_flow_mode": "Hierarchical",
            "tool_version": "2019.1",
            "validated": "true",
            "gen_directory": "../../../../joh19042_EE2301_lab_1A.gen/sources_1/bd/One_Bit_Full_Adder"
        },
        "design_tree": {
            "xup_xor2_0": "",
            "xup_xor2_1": "",
            "xup_and2_0": "",
            "xup_and2_1": "",
            "xup_or2_0": ""
        },
        "ports": {
            "X": {
                "direction": "I"
            },
            "Y": {
                "direction": "I"
            },
            "Z": {
                "direction": "I"
            },
            "OUT1": {
                "direction": "O"
            },
            "OUT2": {
                "direction": "O"
            }
        },
        "components": {
            "xup_xor2_0": {
                "vlnv": "xilinx.com:xup:xup_xor2:1.0",
                "xci_name": "One_Bit_Full_Adder_xup_xor2_0_0",
                "xci_path": "ip/One_Bit_Full_Adder_xup_xor2_0_0/One_Bit_Full_Adder_xup_xor2_0_0.xci"
            },
            "xup_xor2_1": {
                "vlnv": "xilinx.com:xup:xup_xor2:1.0",
                "xci_name": "One_Bit_Full_Adder_xup_xor2_0_1",
                "xci_path": "ip/One_Bit_Full_Adder_xup_xor2_0_1/One_Bit_Full_Adder_xup_xor2_0_1.xci"
            },
            "xup_and2_0": {
                "vlnv": "xilinx.com:xup:xup_and2:1.0",
                "xci_name": "One_Bit_Full_Adder_xup_and2_0_0",
                "xci_path": "ip/One_Bit_Full_Adder_xup_and2_0_0/One_Bit_Full_Adder_xup_and2_0_0.xci"
            },
            "xup_and2_1": {
                "vlnv": "xilinx.com:xup:xup_and2:1.0",
                "xci_name": "One_Bit_Full_Adder_xup_and2_0_1",
                "xci_path": "ip/One_Bit_Full_Adder_xup_and2_0_1/One_Bit_Full_Adder_xup_and2_0_1.xci"
            },
            "xup_or2_0": {
                "vlnv": "xilinx.com:xup:xup_or2:1.0",
                "xci_name": "One_Bit_Full_Adder_xup_or2_0_0",
                "xci_path": "ip/One_Bit_Full_Adder_xup_or2_0_0/One_Bit_Full_Adder_xup_or2_0_0.xci"
            }
        },
        "nets": {
            "xup_xor2_1_y": {
                "ports": [
                    "xup_xor2_1/y",
                    "xup_xor2_0/a",
                    "xup_and2_1/a"
                ]
            },
            "a_0_1": {
                "ports": [
                    "X",
                    "xup_xor2_1/a",
                    "xup_and2_0/a"
                ]
            },
            "b_0_1": {
                "ports": [
                    "Y",
                    "xup_xor2_1/b",
                    "xup_and2_0/b"
                ]
            },
            "xup_and2_0_y": {
                "ports": [
                    "xup_and2_0/y",
                    "xup_or2_0/a"
                ]
            },
            "xup_and2_1_y": {
                "ports": [
                    "xup_and2_1/y",
                    "xup_or2_0/b"
                ]
            },
            "Z_1": {
                "ports": [
                    "Z",
                    "xup_and2_1/b",
                    "xup_xor2_0/b"
                ]
            },
            "xup_xor2_0_y": {
                "ports": [
                    "xup_xor2_0/y",
                    "OUT1"
                ]
            },
            "xup_or2_0_y": {
                "ports": [
                    "xup_or2_0/y",
                    "OUT2"
                ]
            }
        }
    }
}