#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Dec  4 15:33:12 2018
# Process ID: 660
# Current directory: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14748 D:\Cloud\UMICH Google Drive\Current Classes\ECE 475\Final Project\ECE_475_FINAL\ECE_475_FINAL.xpr
# Log file: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/vivado.log
# Journal file: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 971.461 ; gain = 213.691
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:56]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_system_cpu_behav -key {Behavioral:sim_1:Functional:tb_system_cpu} -tclbatch {tb_system_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_system_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_system_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1009.137 ; gain = 17.051
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:56]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1031.656 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:56]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1033.691 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:56]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1044.633 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [VRFC 10-1771] potential always loop found [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:56]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1048.551 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1048.551 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [VRFC 10-1771] potential always loop found [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:56]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1048.551 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1048.551 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:56]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1049.629 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1049.629 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/synth_1

launch_runs impl_1 -jobs 4
[Tue Dec  4 15:48:10 2018] Launched synth_1...
Run output will be captured here: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/synth_1/runme.log
[Tue Dec  4 15:48:10 2018] Launched impl_1...
Run output will be captured here: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Tue Dec  4 15:51:00 2018] Launched impl_1...
Run output will be captured here: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  4 15:52:48 2018] Launched impl_1...
Run output will be captured here: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592315A
set_property PROGRAM.FILE {D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/system_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/system_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:56]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_system_cpu_behav -key {Behavioral:sim_1:Functional:tb_system_cpu} -tclbatch {tb_system_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_system_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_system_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1734.211 ; gain = 0.262
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/synth_1

launch_runs impl_1 -jobs 4
[Tue Dec  4 15:59:43 2018] Launched synth_1...
Run output will be captured here: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/synth_1/runme.log
[Tue Dec  4 15:59:43 2018] Launched impl_1...
Run output will be captured here: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  4 16:03:22 2018] Launched impl_1...
Run output will be captured here: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/system_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/synth_1

launch_runs impl_1 -jobs 4
[Tue Dec  4 16:08:09 2018] Launched synth_1...
Run output will be captured here: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/synth_1/runme.log
[Tue Dec  4 16:08:09 2018] Launched impl_1...
Run output will be captured here: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/runme.log
close_hw
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  4 16:12:05 2018] Launched impl_1...
Run output will be captured here: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592315A
set_property PROGRAM.FILE {D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/system_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/system_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/system_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274592315A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592315A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274592315A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592315A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274592315A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592315A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274592315A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592315A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274592315A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592315A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274592315A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592315A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274592315A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592315A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274592315A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592315A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/system_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274592315A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592315A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274592315A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592315A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run impl_1
launch_runs impl_1 -jobs 4
[Tue Dec  4 16:58:17 2018] Launched impl_1...
Run output will be captured here: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274592315A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592315A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  4 17:00:11 2018] Launched impl_1...
Run output will be captured here: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/system_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/synth_1

launch_runs impl_1 -jobs 4
[Tue Dec  4 17:03:16 2018] Launched synth_1...
Run output will be captured here: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/synth_1/runme.log
[Tue Dec  4 17:03:16 2018] Launched impl_1...
Run output will be captured here: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  4 17:06:37 2018] Launched impl_1...
Run output will be captured here: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/system_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274592315A
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1761.105 ; gain = 0.000
set_property top tb_alu_32_behav [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_alu_32_behav' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_alu_32_behav_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_alu_32_behav.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu_32_behav
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_alu_32_behav_behav xil_defaultlib.tb_alu_32_behav xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.tb_alu_32_behav
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_alu_32_behav_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Cloud/UMICH -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/Cloud/UMICH" line 1)
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  5 15:08:07 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1761.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_alu_32_behav_behav -key {Behavioral:sim_1:Functional:tb_alu_32_behav} -tclbatch {tb_alu_32_behav.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_alu_32_behav.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_alu_32_behav_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1765.707 ; gain = 4.602
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_alu_32_behav' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_alu_32_behav_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_alu_32_behav.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu_32_behav
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_alu_32_behav_behav xil_defaultlib.tb_alu_32_behav xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.tb_alu_32_behav
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_alu_32_behav_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1767.957 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: system_top
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port led_array is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port rst_sig is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:41]
WARNING: [Synth 8-1801] case statement with no case item violates IEEE 1800 syntax [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port abus is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_bus_in is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port status_indicators is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRA is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MAR is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MBR is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRB is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_ALUZ is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port ira_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port irb_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mar_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_re is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port error is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-976] pc_inc has already been declared [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2654] second declaration of pc_inc ignored [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
INFO: [Synth 8-994] pc_inc is declared here [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_a_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_b_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port aluZ_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port aluCCR_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-1082] mbr_mux was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port timer is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:60]
WARNING: [Synth 8-2611] redeclaration of ansi port d_out is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [Synth 8-2611] redeclaration of ansi port led_array is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:39]
WARNING: [Synth 8-2611] redeclaration of ansi port AN is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:41]
WARNING: [Synth 8-2611] redeclaration of ansi port CA is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:41]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1869.320 ; gain = 101.363
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'bsp_io' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:23]
WARNING: [Synth 8-85] always block has no event control specified [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:68]
WARNING: [Synth 8-3848] Net rgb_led0 in module/entity bsp_io does not have driver. [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:32]
WARNING: [Synth 8-3848] Net rgb_led1 in module/entity bsp_io does not have driver. [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:32]
WARNING: [Synth 8-3848] Net AN in module/entity bsp_io does not have driver. [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:33]
WARNING: [Synth 8-3848] Net CA in module/entity bsp_io does not have driver. [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:34]
INFO: [Synth 8-6155] done synthesizing module 'bsp_io' (1#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:23]
INFO: [Synth 8-6157] synthesizing module 'sys_ram_8k' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
	Parameter mem_width bound to: 32 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter mem_depth bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mem_8k.mem' is read successfully [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:37]
INFO: [Synth 8-6155] done synthesizing module 'sys_ram_8k' (2#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu_combinational' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:102]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:161]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:184]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:149]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:235]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:258]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:233]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:305]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:303]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:335]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:355]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:386]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:417]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:448]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:478]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:508]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:540]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:538]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:581]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:579]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:619]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:617]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:663]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:661]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:701]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:699]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:737]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:758]
WARNING: [Synth 8-6014] Unused sequential element alu_en_reg was removed.  [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:81]
INFO: [Synth 8-6155] done synthesizing module 'cu_combinational' (3#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
WARNING: [Synth 8-350] instance 'control_unit' of module 'cu_combinational' requires 29 connections, but only 28 given [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:67]
INFO: [Synth 8-6157] synthesizing module 'alu_32_behavioral' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-6155] done synthesizing module 'alu_32_behavioral' (4#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'cc' does not match port width (8) of module 'alu_32_behavioral' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:138]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:166]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:200]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:226]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (5#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
WARNING: [Synth 8-350] instance 'cpu0' of module 'cpu' requires 16 connections, but only 10 given [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:50]
WARNING: [Synth 8-3848] Net data_io_in in module/entity system_top does not have driver. [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:38]
WARNING: [Synth 8-3848] Net device_select in module/entity system_top does not have driver. [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:39]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (6#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[7]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[6]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[5]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[0]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[31]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[30]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[29]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[28]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[27]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[26]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[25]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[24]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[23]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[22]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[21]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[20]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[19]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[18]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[17]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[16]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[15]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[14]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[13]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[12]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[11]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[10]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[9]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[8]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[7]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[6]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[5]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[4]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[3]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[2]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[1]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[0]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[31]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[30]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[29]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[28]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[27]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[26]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[25]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[24]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[23]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[22]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[21]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[20]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[19]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[18]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[17]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[16]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[15]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[14]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[13]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[12]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[11]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[10]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[9]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[8]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led0[2]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led0[1]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led0[0]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led1[2]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led1[1]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led1[0]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[7]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[6]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[5]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[4]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[3]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[2]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[1]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[0]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[7]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[6]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[5]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[4]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[3]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[2]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[1]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[0]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[31]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[30]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[29]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[28]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[27]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[26]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[25]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[24]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[23]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[22]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1918.586 ; gain = 150.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1918.586 ; gain = 150.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1918.586 ; gain = 150.629
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/constrs_1/new/nexys4_bsp.xdc]
WARNING: [Vivado 12-4379] -period contains time 1000000000.000000 which cannot be represented in single precision floating point without rounding by more than 1 picosecond [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/constrs_1/new/nexys4_bsp.xdc:10]
Finished Parsing XDC File [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/constrs_1/new/nexys4_bsp.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2279.273 ; gain = 511.316
54 Infos, 162 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2279.273 ; gain = 511.316
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port led_array is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:42]
WARNING: [Synth 8-2611] redeclaration of ansi port rst_sig is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:43]
WARNING: [Synth 8-2611] redeclaration of ansi port abus is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_bus_in is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port status_indicators is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRA is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MAR is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MBR is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRB is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_ALUZ is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_CCR is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:57]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port ira_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port irb_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mar_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_re is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port error is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-976] pc_inc has already been declared [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2654] second declaration of pc_inc ignored [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
INFO: [Synth 8-994] pc_inc is declared here [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_a_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_b_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port aluZ_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port aluCCR_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-1082] mbr_mux was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port timer is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:60]
WARNING: [Synth 8-2611] redeclaration of ansi port d_out is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [Synth 8-2611] redeclaration of ansi port led_array is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:39]
WARNING: [Synth 8-2611] redeclaration of ansi port AN is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:41]
WARNING: [Synth 8-2611] redeclaration of ansi port CA is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:41]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:44]
WARNING: [Synth 8-1082] dbg_control was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:44]
WARNING: [Synth 8-2142] illegal initial value of input port dbg_control for module system_top ignored [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:25]
ERROR: [Synth 8-3966] non-net port dbg_control cannot be of mode input: `default_nettype is "none" [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:25]
INFO: [Synth 8-2350] module system_top ignored due to previous errors [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
Failed to read verilog 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port led_array is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:42]
WARNING: [Synth 8-2611] redeclaration of ansi port rst_sig is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:43]
WARNING: [Synth 8-2611] redeclaration of ansi port abus is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_bus_in is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port status_indicators is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRA is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MAR is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MBR is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRB is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_ALUZ is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_CCR is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:57]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port ira_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port irb_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mar_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_re is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port error is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-976] pc_inc has already been declared [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2654] second declaration of pc_inc ignored [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
INFO: [Synth 8-994] pc_inc is declared here [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_a_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_b_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port aluZ_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port aluCCR_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-1082] mbr_mux was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port timer is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:60]
WARNING: [Synth 8-2611] redeclaration of ansi port d_out is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [Synth 8-2611] redeclaration of ansi port led_array is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:39]
WARNING: [Synth 8-2611] redeclaration of ansi port AN is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:41]
WARNING: [Synth 8-2611] redeclaration of ansi port CA is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:41]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2303.027 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'bsp_io' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:23]
ERROR: [Synth 8-524] part-select [15:0] out of range of prefix 'dbg_reg_CCR' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:92]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:58]
WARNING: [Synth 8-85] always block has no event control specified [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:46]
ERROR: [Synth 8-6156] failed synthesizing module 'bsp_io' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'system_top' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2324.418 ; gain = 21.391
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port led_array is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:42]
WARNING: [Synth 8-2611] redeclaration of ansi port rst_sig is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:43]
WARNING: [Synth 8-2611] redeclaration of ansi port abus is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_bus_in is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port status_indicators is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRA is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MAR is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MBR is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRB is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_ALUZ is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_CCR is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:57]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port ira_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port irb_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mar_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_re is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port error is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-976] pc_inc has already been declared [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2654] second declaration of pc_inc ignored [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
INFO: [Synth 8-994] pc_inc is declared here [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_a_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_b_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port aluZ_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port aluCCR_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-1082] mbr_mux was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port timer is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:60]
WARNING: [Synth 8-2611] redeclaration of ansi port d_out is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [Synth 8-2611] redeclaration of ansi port led_array is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:39]
WARNING: [Synth 8-2611] redeclaration of ansi port AN is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:41]
WARNING: [Synth 8-2611] redeclaration of ansi port CA is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:41]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2324.559 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'bsp_io' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:58]
WARNING: [Synth 8-85] always block has no event control specified [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:105]
WARNING: [Synth 8-3848] Net rgb_led0 in module/entity bsp_io does not have driver. [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:32]
WARNING: [Synth 8-3848] Net rgb_led1 in module/entity bsp_io does not have driver. [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:32]
WARNING: [Synth 8-3848] Net AN in module/entity bsp_io does not have driver. [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:33]
WARNING: [Synth 8-3848] Net CA in module/entity bsp_io does not have driver. [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:34]
INFO: [Synth 8-6155] done synthesizing module 'bsp_io' (1#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_reg_PC' does not match port width (32) of module 'bsp_io' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:48]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_reg_IRA' does not match port width (32) of module 'bsp_io' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:48]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_reg_MAR' does not match port width (32) of module 'bsp_io' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:48]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_reg_MBR' does not match port width (32) of module 'bsp_io' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:48]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_reg_IRB' does not match port width (32) of module 'bsp_io' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:48]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_reg_ALUZ' does not match port width (32) of module 'bsp_io' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:48]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_reg_CCR' does not match port width (8) of module 'bsp_io' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:48]
INFO: [Synth 8-6157] synthesizing module 'sys_ram_8k' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
	Parameter mem_width bound to: 32 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter mem_depth bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mem_8k.mem' is read successfully [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:37]
INFO: [Synth 8-6155] done synthesizing module 'sys_ram_8k' (2#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu_combinational' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:102]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:161]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:184]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:149]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:235]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:258]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:233]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:305]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:303]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:335]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:355]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:386]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:417]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:448]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:478]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:508]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:540]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:538]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:581]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:579]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:619]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:617]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:663]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:661]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:701]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:699]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:737]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:758]
WARNING: [Synth 8-6014] Unused sequential element alu_en_reg was removed.  [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:81]
INFO: [Synth 8-6155] done synthesizing module 'cu_combinational' (3#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
WARNING: [Synth 8-350] instance 'control_unit' of module 'cu_combinational' requires 29 connections, but only 28 given [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:68]
INFO: [Synth 8-6157] synthesizing module 'alu_32_behavioral' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-6155] done synthesizing module 'alu_32_behavioral' (4#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'cc' does not match port width (8) of module 'alu_32_behavioral' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:69]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:140]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:168]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:202]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:228]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (5#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_reg_PC' does not match port width (32) of module 'cpu' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:50]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_reg_IRA' does not match port width (32) of module 'cpu' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:50]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_reg_MAR' does not match port width (32) of module 'cpu' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:50]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_reg_MBR' does not match port width (32) of module 'cpu' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:50]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_reg_IRB' does not match port width (32) of module 'cpu' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:50]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_reg_ALUZ' does not match port width (32) of module 'cpu' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:50]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_reg_CCR' does not match port width (32) of module 'cpu' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:50]
WARNING: [Synth 8-3848] Net data_io_in in module/entity system_top does not have driver. [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:38]
WARNING: [Synth 8-3848] Net device_select in module/entity system_top does not have driver. [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:39]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (6#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[7]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[6]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[5]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[0]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[31]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[30]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[29]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[28]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[27]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[26]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[25]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[24]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[23]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[22]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[21]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[20]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[19]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[18]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[17]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[16]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[15]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[14]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[13]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[12]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[11]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[10]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[9]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[8]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[7]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[6]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[5]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[4]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[3]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[2]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[1]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[0]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[31]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[30]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[29]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[28]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[27]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[26]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[25]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[24]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[23]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[22]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[21]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[20]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[19]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[18]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[17]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[16]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[15]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[14]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[13]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[12]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[11]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[10]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[9]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[8]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led0[2]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led0[1]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led0[0]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led1[2]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led1[1]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led1[0]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[7]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[6]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[5]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[4]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[3]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[2]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[1]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[0]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[7]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[6]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[5]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[4]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[3]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[2]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[1]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[0]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[31]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[30]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[29]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[28]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[27]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[26]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[25]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[24]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[23]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[22]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2337.883 ; gain = 13.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2338.277 ; gain = 13.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2338.277 ; gain = 13.719
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/constrs_1/new/nexys4_bsp.xdc]
WARNING: [Vivado 12-4379] -period contains time 1000000000.000000 which cannot be represented in single precision floating point without rounding by more than 1 picosecond [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/constrs_1/new/nexys4_bsp.xdc:10]
Finished Parsing XDC File [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/constrs_1/new/nexys4_bsp.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2386.207 ; gain = 61.648
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port led_array is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:42]
WARNING: [Synth 8-2611] redeclaration of ansi port rst_sig is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:43]
WARNING: [Synth 8-2611] redeclaration of ansi port abus is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_bus_in is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port status_indicators is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRA is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MAR is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MBR is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRB is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_ALUZ is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_CCR is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:57]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port ira_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port irb_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mar_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_re is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port error is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-976] pc_inc has already been declared [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2654] second declaration of pc_inc ignored [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
INFO: [Synth 8-994] pc_inc is declared here [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_a_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_b_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port aluZ_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port aluCCR_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-1082] mbr_mux was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port timer is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:60]
WARNING: [Synth 8-2611] redeclaration of ansi port d_out is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [Synth 8-2611] redeclaration of ansi port led_array is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:39]
WARNING: [Synth 8-2611] redeclaration of ansi port AN is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:41]
WARNING: [Synth 8-2611] redeclaration of ansi port CA is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:41]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2386.207 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'bsp_io' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:58]
WARNING: [Synth 8-85] always block has no event control specified [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:105]
WARNING: [Synth 8-3848] Net rgb_led0 in module/entity bsp_io does not have driver. [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:32]
WARNING: [Synth 8-3848] Net rgb_led1 in module/entity bsp_io does not have driver. [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:32]
WARNING: [Synth 8-3848] Net AN in module/entity bsp_io does not have driver. [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:33]
WARNING: [Synth 8-3848] Net CA in module/entity bsp_io does not have driver. [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:34]
INFO: [Synth 8-6155] done synthesizing module 'bsp_io' (1#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'dbg_reg_CCR' does not match port width (8) of module 'bsp_io' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:49]
INFO: [Synth 8-6157] synthesizing module 'sys_ram_8k' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
	Parameter mem_width bound to: 32 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter mem_depth bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mem_8k.mem' is read successfully [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:37]
INFO: [Synth 8-6155] done synthesizing module 'sys_ram_8k' (2#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu_combinational' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:102]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:161]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:184]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:149]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:235]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:258]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:233]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:305]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:303]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:335]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:355]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:386]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:417]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:448]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:478]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:508]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:540]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:538]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:581]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:579]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:619]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:617]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:663]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:661]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:701]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:699]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:737]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:758]
WARNING: [Synth 8-6014] Unused sequential element alu_en_reg was removed.  [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:81]
INFO: [Synth 8-6155] done synthesizing module 'cu_combinational' (3#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
WARNING: [Synth 8-350] instance 'control_unit' of module 'cu_combinational' requires 29 connections, but only 28 given [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:68]
INFO: [Synth 8-6157] synthesizing module 'alu_32_behavioral' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-6155] done synthesizing module 'alu_32_behavioral' (4#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'cc' does not match port width (8) of module 'alu_32_behavioral' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:69]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:140]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:168]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:202]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:228]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (5#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'dbg_reg_CCR' does not match port width (32) of module 'cpu' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:51]
WARNING: [Synth 8-3848] Net data_io_in in module/entity system_top does not have driver. [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:38]
WARNING: [Synth 8-3848] Net device_select in module/entity system_top does not have driver. [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:39]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (6#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[7]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[6]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[5]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[0]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[31]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[30]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[29]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[28]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[27]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[26]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[25]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[24]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[23]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[22]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[21]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[20]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[19]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[18]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[17]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[16]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[15]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[14]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[13]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[12]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[11]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[10]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[9]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[8]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[7]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[6]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[5]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[4]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[3]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[2]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[1]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[0]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[31]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[30]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[29]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[28]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[27]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[26]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[25]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[24]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[23]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[22]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[21]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[20]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[19]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[18]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[17]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[16]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[15]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[14]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[13]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[12]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[11]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[10]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[9]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[8]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led0[2]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led0[1]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led0[0]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led1[2]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led1[1]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led1[0]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[7]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[6]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[5]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[4]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[3]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[2]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[1]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[0]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[7]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[6]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[5]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[4]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[3]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[2]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[1]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[0]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[31]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[30]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[29]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[28]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[27]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[26]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[25]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[24]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[23]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[22]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2386.207 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2386.207 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2386.207 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/constrs_1/new/nexys4_bsp.xdc]
WARNING: [Vivado 12-4379] -period contains time 1000000000.000000 which cannot be represented in single precision floating point without rounding by more than 1 picosecond [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/constrs_1/new/nexys4_bsp.xdc:10]
Finished Parsing XDC File [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/constrs_1/new/nexys4_bsp.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2467.469 ; gain = 81.262
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/synth_1

launch_runs impl_1 -jobs 4
[Wed Dec  5 17:48:50 2018] Launched synth_1...
Run output will be captured here: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/synth_1/runme.log
[Wed Dec  5 17:48:50 2018] Launched impl_1...
Run output will be captured here: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Wed Dec  5 17:58:52 2018] Launched impl_1...
Run output will be captured here: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec  5 18:01:41 2018] Launched impl_1...
Run output will be captured here: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592315A
set_property PROGRAM.FILE {D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/system_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/system_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec  5 18:13:08 2018] Launched impl_1...
Run output will be captured here: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/system_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_1
launch_runs impl_1 -jobs 4
[Wed Dec  5 18:15:44 2018] Launched impl_1...
Run output will be captured here: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec  5 18:19:19 2018] Launched impl_1...
Run output will be captured here: D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.runs/impl_1/system_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
set_property top tb_system_cpu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
WARNING: [Synth 8-2611] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port led_array is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:42]
WARNING: [Synth 8-2611] redeclaration of ansi port rst_sig is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:43]
WARNING: [Synth 8-2611] redeclaration of ansi port abus is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_bus_in is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port status_indicators is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRA is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MAR is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_MBR is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_IRB is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_ALUZ is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port dbg_reg_CCR is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:57]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [Synth 8-2306] macro MVA redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [Synth 8-2306] macro MVB redefined [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port ira_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port irb_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mar_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_re is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port mem_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2611] redeclaration of ansi port error is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-976] pc_inc has already been declared [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [Synth 8-2654] second declaration of pc_inc ignored [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
INFO: [Synth 8-994] pc_inc is declared here [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [Synth 8-2611] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port dbus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port abus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port iobus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_a_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_b_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port alu_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port mbr_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port aluZ_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port aluCCR_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-1082] mbr_mux was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [Synth 8-2611] redeclaration of ansi port timer is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:60]
WARNING: [Synth 8-2611] redeclaration of ansi port d_out is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [Synth 8-2611] redeclaration of ansi port led_array is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:39]
WARNING: [Synth 8-2611] redeclaration of ansi port AN is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:41]
WARNING: [Synth 8-2611] redeclaration of ansi port CA is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:41]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2467.469 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'bsp_io' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:58]
WARNING: [Synth 8-85] always block has no event control specified [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:105]
WARNING: [Synth 8-3848] Net rgb_led0 in module/entity bsp_io does not have driver. [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:32]
WARNING: [Synth 8-3848] Net rgb_led1 in module/entity bsp_io does not have driver. [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:32]
WARNING: [Synth 8-3848] Net AN in module/entity bsp_io does not have driver. [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:33]
WARNING: [Synth 8-3848] Net CA in module/entity bsp_io does not have driver. [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:34]
INFO: [Synth 8-6155] done synthesizing module 'bsp_io' (1#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/bsp_io.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'dbg_reg_CCR' does not match port width (8) of module 'bsp_io' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:49]
INFO: [Synth 8-6157] synthesizing module 'sys_ram_8k' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
	Parameter mem_width bound to: 32 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter mem_depth bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mem_8k.mem' is read successfully [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:37]
INFO: [Synth 8-6155] done synthesizing module 'sys_ram_8k' (2#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu_combinational' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:102]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:161]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:184]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:149]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:235]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:258]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:233]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:305]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:303]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:335]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:355]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:386]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:417]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:448]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:478]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:508]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:540]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:538]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:581]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:579]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:619]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:617]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:663]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:661]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:701]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:699]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:737]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:758]
WARNING: [Synth 8-6014] Unused sequential element alu_en_reg was removed.  [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:81]
INFO: [Synth 8-6155] done synthesizing module 'cu_combinational' (3#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:24]
WARNING: [Synth 8-350] instance 'control_unit' of module 'cu_combinational' requires 29 connections, but only 28 given [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:68]
INFO: [Synth 8-6157] synthesizing module 'alu_32_behavioral' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:36]
INFO: [Synth 8-6155] done synthesizing module 'alu_32_behavioral' (4#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'cc' does not match port width (8) of module 'alu_32_behavioral' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:69]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:140]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:168]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:202]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:228]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (5#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'dbg_reg_CCR' does not match port width (32) of module 'cpu' [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:51]
WARNING: [Synth 8-3848] Net data_io_in in module/entity system_top does not have driver. [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:38]
WARNING: [Synth 8-3848] Net device_select in module/entity system_top does not have driver. [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:39]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (6#1) [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/system_top.v:23]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[7]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[6]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[5]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port ccr_reg[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[4]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[3]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[2]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[1]
WARNING: [Synth 8-3331] design cu_combinational has unconnected port instruction[0]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[31]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[30]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[29]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[28]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[27]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[26]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[25]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[24]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[23]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[22]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[21]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[20]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[19]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[18]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[17]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[16]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[15]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[14]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[13]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[12]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[11]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[10]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[9]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[8]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[7]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[6]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[5]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[4]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[3]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[2]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[1]
WARNING: [Synth 8-3331] design cpu has unconnected port iobus[0]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[31]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[30]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[29]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[28]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[27]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[26]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[25]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[24]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[23]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[22]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[21]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[20]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[19]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[18]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[17]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[16]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[15]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[14]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[13]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[12]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[11]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[10]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[9]
WARNING: [Synth 8-3331] design sys_ram_8k has unconnected port addr[8]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led0[2]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led0[1]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led0[0]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led1[2]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led1[1]
WARNING: [Synth 8-3331] design bsp_io has unconnected port rgb_led1[0]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[7]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[6]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[5]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[4]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[3]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[2]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[1]
WARNING: [Synth 8-3331] design bsp_io has unconnected port AN[0]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[7]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[6]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[5]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[4]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[3]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[2]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[1]
WARNING: [Synth 8-3331] design bsp_io has unconnected port CA[0]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[31]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[30]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[29]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[28]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[27]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[26]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[25]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[24]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[23]
WARNING: [Synth 8-3331] design bsp_io has unconnected port data[22]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2467.469 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2467.469 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2467.469 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/constrs_1/new/nexys4_bsp.xdc]
WARNING: [Vivado 12-4379] -period contains time 1000000000.000000 which cannot be represented in single precision floating point without rounding by more than 1 picosecond [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/constrs_1/new/nexys4_bsp.xdc:10]
Finished Parsing XDC File [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/constrs_1/new/nexys4_bsp.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2468.098 ; gain = 0.629
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_CCR is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:56]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Cloud/UMICH -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/Cloud/UMICH" line 1)
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  5 18:26:20 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2468.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_system_cpu_behav -key {Behavioral:sim_1:Functional:tb_system_cpu} -tclbatch {tb_system_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_system_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_system_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2468.098 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_CCR is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:56]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2468.098 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_system_cpu/uut0/control_unit/pc_inc}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_CCR is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:56]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2468.098 ; gain = 0.000
add_bp {D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v} 104
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_CCR is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:56]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/Cloud/UMICH' in the design.
ERROR: [Common 17-69] Command failed: ERROR: [Simulator 45-7] No such file 'D:/Cloud/UMICH' in the design.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_system_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim/mem_8k.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_system_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32_behavioral
WARNING: [VRFC 10-1315] redeclaration of ansi port z is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port cc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/alu_32_behavioral.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port abus is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port status_indicators is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_PC is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:56]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbg_reg_CCR is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:8]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/opcodes.vh:9]
WARNING: [VRFC 10-998] macro MVA redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:3]
WARNING: [VRFC 10-998] macro MVB redefined [../../../../ECE_475_FINAL.srcs/sources_1/new/alu_control_signals.vh:4]
INFO: [VRFC 10-311] analyzing module cu_combinational
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_inc is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_we is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:53]
WARNING: [VRFC 10-1315] redeclaration of ansi port d_reg_w_sel is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port dbus_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:55]
WARNING: [VRFC 10-1315] redeclaration of ansi port alu_control is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:56]
WARNING: [VRFC 10-1315] redeclaration of ansi port mbr_mux is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-143] mbr_mux was previously declared with a range [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:57]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cu_combinational.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_ram_8k
WARNING: [VRFC 10-1315] redeclaration of ansi port d_out is not allowed [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:33]
WARNING: [VRFC 10-756] identifier mem_width is used before its declaration [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/sys_ram_8k.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sim_1/new/tb_system_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system_cpu
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 780029e34ef3428181c72da5c28e878e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_cpu_behav xil_defaultlib.tb_system_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port cc [D:/Cloud/UMICH Google Drive/Current Classes/ECE 475/Final Project/ECE_475_FINAL/ECE_475_FINAL.srcs/sources_1/new/cpu.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sys_ram_8k_default
Compiling module xil_defaultlib.cu_combinational
Compiling module xil_defaultlib.alu_32_behavioral
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.tb_system_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/Cloud/UMICH' in the design.
ERROR: [Common 17-69] Command failed: ERROR: [Simulator 45-7] No such file 'D:/Cloud/UMICH' in the design.

close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  5 18:51:11 2018...
