
SSD1331.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d94  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000743c  08004f74  08004f74  00005f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c3b0  0800c3b0  0000e05c  2**0
                  CONTENTS
  4 .ARM          00000008  0800c3b0  0800c3b0  0000d3b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c3b8  0800c3b8  0000e05c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c3b8  0800c3b8  0000d3b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c3bc  0800c3bc  0000d3bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800c3c0  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000264  2000005c  0800c41c  0000e05c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002c0  0800c41c  0000e2c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e05c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ef06  00000000  00000000  0000e08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002033  00000000  00000000  0001cf92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c30  00000000  00000000  0001efc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000966  00000000  00000000  0001fbf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d6da  00000000  00000000  0002055e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e907  00000000  00000000  0003dc38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b929e  00000000  00000000  0004c53f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001057dd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036e0  00000000  00000000  00105820  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  00108f00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000005c 	.word	0x2000005c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08004f5c 	.word	0x08004f5c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000060 	.word	0x20000060
 800021c:	08004f5c 	.word	0x08004f5c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <wait_and_clear>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void wait_and_clear(SSD1331Struct * ssd13321) {
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b086      	sub	sp, #24
 80005b4:	af04      	add	r7, sp, #16
 80005b6:	6078      	str	r0, [r7, #4]
    HAL_Delay(1000);
 80005b8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005bc:	f001 fbde 	bl	8001d7c <HAL_Delay>
    // clear display
    SSD1331_DrawRect(ssd13321, 0,0,96,64, COLOR_BLACK, COLOR_BLACK);
 80005c0:	2300      	movs	r3, #0
 80005c2:	9302      	str	r3, [sp, #8]
 80005c4:	2300      	movs	r3, #0
 80005c6:	9301      	str	r3, [sp, #4]
 80005c8:	2340      	movs	r3, #64	@ 0x40
 80005ca:	9300      	str	r3, [sp, #0]
 80005cc:	2360      	movs	r3, #96	@ 0x60
 80005ce:	2200      	movs	r2, #0
 80005d0:	2100      	movs	r1, #0
 80005d2:	6878      	ldr	r0, [r7, #4]
 80005d4:	f000 fdec 	bl	80011b0 <SSD1331_DrawRect>
    HAL_Delay(500);
 80005d8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80005dc:	f001 fbce 	bl	8001d7c <HAL_Delay>
}
 80005e0:	bf00      	nop
 80005e2:	3708      	adds	r7, #8
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}

080005e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005e8:	b5b0      	push	{r4, r5, r7, lr}
 80005ea:	b0b0      	sub	sp, #192	@ 0xc0
 80005ec:	af04      	add	r7, sp, #16

  /* USER CODE BEGIN 1 */

	char buffer[40];
	char i;
	const char *str_link ="blog.avislab.com";
 80005ee:	4b9a      	ldr	r3, [pc, #616]	@ (8000858 <main+0x270>)
 80005f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f4:	f001 fb51 	bl	8001c9a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f8:	f000 f9fc 	bl	80009f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005fc:	f000 face 	bl	8000b9c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000600:	f000 fa80 	bl	8000b04 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8000604:	f000 fa40 	bl	8000a88 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  	Display.hspi = hspi1;
 8000608:	4a94      	ldr	r2, [pc, #592]	@ (800085c <main+0x274>)
 800060a:	1d3b      	adds	r3, r7, #4
 800060c:	4611      	mov	r1, r2
 800060e:	2264      	movs	r2, #100	@ 0x64
 8000610:	4618      	mov	r0, r3
 8000612:	f004 f857 	bl	80046c4 <memcpy>
  	Display.RSRPort = RES_GPIO_Port;
 8000616:	4b92      	ldr	r3, [pc, #584]	@ (8000860 <main+0x278>)
 8000618:	66bb      	str	r3, [r7, #104]	@ 0x68
  	Display.RSTPin = RES_Pin;
 800061a:	2301      	movs	r3, #1
 800061c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
  	Display.DCPort = DC_GPIO_Port;
 8000620:	4b8f      	ldr	r3, [pc, #572]	@ (8000860 <main+0x278>)
 8000622:	673b      	str	r3, [r7, #112]	@ 0x70
  	Display.DCTPin = DC_Pin;
 8000624:	2302      	movs	r3, #2
 8000626:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
  	Display.CSPort = CS_GPIO_Port;
 800062a:	4b8d      	ldr	r3, [pc, #564]	@ (8000860 <main+0x278>)
 800062c:	67bb      	str	r3, [r7, #120]	@ 0x78
  	Display.CSPin = CS_Pin;
 800062e:	2304      	movs	r3, #4
 8000630:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c

	SSD1331_Init(&Display);
 8000634:	1d3b      	adds	r3, r7, #4
 8000636:	4618      	mov	r0, r3
 8000638:	f000 fb6e 	bl	8000d18 <SSD1331_Init>

	wait_and_clear(&Display);
 800063c:	1d3b      	adds	r3, r7, #4
 800063e:	4618      	mov	r0, r3
 8000640:	f7ff ffb6 	bl	80005b0 <wait_and_clear>

	// Draw Lines
	for (i = 0; i < 24; i++) {
 8000644:	2300      	movs	r3, #0
 8000646:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
 800064a:	e037      	b.n	80006bc <main+0xd4>
		SSD1331_DrawLine(&Display, 0, 0, i*4, 64, RGB(i*10,0,0));
 800064c:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8000650:	b29b      	uxth	r3, r3
 8000652:	009b      	lsls	r3, r3, #2
 8000654:	b299      	uxth	r1, r3
 8000656:	f897 20af 	ldrb.w	r2, [r7, #175]	@ 0xaf
 800065a:	4613      	mov	r3, r2
 800065c:	009b      	lsls	r3, r3, #2
 800065e:	4413      	add	r3, r2
 8000660:	005b      	lsls	r3, r3, #1
 8000662:	10db      	asrs	r3, r3, #3
 8000664:	b29b      	uxth	r3, r3
 8000666:	02db      	lsls	r3, r3, #11
 8000668:	b29b      	uxth	r3, r3
 800066a:	1d38      	adds	r0, r7, #4
 800066c:	9301      	str	r3, [sp, #4]
 800066e:	2340      	movs	r3, #64	@ 0x40
 8000670:	9300      	str	r3, [sp, #0]
 8000672:	460b      	mov	r3, r1
 8000674:	2200      	movs	r2, #0
 8000676:	2100      	movs	r1, #0
 8000678:	f000 fc60 	bl	8000f3c <SSD1331_DrawLine>
		SSD1331_DrawLine(&Display, 96, 0, i*4, 64, RGB(i*10,0,0));
 800067c:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8000680:	b29b      	uxth	r3, r3
 8000682:	009b      	lsls	r3, r3, #2
 8000684:	b299      	uxth	r1, r3
 8000686:	f897 20af 	ldrb.w	r2, [r7, #175]	@ 0xaf
 800068a:	4613      	mov	r3, r2
 800068c:	009b      	lsls	r3, r3, #2
 800068e:	4413      	add	r3, r2
 8000690:	005b      	lsls	r3, r3, #1
 8000692:	10db      	asrs	r3, r3, #3
 8000694:	b29b      	uxth	r3, r3
 8000696:	02db      	lsls	r3, r3, #11
 8000698:	b29b      	uxth	r3, r3
 800069a:	1d38      	adds	r0, r7, #4
 800069c:	9301      	str	r3, [sp, #4]
 800069e:	2340      	movs	r3, #64	@ 0x40
 80006a0:	9300      	str	r3, [sp, #0]
 80006a2:	460b      	mov	r3, r1
 80006a4:	2200      	movs	r2, #0
 80006a6:	2160      	movs	r1, #96	@ 0x60
 80006a8:	f000 fc48 	bl	8000f3c <SSD1331_DrawLine>
		HAL_Delay(20);
 80006ac:	2014      	movs	r0, #20
 80006ae:	f001 fb65 	bl	8001d7c <HAL_Delay>
	for (i = 0; i < 24; i++) {
 80006b2:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 80006b6:	3301      	adds	r3, #1
 80006b8:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
 80006bc:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 80006c0:	2b17      	cmp	r3, #23
 80006c2:	d9c3      	bls.n	800064c <main+0x64>
	}
	wait_and_clear(&Display);
 80006c4:	1d3b      	adds	r3, r7, #4
 80006c6:	4618      	mov	r0, r3
 80006c8:	f7ff ff72 	bl	80005b0 <wait_and_clear>

	// Draw Circles
	SSD1331_DrawCircle(&Display, 48, 32, 5, COLOR_BLUE);
 80006cc:	1d38      	adds	r0, r7, #4
 80006ce:	231f      	movs	r3, #31
 80006d0:	9300      	str	r3, [sp, #0]
 80006d2:	2305      	movs	r3, #5
 80006d4:	2220      	movs	r2, #32
 80006d6:	2130      	movs	r1, #48	@ 0x30
 80006d8:	f000 fc8f 	bl	8000ffa <SSD1331_DrawCircle>
	HAL_Delay(50);
 80006dc:	2032      	movs	r0, #50	@ 0x32
 80006de:	f001 fb4d 	bl	8001d7c <HAL_Delay>
	SSD1331_DrawCircle(&Display, 48, 32, 10, COLOR_GOLDEN);
 80006e2:	1d38      	adds	r0, r7, #4
 80006e4:	f64f 63a0 	movw	r3, #65184	@ 0xfea0
 80006e8:	9300      	str	r3, [sp, #0]
 80006ea:	230a      	movs	r3, #10
 80006ec:	2220      	movs	r2, #32
 80006ee:	2130      	movs	r1, #48	@ 0x30
 80006f0:	f000 fc83 	bl	8000ffa <SSD1331_DrawCircle>
	HAL_Delay(50);
 80006f4:	2032      	movs	r0, #50	@ 0x32
 80006f6:	f001 fb41 	bl	8001d7c <HAL_Delay>
	SSD1331_DrawCircle(&Display, 48, 32, 15, COLOR_BLUE);
 80006fa:	1d38      	adds	r0, r7, #4
 80006fc:	231f      	movs	r3, #31
 80006fe:	9300      	str	r3, [sp, #0]
 8000700:	230f      	movs	r3, #15
 8000702:	2220      	movs	r2, #32
 8000704:	2130      	movs	r1, #48	@ 0x30
 8000706:	f000 fc78 	bl	8000ffa <SSD1331_DrawCircle>
	HAL_Delay(50);
 800070a:	2032      	movs	r0, #50	@ 0x32
 800070c:	f001 fb36 	bl	8001d7c <HAL_Delay>
	SSD1331_DrawCircle(&Display, 48, 32, 20, COLOR_GOLDEN);
 8000710:	1d38      	adds	r0, r7, #4
 8000712:	f64f 63a0 	movw	r3, #65184	@ 0xfea0
 8000716:	9300      	str	r3, [sp, #0]
 8000718:	2314      	movs	r3, #20
 800071a:	2220      	movs	r2, #32
 800071c:	2130      	movs	r1, #48	@ 0x30
 800071e:	f000 fc6c 	bl	8000ffa <SSD1331_DrawCircle>
	HAL_Delay(50);
 8000722:	2032      	movs	r0, #50	@ 0x32
 8000724:	f001 fb2a 	bl	8001d7c <HAL_Delay>
	SSD1331_DrawCircle(&Display, 48, 32, 25, COLOR_BLUE);
 8000728:	1d38      	adds	r0, r7, #4
 800072a:	231f      	movs	r3, #31
 800072c:	9300      	str	r3, [sp, #0]
 800072e:	2319      	movs	r3, #25
 8000730:	2220      	movs	r2, #32
 8000732:	2130      	movs	r1, #48	@ 0x30
 8000734:	f000 fc61 	bl	8000ffa <SSD1331_DrawCircle>
	HAL_Delay(50);
 8000738:	2032      	movs	r0, #50	@ 0x32
 800073a:	f001 fb1f 	bl	8001d7c <HAL_Delay>
	SSD1331_DrawCircle(&Display, 48, 32, 30, COLOR_GOLDEN);
 800073e:	1d38      	adds	r0, r7, #4
 8000740:	f64f 63a0 	movw	r3, #65184	@ 0xfea0
 8000744:	9300      	str	r3, [sp, #0]
 8000746:	231e      	movs	r3, #30
 8000748:	2220      	movs	r2, #32
 800074a:	2130      	movs	r1, #48	@ 0x30
 800074c:	f000 fc55 	bl	8000ffa <SSD1331_DrawCircle>
	wait_and_clear(&Display);
 8000750:	1d3b      	adds	r3, r7, #4
 8000752:	4618      	mov	r0, r3
 8000754:	f7ff ff2c 	bl	80005b0 <wait_and_clear>

	// Draw Rects
	for (i = 0; i < 5; i++) {
 8000758:	2300      	movs	r3, #0
 800075a:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
 800075e:	e036      	b.n	80007ce <main+0x1e6>
		SSD1331_DrawRect(&Display, i*5, i*5, 96-i*5, 64-i*5, COLOR_RED, COLOR_YELLOW);
 8000760:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8000764:	b29b      	uxth	r3, r3
 8000766:	461a      	mov	r2, r3
 8000768:	0092      	lsls	r2, r2, #2
 800076a:	4413      	add	r3, r2
 800076c:	b299      	uxth	r1, r3
 800076e:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8000772:	b29b      	uxth	r3, r3
 8000774:	461a      	mov	r2, r3
 8000776:	0092      	lsls	r2, r2, #2
 8000778:	4413      	add	r3, r2
 800077a:	b29a      	uxth	r2, r3
 800077c:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8000780:	b29b      	uxth	r3, r3
 8000782:	4618      	mov	r0, r3
 8000784:	0380      	lsls	r0, r0, #14
 8000786:	1ac0      	subs	r0, r0, r3
 8000788:	0080      	lsls	r0, r0, #2
 800078a:	1ac3      	subs	r3, r0, r3
 800078c:	b29b      	uxth	r3, r3
 800078e:	3360      	adds	r3, #96	@ 0x60
 8000790:	b29c      	uxth	r4, r3
 8000792:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8000796:	b29b      	uxth	r3, r3
 8000798:	4618      	mov	r0, r3
 800079a:	0380      	lsls	r0, r0, #14
 800079c:	1ac0      	subs	r0, r0, r3
 800079e:	0080      	lsls	r0, r0, #2
 80007a0:	1ac3      	subs	r3, r0, r3
 80007a2:	b29b      	uxth	r3, r3
 80007a4:	3340      	adds	r3, #64	@ 0x40
 80007a6:	b29b      	uxth	r3, r3
 80007a8:	1d38      	adds	r0, r7, #4
 80007aa:	f64f 75e0 	movw	r5, #65504	@ 0xffe0
 80007ae:	9502      	str	r5, [sp, #8]
 80007b0:	f44f 4578 	mov.w	r5, #63488	@ 0xf800
 80007b4:	9501      	str	r5, [sp, #4]
 80007b6:	9300      	str	r3, [sp, #0]
 80007b8:	4623      	mov	r3, r4
 80007ba:	f000 fcf9 	bl	80011b0 <SSD1331_DrawRect>
		HAL_Delay(20);
 80007be:	2014      	movs	r0, #20
 80007c0:	f001 fadc 	bl	8001d7c <HAL_Delay>
	for (i = 0; i < 5; i++) {
 80007c4:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 80007c8:	3301      	adds	r3, #1
 80007ca:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
 80007ce:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 80007d2:	2b04      	cmp	r3, #4
 80007d4:	d9c4      	bls.n	8000760 <main+0x178>
	}
	SSD1331_DrawRect(&Display, 25, 25, 71, 39, COLOR_BLUE, COLOR_GREEN);
 80007d6:	1d38      	adds	r0, r7, #4
 80007d8:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80007dc:	9302      	str	r3, [sp, #8]
 80007de:	231f      	movs	r3, #31
 80007e0:	9301      	str	r3, [sp, #4]
 80007e2:	2327      	movs	r3, #39	@ 0x27
 80007e4:	9300      	str	r3, [sp, #0]
 80007e6:	2347      	movs	r3, #71	@ 0x47
 80007e8:	2219      	movs	r2, #25
 80007ea:	2119      	movs	r1, #25
 80007ec:	f000 fce0 	bl	80011b0 <SSD1331_DrawRect>
	wait_and_clear(&Display);
 80007f0:	1d3b      	adds	r3, r7, #4
 80007f2:	4618      	mov	r0, r3
 80007f4:	f7ff fedc 	bl	80005b0 <wait_and_clear>

	// Text FONT_1X
	SSD1331_SetTextPos(&Display, 0,0);
 80007f8:	1d3b      	adds	r3, r7, #4
 80007fa:	2200      	movs	r2, #0
 80007fc:	2100      	movs	r1, #0
 80007fe:	4618      	mov	r0, r3
 8000800:	f000 fd5c 	bl	80012bc <SSD1331_SetTextPos>
	for (i = 33; i < 126; i++) {
 8000804:	2321      	movs	r3, #33	@ 0x21
 8000806:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
 800080a:	e012      	b.n	8000832 <main+0x24a>
		SSD1331_Chr(&Display, FONT_1X, i, COLOR_BLUE, COLOR_BLACK);
 800080c:	f897 20af 	ldrb.w	r2, [r7, #175]	@ 0xaf
 8000810:	1d38      	adds	r0, r7, #4
 8000812:	2300      	movs	r3, #0
 8000814:	9300      	str	r3, [sp, #0]
 8000816:	231f      	movs	r3, #31
 8000818:	2101      	movs	r1, #1
 800081a:	f000 fda7 	bl	800136c <SSD1331_Chr>
		SSD1331_IncPos(&Display, FONT_1X);
 800081e:	1d3b      	adds	r3, r7, #4
 8000820:	2101      	movs	r1, #1
 8000822:	4618      	mov	r0, r3
 8000824:	f000 fd60 	bl	80012e8 <SSD1331_IncPos>
	for (i = 33; i < 126; i++) {
 8000828:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 800082c:	3301      	adds	r3, #1
 800082e:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
 8000832:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8000836:	2b7d      	cmp	r3, #125	@ 0x7d
 8000838:	d9e8      	bls.n	800080c <main+0x224>
	}
	wait_and_clear(&Display);
 800083a:	1d3b      	adds	r3, r7, #4
 800083c:	4618      	mov	r0, r3
 800083e:	f7ff feb7 	bl	80005b0 <wait_and_clear>

	// Text FONT_2X
	SSD1331_SetTextPos(&Display, 0,0);
 8000842:	1d3b      	adds	r3, r7, #4
 8000844:	2200      	movs	r2, #0
 8000846:	2100      	movs	r1, #0
 8000848:	4618      	mov	r0, r3
 800084a:	f000 fd37 	bl	80012bc <SSD1331_SetTextPos>
	for (i = 33; i < 64; i++) {
 800084e:	2321      	movs	r3, #33	@ 0x21
 8000850:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
 8000854:	e01a      	b.n	800088c <main+0x2a4>
 8000856:	bf00      	nop
 8000858:	08004f74 	.word	0x08004f74
 800085c:	20000078 	.word	0x20000078
 8000860:	48000400 	.word	0x48000400
		SSD1331_Chr(&Display, FONT_2X, i, COLOR_BROWN, COLOR_BLACK);
 8000864:	f897 20af 	ldrb.w	r2, [r7, #175]	@ 0xaf
 8000868:	1d38      	adds	r0, r7, #4
 800086a:	2300      	movs	r3, #0
 800086c:	9300      	str	r3, [sp, #0]
 800086e:	f248 1345 	movw	r3, #33093	@ 0x8145
 8000872:	2102      	movs	r1, #2
 8000874:	f000 fd7a 	bl	800136c <SSD1331_Chr>
		SSD1331_IncPos(&Display, FONT_2X);
 8000878:	1d3b      	adds	r3, r7, #4
 800087a:	2102      	movs	r1, #2
 800087c:	4618      	mov	r0, r3
 800087e:	f000 fd33 	bl	80012e8 <SSD1331_IncPos>
	for (i = 33; i < 64; i++) {
 8000882:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8000886:	3301      	adds	r3, #1
 8000888:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
 800088c:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8000890:	2b3f      	cmp	r3, #63	@ 0x3f
 8000892:	d9e7      	bls.n	8000864 <main+0x27c>
	}
	wait_and_clear(&Display);
 8000894:	1d3b      	adds	r3, r7, #4
 8000896:	4618      	mov	r0, r3
 8000898:	f7ff fe8a 	bl	80005b0 <wait_and_clear>

	// Numeric FONT_2X
	sprintf(buffer, "%s", "3758");
 800089c:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 80008a0:	4a4d      	ldr	r2, [pc, #308]	@ (80009d8 <main+0x3f0>)
 80008a2:	494e      	ldr	r1, [pc, #312]	@ (80009dc <main+0x3f4>)
 80008a4:	4618      	mov	r0, r3
 80008a6:	f003 feb9 	bl	800461c <siprintf>
		SSD1331_SetTextPos(&Display, 0, 0);
 80008aa:	1d3b      	adds	r3, r7, #4
 80008ac:	2200      	movs	r2, #0
 80008ae:	2100      	movs	r1, #0
 80008b0:	4618      	mov	r0, r3
 80008b2:	f000 fd03 	bl	80012bc <SSD1331_SetTextPos>
		SSD1331_Print(&Display, FONT_2X,(unsigned char*)buffer, COLOR_WHITE, COLOR_BLACK);
 80008b6:	f107 0280 	add.w	r2, r7, #128	@ 0x80
 80008ba:	1d38      	adds	r0, r7, #4
 80008bc:	2300      	movs	r3, #0
 80008be:	9300      	str	r3, [sp, #0]
 80008c0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80008c4:	2102      	movs	r1, #2
 80008c6:	f000 fefb 	bl	80016c0 <SSD1331_Print>
	wait_and_clear(&Display);
 80008ca:	1d3b      	adds	r3, r7, #4
 80008cc:	4618      	mov	r0, r3
 80008ce:	f7ff fe6f 	bl	80005b0 <wait_and_clear>

	// Numeric FONT_4X
	SSD1331_SetTextPos(&Display, 0, 0);
 80008d2:	1d3b      	adds	r3, r7, #4
 80008d4:	2200      	movs	r2, #0
 80008d6:	2100      	movs	r1, #0
 80008d8:	4618      	mov	r0, r3
 80008da:	f000 fcef 	bl	80012bc <SSD1331_SetTextPos>
	SSD1331_Print(&Display, FONT_4X,(unsigned char*)buffer, COLOR_YELLOW, COLOR_BLACK);
 80008de:	f107 0280 	add.w	r2, r7, #128	@ 0x80
 80008e2:	1d38      	adds	r0, r7, #4
 80008e4:	2300      	movs	r3, #0
 80008e6:	9300      	str	r3, [sp, #0]
 80008e8:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80008ec:	2104      	movs	r1, #4
 80008ee:	f000 fee7 	bl	80016c0 <SSD1331_Print>
	wait_and_clear(&Display);
 80008f2:	1d3b      	adds	r3, r7, #4
 80008f4:	4618      	mov	r0, r3
 80008f6:	f7ff fe5b 	bl	80005b0 <wait_and_clear>

	// Images
	SSD1331_Image(&Display, IMG0, 0,0, 96,64);
 80008fa:	1d38      	adds	r0, r7, #4
 80008fc:	2340      	movs	r3, #64	@ 0x40
 80008fe:	9301      	str	r3, [sp, #4]
 8000900:	2360      	movs	r3, #96	@ 0x60
 8000902:	9300      	str	r3, [sp, #0]
 8000904:	2300      	movs	r3, #0
 8000906:	2200      	movs	r2, #0
 8000908:	4935      	ldr	r1, [pc, #212]	@ (80009e0 <main+0x3f8>)
 800090a:	f000 ff2f 	bl	800176c <SSD1331_Image>
	wait_and_clear(&Display);
 800090e:	1d3b      	adds	r3, r7, #4
 8000910:	4618      	mov	r0, r3
 8000912:	f7ff fe4d 	bl	80005b0 <wait_and_clear>

	SSD1331_Image(&Display, IMG1, 16,0, 64,64);
 8000916:	1d38      	adds	r0, r7, #4
 8000918:	2340      	movs	r3, #64	@ 0x40
 800091a:	9301      	str	r3, [sp, #4]
 800091c:	2340      	movs	r3, #64	@ 0x40
 800091e:	9300      	str	r3, [sp, #0]
 8000920:	2300      	movs	r3, #0
 8000922:	2210      	movs	r2, #16
 8000924:	492f      	ldr	r1, [pc, #188]	@ (80009e4 <main+0x3fc>)
 8000926:	f000 ff21 	bl	800176c <SSD1331_Image>
	wait_and_clear(&Display);
 800092a:	1d3b      	adds	r3, r7, #4
 800092c:	4618      	mov	r0, r3
 800092e:	f7ff fe3f 	bl	80005b0 <wait_and_clear>

	// Copy window
	SSD1331_Image(&Display, IMG3, 32,16, 32,32);
 8000932:	1d38      	adds	r0, r7, #4
 8000934:	2320      	movs	r3, #32
 8000936:	9301      	str	r3, [sp, #4]
 8000938:	2320      	movs	r3, #32
 800093a:	9300      	str	r3, [sp, #0]
 800093c:	2310      	movs	r3, #16
 800093e:	2220      	movs	r2, #32
 8000940:	4929      	ldr	r1, [pc, #164]	@ (80009e8 <main+0x400>)
 8000942:	f000 ff13 	bl	800176c <SSD1331_Image>
	SSD1331_CopyWindow(&Display, 32,16,64,48, 0,0);
 8000946:	1d38      	adds	r0, r7, #4
 8000948:	2300      	movs	r3, #0
 800094a:	9302      	str	r3, [sp, #8]
 800094c:	2300      	movs	r3, #0
 800094e:	9301      	str	r3, [sp, #4]
 8000950:	2330      	movs	r3, #48	@ 0x30
 8000952:	9300      	str	r3, [sp, #0]
 8000954:	2340      	movs	r3, #64	@ 0x40
 8000956:	2210      	movs	r2, #16
 8000958:	2120      	movs	r1, #32
 800095a:	f000 ff81 	bl	8001860 <SSD1331_CopyWindow>
	wait_and_clear(&Display);
 800095e:	1d3b      	adds	r3, r7, #4
 8000960:	4618      	mov	r0, r3
 8000962:	f7ff fe25 	bl	80005b0 <wait_and_clear>

	// Scrolling
	SSD1331_Image(&Display, IMG2, 23,7, 50,50);
 8000966:	1d38      	adds	r0, r7, #4
 8000968:	2332      	movs	r3, #50	@ 0x32
 800096a:	9301      	str	r3, [sp, #4]
 800096c:	2332      	movs	r3, #50	@ 0x32
 800096e:	9300      	str	r3, [sp, #0]
 8000970:	2307      	movs	r3, #7
 8000972:	2217      	movs	r2, #23
 8000974:	491d      	ldr	r1, [pc, #116]	@ (80009ec <main+0x404>)
 8000976:	f000 fef9 	bl	800176c <SSD1331_Image>
	SSD1331_SetScrolling(&Display, Horizontal, 0, 64, 1);
 800097a:	1d38      	adds	r0, r7, #4
 800097c:	2301      	movs	r3, #1
 800097e:	9300      	str	r3, [sp, #0]
 8000980:	2340      	movs	r3, #64	@ 0x40
 8000982:	2200      	movs	r2, #0
 8000984:	2100      	movs	r1, #0
 8000986:	f000 ffa4 	bl	80018d2 <SSD1331_SetScrolling>
	SSD1331_EnableScrolling(&Display, TRUE);
 800098a:	1d3b      	adds	r3, r7, #4
 800098c:	2101      	movs	r1, #1
 800098e:	4618      	mov	r0, r3
 8000990:	f000 ffef 	bl	8001972 <SSD1331_EnableScrolling>

	wait_and_clear(&Display);
 8000994:	1d3b      	adds	r3, r7, #4
 8000996:	4618      	mov	r0, r3
 8000998:	f7ff fe0a 	bl	80005b0 <wait_and_clear>
	SSD1331_EnableScrolling(&Display, FALSE);
 800099c:	1d3b      	adds	r3, r7, #4
 800099e:	2100      	movs	r1, #0
 80009a0:	4618      	mov	r0, r3
 80009a2:	f000 ffe6 	bl	8001972 <SSD1331_EnableScrolling>
	// Text from Flash
	SSD1331_SetTextPos(&Display, 0, 24);
 80009a6:	1d3b      	adds	r3, r7, #4
 80009a8:	2218      	movs	r2, #24
 80009aa:	2100      	movs	r1, #0
 80009ac:	4618      	mov	r0, r3
 80009ae:	f000 fc85 	bl	80012bc <SSD1331_SetTextPos>
	SSD1331_FPrint(&Display, FONT_1X,(unsigned char*)str_link, COLOR_BLUE, COLOR_BLACK);
 80009b2:	1d38      	adds	r0, r7, #4
 80009b4:	2300      	movs	r3, #0
 80009b6:	9300      	str	r3, [sp, #0]
 80009b8:	231f      	movs	r3, #31
 80009ba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80009be:	2101      	movs	r1, #1
 80009c0:	f000 feaa 	bl	8001718 <SSD1331_FPrint>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80009c4:	2140      	movs	r1, #64	@ 0x40
 80009c6:	480a      	ldr	r0, [pc, #40]	@ (80009f0 <main+0x408>)
 80009c8:	f001 fc78 	bl	80022bc <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 80009cc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80009d0:	f001 f9d4 	bl	8001d7c <HAL_Delay>
	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80009d4:	bf00      	nop
 80009d6:	e7f5      	b.n	80009c4 <main+0x3dc>
 80009d8:	08004f88 	.word	0x08004f88
 80009dc:	08004f90 	.word	0x08004f90
 80009e0:	08004f94 	.word	0x08004f94
 80009e4:	08007f94 	.word	0x08007f94
 80009e8:	0800b31c 	.word	0x0800b31c
 80009ec:	08009f94 	.word	0x08009f94
 80009f0:	48000800 	.word	0x48000800

080009f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b094      	sub	sp, #80	@ 0x50
 80009f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009fa:	f107 0318 	add.w	r3, r7, #24
 80009fe:	2238      	movs	r2, #56	@ 0x38
 8000a00:	2100      	movs	r1, #0
 8000a02:	4618      	mov	r0, r3
 8000a04:	f003 fe2a 	bl	800465c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a08:	1d3b      	adds	r3, r7, #4
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
 8000a0e:	605a      	str	r2, [r3, #4]
 8000a10:	609a      	str	r2, [r3, #8]
 8000a12:	60da      	str	r2, [r3, #12]
 8000a14:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000a16:	2000      	movs	r0, #0
 8000a18:	f001 fc6a 	bl	80022f0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a20:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a24:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a26:	2302      	movs	r3, #2
 8000a28:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a2a:	2303      	movs	r3, #3
 8000a2c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000a2e:	2302      	movs	r3, #2
 8000a30:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000a32:	2355      	movs	r3, #85	@ 0x55
 8000a34:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a36:	2302      	movs	r3, #2
 8000a38:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000a3a:	2302      	movs	r3, #2
 8000a3c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a42:	f107 0318 	add.w	r3, r7, #24
 8000a46:	4618      	mov	r0, r3
 8000a48:	f001 fd06 	bl	8002458 <HAL_RCC_OscConfig>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000a52:	f000 f921 	bl	8000c98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a56:	230f      	movs	r3, #15
 8000a58:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a5a:	2303      	movs	r3, #3
 8000a5c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a62:	2300      	movs	r3, #0
 8000a64:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a66:	2300      	movs	r3, #0
 8000a68:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a6a:	1d3b      	adds	r3, r7, #4
 8000a6c:	2104      	movs	r1, #4
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f002 f804 	bl	8002a7c <HAL_RCC_ClockConfig>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000a7a:	f000 f90d 	bl	8000c98 <Error_Handler>
  }
}
 8000a7e:	bf00      	nop
 8000a80:	3750      	adds	r7, #80	@ 0x50
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
	...

08000a88 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000a8c:	4b1b      	ldr	r3, [pc, #108]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000a8e:	4a1c      	ldr	r2, [pc, #112]	@ (8000b00 <MX_SPI1_Init+0x78>)
 8000a90:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000a92:	4b1a      	ldr	r3, [pc, #104]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000a94:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a98:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000a9a:	4b18      	ldr	r3, [pc, #96]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000aa0:	4b16      	ldr	r3, [pc, #88]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000aa2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000aa6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000aa8:	4b14      	ldr	r3, [pc, #80]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000aae:	4b13      	ldr	r3, [pc, #76]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ab4:	4b11      	ldr	r3, [pc, #68]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000ab6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000aba:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000abc:	4b0f      	ldr	r3, [pc, #60]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000abe:	2210      	movs	r2, #16
 8000ac0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ac2:	4b0e      	ldr	r3, [pc, #56]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ac8:	4b0c      	ldr	r3, [pc, #48]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ace:	4b0b      	ldr	r3, [pc, #44]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000ad4:	4b09      	ldr	r3, [pc, #36]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000ad6:	2207      	movs	r2, #7
 8000ad8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000ada:	4b08      	ldr	r3, [pc, #32]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000ae0:	4b06      	ldr	r3, [pc, #24]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000ae2:	2208      	movs	r2, #8
 8000ae4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ae6:	4805      	ldr	r0, [pc, #20]	@ (8000afc <MX_SPI1_Init+0x74>)
 8000ae8:	f002 fbd4 	bl	8003294 <HAL_SPI_Init>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000af2:	f000 f8d1 	bl	8000c98 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000af6:	bf00      	nop
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	20000078 	.word	0x20000078
 8000b00:	40013000 	.word	0x40013000

08000b04 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b08:	4b22      	ldr	r3, [pc, #136]	@ (8000b94 <MX_USART1_UART_Init+0x90>)
 8000b0a:	4a23      	ldr	r2, [pc, #140]	@ (8000b98 <MX_USART1_UART_Init+0x94>)
 8000b0c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b0e:	4b21      	ldr	r3, [pc, #132]	@ (8000b94 <MX_USART1_UART_Init+0x90>)
 8000b10:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b14:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b16:	4b1f      	ldr	r3, [pc, #124]	@ (8000b94 <MX_USART1_UART_Init+0x90>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b1c:	4b1d      	ldr	r3, [pc, #116]	@ (8000b94 <MX_USART1_UART_Init+0x90>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b22:	4b1c      	ldr	r3, [pc, #112]	@ (8000b94 <MX_USART1_UART_Init+0x90>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b28:	4b1a      	ldr	r3, [pc, #104]	@ (8000b94 <MX_USART1_UART_Init+0x90>)
 8000b2a:	220c      	movs	r2, #12
 8000b2c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b2e:	4b19      	ldr	r3, [pc, #100]	@ (8000b94 <MX_USART1_UART_Init+0x90>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b34:	4b17      	ldr	r3, [pc, #92]	@ (8000b94 <MX_USART1_UART_Init+0x90>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b3a:	4b16      	ldr	r3, [pc, #88]	@ (8000b94 <MX_USART1_UART_Init+0x90>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b40:	4b14      	ldr	r3, [pc, #80]	@ (8000b94 <MX_USART1_UART_Init+0x90>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b46:	4b13      	ldr	r3, [pc, #76]	@ (8000b94 <MX_USART1_UART_Init+0x90>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b4c:	4811      	ldr	r0, [pc, #68]	@ (8000b94 <MX_USART1_UART_Init+0x90>)
 8000b4e:	f002 ff27 	bl	80039a0 <HAL_UART_Init>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000b58:	f000 f89e 	bl	8000c98 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b5c:	2100      	movs	r1, #0
 8000b5e:	480d      	ldr	r0, [pc, #52]	@ (8000b94 <MX_USART1_UART_Init+0x90>)
 8000b60:	f003 fc92 	bl	8004488 <HAL_UARTEx_SetTxFifoThreshold>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d001      	beq.n	8000b6e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000b6a:	f000 f895 	bl	8000c98 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b6e:	2100      	movs	r1, #0
 8000b70:	4808      	ldr	r0, [pc, #32]	@ (8000b94 <MX_USART1_UART_Init+0x90>)
 8000b72:	f003 fcc7 	bl	8004504 <HAL_UARTEx_SetRxFifoThreshold>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d001      	beq.n	8000b80 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000b7c:	f000 f88c 	bl	8000c98 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000b80:	4804      	ldr	r0, [pc, #16]	@ (8000b94 <MX_USART1_UART_Init+0x90>)
 8000b82:	f003 fc48 	bl	8004416 <HAL_UARTEx_DisableFifoMode>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d001      	beq.n	8000b90 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000b8c:	f000 f884 	bl	8000c98 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b90:	bf00      	nop
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	200000dc 	.word	0x200000dc
 8000b98:	40013800 	.word	0x40013800

08000b9c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b08a      	sub	sp, #40	@ 0x28
 8000ba0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba2:	f107 0314 	add.w	r3, r7, #20
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	601a      	str	r2, [r3, #0]
 8000baa:	605a      	str	r2, [r3, #4]
 8000bac:	609a      	str	r2, [r3, #8]
 8000bae:	60da      	str	r2, [r3, #12]
 8000bb0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bb2:	4b36      	ldr	r3, [pc, #216]	@ (8000c8c <MX_GPIO_Init+0xf0>)
 8000bb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bb6:	4a35      	ldr	r2, [pc, #212]	@ (8000c8c <MX_GPIO_Init+0xf0>)
 8000bb8:	f043 0304 	orr.w	r3, r3, #4
 8000bbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bbe:	4b33      	ldr	r3, [pc, #204]	@ (8000c8c <MX_GPIO_Init+0xf0>)
 8000bc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bc2:	f003 0304 	and.w	r3, r3, #4
 8000bc6:	613b      	str	r3, [r7, #16]
 8000bc8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bca:	4b30      	ldr	r3, [pc, #192]	@ (8000c8c <MX_GPIO_Init+0xf0>)
 8000bcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bce:	4a2f      	ldr	r2, [pc, #188]	@ (8000c8c <MX_GPIO_Init+0xf0>)
 8000bd0:	f043 0320 	orr.w	r3, r3, #32
 8000bd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bd6:	4b2d      	ldr	r3, [pc, #180]	@ (8000c8c <MX_GPIO_Init+0xf0>)
 8000bd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bda:	f003 0320 	and.w	r3, r3, #32
 8000bde:	60fb      	str	r3, [r7, #12]
 8000be0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000be2:	4b2a      	ldr	r3, [pc, #168]	@ (8000c8c <MX_GPIO_Init+0xf0>)
 8000be4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000be6:	4a29      	ldr	r2, [pc, #164]	@ (8000c8c <MX_GPIO_Init+0xf0>)
 8000be8:	f043 0301 	orr.w	r3, r3, #1
 8000bec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bee:	4b27      	ldr	r3, [pc, #156]	@ (8000c8c <MX_GPIO_Init+0xf0>)
 8000bf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bf2:	f003 0301 	and.w	r3, r3, #1
 8000bf6:	60bb      	str	r3, [r7, #8]
 8000bf8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bfa:	4b24      	ldr	r3, [pc, #144]	@ (8000c8c <MX_GPIO_Init+0xf0>)
 8000bfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bfe:	4a23      	ldr	r2, [pc, #140]	@ (8000c8c <MX_GPIO_Init+0xf0>)
 8000c00:	f043 0302 	orr.w	r3, r3, #2
 8000c04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c06:	4b21      	ldr	r3, [pc, #132]	@ (8000c8c <MX_GPIO_Init+0xf0>)
 8000c08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c0a:	f003 0302 	and.w	r3, r3, #2
 8000c0e:	607b      	str	r3, [r7, #4]
 8000c10:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_SET);
 8000c12:	2201      	movs	r2, #1
 8000c14:	2101      	movs	r1, #1
 8000c16:	481e      	ldr	r0, [pc, #120]	@ (8000c90 <MX_GPIO_Init+0xf4>)
 8000c18:	f001 fb38 	bl	800228c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DC_Pin|CS_Pin, GPIO_PIN_RESET);
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	2106      	movs	r1, #6
 8000c20:	481b      	ldr	r0, [pc, #108]	@ (8000c90 <MX_GPIO_Init+0xf4>)
 8000c22:	f001 fb33 	bl	800228c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000c26:	2200      	movs	r2, #0
 8000c28:	2140      	movs	r1, #64	@ 0x40
 8000c2a:	481a      	ldr	r0, [pc, #104]	@ (8000c94 <MX_GPIO_Init+0xf8>)
 8000c2c:	f001 fb2e 	bl	800228c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 8000c30:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c36:	2300      	movs	r3, #0
 8000c38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8000c3e:	f107 0314 	add.w	r3, r7, #20
 8000c42:	4619      	mov	r1, r3
 8000c44:	4813      	ldr	r0, [pc, #76]	@ (8000c94 <MX_GPIO_Init+0xf8>)
 8000c46:	f001 f99f 	bl	8001f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : RES_Pin DC_Pin CS_Pin */
  GPIO_InitStruct.Pin = RES_Pin|DC_Pin|CS_Pin;
 8000c4a:	2307      	movs	r3, #7
 8000c4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c52:	2300      	movs	r3, #0
 8000c54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c56:	2300      	movs	r3, #0
 8000c58:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c5a:	f107 0314 	add.w	r3, r7, #20
 8000c5e:	4619      	mov	r1, r3
 8000c60:	480b      	ldr	r0, [pc, #44]	@ (8000c90 <MX_GPIO_Init+0xf4>)
 8000c62:	f001 f991 	bl	8001f88 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000c66:	2340      	movs	r3, #64	@ 0x40
 8000c68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c72:	2300      	movs	r3, #0
 8000c74:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000c76:	f107 0314 	add.w	r3, r7, #20
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	4805      	ldr	r0, [pc, #20]	@ (8000c94 <MX_GPIO_Init+0xf8>)
 8000c7e:	f001 f983 	bl	8001f88 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c82:	bf00      	nop
 8000c84:	3728      	adds	r7, #40	@ 0x28
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	40021000 	.word	0x40021000
 8000c90:	48000400 	.word	0x48000400
 8000c94:	48000800 	.word	0x48000800

08000c98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c9c:	b672      	cpsid	i
}
 8000c9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ca0:	bf00      	nop
 8000ca2:	e7fd      	b.n	8000ca0 <Error_Handler+0x8>

08000ca4 <send_data>:
#include "main.h"
#include "ssd1331.h"

void send_data(SSD1331Struct * ssd13321, uint8_t c) {
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
 8000cac:	460b      	mov	r3, r1
 8000cae:	70fb      	strb	r3, [r7, #3]
	HAL_SPI_Transmit(&ssd13321->hspi, &c, 1, 100);
 8000cb0:	6878      	ldr	r0, [r7, #4]
 8000cb2:	1cf9      	adds	r1, r7, #3
 8000cb4:	2364      	movs	r3, #100	@ 0x64
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	f002 fb97 	bl	80033ea <HAL_SPI_Transmit>
}
 8000cbc:	bf00      	nop
 8000cbe:	3708      	adds	r7, #8
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}

08000cc4 <send_cmd>:

void send_cmd(SSD1331Struct * ssd13321, uint8_t c)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
 8000ccc:	460b      	mov	r3, r1
 8000cce:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(ssd13321->DCPort, ssd13321->DCTPin, GPIO_PIN_RESET); //DC
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	f8b3 3070 	ldrh.w	r3, [r3, #112]	@ 0x70
 8000cda:	2200      	movs	r2, #0
 8000cdc:	4619      	mov	r1, r3
 8000cde:	f001 fad5 	bl	800228c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ssd13321->CSPort, ssd13321->CSPin, GPIO_PIN_RESET); //CS
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 8000cec:	2200      	movs	r2, #0
 8000cee:	4619      	mov	r1, r3
 8000cf0:	f001 facc 	bl	800228c <HAL_GPIO_WritePin>
	send_data(ssd13321, c);
 8000cf4:	78fb      	ldrb	r3, [r7, #3]
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	6878      	ldr	r0, [r7, #4]
 8000cfa:	f7ff ffd3 	bl	8000ca4 <send_data>
	HAL_GPIO_WritePin(ssd13321->CSPort, ssd13321->CSPin, GPIO_PIN_SET); //CS
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 8000d08:	2201      	movs	r2, #1
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	f001 fabe 	bl	800228c <HAL_GPIO_WritePin>
}
 8000d10:	bf00      	nop
 8000d12:	3708      	adds	r7, #8
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}

08000d18 <SSD1331_Init>:

void SSD1331_Init(SSD1331Struct * ssd13321)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ssd13321->RSRPort, ssd13321->RSTPin, GPIO_PIN_RESET); //RES
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	f001 faad 	bl	800228c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000d32:	2001      	movs	r0, #1
 8000d34:	f001 f822 	bl	8001d7c <HAL_Delay>
	HAL_GPIO_WritePin(ssd13321->RSRPort, ssd13321->RSTPin, GPIO_PIN_SET); //RES
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8000d42:	2201      	movs	r2, #1
 8000d44:	4619      	mov	r1, r3
 8000d46:	f001 faa1 	bl	800228c <HAL_GPIO_WritePin>

    send_cmd(ssd13321, CMD_DISPLAY_OFF);          //Display Off
 8000d4a:	21ae      	movs	r1, #174	@ 0xae
 8000d4c:	6878      	ldr	r0, [r7, #4]
 8000d4e:	f7ff ffb9 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, CMD_SET_CONTRAST_A);       //Set contrast for color A
 8000d52:	2181      	movs	r1, #129	@ 0x81
 8000d54:	6878      	ldr	r0, [r7, #4]
 8000d56:	f7ff ffb5 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, 0x91);                     //145 (0x91)
 8000d5a:	2191      	movs	r1, #145	@ 0x91
 8000d5c:	6878      	ldr	r0, [r7, #4]
 8000d5e:	f7ff ffb1 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, CMD_SET_CONTRAST_B);       //Set contrast for color B
 8000d62:	2182      	movs	r1, #130	@ 0x82
 8000d64:	6878      	ldr	r0, [r7, #4]
 8000d66:	f7ff ffad 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, 0x50);                     //80 (0x50)
 8000d6a:	2150      	movs	r1, #80	@ 0x50
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	f7ff ffa9 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, CMD_SET_CONTRAST_C);       //Set contrast for color C
 8000d72:	2183      	movs	r1, #131	@ 0x83
 8000d74:	6878      	ldr	r0, [r7, #4]
 8000d76:	f7ff ffa5 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, 0x7D);                     //125 (0x7D)
 8000d7a:	217d      	movs	r1, #125	@ 0x7d
 8000d7c:	6878      	ldr	r0, [r7, #4]
 8000d7e:	f7ff ffa1 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, CMD_MASTER_CURRENT_CONTROL);//master current control
 8000d82:	2187      	movs	r1, #135	@ 0x87
 8000d84:	6878      	ldr	r0, [r7, #4]
 8000d86:	f7ff ff9d 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, 0x06);                     //6
 8000d8a:	2106      	movs	r1, #6
 8000d8c:	6878      	ldr	r0, [r7, #4]
 8000d8e:	f7ff ff99 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, CMD_SET_PRECHARGE_SPEED_A);//Set Second Pre-change Speed For ColorA
 8000d92:	218a      	movs	r1, #138	@ 0x8a
 8000d94:	6878      	ldr	r0, [r7, #4]
 8000d96:	f7ff ff95 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, 0x64);                     //100
 8000d9a:	2164      	movs	r1, #100	@ 0x64
 8000d9c:	6878      	ldr	r0, [r7, #4]
 8000d9e:	f7ff ff91 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, CMD_SET_PRECHARGE_SPEED_B);//Set Second Pre-change Speed For ColorB
 8000da2:	218b      	movs	r1, #139	@ 0x8b
 8000da4:	6878      	ldr	r0, [r7, #4]
 8000da6:	f7ff ff8d 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, 0x78);                     //120
 8000daa:	2178      	movs	r1, #120	@ 0x78
 8000dac:	6878      	ldr	r0, [r7, #4]
 8000dae:	f7ff ff89 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, CMD_SET_PRECHARGE_SPEED_C);//Set Second Pre-change Speed For ColorC
 8000db2:	218c      	movs	r1, #140	@ 0x8c
 8000db4:	6878      	ldr	r0, [r7, #4]
 8000db6:	f7ff ff85 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, 0x64);                     //100
 8000dba:	2164      	movs	r1, #100	@ 0x64
 8000dbc:	6878      	ldr	r0, [r7, #4]
 8000dbe:	f7ff ff81 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, CMD_SET_REMAP);            //set remap & data format
 8000dc2:	21a0      	movs	r1, #160	@ 0xa0
 8000dc4:	6878      	ldr	r0, [r7, #4]
 8000dc6:	f7ff ff7d 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, 0x72);                     //0x72
 8000dca:	2172      	movs	r1, #114	@ 0x72
 8000dcc:	6878      	ldr	r0, [r7, #4]
 8000dce:	f7ff ff79 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, CMD_SET_DISPLAY_START_LINE);//Set display Start Line
 8000dd2:	21a1      	movs	r1, #161	@ 0xa1
 8000dd4:	6878      	ldr	r0, [r7, #4]
 8000dd6:	f7ff ff75 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, 0x0);
 8000dda:	2100      	movs	r1, #0
 8000ddc:	6878      	ldr	r0, [r7, #4]
 8000dde:	f7ff ff71 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, CMD_SET_DISPLAY_OFFSET);   //Set display offset
 8000de2:	21a2      	movs	r1, #162	@ 0xa2
 8000de4:	6878      	ldr	r0, [r7, #4]
 8000de6:	f7ff ff6d 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, 0x0);
 8000dea:	2100      	movs	r1, #0
 8000dec:	6878      	ldr	r0, [r7, #4]
 8000dee:	f7ff ff69 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, CMD_NORMAL_DISPLAY);       //Set display mode
 8000df2:	21a4      	movs	r1, #164	@ 0xa4
 8000df4:	6878      	ldr	r0, [r7, #4]
 8000df6:	f7ff ff65 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, CMD_SET_MULTIPLEX_RATIO);  //Set multiplex ratio
 8000dfa:	21a8      	movs	r1, #168	@ 0xa8
 8000dfc:	6878      	ldr	r0, [r7, #4]
 8000dfe:	f7ff ff61 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, 0x3F);
 8000e02:	213f      	movs	r1, #63	@ 0x3f
 8000e04:	6878      	ldr	r0, [r7, #4]
 8000e06:	f7ff ff5d 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, CMD_SET_MASTER_CONFIGURE); //Set master configuration
 8000e0a:	21ad      	movs	r1, #173	@ 0xad
 8000e0c:	6878      	ldr	r0, [r7, #4]
 8000e0e:	f7ff ff59 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, 0x8E);
 8000e12:	218e      	movs	r1, #142	@ 0x8e
 8000e14:	6878      	ldr	r0, [r7, #4]
 8000e16:	f7ff ff55 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, CMD_POWER_SAVE_MODE);      //Set Power Save Mode
 8000e1a:	21b0      	movs	r1, #176	@ 0xb0
 8000e1c:	6878      	ldr	r0, [r7, #4]
 8000e1e:	f7ff ff51 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, 0x00);                     //0x00
 8000e22:	2100      	movs	r1, #0
 8000e24:	6878      	ldr	r0, [r7, #4]
 8000e26:	f7ff ff4d 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, CMD_PHASE_PERIOD_ADJUSTMENT);//phase 1 and 2 period adjustment
 8000e2a:	21b1      	movs	r1, #177	@ 0xb1
 8000e2c:	6878      	ldr	r0, [r7, #4]
 8000e2e:	f7ff ff49 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, 0x31);                     //0x31
 8000e32:	2131      	movs	r1, #49	@ 0x31
 8000e34:	6878      	ldr	r0, [r7, #4]
 8000e36:	f7ff ff45 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, CMD_DISPLAY_CLOCK_DIV);    //display clock divider/oscillator frequency
 8000e3a:	21b3      	movs	r1, #179	@ 0xb3
 8000e3c:	6878      	ldr	r0, [r7, #4]
 8000e3e:	f7ff ff41 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, 0xF0);
 8000e42:	21f0      	movs	r1, #240	@ 0xf0
 8000e44:	6878      	ldr	r0, [r7, #4]
 8000e46:	f7ff ff3d 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, CMD_SET_PRECHARGE_VOLTAGE);//Set Pre-Change Level
 8000e4a:	21bb      	movs	r1, #187	@ 0xbb
 8000e4c:	6878      	ldr	r0, [r7, #4]
 8000e4e:	f7ff ff39 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, 0x3A);
 8000e52:	213a      	movs	r1, #58	@ 0x3a
 8000e54:	6878      	ldr	r0, [r7, #4]
 8000e56:	f7ff ff35 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, CMD_SET_V_VOLTAGE);        //Set vcomH
 8000e5a:	21be      	movs	r1, #190	@ 0xbe
 8000e5c:	6878      	ldr	r0, [r7, #4]
 8000e5e:	f7ff ff31 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, 0x3E);
 8000e62:	213e      	movs	r1, #62	@ 0x3e
 8000e64:	6878      	ldr	r0, [r7, #4]
 8000e66:	f7ff ff2d 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, CMD_DEACTIVE_SCROLLING);   //disable scrolling
 8000e6a:	212e      	movs	r1, #46	@ 0x2e
 8000e6c:	6878      	ldr	r0, [r7, #4]
 8000e6e:	f7ff ff29 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, CMD_NORMAL_BRIGHTNESS_DISPLAY_ON);//set display on
 8000e72:	21af      	movs	r1, #175	@ 0xaf
 8000e74:	6878      	ldr	r0, [r7, #4]
 8000e76:	f7ff ff25 	bl	8000cc4 <send_cmd>
}
 8000e7a:	bf00      	nop
 8000e7c:	3708      	adds	r7, #8
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}

08000e82 <SSD1331_DrawPixel>:

void SSD1331_DrawPixel(SSD1331Struct * ssd13321, uint16_t x, uint16_t y, uint16_t color)
{
 8000e82:	b580      	push	{r7, lr}
 8000e84:	b084      	sub	sp, #16
 8000e86:	af00      	add	r7, sp, #0
 8000e88:	60f8      	str	r0, [r7, #12]
 8000e8a:	4608      	mov	r0, r1
 8000e8c:	4611      	mov	r1, r2
 8000e8e:	461a      	mov	r2, r3
 8000e90:	4603      	mov	r3, r0
 8000e92:	817b      	strh	r3, [r7, #10]
 8000e94:	460b      	mov	r3, r1
 8000e96:	813b      	strh	r3, [r7, #8]
 8000e98:	4613      	mov	r3, r2
 8000e9a:	80fb      	strh	r3, [r7, #6]
    if ((x < 0) || (x >= RGB_OLED_WIDTH) || (y < 0) || (y >= RGB_OLED_HEIGHT))
 8000e9c:	897b      	ldrh	r3, [r7, #10]
 8000e9e:	2b5f      	cmp	r3, #95	@ 0x5f
 8000ea0:	d848      	bhi.n	8000f34 <SSD1331_DrawPixel+0xb2>
 8000ea2:	893b      	ldrh	r3, [r7, #8]
 8000ea4:	2b3f      	cmp	r3, #63	@ 0x3f
 8000ea6:	d845      	bhi.n	8000f34 <SSD1331_DrawPixel+0xb2>
        return;
    //set column point
    send_cmd(ssd13321, CMD_SET_COLUMN_ADDRESS);
 8000ea8:	2115      	movs	r1, #21
 8000eaa:	68f8      	ldr	r0, [r7, #12]
 8000eac:	f7ff ff0a 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, x);
 8000eb0:	897b      	ldrh	r3, [r7, #10]
 8000eb2:	b2db      	uxtb	r3, r3
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	68f8      	ldr	r0, [r7, #12]
 8000eb8:	f7ff ff04 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, RGB_OLED_WIDTH-1);
 8000ebc:	215f      	movs	r1, #95	@ 0x5f
 8000ebe:	68f8      	ldr	r0, [r7, #12]
 8000ec0:	f7ff ff00 	bl	8000cc4 <send_cmd>
    //set row point
    send_cmd(ssd13321, CMD_SET_ROW_ADDRESS);
 8000ec4:	2175      	movs	r1, #117	@ 0x75
 8000ec6:	68f8      	ldr	r0, [r7, #12]
 8000ec8:	f7ff fefc 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, y);
 8000ecc:	893b      	ldrh	r3, [r7, #8]
 8000ece:	b2db      	uxtb	r3, r3
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	68f8      	ldr	r0, [r7, #12]
 8000ed4:	f7ff fef6 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, RGB_OLED_HEIGHT-1);
 8000ed8:	213f      	movs	r1, #63	@ 0x3f
 8000eda:	68f8      	ldr	r0, [r7, #12]
 8000edc:	f7ff fef2 	bl	8000cc4 <send_cmd>

	HAL_GPIO_WritePin(ssd13321->DCPort, ssd13321->DCTPin, GPIO_PIN_SET); //DC
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	f8b3 3070 	ldrh.w	r3, [r3, #112]	@ 0x70
 8000eea:	2201      	movs	r2, #1
 8000eec:	4619      	mov	r1, r3
 8000eee:	f001 f9cd 	bl	800228c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ssd13321->CSPort, ssd13321->CSPin, GPIO_PIN_RESET); //CS
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 8000efc:	2200      	movs	r2, #0
 8000efe:	4619      	mov	r1, r3
 8000f00:	f001 f9c4 	bl	800228c <HAL_GPIO_WritePin>

	send_data(ssd13321, color >> 8);
 8000f04:	88fb      	ldrh	r3, [r7, #6]
 8000f06:	0a1b      	lsrs	r3, r3, #8
 8000f08:	b29b      	uxth	r3, r3
 8000f0a:	b2db      	uxtb	r3, r3
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	68f8      	ldr	r0, [r7, #12]
 8000f10:	f7ff fec8 	bl	8000ca4 <send_data>
	send_data(ssd13321, color);
 8000f14:	88fb      	ldrh	r3, [r7, #6]
 8000f16:	b2db      	uxtb	r3, r3
 8000f18:	4619      	mov	r1, r3
 8000f1a:	68f8      	ldr	r0, [r7, #12]
 8000f1c:	f7ff fec2 	bl	8000ca4 <send_data>

	HAL_GPIO_WritePin(ssd13321->CSPort, ssd13321->CSPin, GPIO_PIN_SET); //CS
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	f001 f9ad 	bl	800228c <HAL_GPIO_WritePin>
 8000f32:	e000      	b.n	8000f36 <SSD1331_DrawPixel+0xb4>
        return;
 8000f34:	bf00      	nop
}
 8000f36:	3710      	adds	r7, #16
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <SSD1331_DrawLine>:

void SSD1331_DrawLine(SSD1331Struct * ssd13321, uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	60f8      	str	r0, [r7, #12]
 8000f44:	4608      	mov	r0, r1
 8000f46:	4611      	mov	r1, r2
 8000f48:	461a      	mov	r2, r3
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	817b      	strh	r3, [r7, #10]
 8000f4e:	460b      	mov	r3, r1
 8000f50:	813b      	strh	r3, [r7, #8]
 8000f52:	4613      	mov	r3, r2
 8000f54:	80fb      	strh	r3, [r7, #6]
    if((x0 < 0) || (y0 < 0) || (x1 < 0) || (y1 < 0))
        return;

    if (x0 >= RGB_OLED_WIDTH)  x0 = RGB_OLED_WIDTH - 1;
 8000f56:	897b      	ldrh	r3, [r7, #10]
 8000f58:	2b5f      	cmp	r3, #95	@ 0x5f
 8000f5a:	d901      	bls.n	8000f60 <SSD1331_DrawLine+0x24>
 8000f5c:	235f      	movs	r3, #95	@ 0x5f
 8000f5e:	817b      	strh	r3, [r7, #10]
    if (y0 >= RGB_OLED_HEIGHT) y0 = RGB_OLED_HEIGHT - 1;
 8000f60:	893b      	ldrh	r3, [r7, #8]
 8000f62:	2b3f      	cmp	r3, #63	@ 0x3f
 8000f64:	d901      	bls.n	8000f6a <SSD1331_DrawLine+0x2e>
 8000f66:	233f      	movs	r3, #63	@ 0x3f
 8000f68:	813b      	strh	r3, [r7, #8]
    if (x1 >= RGB_OLED_WIDTH)  x1 = RGB_OLED_WIDTH - 1;
 8000f6a:	88fb      	ldrh	r3, [r7, #6]
 8000f6c:	2b5f      	cmp	r3, #95	@ 0x5f
 8000f6e:	d901      	bls.n	8000f74 <SSD1331_DrawLine+0x38>
 8000f70:	235f      	movs	r3, #95	@ 0x5f
 8000f72:	80fb      	strh	r3, [r7, #6]
    if (y1 >= RGB_OLED_HEIGHT) y1 = RGB_OLED_HEIGHT - 1;
 8000f74:	8b3b      	ldrh	r3, [r7, #24]
 8000f76:	2b3f      	cmp	r3, #63	@ 0x3f
 8000f78:	d901      	bls.n	8000f7e <SSD1331_DrawLine+0x42>
 8000f7a:	233f      	movs	r3, #63	@ 0x3f
 8000f7c:	833b      	strh	r3, [r7, #24]

    send_cmd(ssd13321, CMD_DRAW_LINE);//draw line
 8000f7e:	2121      	movs	r1, #33	@ 0x21
 8000f80:	68f8      	ldr	r0, [r7, #12]
 8000f82:	f7ff fe9f 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, x0);//start column
 8000f86:	897b      	ldrh	r3, [r7, #10]
 8000f88:	b2db      	uxtb	r3, r3
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	68f8      	ldr	r0, [r7, #12]
 8000f8e:	f7ff fe99 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, y0);//start row
 8000f92:	893b      	ldrh	r3, [r7, #8]
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	4619      	mov	r1, r3
 8000f98:	68f8      	ldr	r0, [r7, #12]
 8000f9a:	f7ff fe93 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, x1);//end column
 8000f9e:	88fb      	ldrh	r3, [r7, #6]
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	68f8      	ldr	r0, [r7, #12]
 8000fa6:	f7ff fe8d 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, y1);//end row
 8000faa:	8b3b      	ldrh	r3, [r7, #24]
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	4619      	mov	r1, r3
 8000fb0:	68f8      	ldr	r0, [r7, #12]
 8000fb2:	f7ff fe87 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, (uint8_t)((color>>11)&0x1F));//R
 8000fb6:	8bbb      	ldrh	r3, [r7, #28]
 8000fb8:	0adb      	lsrs	r3, r3, #11
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	f003 031f 	and.w	r3, r3, #31
 8000fc2:	b2db      	uxtb	r3, r3
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	68f8      	ldr	r0, [r7, #12]
 8000fc8:	f7ff fe7c 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, (uint8_t)((color>>5)&0x3F));//G
 8000fcc:	8bbb      	ldrh	r3, [r7, #28]
 8000fce:	095b      	lsrs	r3, r3, #5
 8000fd0:	b29b      	uxth	r3, r3
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	4619      	mov	r1, r3
 8000fdc:	68f8      	ldr	r0, [r7, #12]
 8000fde:	f7ff fe71 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, (uint8_t)(color&0x1F));//B
 8000fe2:	8bbb      	ldrh	r3, [r7, #28]
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	f003 031f 	and.w	r3, r3, #31
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	4619      	mov	r1, r3
 8000fee:	68f8      	ldr	r0, [r7, #12]
 8000ff0:	f7ff fe68 	bl	8000cc4 <send_cmd>
}
 8000ff4:	3710      	adds	r7, #16
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}

08000ffa <SSD1331_DrawCircle>:

void SSD1331_DrawCircle(SSD1331Struct * ssd13321, uint16_t x, uint16_t y, uint16_t radius, uint16_t color) {
 8000ffa:	b580      	push	{r7, lr}
 8000ffc:	b086      	sub	sp, #24
 8000ffe:	af00      	add	r7, sp, #0
 8001000:	60f8      	str	r0, [r7, #12]
 8001002:	4608      	mov	r0, r1
 8001004:	4611      	mov	r1, r2
 8001006:	461a      	mov	r2, r3
 8001008:	4603      	mov	r3, r0
 800100a:	817b      	strh	r3, [r7, #10]
 800100c:	460b      	mov	r3, r1
 800100e:	813b      	strh	r3, [r7, #8]
 8001010:	4613      	mov	r3, r2
 8001012:	80fb      	strh	r3, [r7, #6]
	signed char xc = 0;
 8001014:	2300      	movs	r3, #0
 8001016:	75fb      	strb	r3, [r7, #23]
	signed char yc = 0;
 8001018:	2300      	movs	r3, #0
 800101a:	75bb      	strb	r3, [r7, #22]
	signed char p = 0;
 800101c:	2300      	movs	r3, #0
 800101e:	757b      	strb	r3, [r7, #21]

    // Out of range
    if (x >= RGB_OLED_WIDTH || y >= RGB_OLED_HEIGHT)
 8001020:	897b      	ldrh	r3, [r7, #10]
 8001022:	2b5f      	cmp	r3, #95	@ 0x5f
 8001024:	f200 80c0 	bhi.w	80011a8 <SSD1331_DrawCircle+0x1ae>
 8001028:	893b      	ldrh	r3, [r7, #8]
 800102a:	2b3f      	cmp	r3, #63	@ 0x3f
 800102c:	f200 80bc 	bhi.w	80011a8 <SSD1331_DrawCircle+0x1ae>
        return;

    yc = radius;
 8001030:	88fb      	ldrh	r3, [r7, #6]
 8001032:	75bb      	strb	r3, [r7, #22]
    p = 3 - (radius<<1);
 8001034:	88fb      	ldrh	r3, [r7, #6]
 8001036:	b2db      	uxtb	r3, r3
 8001038:	005b      	lsls	r3, r3, #1
 800103a:	b2db      	uxtb	r3, r3
 800103c:	f1c3 0303 	rsb	r3, r3, #3
 8001040:	b2db      	uxtb	r3, r3
 8001042:	757b      	strb	r3, [r7, #21]
    while (xc <= yc)
 8001044:	e0a8      	b.n	8001198 <SSD1331_DrawCircle+0x19e>
    {
    	SSD1331_DrawPixel(ssd13321, x + xc, y + yc, color);
 8001046:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800104a:	b29a      	uxth	r2, r3
 800104c:	897b      	ldrh	r3, [r7, #10]
 800104e:	4413      	add	r3, r2
 8001050:	b299      	uxth	r1, r3
 8001052:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001056:	b29a      	uxth	r2, r3
 8001058:	893b      	ldrh	r3, [r7, #8]
 800105a:	4413      	add	r3, r2
 800105c:	b29a      	uxth	r2, r3
 800105e:	8c3b      	ldrh	r3, [r7, #32]
 8001060:	68f8      	ldr	r0, [r7, #12]
 8001062:	f7ff ff0e 	bl	8000e82 <SSD1331_DrawPixel>
    	SSD1331_DrawPixel(ssd13321, x + xc, y - yc, color);
 8001066:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800106a:	b29a      	uxth	r2, r3
 800106c:	897b      	ldrh	r3, [r7, #10]
 800106e:	4413      	add	r3, r2
 8001070:	b299      	uxth	r1, r3
 8001072:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001076:	b29b      	uxth	r3, r3
 8001078:	893a      	ldrh	r2, [r7, #8]
 800107a:	1ad3      	subs	r3, r2, r3
 800107c:	b29a      	uxth	r2, r3
 800107e:	8c3b      	ldrh	r3, [r7, #32]
 8001080:	68f8      	ldr	r0, [r7, #12]
 8001082:	f7ff fefe 	bl	8000e82 <SSD1331_DrawPixel>
    	SSD1331_DrawPixel(ssd13321, x - xc, y + yc, color);
 8001086:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800108a:	b29b      	uxth	r3, r3
 800108c:	897a      	ldrh	r2, [r7, #10]
 800108e:	1ad3      	subs	r3, r2, r3
 8001090:	b299      	uxth	r1, r3
 8001092:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001096:	b29a      	uxth	r2, r3
 8001098:	893b      	ldrh	r3, [r7, #8]
 800109a:	4413      	add	r3, r2
 800109c:	b29a      	uxth	r2, r3
 800109e:	8c3b      	ldrh	r3, [r7, #32]
 80010a0:	68f8      	ldr	r0, [r7, #12]
 80010a2:	f7ff feee 	bl	8000e82 <SSD1331_DrawPixel>
    	SSD1331_DrawPixel(ssd13321, x - xc, y - yc, color);
 80010a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80010aa:	b29b      	uxth	r3, r3
 80010ac:	897a      	ldrh	r2, [r7, #10]
 80010ae:	1ad3      	subs	r3, r2, r3
 80010b0:	b299      	uxth	r1, r3
 80010b2:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80010b6:	b29b      	uxth	r3, r3
 80010b8:	893a      	ldrh	r2, [r7, #8]
 80010ba:	1ad3      	subs	r3, r2, r3
 80010bc:	b29a      	uxth	r2, r3
 80010be:	8c3b      	ldrh	r3, [r7, #32]
 80010c0:	68f8      	ldr	r0, [r7, #12]
 80010c2:	f7ff fede 	bl	8000e82 <SSD1331_DrawPixel>
    	SSD1331_DrawPixel(ssd13321, x + yc, y + xc, color);
 80010c6:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80010ca:	b29a      	uxth	r2, r3
 80010cc:	897b      	ldrh	r3, [r7, #10]
 80010ce:	4413      	add	r3, r2
 80010d0:	b299      	uxth	r1, r3
 80010d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80010d6:	b29a      	uxth	r2, r3
 80010d8:	893b      	ldrh	r3, [r7, #8]
 80010da:	4413      	add	r3, r2
 80010dc:	b29a      	uxth	r2, r3
 80010de:	8c3b      	ldrh	r3, [r7, #32]
 80010e0:	68f8      	ldr	r0, [r7, #12]
 80010e2:	f7ff fece 	bl	8000e82 <SSD1331_DrawPixel>
    	SSD1331_DrawPixel(ssd13321, x + yc, y - xc, color);
 80010e6:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80010ea:	b29a      	uxth	r2, r3
 80010ec:	897b      	ldrh	r3, [r7, #10]
 80010ee:	4413      	add	r3, r2
 80010f0:	b299      	uxth	r1, r3
 80010f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	893a      	ldrh	r2, [r7, #8]
 80010fa:	1ad3      	subs	r3, r2, r3
 80010fc:	b29a      	uxth	r2, r3
 80010fe:	8c3b      	ldrh	r3, [r7, #32]
 8001100:	68f8      	ldr	r0, [r7, #12]
 8001102:	f7ff febe 	bl	8000e82 <SSD1331_DrawPixel>
    	SSD1331_DrawPixel(ssd13321, x - yc, y + xc, color);
 8001106:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800110a:	b29b      	uxth	r3, r3
 800110c:	897a      	ldrh	r2, [r7, #10]
 800110e:	1ad3      	subs	r3, r2, r3
 8001110:	b299      	uxth	r1, r3
 8001112:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001116:	b29a      	uxth	r2, r3
 8001118:	893b      	ldrh	r3, [r7, #8]
 800111a:	4413      	add	r3, r2
 800111c:	b29a      	uxth	r2, r3
 800111e:	8c3b      	ldrh	r3, [r7, #32]
 8001120:	68f8      	ldr	r0, [r7, #12]
 8001122:	f7ff feae 	bl	8000e82 <SSD1331_DrawPixel>
    	SSD1331_DrawPixel(ssd13321, x - yc, y - xc, color);
 8001126:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800112a:	b29b      	uxth	r3, r3
 800112c:	897a      	ldrh	r2, [r7, #10]
 800112e:	1ad3      	subs	r3, r2, r3
 8001130:	b299      	uxth	r1, r3
 8001132:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001136:	b29b      	uxth	r3, r3
 8001138:	893a      	ldrh	r2, [r7, #8]
 800113a:	1ad3      	subs	r3, r2, r3
 800113c:	b29a      	uxth	r2, r3
 800113e:	8c3b      	ldrh	r3, [r7, #32]
 8001140:	68f8      	ldr	r0, [r7, #12]
 8001142:	f7ff fe9e 	bl	8000e82 <SSD1331_DrawPixel>
        if (p < 0) p += (xc++ << 2) + 6;
 8001146:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800114a:	2b00      	cmp	r3, #0
 800114c:	da0e      	bge.n	800116c <SSD1331_DrawCircle+0x172>
 800114e:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8001152:	b2d3      	uxtb	r3, r2
 8001154:	3301      	adds	r3, #1
 8001156:	b2db      	uxtb	r3, r3
 8001158:	75fb      	strb	r3, [r7, #23]
 800115a:	4613      	mov	r3, r2
 800115c:	009b      	lsls	r3, r3, #2
 800115e:	3306      	adds	r3, #6
 8001160:	b2da      	uxtb	r2, r3
 8001162:	7d7b      	ldrb	r3, [r7, #21]
 8001164:	4413      	add	r3, r2
 8001166:	b2db      	uxtb	r3, r3
 8001168:	757b      	strb	r3, [r7, #21]
 800116a:	e015      	b.n	8001198 <SSD1331_DrawCircle+0x19e>
            else p += ((xc++ - yc--)<<2) + 10;
 800116c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8001170:	b2d3      	uxtb	r3, r2
 8001172:	3301      	adds	r3, #1
 8001174:	b2db      	uxtb	r3, r3
 8001176:	75fb      	strb	r3, [r7, #23]
 8001178:	4611      	mov	r1, r2
 800117a:	f997 2016 	ldrsb.w	r2, [r7, #22]
 800117e:	b2d3      	uxtb	r3, r2
 8001180:	3b01      	subs	r3, #1
 8001182:	b2db      	uxtb	r3, r3
 8001184:	75bb      	strb	r3, [r7, #22]
 8001186:	4613      	mov	r3, r2
 8001188:	1acb      	subs	r3, r1, r3
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	330a      	adds	r3, #10
 800118e:	b2da      	uxtb	r2, r3
 8001190:	7d7b      	ldrb	r3, [r7, #21]
 8001192:	4413      	add	r3, r2
 8001194:	b2db      	uxtb	r3, r3
 8001196:	757b      	strb	r3, [r7, #21]
    while (xc <= yc)
 8001198:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800119c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80011a0:	429a      	cmp	r2, r3
 80011a2:	f77f af50 	ble.w	8001046 <SSD1331_DrawCircle+0x4c>
 80011a6:	e000      	b.n	80011aa <SSD1331_DrawCircle+0x1b0>
        return;
 80011a8:	bf00      	nop
    }

}
 80011aa:	3718      	adds	r7, #24
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}

080011b0 <SSD1331_DrawRect>:

void SSD1331_DrawRect(SSD1331Struct * ssd13321, uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t outColor, uint16_t fillColor)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	60f8      	str	r0, [r7, #12]
 80011b8:	4608      	mov	r0, r1
 80011ba:	4611      	mov	r1, r2
 80011bc:	461a      	mov	r2, r3
 80011be:	4603      	mov	r3, r0
 80011c0:	817b      	strh	r3, [r7, #10]
 80011c2:	460b      	mov	r3, r1
 80011c4:	813b      	strh	r3, [r7, #8]
 80011c6:	4613      	mov	r3, r2
 80011c8:	80fb      	strh	r3, [r7, #6]
    if((x0 < 0) || (y0 < 0) || (x1 < 0) || (y1 < 0))
        return;

    if (x0 >= RGB_OLED_WIDTH)  x0 = RGB_OLED_WIDTH - 1;
 80011ca:	897b      	ldrh	r3, [r7, #10]
 80011cc:	2b5f      	cmp	r3, #95	@ 0x5f
 80011ce:	d901      	bls.n	80011d4 <SSD1331_DrawRect+0x24>
 80011d0:	235f      	movs	r3, #95	@ 0x5f
 80011d2:	817b      	strh	r3, [r7, #10]
    if (y0 >= RGB_OLED_HEIGHT) y0 = RGB_OLED_HEIGHT - 1;
 80011d4:	893b      	ldrh	r3, [r7, #8]
 80011d6:	2b3f      	cmp	r3, #63	@ 0x3f
 80011d8:	d901      	bls.n	80011de <SSD1331_DrawRect+0x2e>
 80011da:	233f      	movs	r3, #63	@ 0x3f
 80011dc:	813b      	strh	r3, [r7, #8]
    if (x1 >= RGB_OLED_WIDTH)  x1 = RGB_OLED_WIDTH - 1;
 80011de:	88fb      	ldrh	r3, [r7, #6]
 80011e0:	2b5f      	cmp	r3, #95	@ 0x5f
 80011e2:	d901      	bls.n	80011e8 <SSD1331_DrawRect+0x38>
 80011e4:	235f      	movs	r3, #95	@ 0x5f
 80011e6:	80fb      	strh	r3, [r7, #6]
    if (y1 >= RGB_OLED_HEIGHT) y1 = RGB_OLED_HEIGHT - 1;
 80011e8:	8b3b      	ldrh	r3, [r7, #24]
 80011ea:	2b3f      	cmp	r3, #63	@ 0x3f
 80011ec:	d901      	bls.n	80011f2 <SSD1331_DrawRect+0x42>
 80011ee:	233f      	movs	r3, #63	@ 0x3f
 80011f0:	833b      	strh	r3, [r7, #24]

    send_cmd(ssd13321, CMD_FILL_WINDOW);//fill window
 80011f2:	2126      	movs	r1, #38	@ 0x26
 80011f4:	68f8      	ldr	r0, [r7, #12]
 80011f6:	f7ff fd65 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, ENABLE_FILL);
 80011fa:	2101      	movs	r1, #1
 80011fc:	68f8      	ldr	r0, [r7, #12]
 80011fe:	f7ff fd61 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, CMD_DRAW_RECTANGLE);//draw rectangle
 8001202:	2122      	movs	r1, #34	@ 0x22
 8001204:	68f8      	ldr	r0, [r7, #12]
 8001206:	f7ff fd5d 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, x0);//start column
 800120a:	897b      	ldrh	r3, [r7, #10]
 800120c:	b2db      	uxtb	r3, r3
 800120e:	4619      	mov	r1, r3
 8001210:	68f8      	ldr	r0, [r7, #12]
 8001212:	f7ff fd57 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, y0);//start row
 8001216:	893b      	ldrh	r3, [r7, #8]
 8001218:	b2db      	uxtb	r3, r3
 800121a:	4619      	mov	r1, r3
 800121c:	68f8      	ldr	r0, [r7, #12]
 800121e:	f7ff fd51 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, x1);//end column
 8001222:	88fb      	ldrh	r3, [r7, #6]
 8001224:	b2db      	uxtb	r3, r3
 8001226:	4619      	mov	r1, r3
 8001228:	68f8      	ldr	r0, [r7, #12]
 800122a:	f7ff fd4b 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, y1);//end row
 800122e:	8b3b      	ldrh	r3, [r7, #24]
 8001230:	b2db      	uxtb	r3, r3
 8001232:	4619      	mov	r1, r3
 8001234:	68f8      	ldr	r0, [r7, #12]
 8001236:	f7ff fd45 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, (uint8_t)((outColor>>11)&0x1F));//R
 800123a:	8bbb      	ldrh	r3, [r7, #28]
 800123c:	0adb      	lsrs	r3, r3, #11
 800123e:	b29b      	uxth	r3, r3
 8001240:	b2db      	uxtb	r3, r3
 8001242:	f003 031f 	and.w	r3, r3, #31
 8001246:	b2db      	uxtb	r3, r3
 8001248:	4619      	mov	r1, r3
 800124a:	68f8      	ldr	r0, [r7, #12]
 800124c:	f7ff fd3a 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, (uint8_t)((outColor>>5)&0x3F));//G
 8001250:	8bbb      	ldrh	r3, [r7, #28]
 8001252:	095b      	lsrs	r3, r3, #5
 8001254:	b29b      	uxth	r3, r3
 8001256:	b2db      	uxtb	r3, r3
 8001258:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800125c:	b2db      	uxtb	r3, r3
 800125e:	4619      	mov	r1, r3
 8001260:	68f8      	ldr	r0, [r7, #12]
 8001262:	f7ff fd2f 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, (uint8_t)(outColor&0x1F));//B
 8001266:	8bbb      	ldrh	r3, [r7, #28]
 8001268:	b2db      	uxtb	r3, r3
 800126a:	f003 031f 	and.w	r3, r3, #31
 800126e:	b2db      	uxtb	r3, r3
 8001270:	4619      	mov	r1, r3
 8001272:	68f8      	ldr	r0, [r7, #12]
 8001274:	f7ff fd26 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, (uint8_t)((fillColor>>11)&0x1F));//R
 8001278:	8c3b      	ldrh	r3, [r7, #32]
 800127a:	0adb      	lsrs	r3, r3, #11
 800127c:	b29b      	uxth	r3, r3
 800127e:	b2db      	uxtb	r3, r3
 8001280:	f003 031f 	and.w	r3, r3, #31
 8001284:	b2db      	uxtb	r3, r3
 8001286:	4619      	mov	r1, r3
 8001288:	68f8      	ldr	r0, [r7, #12]
 800128a:	f7ff fd1b 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, (uint8_t)((fillColor>>5)&0x3F));//G
 800128e:	8c3b      	ldrh	r3, [r7, #32]
 8001290:	095b      	lsrs	r3, r3, #5
 8001292:	b29b      	uxth	r3, r3
 8001294:	b2db      	uxtb	r3, r3
 8001296:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800129a:	b2db      	uxtb	r3, r3
 800129c:	4619      	mov	r1, r3
 800129e:	68f8      	ldr	r0, [r7, #12]
 80012a0:	f7ff fd10 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, (uint8_t)(fillColor&0x1F));//B
 80012a4:	8c3b      	ldrh	r3, [r7, #32]
 80012a6:	b2db      	uxtb	r3, r3
 80012a8:	f003 031f 	and.w	r3, r3, #31
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	4619      	mov	r1, r3
 80012b0:	68f8      	ldr	r0, [r7, #12]
 80012b2:	f7ff fd07 	bl	8000cc4 <send_cmd>
}
 80012b6:	3710      	adds	r7, #16
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}

080012bc <SSD1331_SetTextPos>:

// Set current position in cache
void SSD1331_SetTextPos(SSD1331Struct * ssd13321, uint8_t x, uint8_t y) {
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
 80012c4:	460b      	mov	r3, r1
 80012c6:	70fb      	strb	r3, [r7, #3]
 80012c8:	4613      	mov	r3, r2
 80012ca:	70bb      	strb	r3, [r7, #2]
	ssd13321->CHR_X = x;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	78fa      	ldrb	r2, [r7, #3]
 80012d0:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
	ssd13321->CHR_Y = y;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	78ba      	ldrb	r2, [r7, #2]
 80012d8:	f883 207b 	strb.w	r2, [r3, #123]	@ 0x7b
}
 80012dc:	bf00      	nop
 80012de:	370c      	adds	r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr

080012e8 <SSD1331_IncPos>:

void SSD1331_IncPos(SSD1331Struct * ssd13321, LcdFontSize size) {
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	460b      	mov	r3, r1
 80012f2:	70fb      	strb	r3, [r7, #3]
	ssd13321->CHR_X += 6*size;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	f893 207a 	ldrb.w	r2, [r3, #122]	@ 0x7a
 80012fa:	78fb      	ldrb	r3, [r7, #3]
 80012fc:	4619      	mov	r1, r3
 80012fe:	0049      	lsls	r1, r1, #1
 8001300:	440b      	add	r3, r1
 8001302:	005b      	lsls	r3, r3, #1
 8001304:	b2db      	uxtb	r3, r3
 8001306:	4413      	add	r3, r2
 8001308:	b2da      	uxtb	r2, r3
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
	if (ssd13321->CHR_X + 6*size > RGB_OLED_WIDTH) {
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	f893 307a 	ldrb.w	r3, [r3, #122]	@ 0x7a
 8001316:	4619      	mov	r1, r3
 8001318:	78fa      	ldrb	r2, [r7, #3]
 800131a:	4613      	mov	r3, r2
 800131c:	005b      	lsls	r3, r3, #1
 800131e:	4413      	add	r3, r2
 8001320:	005b      	lsls	r3, r3, #1
 8001322:	440b      	add	r3, r1
 8001324:	2b60      	cmp	r3, #96	@ 0x60
 8001326:	dd1b      	ble.n	8001360 <SSD1331_IncPos+0x78>
		ssd13321->CHR_X = 0;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2200      	movs	r2, #0
 800132c:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
		ssd13321->CHR_Y += 8*size;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	f893 207b 	ldrb.w	r2, [r3, #123]	@ 0x7b
 8001336:	78fb      	ldrb	r3, [r7, #3]
 8001338:	00db      	lsls	r3, r3, #3
 800133a:	b2db      	uxtb	r3, r3
 800133c:	4413      	add	r3, r2
 800133e:	b2da      	uxtb	r2, r3
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	f883 207b 	strb.w	r2, [r3, #123]	@ 0x7b
		if (ssd13321->CHR_Y + 8*size > RGB_OLED_HEIGHT) {
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
 800134c:	461a      	mov	r2, r3
 800134e:	78fb      	ldrb	r3, [r7, #3]
 8001350:	00db      	lsls	r3, r3, #3
 8001352:	4413      	add	r3, r2
 8001354:	2b40      	cmp	r3, #64	@ 0x40
 8001356:	dd03      	ble.n	8001360 <SSD1331_IncPos+0x78>
			ssd13321->CHR_Y = 0;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2200      	movs	r2, #0
 800135c:	f883 207b 	strb.w	r2, [r3, #123]	@ 0x7b
		}
	}
}
 8001360:	bf00      	nop
 8001362:	370c      	adds	r7, #12
 8001364:	46bd      	mov	sp, r7
 8001366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136a:	4770      	bx	lr

0800136c <SSD1331_Chr>:

void SSD1331_Chr(SSD1331Struct * ssd13321, LcdFontSize size, uint8_t ch, uint16_t chr_color, uint16_t bg_color) {
 800136c:	b590      	push	{r4, r7, lr}
 800136e:	b087      	sub	sp, #28
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	4608      	mov	r0, r1
 8001376:	4611      	mov	r1, r2
 8001378:	461a      	mov	r2, r3
 800137a:	4603      	mov	r3, r0
 800137c:	70fb      	strb	r3, [r7, #3]
 800137e:	460b      	mov	r3, r1
 8001380:	70bb      	strb	r3, [r7, #2]
 8001382:	4613      	mov	r3, r2
 8001384:	803b      	strh	r3, [r7, #0]
	uint8_t y, x, sx, sy;
	uint16_t color;
	/////uint16_t cx=CHR_X*6*size;
	uint16_t cx = ssd13321->CHR_X;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	f893 307a 	ldrb.w	r3, [r3, #122]	@ 0x7a
 800138c:	823b      	strh	r3, [r7, #16]
	/////uint16_t cy=CHR_Y*8*size;
	uint16_t cy = ssd13321->CHR_Y;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
 8001394:	81fb      	strh	r3, [r7, #14]

	if ( (cx + 6*size > RGB_OLED_WIDTH) || (cy + 8*size > RGB_OLED_HEIGHT) ) {
 8001396:	8a39      	ldrh	r1, [r7, #16]
 8001398:	78fa      	ldrb	r2, [r7, #3]
 800139a:	4613      	mov	r3, r2
 800139c:	005b      	lsls	r3, r3, #1
 800139e:	4413      	add	r3, r2
 80013a0:	005b      	lsls	r3, r3, #1
 80013a2:	440b      	add	r3, r1
 80013a4:	2b60      	cmp	r3, #96	@ 0x60
 80013a6:	f300 8181 	bgt.w	80016ac <SSD1331_Chr+0x340>
 80013aa:	89fa      	ldrh	r2, [r7, #14]
 80013ac:	78fb      	ldrb	r3, [r7, #3]
 80013ae:	00db      	lsls	r3, r3, #3
 80013b0:	4413      	add	r3, r2
 80013b2:	2b40      	cmp	r3, #64	@ 0x40
 80013b4:	f300 817a 	bgt.w	80016ac <SSD1331_Chr+0x340>
		return;
	}

	// CHR
    if ( (ch >= 0x20) && (ch <= 0x7F) )
 80013b8:	78bb      	ldrb	r3, [r7, #2]
 80013ba:	2b1f      	cmp	r3, #31
 80013bc:	d907      	bls.n	80013ce <SSD1331_Chr+0x62>
 80013be:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	db03      	blt.n	80013ce <SSD1331_Chr+0x62>
    {
        // offset in symbols table ASCII[0x20-0x7F]
        ch -= 32;
 80013c6:	78bb      	ldrb	r3, [r7, #2]
 80013c8:	3b20      	subs	r3, #32
 80013ca:	70bb      	strb	r3, [r7, #2]
 80013cc:	e008      	b.n	80013e0 <SSD1331_Chr+0x74>
    }
    else if (ch >= 0xC0)
 80013ce:	78bb      	ldrb	r3, [r7, #2]
 80013d0:	2bbf      	cmp	r3, #191	@ 0xbf
 80013d2:	d903      	bls.n	80013dc <SSD1331_Chr+0x70>
    {
        // offset in symbols table CP1251[0xC0-0xFF] (Cyrillic)
        ch -= 96;
 80013d4:	78bb      	ldrb	r3, [r7, #2]
 80013d6:	3b60      	subs	r3, #96	@ 0x60
 80013d8:	70bb      	strb	r3, [r7, #2]
 80013da:	e001      	b.n	80013e0 <SSD1331_Chr+0x74>
    }
    else
    {
        // Ignore unknown symbols
        ch = 95;
 80013dc:	235f      	movs	r3, #95	@ 0x5f
 80013de:	70bb      	strb	r3, [r7, #2]
    }

    if ((size > FONT_1X) & (ch > 15) & (ch < 26)) {
 80013e0:	78fb      	ldrb	r3, [r7, #3]
 80013e2:	2b01      	cmp	r3, #1
 80013e4:	bf8c      	ite	hi
 80013e6:	2301      	movhi	r3, #1
 80013e8:	2300      	movls	r3, #0
 80013ea:	b2da      	uxtb	r2, r3
 80013ec:	78bb      	ldrb	r3, [r7, #2]
 80013ee:	2b0f      	cmp	r3, #15
 80013f0:	bf8c      	ite	hi
 80013f2:	2301      	movhi	r3, #1
 80013f4:	2300      	movls	r3, #0
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	4013      	ands	r3, r2
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	461a      	mov	r2, r3
 80013fe:	78bb      	ldrb	r3, [r7, #2]
 8001400:	2b19      	cmp	r3, #25
 8001402:	bf94      	ite	ls
 8001404:	2301      	movls	r3, #1
 8001406:	2300      	movhi	r3, #0
 8001408:	b2db      	uxtb	r3, r3
 800140a:	4013      	ands	r3, r2
 800140c:	2b00      	cmp	r3, #0
 800140e:	f000 80b1 	beq.w	8001574 <SSD1331_Chr+0x208>
        ch -= 16;
 8001412:	78bb      	ldrb	r3, [r7, #2]
 8001414:	3b10      	subs	r3, #16
 8001416:	70bb      	strb	r3, [r7, #2]
    	for (sy = 0; sy<size; sy++) {
 8001418:	2300      	movs	r3, #0
 800141a:	753b      	strb	r3, [r7, #20]
 800141c:	e0a4      	b.n	8001568 <SSD1331_Chr+0x1fc>
    	for (y = 0; y<8; y++ ) {
 800141e:	2300      	movs	r3, #0
 8001420:	75fb      	strb	r3, [r7, #23]
 8001422:	e09a      	b.n	800155a <SSD1331_Chr+0x1ee>
    		//set column point
    		send_cmd(ssd13321, CMD_SET_COLUMN_ADDRESS);
 8001424:	2115      	movs	r1, #21
 8001426:	6878      	ldr	r0, [r7, #4]
 8001428:	f7ff fc4c 	bl	8000cc4 <send_cmd>
    		send_cmd(ssd13321, cx);
 800142c:	8a3b      	ldrh	r3, [r7, #16]
 800142e:	b2db      	uxtb	r3, r3
 8001430:	4619      	mov	r1, r3
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	f7ff fc46 	bl	8000cc4 <send_cmd>
    		send_cmd(ssd13321, RGB_OLED_WIDTH-1);
 8001438:	215f      	movs	r1, #95	@ 0x5f
 800143a:	6878      	ldr	r0, [r7, #4]
 800143c:	f7ff fc42 	bl	8000cc4 <send_cmd>
    		//set row point
    		send_cmd(ssd13321, CMD_SET_ROW_ADDRESS);
 8001440:	2175      	movs	r1, #117	@ 0x75
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f7ff fc3e 	bl	8000cc4 <send_cmd>
    		send_cmd(ssd13321, y + cy + sy*8);
 8001448:	89fb      	ldrh	r3, [r7, #14]
 800144a:	b2da      	uxtb	r2, r3
 800144c:	7dfb      	ldrb	r3, [r7, #23]
 800144e:	4413      	add	r3, r2
 8001450:	b2da      	uxtb	r2, r3
 8001452:	7d3b      	ldrb	r3, [r7, #20]
 8001454:	00db      	lsls	r3, r3, #3
 8001456:	b2db      	uxtb	r3, r3
 8001458:	4413      	add	r3, r2
 800145a:	b2db      	uxtb	r3, r3
 800145c:	4619      	mov	r1, r3
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	f7ff fc30 	bl	8000cc4 <send_cmd>
    		send_cmd(ssd13321, RGB_OLED_HEIGHT-1);
 8001464:	213f      	movs	r1, #63	@ 0x3f
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f7ff fc2c 	bl	8000cc4 <send_cmd>
    		HAL_GPIO_WritePin(ssd13321->DCPort, ssd13321->DCTPin, GPIO_PIN_SET); //dc
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	f8b3 3070 	ldrh.w	r3, [r3, #112]	@ 0x70
 8001476:	2201      	movs	r2, #1
 8001478:	4619      	mov	r1, r3
 800147a:	f000 ff07 	bl	800228c <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(ssd13321->CSPort, ssd13321->CSPin, GPIO_PIN_RESET); //cs
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 8001488:	2200      	movs	r2, #0
 800148a:	4619      	mov	r1, r3
 800148c:	f000 fefe 	bl	800228c <HAL_GPIO_WritePin>
    		for (x = 0; x < 5*size; x++ ) {
 8001490:	2300      	movs	r3, #0
 8001492:	75bb      	strb	r3, [r7, #22]
 8001494:	e057      	b.n	8001546 <SSD1331_Chr+0x1da>
    			if ( (((BigNumbers[ch][x+sy*10] >> y) & 0x01 ) & (size == FONT_2X)) |
 8001496:	78ba      	ldrb	r2, [r7, #2]
 8001498:	7db8      	ldrb	r0, [r7, #22]
 800149a:	7d39      	ldrb	r1, [r7, #20]
 800149c:	460b      	mov	r3, r1
 800149e:	009b      	lsls	r3, r3, #2
 80014a0:	440b      	add	r3, r1
 80014a2:	005b      	lsls	r3, r3, #1
 80014a4:	18c1      	adds	r1, r0, r3
 80014a6:	4883      	ldr	r0, [pc, #524]	@ (80016b4 <SSD1331_Chr+0x348>)
 80014a8:	4613      	mov	r3, r2
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	4413      	add	r3, r2
 80014ae:	009b      	lsls	r3, r3, #2
 80014b0:	4403      	add	r3, r0
 80014b2:	440b      	add	r3, r1
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	461a      	mov	r2, r3
 80014b8:	7dfb      	ldrb	r3, [r7, #23]
 80014ba:	fa42 f303 	asr.w	r3, r2, r3
 80014be:	f003 0301 	and.w	r3, r3, #1
 80014c2:	b2da      	uxtb	r2, r3
 80014c4:	78fb      	ldrb	r3, [r7, #3]
 80014c6:	2b02      	cmp	r3, #2
 80014c8:	bf0c      	ite	eq
 80014ca:	2301      	moveq	r3, #1
 80014cc:	2300      	movne	r3, #0
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	4013      	ands	r3, r2
 80014d2:	b2d8      	uxtb	r0, r3
    				 (((LargeNumbers[ch][x+sy*20] >> y) & 0x01 ) & (size == FONT_4X))
 80014d4:	78ba      	ldrb	r2, [r7, #2]
 80014d6:	7dbc      	ldrb	r4, [r7, #22]
 80014d8:	7d39      	ldrb	r1, [r7, #20]
 80014da:	460b      	mov	r3, r1
 80014dc:	009b      	lsls	r3, r3, #2
 80014de:	440b      	add	r3, r1
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	18e1      	adds	r1, r4, r3
 80014e4:	4c74      	ldr	r4, [pc, #464]	@ (80016b8 <SSD1331_Chr+0x34c>)
 80014e6:	4613      	mov	r3, r2
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	4413      	add	r3, r2
 80014ec:	011b      	lsls	r3, r3, #4
 80014ee:	4423      	add	r3, r4
 80014f0:	440b      	add	r3, r1
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	461a      	mov	r2, r3
 80014f6:	7dfb      	ldrb	r3, [r7, #23]
 80014f8:	fa42 f303 	asr.w	r3, r2, r3
 80014fc:	f003 0301 	and.w	r3, r3, #1
 8001500:	b2da      	uxtb	r2, r3
 8001502:	78fb      	ldrb	r3, [r7, #3]
 8001504:	2b04      	cmp	r3, #4
 8001506:	bf0c      	ite	eq
 8001508:	2301      	moveq	r3, #1
 800150a:	2300      	movne	r3, #0
 800150c:	b2db      	uxtb	r3, r3
 800150e:	4013      	ands	r3, r2
 8001510:	b2db      	uxtb	r3, r3
    			if ( (((BigNumbers[ch][x+sy*10] >> y) & 0x01 ) & (size == FONT_2X)) |
 8001512:	4303      	orrs	r3, r0
 8001514:	b2db      	uxtb	r3, r3
 8001516:	2b00      	cmp	r3, #0
 8001518:	d002      	beq.n	8001520 <SSD1331_Chr+0x1b4>

    				) {
    				color = chr_color;
 800151a:	883b      	ldrh	r3, [r7, #0]
 800151c:	827b      	strh	r3, [r7, #18]
 800151e:	e001      	b.n	8001524 <SSD1331_Chr+0x1b8>
    			}
    			else {
    				color = bg_color;
 8001520:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001522:	827b      	strh	r3, [r7, #18]
    			}
				send_data(ssd13321, color >> 8);
 8001524:	8a7b      	ldrh	r3, [r7, #18]
 8001526:	0a1b      	lsrs	r3, r3, #8
 8001528:	b29b      	uxth	r3, r3
 800152a:	b2db      	uxtb	r3, r3
 800152c:	4619      	mov	r1, r3
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f7ff fbb8 	bl	8000ca4 <send_data>
				send_data(ssd13321, color);
 8001534:	8a7b      	ldrh	r3, [r7, #18]
 8001536:	b2db      	uxtb	r3, r3
 8001538:	4619      	mov	r1, r3
 800153a:	6878      	ldr	r0, [r7, #4]
 800153c:	f7ff fbb2 	bl	8000ca4 <send_data>
    		for (x = 0; x < 5*size; x++ ) {
 8001540:	7dbb      	ldrb	r3, [r7, #22]
 8001542:	3301      	adds	r3, #1
 8001544:	75bb      	strb	r3, [r7, #22]
 8001546:	7db9      	ldrb	r1, [r7, #22]
 8001548:	78fa      	ldrb	r2, [r7, #3]
 800154a:	4613      	mov	r3, r2
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	4413      	add	r3, r2
 8001550:	4299      	cmp	r1, r3
 8001552:	dba0      	blt.n	8001496 <SSD1331_Chr+0x12a>
    	for (y = 0; y<8; y++ ) {
 8001554:	7dfb      	ldrb	r3, [r7, #23]
 8001556:	3301      	adds	r3, #1
 8001558:	75fb      	strb	r3, [r7, #23]
 800155a:	7dfb      	ldrb	r3, [r7, #23]
 800155c:	2b07      	cmp	r3, #7
 800155e:	f67f af61 	bls.w	8001424 <SSD1331_Chr+0xb8>
    	for (sy = 0; sy<size; sy++) {
 8001562:	7d3b      	ldrb	r3, [r7, #20]
 8001564:	3301      	adds	r3, #1
 8001566:	753b      	strb	r3, [r7, #20]
 8001568:	7d3a      	ldrb	r2, [r7, #20]
 800156a:	78fb      	ldrb	r3, [r7, #3]
 800156c:	429a      	cmp	r2, r3
 800156e:	f4ff af56 	bcc.w	800141e <SSD1331_Chr+0xb2>
 8001572:	e09c      	b.n	80016ae <SSD1331_Chr+0x342>
    		}
    	}
    	}
    }
    else {
    	for (y = 0; y<8; y++ ) {
 8001574:	2300      	movs	r3, #0
 8001576:	75fb      	strb	r3, [r7, #23]
 8001578:	e093      	b.n	80016a2 <SSD1331_Chr+0x336>
    		for (sy = 0; sy<size; sy++ ) {
 800157a:	2300      	movs	r3, #0
 800157c:	753b      	strb	r3, [r7, #20]
 800157e:	e088      	b.n	8001692 <SSD1331_Chr+0x326>
    			//set column point
    			send_cmd(ssd13321, CMD_SET_COLUMN_ADDRESS);
 8001580:	2115      	movs	r1, #21
 8001582:	6878      	ldr	r0, [r7, #4]
 8001584:	f7ff fb9e 	bl	8000cc4 <send_cmd>
    			send_cmd(ssd13321, cx);
 8001588:	8a3b      	ldrh	r3, [r7, #16]
 800158a:	b2db      	uxtb	r3, r3
 800158c:	4619      	mov	r1, r3
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f7ff fb98 	bl	8000cc4 <send_cmd>
    			send_cmd(ssd13321, RGB_OLED_WIDTH-1);
 8001594:	215f      	movs	r1, #95	@ 0x5f
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	f7ff fb94 	bl	8000cc4 <send_cmd>
    			//set row point
    			send_cmd(ssd13321, CMD_SET_ROW_ADDRESS);
 800159c:	2175      	movs	r1, #117	@ 0x75
 800159e:	6878      	ldr	r0, [r7, #4]
 80015a0:	f7ff fb90 	bl	8000cc4 <send_cmd>
    			send_cmd(ssd13321, y*size + sy + cy);
 80015a4:	7dfa      	ldrb	r2, [r7, #23]
 80015a6:	78fb      	ldrb	r3, [r7, #3]
 80015a8:	fb12 f303 	smulbb	r3, r2, r3
 80015ac:	b2da      	uxtb	r2, r3
 80015ae:	7d3b      	ldrb	r3, [r7, #20]
 80015b0:	4413      	add	r3, r2
 80015b2:	b2da      	uxtb	r2, r3
 80015b4:	89fb      	ldrh	r3, [r7, #14]
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	4413      	add	r3, r2
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	4619      	mov	r1, r3
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f7ff fb80 	bl	8000cc4 <send_cmd>
    			send_cmd(ssd13321, RGB_OLED_HEIGHT-1);
 80015c4:	213f      	movs	r1, #63	@ 0x3f
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f7ff fb7c 	bl	8000cc4 <send_cmd>
    			HAL_GPIO_WritePin(ssd13321->DCPort, ssd13321->DCTPin, GPIO_PIN_SET); //DC
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	f8b3 3070 	ldrh.w	r3, [r3, #112]	@ 0x70
 80015d6:	2201      	movs	r2, #1
 80015d8:	4619      	mov	r1, r3
 80015da:	f000 fe57 	bl	800228c <HAL_GPIO_WritePin>
    			HAL_GPIO_WritePin(ssd13321->CSPort, ssd13321->CSPin, GPIO_PIN_RESET); //Cs
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 80015e8:	2200      	movs	r2, #0
 80015ea:	4619      	mov	r1, r3
 80015ec:	f000 fe4e 	bl	800228c <HAL_GPIO_WritePin>
    			for (x = 0; x<5; x++ ) {
 80015f0:	2300      	movs	r3, #0
 80015f2:	75bb      	strb	r3, [r7, #22]
 80015f4:	e030      	b.n	8001658 <SSD1331_Chr+0x2ec>
    				if ((FontLookup[ch][x] >> y) & 0x01) {
 80015f6:	78ba      	ldrb	r2, [r7, #2]
 80015f8:	7db9      	ldrb	r1, [r7, #22]
 80015fa:	4830      	ldr	r0, [pc, #192]	@ (80016bc <SSD1331_Chr+0x350>)
 80015fc:	4613      	mov	r3, r2
 80015fe:	009b      	lsls	r3, r3, #2
 8001600:	4413      	add	r3, r2
 8001602:	4403      	add	r3, r0
 8001604:	440b      	add	r3, r1
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	461a      	mov	r2, r3
 800160a:	7dfb      	ldrb	r3, [r7, #23]
 800160c:	fa42 f303 	asr.w	r3, r2, r3
 8001610:	f003 0301 	and.w	r3, r3, #1
 8001614:	2b00      	cmp	r3, #0
 8001616:	d002      	beq.n	800161e <SSD1331_Chr+0x2b2>
    					color = chr_color;
 8001618:	883b      	ldrh	r3, [r7, #0]
 800161a:	827b      	strh	r3, [r7, #18]
 800161c:	e001      	b.n	8001622 <SSD1331_Chr+0x2b6>
    				}
    				else {
    					color = bg_color;
 800161e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001620:	827b      	strh	r3, [r7, #18]
    				}
    				//SSD1331_drawPixel(x+cx, y+cy, color);
    				for (sx = 0; sx<size; sx++ ) {
 8001622:	2300      	movs	r3, #0
 8001624:	757b      	strb	r3, [r7, #21]
 8001626:	e010      	b.n	800164a <SSD1331_Chr+0x2de>
    					send_data(ssd13321, color >> 8);
 8001628:	8a7b      	ldrh	r3, [r7, #18]
 800162a:	0a1b      	lsrs	r3, r3, #8
 800162c:	b29b      	uxth	r3, r3
 800162e:	b2db      	uxtb	r3, r3
 8001630:	4619      	mov	r1, r3
 8001632:	6878      	ldr	r0, [r7, #4]
 8001634:	f7ff fb36 	bl	8000ca4 <send_data>
    					send_data(ssd13321, color);
 8001638:	8a7b      	ldrh	r3, [r7, #18]
 800163a:	b2db      	uxtb	r3, r3
 800163c:	4619      	mov	r1, r3
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	f7ff fb30 	bl	8000ca4 <send_data>
    				for (sx = 0; sx<size; sx++ ) {
 8001644:	7d7b      	ldrb	r3, [r7, #21]
 8001646:	3301      	adds	r3, #1
 8001648:	757b      	strb	r3, [r7, #21]
 800164a:	7d7a      	ldrb	r2, [r7, #21]
 800164c:	78fb      	ldrb	r3, [r7, #3]
 800164e:	429a      	cmp	r2, r3
 8001650:	d3ea      	bcc.n	8001628 <SSD1331_Chr+0x2bc>
    			for (x = 0; x<5; x++ ) {
 8001652:	7dbb      	ldrb	r3, [r7, #22]
 8001654:	3301      	adds	r3, #1
 8001656:	75bb      	strb	r3, [r7, #22]
 8001658:	7dbb      	ldrb	r3, [r7, #22]
 800165a:	2b04      	cmp	r3, #4
 800165c:	d9cb      	bls.n	80015f6 <SSD1331_Chr+0x28a>
    				}
    			}
    			send_data(ssd13321, bg_color >> 8);
 800165e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001660:	0a1b      	lsrs	r3, r3, #8
 8001662:	b29b      	uxth	r3, r3
 8001664:	b2db      	uxtb	r3, r3
 8001666:	4619      	mov	r1, r3
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f7ff fb1b 	bl	8000ca4 <send_data>
    			send_data(ssd13321, bg_color);
 800166e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001670:	b2db      	uxtb	r3, r3
 8001672:	4619      	mov	r1, r3
 8001674:	6878      	ldr	r0, [r7, #4]
 8001676:	f7ff fb15 	bl	8000ca4 <send_data>
    			HAL_GPIO_WritePin(ssd13321->CSPort, ssd13321->CSPin, GPIO_PIN_SET); //CS
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 8001684:	2201      	movs	r2, #1
 8001686:	4619      	mov	r1, r3
 8001688:	f000 fe00 	bl	800228c <HAL_GPIO_WritePin>
    		for (sy = 0; sy<size; sy++ ) {
 800168c:	7d3b      	ldrb	r3, [r7, #20]
 800168e:	3301      	adds	r3, #1
 8001690:	753b      	strb	r3, [r7, #20]
 8001692:	7d3a      	ldrb	r2, [r7, #20]
 8001694:	78fb      	ldrb	r3, [r7, #3]
 8001696:	429a      	cmp	r2, r3
 8001698:	f4ff af72 	bcc.w	8001580 <SSD1331_Chr+0x214>
    	for (y = 0; y<8; y++ ) {
 800169c:	7dfb      	ldrb	r3, [r7, #23]
 800169e:	3301      	adds	r3, #1
 80016a0:	75fb      	strb	r3, [r7, #23]
 80016a2:	7dfb      	ldrb	r3, [r7, #23]
 80016a4:	2b07      	cmp	r3, #7
 80016a6:	f67f af68 	bls.w	800157a <SSD1331_Chr+0x20e>
 80016aa:	e000      	b.n	80016ae <SSD1331_Chr+0x342>
		return;
 80016ac:	bf00      	nop
    	}
    }

    /////CHR_X++;
    //CHR_X += 6*size;
}
 80016ae:	371c      	adds	r7, #28
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd90      	pop	{r4, r7, pc}
 80016b4:	0800be64 	.word	0x0800be64
 80016b8:	0800bf2c 	.word	0x0800bf2c
 80016bc:	0800bb1c 	.word	0x0800bb1c

080016c0 <SSD1331_Print>:

// Print a string to display
void SSD1331_Print(SSD1331Struct * ssd13321, LcdFontSize size, uint8_t dataArray[], uint16_t chr_color, uint16_t bg_color) {
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b088      	sub	sp, #32
 80016c4:	af02      	add	r7, sp, #8
 80016c6:	60f8      	str	r0, [r7, #12]
 80016c8:	607a      	str	r2, [r7, #4]
 80016ca:	461a      	mov	r2, r3
 80016cc:	460b      	mov	r3, r1
 80016ce:	72fb      	strb	r3, [r7, #11]
 80016d0:	4613      	mov	r3, r2
 80016d2:	813b      	strh	r3, [r7, #8]
    unsigned char tmpIdx=0;
 80016d4:	2300      	movs	r3, #0
 80016d6:	75fb      	strb	r3, [r7, #23]

    while( dataArray[ tmpIdx ] != '\0' )
 80016d8:	e013      	b.n	8001702 <SSD1331_Print+0x42>
        	if (CHR_Y + 8*size > RGB_OLED_HEIGHT) {
        		CHR_Y = 0;
        	}
        }*/

        SSD1331_Chr(ssd13321, size, dataArray[ tmpIdx ], chr_color, bg_color);
 80016da:	7dfb      	ldrb	r3, [r7, #23]
 80016dc:	687a      	ldr	r2, [r7, #4]
 80016de:	4413      	add	r3, r2
 80016e0:	781a      	ldrb	r2, [r3, #0]
 80016e2:	8938      	ldrh	r0, [r7, #8]
 80016e4:	7af9      	ldrb	r1, [r7, #11]
 80016e6:	8c3b      	ldrh	r3, [r7, #32]
 80016e8:	9300      	str	r3, [sp, #0]
 80016ea:	4603      	mov	r3, r0
 80016ec:	68f8      	ldr	r0, [r7, #12]
 80016ee:	f7ff fe3d 	bl	800136c <SSD1331_Chr>
        SSD1331_IncPos(ssd13321, size);
 80016f2:	7afb      	ldrb	r3, [r7, #11]
 80016f4:	4619      	mov	r1, r3
 80016f6:	68f8      	ldr	r0, [r7, #12]
 80016f8:	f7ff fdf6 	bl	80012e8 <SSD1331_IncPos>
        tmpIdx++;
 80016fc:	7dfb      	ldrb	r3, [r7, #23]
 80016fe:	3301      	adds	r3, #1
 8001700:	75fb      	strb	r3, [r7, #23]
    while( dataArray[ tmpIdx ] != '\0' )
 8001702:	7dfb      	ldrb	r3, [r7, #23]
 8001704:	687a      	ldr	r2, [r7, #4]
 8001706:	4413      	add	r3, r2
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d1e5      	bne.n	80016da <SSD1331_Print+0x1a>
    }
}
 800170e:	bf00      	nop
 8001710:	bf00      	nop
 8001712:	3718      	adds	r7, #24
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}

08001718 <SSD1331_FPrint>:

// Print a string from the Flash to display
void SSD1331_FPrint(SSD1331Struct * ssd13321, LcdFontSize size, const uint8_t *dataPtr, uint16_t chr_color, uint16_t bg_color) {
 8001718:	b580      	push	{r7, lr}
 800171a:	b088      	sub	sp, #32
 800171c:	af02      	add	r7, sp, #8
 800171e:	60f8      	str	r0, [r7, #12]
 8001720:	607a      	str	r2, [r7, #4]
 8001722:	461a      	mov	r2, r3
 8001724:	460b      	mov	r3, r1
 8001726:	72fb      	strb	r3, [r7, #11]
 8001728:	4613      	mov	r3, r2
 800172a:	813b      	strh	r3, [r7, #8]
	uint8_t c;
    for (c = *( dataPtr ); c; ++dataPtr, c = *( dataPtr ))
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	75fb      	strb	r3, [r7, #23]
 8001732:	e013      	b.n	800175c <SSD1331_FPrint+0x44>
        		CHR_Y = 0;
        	}
        }
        */

        SSD1331_Chr(ssd13321, size, c, chr_color, bg_color);
 8001734:	8938      	ldrh	r0, [r7, #8]
 8001736:	7dfa      	ldrb	r2, [r7, #23]
 8001738:	7af9      	ldrb	r1, [r7, #11]
 800173a:	8c3b      	ldrh	r3, [r7, #32]
 800173c:	9300      	str	r3, [sp, #0]
 800173e:	4603      	mov	r3, r0
 8001740:	68f8      	ldr	r0, [r7, #12]
 8001742:	f7ff fe13 	bl	800136c <SSD1331_Chr>
        SSD1331_IncPos(ssd13321, size);
 8001746:	7afb      	ldrb	r3, [r7, #11]
 8001748:	4619      	mov	r1, r3
 800174a:	68f8      	ldr	r0, [r7, #12]
 800174c:	f7ff fdcc 	bl	80012e8 <SSD1331_IncPos>
    for (c = *( dataPtr ); c; ++dataPtr, c = *( dataPtr ))
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	3301      	adds	r3, #1
 8001754:	607b      	str	r3, [r7, #4]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	75fb      	strb	r3, [r7, #23]
 800175c:	7dfb      	ldrb	r3, [r7, #23]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d1e8      	bne.n	8001734 <SSD1331_FPrint+0x1c>
    }
}
 8001762:	bf00      	nop
 8001764:	bf00      	nop
 8001766:	3718      	adds	r7, #24
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}

0800176c <SSD1331_Image>:

void SSD1331_Image(SSD1331Struct * ssd13321, const uint8_t *img, uint16_t x, uint16_t y, uint16_t width, uint16_t height) {
 800176c:	b580      	push	{r7, lr}
 800176e:	b086      	sub	sp, #24
 8001770:	af00      	add	r7, sp, #0
 8001772:	60f8      	str	r0, [r7, #12]
 8001774:	60b9      	str	r1, [r7, #8]
 8001776:	4611      	mov	r1, r2
 8001778:	461a      	mov	r2, r3
 800177a:	460b      	mov	r3, r1
 800177c:	80fb      	strh	r3, [r7, #6]
 800177e:	4613      	mov	r3, r2
 8001780:	80bb      	strh	r3, [r7, #4]
	uint16_t xx, yy;

	if ( (x + width > RGB_OLED_WIDTH) | (y+height > RGB_OLED_HEIGHT) ){
 8001782:	88fa      	ldrh	r2, [r7, #6]
 8001784:	8c3b      	ldrh	r3, [r7, #32]
 8001786:	4413      	add	r3, r2
 8001788:	2b60      	cmp	r3, #96	@ 0x60
 800178a:	bfcc      	ite	gt
 800178c:	2301      	movgt	r3, #1
 800178e:	2300      	movle	r3, #0
 8001790:	b2da      	uxtb	r2, r3
 8001792:	88b9      	ldrh	r1, [r7, #4]
 8001794:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001796:	440b      	add	r3, r1
 8001798:	2b40      	cmp	r3, #64	@ 0x40
 800179a:	bfcc      	ite	gt
 800179c:	2301      	movgt	r3, #1
 800179e:	2300      	movle	r3, #0
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	4313      	orrs	r3, r2
 80017a4:	b2db      	uxtb	r3, r3
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d156      	bne.n	8001858 <SSD1331_Image+0xec>
		return;
	}

	for (yy=0; yy<height; yy++) {
 80017aa:	2300      	movs	r3, #0
 80017ac:	82bb      	strh	r3, [r7, #20]
 80017ae:	e04e      	b.n	800184e <SSD1331_Image+0xe2>
		//set column point
		send_cmd(ssd13321, CMD_SET_COLUMN_ADDRESS);
 80017b0:	2115      	movs	r1, #21
 80017b2:	68f8      	ldr	r0, [r7, #12]
 80017b4:	f7ff fa86 	bl	8000cc4 <send_cmd>
		send_cmd(ssd13321, x);
 80017b8:	88fb      	ldrh	r3, [r7, #6]
 80017ba:	b2db      	uxtb	r3, r3
 80017bc:	4619      	mov	r1, r3
 80017be:	68f8      	ldr	r0, [r7, #12]
 80017c0:	f7ff fa80 	bl	8000cc4 <send_cmd>
		send_cmd(ssd13321, RGB_OLED_WIDTH-1);
 80017c4:	215f      	movs	r1, #95	@ 0x5f
 80017c6:	68f8      	ldr	r0, [r7, #12]
 80017c8:	f7ff fa7c 	bl	8000cc4 <send_cmd>
		//set row point
		send_cmd(ssd13321, CMD_SET_ROW_ADDRESS);
 80017cc:	2175      	movs	r1, #117	@ 0x75
 80017ce:	68f8      	ldr	r0, [r7, #12]
 80017d0:	f7ff fa78 	bl	8000cc4 <send_cmd>
		send_cmd(ssd13321, y + yy);
 80017d4:	88bb      	ldrh	r3, [r7, #4]
 80017d6:	b2da      	uxtb	r2, r3
 80017d8:	8abb      	ldrh	r3, [r7, #20]
 80017da:	b2db      	uxtb	r3, r3
 80017dc:	4413      	add	r3, r2
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	4619      	mov	r1, r3
 80017e2:	68f8      	ldr	r0, [r7, #12]
 80017e4:	f7ff fa6e 	bl	8000cc4 <send_cmd>
		send_cmd(ssd13321, RGB_OLED_HEIGHT-1);
 80017e8:	213f      	movs	r1, #63	@ 0x3f
 80017ea:	68f8      	ldr	r0, [r7, #12]
 80017ec:	f7ff fa6a 	bl	8000cc4 <send_cmd>
		HAL_GPIO_WritePin(ssd13321->DCPort, ssd13321->DCTPin, GPIO_PIN_SET); //DC
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	f8b3 3070 	ldrh.w	r3, [r3, #112]	@ 0x70
 80017fa:	2201      	movs	r2, #1
 80017fc:	4619      	mov	r1, r3
 80017fe:	f000 fd45 	bl	800228c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ssd13321->CSPort, ssd13321->CSPin, GPIO_PIN_RESET); //CS
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 800180c:	2200      	movs	r2, #0
 800180e:	4619      	mov	r1, r3
 8001810:	f000 fd3c 	bl	800228c <HAL_GPIO_WritePin>

		for (xx=0; xx<width*2; xx++) {
 8001814:	2300      	movs	r3, #0
 8001816:	82fb      	strh	r3, [r7, #22]
 8001818:	e011      	b.n	800183e <SSD1331_Image+0xd2>
			send_data(ssd13321, img[yy*width*2 + xx]);
 800181a:	8abb      	ldrh	r3, [r7, #20]
 800181c:	8c3a      	ldrh	r2, [r7, #32]
 800181e:	fb02 f303 	mul.w	r3, r2, r3
 8001822:	005a      	lsls	r2, r3, #1
 8001824:	8afb      	ldrh	r3, [r7, #22]
 8001826:	4413      	add	r3, r2
 8001828:	461a      	mov	r2, r3
 800182a:	68bb      	ldr	r3, [r7, #8]
 800182c:	4413      	add	r3, r2
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	4619      	mov	r1, r3
 8001832:	68f8      	ldr	r0, [r7, #12]
 8001834:	f7ff fa36 	bl	8000ca4 <send_data>
		for (xx=0; xx<width*2; xx++) {
 8001838:	8afb      	ldrh	r3, [r7, #22]
 800183a:	3301      	adds	r3, #1
 800183c:	82fb      	strh	r3, [r7, #22]
 800183e:	8afa      	ldrh	r2, [r7, #22]
 8001840:	8c3b      	ldrh	r3, [r7, #32]
 8001842:	005b      	lsls	r3, r3, #1
 8001844:	429a      	cmp	r2, r3
 8001846:	dbe8      	blt.n	800181a <SSD1331_Image+0xae>
	for (yy=0; yy<height; yy++) {
 8001848:	8abb      	ldrh	r3, [r7, #20]
 800184a:	3301      	adds	r3, #1
 800184c:	82bb      	strh	r3, [r7, #20]
 800184e:	8aba      	ldrh	r2, [r7, #20]
 8001850:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001852:	429a      	cmp	r2, r3
 8001854:	d3ac      	bcc.n	80017b0 <SSD1331_Image+0x44>
 8001856:	e000      	b.n	800185a <SSD1331_Image+0xee>
		return;
 8001858:	bf00      	nop
		}
	}
}
 800185a:	3718      	adds	r7, #24
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}

08001860 <SSD1331_CopyWindow>:

void SSD1331_CopyWindow(SSD1331Struct * ssd13321, uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1,uint16_t x2, uint16_t y2)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	60f8      	str	r0, [r7, #12]
 8001868:	4608      	mov	r0, r1
 800186a:	4611      	mov	r1, r2
 800186c:	461a      	mov	r2, r3
 800186e:	4603      	mov	r3, r0
 8001870:	817b      	strh	r3, [r7, #10]
 8001872:	460b      	mov	r3, r1
 8001874:	813b      	strh	r3, [r7, #8]
 8001876:	4613      	mov	r3, r2
 8001878:	80fb      	strh	r3, [r7, #6]
    send_cmd(ssd13321, CMD_COPY_WINDOW);//copy window
 800187a:	2123      	movs	r1, #35	@ 0x23
 800187c:	68f8      	ldr	r0, [r7, #12]
 800187e:	f7ff fa21 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, x0);//start column
 8001882:	897b      	ldrh	r3, [r7, #10]
 8001884:	b2db      	uxtb	r3, r3
 8001886:	4619      	mov	r1, r3
 8001888:	68f8      	ldr	r0, [r7, #12]
 800188a:	f7ff fa1b 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, y0);//start row
 800188e:	893b      	ldrh	r3, [r7, #8]
 8001890:	b2db      	uxtb	r3, r3
 8001892:	4619      	mov	r1, r3
 8001894:	68f8      	ldr	r0, [r7, #12]
 8001896:	f7ff fa15 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, x1);//end column
 800189a:	88fb      	ldrh	r3, [r7, #6]
 800189c:	b2db      	uxtb	r3, r3
 800189e:	4619      	mov	r1, r3
 80018a0:	68f8      	ldr	r0, [r7, #12]
 80018a2:	f7ff fa0f 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, y1);//end row
 80018a6:	8b3b      	ldrh	r3, [r7, #24]
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	4619      	mov	r1, r3
 80018ac:	68f8      	ldr	r0, [r7, #12]
 80018ae:	f7ff fa09 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, x2);//new column
 80018b2:	8bbb      	ldrh	r3, [r7, #28]
 80018b4:	b2db      	uxtb	r3, r3
 80018b6:	4619      	mov	r1, r3
 80018b8:	68f8      	ldr	r0, [r7, #12]
 80018ba:	f7ff fa03 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, y2);//new row
 80018be:	8c3b      	ldrh	r3, [r7, #32]
 80018c0:	b2db      	uxtb	r3, r3
 80018c2:	4619      	mov	r1, r3
 80018c4:	68f8      	ldr	r0, [r7, #12]
 80018c6:	f7ff f9fd 	bl	8000cc4 <send_cmd>
}
 80018ca:	bf00      	nop
 80018cc:	3710      	adds	r7, #16
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <SSD1331_SetScrolling>:
    send_cmd(ssd13321, x1);//end column
    send_cmd(ssd13321, y1);//end row
}

void SSD1331_SetScrolling(SSD1331Struct * ssd13321, ScollingDirection direction, uint8_t rowAddr, uint8_t rowNum, uint8_t timeInterval)
{
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b084      	sub	sp, #16
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
 80018da:	4608      	mov	r0, r1
 80018dc:	4611      	mov	r1, r2
 80018de:	461a      	mov	r2, r3
 80018e0:	4603      	mov	r3, r0
 80018e2:	70fb      	strb	r3, [r7, #3]
 80018e4:	460b      	mov	r3, r1
 80018e6:	70bb      	strb	r3, [r7, #2]
 80018e8:	4613      	mov	r3, r2
 80018ea:	707b      	strb	r3, [r7, #1]
    uint8_t scolling_horizontal = 0x0;
 80018ec:	2300      	movs	r3, #0
 80018ee:	73fb      	strb	r3, [r7, #15]
    uint8_t scolling_vertical = 0x0;
 80018f0:	2300      	movs	r3, #0
 80018f2:	73bb      	strb	r3, [r7, #14]
    switch(direction){
 80018f4:	78fb      	ldrb	r3, [r7, #3]
 80018f6:	2b02      	cmp	r3, #2
 80018f8:	d010      	beq.n	800191c <SSD1331_SetScrolling+0x4a>
 80018fa:	2b02      	cmp	r3, #2
 80018fc:	dc13      	bgt.n	8001926 <SSD1331_SetScrolling+0x54>
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d002      	beq.n	8001908 <SSD1331_SetScrolling+0x36>
 8001902:	2b01      	cmp	r3, #1
 8001904:	d005      	beq.n	8001912 <SSD1331_SetScrolling+0x40>
        case Diagonal:
            scolling_horizontal = 0x01;
            scolling_vertical = 0x01;
            break;
        default:
            break;
 8001906:	e00e      	b.n	8001926 <SSD1331_SetScrolling+0x54>
            scolling_horizontal = 0x01;
 8001908:	2301      	movs	r3, #1
 800190a:	73fb      	strb	r3, [r7, #15]
            scolling_vertical = 0x00;
 800190c:	2300      	movs	r3, #0
 800190e:	73bb      	strb	r3, [r7, #14]
            break;
 8001910:	e00a      	b.n	8001928 <SSD1331_SetScrolling+0x56>
            scolling_horizontal = 0x00;
 8001912:	2300      	movs	r3, #0
 8001914:	73fb      	strb	r3, [r7, #15]
            scolling_vertical = 0x01;
 8001916:	2301      	movs	r3, #1
 8001918:	73bb      	strb	r3, [r7, #14]
            break;
 800191a:	e005      	b.n	8001928 <SSD1331_SetScrolling+0x56>
            scolling_horizontal = 0x01;
 800191c:	2301      	movs	r3, #1
 800191e:	73fb      	strb	r3, [r7, #15]
            scolling_vertical = 0x01;
 8001920:	2301      	movs	r3, #1
 8001922:	73bb      	strb	r3, [r7, #14]
            break;
 8001924:	e000      	b.n	8001928 <SSD1331_SetScrolling+0x56>
            break;
 8001926:	bf00      	nop
    }
    send_cmd(ssd13321, CMD_CONTINUOUS_SCROLLING_SETUP);
 8001928:	2127      	movs	r1, #39	@ 0x27
 800192a:	6878      	ldr	r0, [r7, #4]
 800192c:	f7ff f9ca 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, scolling_horizontal);
 8001930:	7bfb      	ldrb	r3, [r7, #15]
 8001932:	4619      	mov	r1, r3
 8001934:	6878      	ldr	r0, [r7, #4]
 8001936:	f7ff f9c5 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, rowAddr);
 800193a:	78bb      	ldrb	r3, [r7, #2]
 800193c:	4619      	mov	r1, r3
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f7ff f9c0 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, rowNum);
 8001944:	787b      	ldrb	r3, [r7, #1]
 8001946:	4619      	mov	r1, r3
 8001948:	6878      	ldr	r0, [r7, #4]
 800194a:	f7ff f9bb 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, scolling_vertical);
 800194e:	7bbb      	ldrb	r3, [r7, #14]
 8001950:	4619      	mov	r1, r3
 8001952:	6878      	ldr	r0, [r7, #4]
 8001954:	f7ff f9b6 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, timeInterval);
 8001958:	7e3b      	ldrb	r3, [r7, #24]
 800195a:	4619      	mov	r1, r3
 800195c:	6878      	ldr	r0, [r7, #4]
 800195e:	f7ff f9b1 	bl	8000cc4 <send_cmd>
    send_cmd(ssd13321, CMD_ACTIVE_SCROLLING);
 8001962:	212f      	movs	r1, #47	@ 0x2f
 8001964:	6878      	ldr	r0, [r7, #4]
 8001966:	f7ff f9ad 	bl	8000cc4 <send_cmd>
}
 800196a:	bf00      	nop
 800196c:	3710      	adds	r7, #16
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}

08001972 <SSD1331_EnableScrolling>:

void SSD1331_EnableScrolling(SSD1331Struct * ssd13321, bool enable)
{
 8001972:	b580      	push	{r7, lr}
 8001974:	b082      	sub	sp, #8
 8001976:	af00      	add	r7, sp, #0
 8001978:	6078      	str	r0, [r7, #4]
 800197a:	460b      	mov	r3, r1
 800197c:	70fb      	strb	r3, [r7, #3]
    if(enable)
 800197e:	78fb      	ldrb	r3, [r7, #3]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d004      	beq.n	800198e <SSD1331_EnableScrolling+0x1c>
        send_cmd(ssd13321, CMD_ACTIVE_SCROLLING);
 8001984:	212f      	movs	r1, #47	@ 0x2f
 8001986:	6878      	ldr	r0, [r7, #4]
 8001988:	f7ff f99c 	bl	8000cc4 <send_cmd>
    else
        send_cmd(ssd13321, CMD_DEACTIVE_SCROLLING);
}
 800198c:	e003      	b.n	8001996 <SSD1331_EnableScrolling+0x24>
        send_cmd(ssd13321, CMD_DEACTIVE_SCROLLING);
 800198e:	212e      	movs	r1, #46	@ 0x2e
 8001990:	6878      	ldr	r0, [r7, #4]
 8001992:	f7ff f997 	bl	8000cc4 <send_cmd>
}
 8001996:	bf00      	nop
 8001998:	3708      	adds	r7, #8
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
	...

080019a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019a6:	4b0f      	ldr	r3, [pc, #60]	@ (80019e4 <HAL_MspInit+0x44>)
 80019a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019aa:	4a0e      	ldr	r2, [pc, #56]	@ (80019e4 <HAL_MspInit+0x44>)
 80019ac:	f043 0301 	orr.w	r3, r3, #1
 80019b0:	6613      	str	r3, [r2, #96]	@ 0x60
 80019b2:	4b0c      	ldr	r3, [pc, #48]	@ (80019e4 <HAL_MspInit+0x44>)
 80019b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019b6:	f003 0301 	and.w	r3, r3, #1
 80019ba:	607b      	str	r3, [r7, #4]
 80019bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019be:	4b09      	ldr	r3, [pc, #36]	@ (80019e4 <HAL_MspInit+0x44>)
 80019c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019c2:	4a08      	ldr	r2, [pc, #32]	@ (80019e4 <HAL_MspInit+0x44>)
 80019c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80019ca:	4b06      	ldr	r3, [pc, #24]	@ (80019e4 <HAL_MspInit+0x44>)
 80019cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019d2:	603b      	str	r3, [r7, #0]
 80019d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80019d6:	f000 fd2f 	bl	8002438 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019da:	bf00      	nop
 80019dc:	3708      	adds	r7, #8
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40021000 	.word	0x40021000

080019e8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b08a      	sub	sp, #40	@ 0x28
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f0:	f107 0314 	add.w	r3, r7, #20
 80019f4:	2200      	movs	r2, #0
 80019f6:	601a      	str	r2, [r3, #0]
 80019f8:	605a      	str	r2, [r3, #4]
 80019fa:	609a      	str	r2, [r3, #8]
 80019fc:	60da      	str	r2, [r3, #12]
 80019fe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a17      	ldr	r2, [pc, #92]	@ (8001a64 <HAL_SPI_MspInit+0x7c>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d128      	bne.n	8001a5c <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a0a:	4b17      	ldr	r3, [pc, #92]	@ (8001a68 <HAL_SPI_MspInit+0x80>)
 8001a0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a0e:	4a16      	ldr	r2, [pc, #88]	@ (8001a68 <HAL_SPI_MspInit+0x80>)
 8001a10:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a14:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a16:	4b14      	ldr	r3, [pc, #80]	@ (8001a68 <HAL_SPI_MspInit+0x80>)
 8001a18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a1a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a1e:	613b      	str	r3, [r7, #16]
 8001a20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a22:	4b11      	ldr	r3, [pc, #68]	@ (8001a68 <HAL_SPI_MspInit+0x80>)
 8001a24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a26:	4a10      	ldr	r2, [pc, #64]	@ (8001a68 <HAL_SPI_MspInit+0x80>)
 8001a28:	f043 0301 	orr.w	r3, r3, #1
 8001a2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a68 <HAL_SPI_MspInit+0x80>)
 8001a30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a32:	f003 0301 	and.w	r3, r3, #1
 8001a36:	60fb      	str	r3, [r7, #12]
 8001a38:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001a3a:	23a0      	movs	r3, #160	@ 0xa0
 8001a3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3e:	2302      	movs	r3, #2
 8001a40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a42:	2300      	movs	r3, #0
 8001a44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a46:	2300      	movs	r3, #0
 8001a48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a4a:	2305      	movs	r3, #5
 8001a4c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a4e:	f107 0314 	add.w	r3, r7, #20
 8001a52:	4619      	mov	r1, r3
 8001a54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a58:	f000 fa96 	bl	8001f88 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001a5c:	bf00      	nop
 8001a5e:	3728      	adds	r7, #40	@ 0x28
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	40013000 	.word	0x40013000
 8001a68:	40021000 	.word	0x40021000

08001a6c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b09c      	sub	sp, #112	@ 0x70
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a74:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001a78:	2200      	movs	r2, #0
 8001a7a:	601a      	str	r2, [r3, #0]
 8001a7c:	605a      	str	r2, [r3, #4]
 8001a7e:	609a      	str	r2, [r3, #8]
 8001a80:	60da      	str	r2, [r3, #12]
 8001a82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a84:	f107 0318 	add.w	r3, r7, #24
 8001a88:	2244      	movs	r2, #68	@ 0x44
 8001a8a:	2100      	movs	r1, #0
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f002 fde5 	bl	800465c <memset>
  if(huart->Instance==USART1)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a2d      	ldr	r2, [pc, #180]	@ (8001b4c <HAL_UART_MspInit+0xe0>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d153      	bne.n	8001b44 <HAL_UART_MspInit+0xd8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001aa4:	f107 0318 	add.w	r3, r7, #24
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f001 fa03 	bl	8002eb4 <HAL_RCCEx_PeriphCLKConfig>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001ab4:	f7ff f8f0 	bl	8000c98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ab8:	4b25      	ldr	r3, [pc, #148]	@ (8001b50 <HAL_UART_MspInit+0xe4>)
 8001aba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001abc:	4a24      	ldr	r2, [pc, #144]	@ (8001b50 <HAL_UART_MspInit+0xe4>)
 8001abe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ac2:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ac4:	4b22      	ldr	r3, [pc, #136]	@ (8001b50 <HAL_UART_MspInit+0xe4>)
 8001ac6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ac8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001acc:	617b      	str	r3, [r7, #20]
 8001ace:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ad0:	4b1f      	ldr	r3, [pc, #124]	@ (8001b50 <HAL_UART_MspInit+0xe4>)
 8001ad2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ad4:	4a1e      	ldr	r2, [pc, #120]	@ (8001b50 <HAL_UART_MspInit+0xe4>)
 8001ad6:	f043 0304 	orr.w	r3, r3, #4
 8001ada:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001adc:	4b1c      	ldr	r3, [pc, #112]	@ (8001b50 <HAL_UART_MspInit+0xe4>)
 8001ade:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ae0:	f003 0304 	and.w	r3, r3, #4
 8001ae4:	613b      	str	r3, [r7, #16]
 8001ae6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ae8:	4b19      	ldr	r3, [pc, #100]	@ (8001b50 <HAL_UART_MspInit+0xe4>)
 8001aea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aec:	4a18      	ldr	r2, [pc, #96]	@ (8001b50 <HAL_UART_MspInit+0xe4>)
 8001aee:	f043 0301 	orr.w	r3, r3, #1
 8001af2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001af4:	4b16      	ldr	r3, [pc, #88]	@ (8001b50 <HAL_UART_MspInit+0xe4>)
 8001af6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001af8:	f003 0301 	and.w	r3, r3, #1
 8001afc:	60fb      	str	r3, [r7, #12]
 8001afe:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001b00:	2310      	movs	r3, #16
 8001b02:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b04:	2302      	movs	r3, #2
 8001b06:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b10:	2307      	movs	r3, #7
 8001b12:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b14:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001b18:	4619      	mov	r1, r3
 8001b1a:	480e      	ldr	r0, [pc, #56]	@ (8001b54 <HAL_UART_MspInit+0xe8>)
 8001b1c:	f000 fa34 	bl	8001f88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001b20:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b24:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b26:	2302      	movs	r3, #2
 8001b28:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b32:	2307      	movs	r3, #7
 8001b34:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b36:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b40:	f000 fa22 	bl	8001f88 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001b44:	bf00      	nop
 8001b46:	3770      	adds	r7, #112	@ 0x70
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	40013800 	.word	0x40013800
 8001b50:	40021000 	.word	0x40021000
 8001b54:	48000800 	.word	0x48000800

08001b58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b5c:	bf00      	nop
 8001b5e:	e7fd      	b.n	8001b5c <NMI_Handler+0x4>

08001b60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b64:	bf00      	nop
 8001b66:	e7fd      	b.n	8001b64 <HardFault_Handler+0x4>

08001b68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b6c:	bf00      	nop
 8001b6e:	e7fd      	b.n	8001b6c <MemManage_Handler+0x4>

08001b70 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b74:	bf00      	nop
 8001b76:	e7fd      	b.n	8001b74 <BusFault_Handler+0x4>

08001b78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b7c:	bf00      	nop
 8001b7e:	e7fd      	b.n	8001b7c <UsageFault_Handler+0x4>

08001b80 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b84:	bf00      	nop
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr

08001b8e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b8e:	b480      	push	{r7}
 8001b90:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b92:	bf00      	nop
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr

08001b9c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ba0:	bf00      	nop
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr

08001baa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001baa:	b580      	push	{r7, lr}
 8001bac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bae:	f000 f8c7 	bl	8001d40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bb2:	bf00      	nop
 8001bb4:	bd80      	pop	{r7, pc}
	...

08001bb8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b086      	sub	sp, #24
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bc0:	4a14      	ldr	r2, [pc, #80]	@ (8001c14 <_sbrk+0x5c>)
 8001bc2:	4b15      	ldr	r3, [pc, #84]	@ (8001c18 <_sbrk+0x60>)
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bcc:	4b13      	ldr	r3, [pc, #76]	@ (8001c1c <_sbrk+0x64>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d102      	bne.n	8001bda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bd4:	4b11      	ldr	r3, [pc, #68]	@ (8001c1c <_sbrk+0x64>)
 8001bd6:	4a12      	ldr	r2, [pc, #72]	@ (8001c20 <_sbrk+0x68>)
 8001bd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bda:	4b10      	ldr	r3, [pc, #64]	@ (8001c1c <_sbrk+0x64>)
 8001bdc:	681a      	ldr	r2, [r3, #0]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4413      	add	r3, r2
 8001be2:	693a      	ldr	r2, [r7, #16]
 8001be4:	429a      	cmp	r2, r3
 8001be6:	d207      	bcs.n	8001bf8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001be8:	f002 fd40 	bl	800466c <__errno>
 8001bec:	4603      	mov	r3, r0
 8001bee:	220c      	movs	r2, #12
 8001bf0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bf2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001bf6:	e009      	b.n	8001c0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bf8:	4b08      	ldr	r3, [pc, #32]	@ (8001c1c <_sbrk+0x64>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bfe:	4b07      	ldr	r3, [pc, #28]	@ (8001c1c <_sbrk+0x64>)
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	4413      	add	r3, r2
 8001c06:	4a05      	ldr	r2, [pc, #20]	@ (8001c1c <_sbrk+0x64>)
 8001c08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3718      	adds	r7, #24
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	20008000 	.word	0x20008000
 8001c18:	00000400 	.word	0x00000400
 8001c1c:	20000170 	.word	0x20000170
 8001c20:	200002c0 	.word	0x200002c0

08001c24 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001c28:	4b06      	ldr	r3, [pc, #24]	@ (8001c44 <SystemInit+0x20>)
 8001c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c2e:	4a05      	ldr	r2, [pc, #20]	@ (8001c44 <SystemInit+0x20>)
 8001c30:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c34:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c38:	bf00      	nop
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	e000ed00 	.word	0xe000ed00

08001c48 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c48:	480d      	ldr	r0, [pc, #52]	@ (8001c80 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001c4a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c4c:	f7ff ffea 	bl	8001c24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c50:	480c      	ldr	r0, [pc, #48]	@ (8001c84 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c52:	490d      	ldr	r1, [pc, #52]	@ (8001c88 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c54:	4a0d      	ldr	r2, [pc, #52]	@ (8001c8c <LoopForever+0xe>)
  movs r3, #0
 8001c56:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001c58:	e002      	b.n	8001c60 <LoopCopyDataInit>

08001c5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c5e:	3304      	adds	r3, #4

08001c60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c64:	d3f9      	bcc.n	8001c5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c66:	4a0a      	ldr	r2, [pc, #40]	@ (8001c90 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c68:	4c0a      	ldr	r4, [pc, #40]	@ (8001c94 <LoopForever+0x16>)
  movs r3, #0
 8001c6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c6c:	e001      	b.n	8001c72 <LoopFillZerobss>

08001c6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c70:	3204      	adds	r2, #4

08001c72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c74:	d3fb      	bcc.n	8001c6e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001c76:	f002 fcff 	bl	8004678 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c7a:	f7fe fcb5 	bl	80005e8 <main>

08001c7e <LoopForever>:

LoopForever:
    b LoopForever
 8001c7e:	e7fe      	b.n	8001c7e <LoopForever>
  ldr   r0, =_estack
 8001c80:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001c84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c88:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001c8c:	0800c3c0 	.word	0x0800c3c0
  ldr r2, =_sbss
 8001c90:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001c94:	200002c0 	.word	0x200002c0

08001c98 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c98:	e7fe      	b.n	8001c98 <ADC1_2_IRQHandler>

08001c9a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c9a:	b580      	push	{r7, lr}
 8001c9c:	b082      	sub	sp, #8
 8001c9e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ca4:	2003      	movs	r0, #3
 8001ca6:	f000 f93d 	bl	8001f24 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001caa:	200f      	movs	r0, #15
 8001cac:	f000 f80e 	bl	8001ccc <HAL_InitTick>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d002      	beq.n	8001cbc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	71fb      	strb	r3, [r7, #7]
 8001cba:	e001      	b.n	8001cc0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001cbc:	f7ff fe70 	bl	80019a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001cc0:	79fb      	ldrb	r3, [r7, #7]

}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
	...

08001ccc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001cd8:	4b16      	ldr	r3, [pc, #88]	@ (8001d34 <HAL_InitTick+0x68>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d022      	beq.n	8001d26 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001ce0:	4b15      	ldr	r3, [pc, #84]	@ (8001d38 <HAL_InitTick+0x6c>)
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	4b13      	ldr	r3, [pc, #76]	@ (8001d34 <HAL_InitTick+0x68>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001cec:	fbb1 f3f3 	udiv	r3, r1, r3
 8001cf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f000 f93a 	bl	8001f6e <HAL_SYSTICK_Config>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d10f      	bne.n	8001d20 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2b0f      	cmp	r3, #15
 8001d04:	d809      	bhi.n	8001d1a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d06:	2200      	movs	r2, #0
 8001d08:	6879      	ldr	r1, [r7, #4]
 8001d0a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001d0e:	f000 f914 	bl	8001f3a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d12:	4a0a      	ldr	r2, [pc, #40]	@ (8001d3c <HAL_InitTick+0x70>)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6013      	str	r3, [r2, #0]
 8001d18:	e007      	b.n	8001d2a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	73fb      	strb	r3, [r7, #15]
 8001d1e:	e004      	b.n	8001d2a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d20:	2301      	movs	r3, #1
 8001d22:	73fb      	strb	r3, [r7, #15]
 8001d24:	e001      	b.n	8001d2a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
 8001d28:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001d2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	3710      	adds	r7, #16
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	20000008 	.word	0x20000008
 8001d38:	20000000 	.word	0x20000000
 8001d3c:	20000004 	.word	0x20000004

08001d40 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d44:	4b05      	ldr	r3, [pc, #20]	@ (8001d5c <HAL_IncTick+0x1c>)
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	4b05      	ldr	r3, [pc, #20]	@ (8001d60 <HAL_IncTick+0x20>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4413      	add	r3, r2
 8001d4e:	4a03      	ldr	r2, [pc, #12]	@ (8001d5c <HAL_IncTick+0x1c>)
 8001d50:	6013      	str	r3, [r2, #0]
}
 8001d52:	bf00      	nop
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr
 8001d5c:	20000174 	.word	0x20000174
 8001d60:	20000008 	.word	0x20000008

08001d64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
  return uwTick;
 8001d68:	4b03      	ldr	r3, [pc, #12]	@ (8001d78 <HAL_GetTick+0x14>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop
 8001d78:	20000174 	.word	0x20000174

08001d7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b084      	sub	sp, #16
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d84:	f7ff ffee 	bl	8001d64 <HAL_GetTick>
 8001d88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001d94:	d004      	beq.n	8001da0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d96:	4b09      	ldr	r3, [pc, #36]	@ (8001dbc <HAL_Delay+0x40>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	68fa      	ldr	r2, [r7, #12]
 8001d9c:	4413      	add	r3, r2
 8001d9e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001da0:	bf00      	nop
 8001da2:	f7ff ffdf 	bl	8001d64 <HAL_GetTick>
 8001da6:	4602      	mov	r2, r0
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	68fa      	ldr	r2, [r7, #12]
 8001dae:	429a      	cmp	r2, r3
 8001db0:	d8f7      	bhi.n	8001da2 <HAL_Delay+0x26>
  {
  }
}
 8001db2:	bf00      	nop
 8001db4:	bf00      	nop
 8001db6:	3710      	adds	r7, #16
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	20000008 	.word	0x20000008

08001dc0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b085      	sub	sp, #20
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f003 0307 	and.w	r3, r3, #7
 8001dce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8001e04 <__NVIC_SetPriorityGrouping+0x44>)
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dd6:	68ba      	ldr	r2, [r7, #8]
 8001dd8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ddc:	4013      	ands	r3, r2
 8001dde:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001de8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001dec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001df0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001df2:	4a04      	ldr	r2, [pc, #16]	@ (8001e04 <__NVIC_SetPriorityGrouping+0x44>)
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	60d3      	str	r3, [r2, #12]
}
 8001df8:	bf00      	nop
 8001dfa:	3714      	adds	r7, #20
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr
 8001e04:	e000ed00 	.word	0xe000ed00

08001e08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e0c:	4b04      	ldr	r3, [pc, #16]	@ (8001e20 <__NVIC_GetPriorityGrouping+0x18>)
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	0a1b      	lsrs	r3, r3, #8
 8001e12:	f003 0307 	and.w	r3, r3, #7
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr
 8001e20:	e000ed00 	.word	0xe000ed00

08001e24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	6039      	str	r1, [r7, #0]
 8001e2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	db0a      	blt.n	8001e4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	b2da      	uxtb	r2, r3
 8001e3c:	490c      	ldr	r1, [pc, #48]	@ (8001e70 <__NVIC_SetPriority+0x4c>)
 8001e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e42:	0112      	lsls	r2, r2, #4
 8001e44:	b2d2      	uxtb	r2, r2
 8001e46:	440b      	add	r3, r1
 8001e48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e4c:	e00a      	b.n	8001e64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	b2da      	uxtb	r2, r3
 8001e52:	4908      	ldr	r1, [pc, #32]	@ (8001e74 <__NVIC_SetPriority+0x50>)
 8001e54:	79fb      	ldrb	r3, [r7, #7]
 8001e56:	f003 030f 	and.w	r3, r3, #15
 8001e5a:	3b04      	subs	r3, #4
 8001e5c:	0112      	lsls	r2, r2, #4
 8001e5e:	b2d2      	uxtb	r2, r2
 8001e60:	440b      	add	r3, r1
 8001e62:	761a      	strb	r2, [r3, #24]
}
 8001e64:	bf00      	nop
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr
 8001e70:	e000e100 	.word	0xe000e100
 8001e74:	e000ed00 	.word	0xe000ed00

08001e78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b089      	sub	sp, #36	@ 0x24
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	60f8      	str	r0, [r7, #12]
 8001e80:	60b9      	str	r1, [r7, #8]
 8001e82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	f003 0307 	and.w	r3, r3, #7
 8001e8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e8c:	69fb      	ldr	r3, [r7, #28]
 8001e8e:	f1c3 0307 	rsb	r3, r3, #7
 8001e92:	2b04      	cmp	r3, #4
 8001e94:	bf28      	it	cs
 8001e96:	2304      	movcs	r3, #4
 8001e98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e9a:	69fb      	ldr	r3, [r7, #28]
 8001e9c:	3304      	adds	r3, #4
 8001e9e:	2b06      	cmp	r3, #6
 8001ea0:	d902      	bls.n	8001ea8 <NVIC_EncodePriority+0x30>
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	3b03      	subs	r3, #3
 8001ea6:	e000      	b.n	8001eaa <NVIC_EncodePriority+0x32>
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001eac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001eb0:	69bb      	ldr	r3, [r7, #24]
 8001eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb6:	43da      	mvns	r2, r3
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	401a      	ands	r2, r3
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ec0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8001eca:	43d9      	mvns	r1, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ed0:	4313      	orrs	r3, r2
         );
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3724      	adds	r7, #36	@ 0x24
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
	...

08001ee0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	3b01      	subs	r3, #1
 8001eec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ef0:	d301      	bcc.n	8001ef6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e00f      	b.n	8001f16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ef6:	4a0a      	ldr	r2, [pc, #40]	@ (8001f20 <SysTick_Config+0x40>)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	3b01      	subs	r3, #1
 8001efc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001efe:	210f      	movs	r1, #15
 8001f00:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001f04:	f7ff ff8e 	bl	8001e24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f08:	4b05      	ldr	r3, [pc, #20]	@ (8001f20 <SysTick_Config+0x40>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f0e:	4b04      	ldr	r3, [pc, #16]	@ (8001f20 <SysTick_Config+0x40>)
 8001f10:	2207      	movs	r2, #7
 8001f12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f14:	2300      	movs	r3, #0
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	3708      	adds	r7, #8
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	e000e010 	.word	0xe000e010

08001f24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f2c:	6878      	ldr	r0, [r7, #4]
 8001f2e:	f7ff ff47 	bl	8001dc0 <__NVIC_SetPriorityGrouping>
}
 8001f32:	bf00      	nop
 8001f34:	3708      	adds	r7, #8
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}

08001f3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f3a:	b580      	push	{r7, lr}
 8001f3c:	b086      	sub	sp, #24
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	4603      	mov	r3, r0
 8001f42:	60b9      	str	r1, [r7, #8]
 8001f44:	607a      	str	r2, [r7, #4]
 8001f46:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f48:	f7ff ff5e 	bl	8001e08 <__NVIC_GetPriorityGrouping>
 8001f4c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f4e:	687a      	ldr	r2, [r7, #4]
 8001f50:	68b9      	ldr	r1, [r7, #8]
 8001f52:	6978      	ldr	r0, [r7, #20]
 8001f54:	f7ff ff90 	bl	8001e78 <NVIC_EncodePriority>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f5e:	4611      	mov	r1, r2
 8001f60:	4618      	mov	r0, r3
 8001f62:	f7ff ff5f 	bl	8001e24 <__NVIC_SetPriority>
}
 8001f66:	bf00      	nop
 8001f68:	3718      	adds	r7, #24
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}

08001f6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f6e:	b580      	push	{r7, lr}
 8001f70:	b082      	sub	sp, #8
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f76:	6878      	ldr	r0, [r7, #4]
 8001f78:	f7ff ffb2 	bl	8001ee0 <SysTick_Config>
 8001f7c:	4603      	mov	r3, r0
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3708      	adds	r7, #8
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
	...

08001f88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b087      	sub	sp, #28
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001f92:	2300      	movs	r3, #0
 8001f94:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001f96:	e15a      	b.n	800224e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	2101      	movs	r1, #1
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	fa01 f303 	lsl.w	r3, r1, r3
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	f000 814c 	beq.w	8002248 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	f003 0303 	and.w	r3, r3, #3
 8001fb8:	2b01      	cmp	r3, #1
 8001fba:	d005      	beq.n	8001fc8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001fc4:	2b02      	cmp	r3, #2
 8001fc6:	d130      	bne.n	800202a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	005b      	lsls	r3, r3, #1
 8001fd2:	2203      	movs	r2, #3
 8001fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd8:	43db      	mvns	r3, r3
 8001fda:	693a      	ldr	r2, [r7, #16]
 8001fdc:	4013      	ands	r3, r2
 8001fde:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	68da      	ldr	r2, [r3, #12]
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	005b      	lsls	r3, r3, #1
 8001fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fec:	693a      	ldr	r2, [r7, #16]
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	693a      	ldr	r2, [r7, #16]
 8001ff6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001ffe:	2201      	movs	r2, #1
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	fa02 f303 	lsl.w	r3, r2, r3
 8002006:	43db      	mvns	r3, r3
 8002008:	693a      	ldr	r2, [r7, #16]
 800200a:	4013      	ands	r3, r2
 800200c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	091b      	lsrs	r3, r3, #4
 8002014:	f003 0201 	and.w	r2, r3, #1
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	fa02 f303 	lsl.w	r3, r2, r3
 800201e:	693a      	ldr	r2, [r7, #16]
 8002020:	4313      	orrs	r3, r2
 8002022:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	693a      	ldr	r2, [r7, #16]
 8002028:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	f003 0303 	and.w	r3, r3, #3
 8002032:	2b03      	cmp	r3, #3
 8002034:	d017      	beq.n	8002066 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	68db      	ldr	r3, [r3, #12]
 800203a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	005b      	lsls	r3, r3, #1
 8002040:	2203      	movs	r2, #3
 8002042:	fa02 f303 	lsl.w	r3, r2, r3
 8002046:	43db      	mvns	r3, r3
 8002048:	693a      	ldr	r2, [r7, #16]
 800204a:	4013      	ands	r3, r2
 800204c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	689a      	ldr	r2, [r3, #8]
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	005b      	lsls	r3, r3, #1
 8002056:	fa02 f303 	lsl.w	r3, r2, r3
 800205a:	693a      	ldr	r2, [r7, #16]
 800205c:	4313      	orrs	r3, r2
 800205e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	693a      	ldr	r2, [r7, #16]
 8002064:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	f003 0303 	and.w	r3, r3, #3
 800206e:	2b02      	cmp	r3, #2
 8002070:	d123      	bne.n	80020ba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	08da      	lsrs	r2, r3, #3
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	3208      	adds	r2, #8
 800207a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800207e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	f003 0307 	and.w	r3, r3, #7
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	220f      	movs	r2, #15
 800208a:	fa02 f303 	lsl.w	r3, r2, r3
 800208e:	43db      	mvns	r3, r3
 8002090:	693a      	ldr	r2, [r7, #16]
 8002092:	4013      	ands	r3, r2
 8002094:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	691a      	ldr	r2, [r3, #16]
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	f003 0307 	and.w	r3, r3, #7
 80020a0:	009b      	lsls	r3, r3, #2
 80020a2:	fa02 f303 	lsl.w	r3, r2, r3
 80020a6:	693a      	ldr	r2, [r7, #16]
 80020a8:	4313      	orrs	r3, r2
 80020aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	08da      	lsrs	r2, r3, #3
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	3208      	adds	r2, #8
 80020b4:	6939      	ldr	r1, [r7, #16]
 80020b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	005b      	lsls	r3, r3, #1
 80020c4:	2203      	movs	r2, #3
 80020c6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ca:	43db      	mvns	r3, r3
 80020cc:	693a      	ldr	r2, [r7, #16]
 80020ce:	4013      	ands	r3, r2
 80020d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	f003 0203 	and.w	r2, r3, #3
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	005b      	lsls	r3, r3, #1
 80020de:	fa02 f303 	lsl.w	r3, r2, r3
 80020e2:	693a      	ldr	r2, [r7, #16]
 80020e4:	4313      	orrs	r3, r2
 80020e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	f000 80a6 	beq.w	8002248 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020fc:	4b5b      	ldr	r3, [pc, #364]	@ (800226c <HAL_GPIO_Init+0x2e4>)
 80020fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002100:	4a5a      	ldr	r2, [pc, #360]	@ (800226c <HAL_GPIO_Init+0x2e4>)
 8002102:	f043 0301 	orr.w	r3, r3, #1
 8002106:	6613      	str	r3, [r2, #96]	@ 0x60
 8002108:	4b58      	ldr	r3, [pc, #352]	@ (800226c <HAL_GPIO_Init+0x2e4>)
 800210a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800210c:	f003 0301 	and.w	r3, r3, #1
 8002110:	60bb      	str	r3, [r7, #8]
 8002112:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002114:	4a56      	ldr	r2, [pc, #344]	@ (8002270 <HAL_GPIO_Init+0x2e8>)
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	089b      	lsrs	r3, r3, #2
 800211a:	3302      	adds	r3, #2
 800211c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002120:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	f003 0303 	and.w	r3, r3, #3
 8002128:	009b      	lsls	r3, r3, #2
 800212a:	220f      	movs	r2, #15
 800212c:	fa02 f303 	lsl.w	r3, r2, r3
 8002130:	43db      	mvns	r3, r3
 8002132:	693a      	ldr	r2, [r7, #16]
 8002134:	4013      	ands	r3, r2
 8002136:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800213e:	d01f      	beq.n	8002180 <HAL_GPIO_Init+0x1f8>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	4a4c      	ldr	r2, [pc, #304]	@ (8002274 <HAL_GPIO_Init+0x2ec>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d019      	beq.n	800217c <HAL_GPIO_Init+0x1f4>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	4a4b      	ldr	r2, [pc, #300]	@ (8002278 <HAL_GPIO_Init+0x2f0>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d013      	beq.n	8002178 <HAL_GPIO_Init+0x1f0>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	4a4a      	ldr	r2, [pc, #296]	@ (800227c <HAL_GPIO_Init+0x2f4>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d00d      	beq.n	8002174 <HAL_GPIO_Init+0x1ec>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	4a49      	ldr	r2, [pc, #292]	@ (8002280 <HAL_GPIO_Init+0x2f8>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d007      	beq.n	8002170 <HAL_GPIO_Init+0x1e8>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	4a48      	ldr	r2, [pc, #288]	@ (8002284 <HAL_GPIO_Init+0x2fc>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d101      	bne.n	800216c <HAL_GPIO_Init+0x1e4>
 8002168:	2305      	movs	r3, #5
 800216a:	e00a      	b.n	8002182 <HAL_GPIO_Init+0x1fa>
 800216c:	2306      	movs	r3, #6
 800216e:	e008      	b.n	8002182 <HAL_GPIO_Init+0x1fa>
 8002170:	2304      	movs	r3, #4
 8002172:	e006      	b.n	8002182 <HAL_GPIO_Init+0x1fa>
 8002174:	2303      	movs	r3, #3
 8002176:	e004      	b.n	8002182 <HAL_GPIO_Init+0x1fa>
 8002178:	2302      	movs	r3, #2
 800217a:	e002      	b.n	8002182 <HAL_GPIO_Init+0x1fa>
 800217c:	2301      	movs	r3, #1
 800217e:	e000      	b.n	8002182 <HAL_GPIO_Init+0x1fa>
 8002180:	2300      	movs	r3, #0
 8002182:	697a      	ldr	r2, [r7, #20]
 8002184:	f002 0203 	and.w	r2, r2, #3
 8002188:	0092      	lsls	r2, r2, #2
 800218a:	4093      	lsls	r3, r2
 800218c:	693a      	ldr	r2, [r7, #16]
 800218e:	4313      	orrs	r3, r2
 8002190:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002192:	4937      	ldr	r1, [pc, #220]	@ (8002270 <HAL_GPIO_Init+0x2e8>)
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	089b      	lsrs	r3, r3, #2
 8002198:	3302      	adds	r3, #2
 800219a:	693a      	ldr	r2, [r7, #16]
 800219c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80021a0:	4b39      	ldr	r3, [pc, #228]	@ (8002288 <HAL_GPIO_Init+0x300>)
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	43db      	mvns	r3, r3
 80021aa:	693a      	ldr	r2, [r7, #16]
 80021ac:	4013      	ands	r3, r2
 80021ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d003      	beq.n	80021c4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80021bc:	693a      	ldr	r2, [r7, #16]
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	4313      	orrs	r3, r2
 80021c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80021c4:	4a30      	ldr	r2, [pc, #192]	@ (8002288 <HAL_GPIO_Init+0x300>)
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80021ca:	4b2f      	ldr	r3, [pc, #188]	@ (8002288 <HAL_GPIO_Init+0x300>)
 80021cc:	68db      	ldr	r3, [r3, #12]
 80021ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	43db      	mvns	r3, r3
 80021d4:	693a      	ldr	r2, [r7, #16]
 80021d6:	4013      	ands	r3, r2
 80021d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d003      	beq.n	80021ee <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80021e6:	693a      	ldr	r2, [r7, #16]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	4313      	orrs	r3, r2
 80021ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80021ee:	4a26      	ldr	r2, [pc, #152]	@ (8002288 <HAL_GPIO_Init+0x300>)
 80021f0:	693b      	ldr	r3, [r7, #16]
 80021f2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80021f4:	4b24      	ldr	r3, [pc, #144]	@ (8002288 <HAL_GPIO_Init+0x300>)
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	43db      	mvns	r3, r3
 80021fe:	693a      	ldr	r2, [r7, #16]
 8002200:	4013      	ands	r3, r2
 8002202:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800220c:	2b00      	cmp	r3, #0
 800220e:	d003      	beq.n	8002218 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002210:	693a      	ldr	r2, [r7, #16]
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	4313      	orrs	r3, r2
 8002216:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002218:	4a1b      	ldr	r2, [pc, #108]	@ (8002288 <HAL_GPIO_Init+0x300>)
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800221e:	4b1a      	ldr	r3, [pc, #104]	@ (8002288 <HAL_GPIO_Init+0x300>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	43db      	mvns	r3, r3
 8002228:	693a      	ldr	r2, [r7, #16]
 800222a:	4013      	ands	r3, r2
 800222c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d003      	beq.n	8002242 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800223a:	693a      	ldr	r2, [r7, #16]
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	4313      	orrs	r3, r2
 8002240:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002242:	4a11      	ldr	r2, [pc, #68]	@ (8002288 <HAL_GPIO_Init+0x300>)
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	3301      	adds	r3, #1
 800224c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	681a      	ldr	r2, [r3, #0]
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	fa22 f303 	lsr.w	r3, r2, r3
 8002258:	2b00      	cmp	r3, #0
 800225a:	f47f ae9d 	bne.w	8001f98 <HAL_GPIO_Init+0x10>
  }
}
 800225e:	bf00      	nop
 8002260:	bf00      	nop
 8002262:	371c      	adds	r7, #28
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr
 800226c:	40021000 	.word	0x40021000
 8002270:	40010000 	.word	0x40010000
 8002274:	48000400 	.word	0x48000400
 8002278:	48000800 	.word	0x48000800
 800227c:	48000c00 	.word	0x48000c00
 8002280:	48001000 	.word	0x48001000
 8002284:	48001400 	.word	0x48001400
 8002288:	40010400 	.word	0x40010400

0800228c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
 8002294:	460b      	mov	r3, r1
 8002296:	807b      	strh	r3, [r7, #2]
 8002298:	4613      	mov	r3, r2
 800229a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800229c:	787b      	ldrb	r3, [r7, #1]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d003      	beq.n	80022aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80022a2:	887a      	ldrh	r2, [r7, #2]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80022a8:	e002      	b.n	80022b0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80022aa:	887a      	ldrh	r2, [r7, #2]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80022b0:	bf00      	nop
 80022b2:	370c      	adds	r7, #12
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr

080022bc <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80022bc:	b480      	push	{r7}
 80022be:	b085      	sub	sp, #20
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
 80022c4:	460b      	mov	r3, r1
 80022c6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	695b      	ldr	r3, [r3, #20]
 80022cc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80022ce:	887a      	ldrh	r2, [r7, #2]
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	4013      	ands	r3, r2
 80022d4:	041a      	lsls	r2, r3, #16
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	43d9      	mvns	r1, r3
 80022da:	887b      	ldrh	r3, [r7, #2]
 80022dc:	400b      	ands	r3, r1
 80022de:	431a      	orrs	r2, r3
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	619a      	str	r2, [r3, #24]
}
 80022e4:	bf00      	nop
 80022e6:	3714      	adds	r7, #20
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr

080022f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b085      	sub	sp, #20
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d141      	bne.n	8002382 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80022fe:	4b4b      	ldr	r3, [pc, #300]	@ (800242c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002306:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800230a:	d131      	bne.n	8002370 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800230c:	4b47      	ldr	r3, [pc, #284]	@ (800242c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800230e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002312:	4a46      	ldr	r2, [pc, #280]	@ (800242c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002314:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002318:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800231c:	4b43      	ldr	r3, [pc, #268]	@ (800242c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002324:	4a41      	ldr	r2, [pc, #260]	@ (800242c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002326:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800232a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800232c:	4b40      	ldr	r3, [pc, #256]	@ (8002430 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	2232      	movs	r2, #50	@ 0x32
 8002332:	fb02 f303 	mul.w	r3, r2, r3
 8002336:	4a3f      	ldr	r2, [pc, #252]	@ (8002434 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002338:	fba2 2303 	umull	r2, r3, r2, r3
 800233c:	0c9b      	lsrs	r3, r3, #18
 800233e:	3301      	adds	r3, #1
 8002340:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002342:	e002      	b.n	800234a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	3b01      	subs	r3, #1
 8002348:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800234a:	4b38      	ldr	r3, [pc, #224]	@ (800242c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800234c:	695b      	ldr	r3, [r3, #20]
 800234e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002352:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002356:	d102      	bne.n	800235e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d1f2      	bne.n	8002344 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800235e:	4b33      	ldr	r3, [pc, #204]	@ (800242c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002360:	695b      	ldr	r3, [r3, #20]
 8002362:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002366:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800236a:	d158      	bne.n	800241e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800236c:	2303      	movs	r3, #3
 800236e:	e057      	b.n	8002420 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002370:	4b2e      	ldr	r3, [pc, #184]	@ (800242c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002372:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002376:	4a2d      	ldr	r2, [pc, #180]	@ (800242c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002378:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800237c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002380:	e04d      	b.n	800241e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002388:	d141      	bne.n	800240e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800238a:	4b28      	ldr	r3, [pc, #160]	@ (800242c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002392:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002396:	d131      	bne.n	80023fc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002398:	4b24      	ldr	r3, [pc, #144]	@ (800242c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800239a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800239e:	4a23      	ldr	r2, [pc, #140]	@ (800242c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023a4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80023a8:	4b20      	ldr	r3, [pc, #128]	@ (800242c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80023b0:	4a1e      	ldr	r2, [pc, #120]	@ (800242c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023b6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80023b8:	4b1d      	ldr	r3, [pc, #116]	@ (8002430 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2232      	movs	r2, #50	@ 0x32
 80023be:	fb02 f303 	mul.w	r3, r2, r3
 80023c2:	4a1c      	ldr	r2, [pc, #112]	@ (8002434 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80023c4:	fba2 2303 	umull	r2, r3, r2, r3
 80023c8:	0c9b      	lsrs	r3, r3, #18
 80023ca:	3301      	adds	r3, #1
 80023cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80023ce:	e002      	b.n	80023d6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	3b01      	subs	r3, #1
 80023d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80023d6:	4b15      	ldr	r3, [pc, #84]	@ (800242c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023d8:	695b      	ldr	r3, [r3, #20]
 80023da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023e2:	d102      	bne.n	80023ea <HAL_PWREx_ControlVoltageScaling+0xfa>
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d1f2      	bne.n	80023d0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80023ea:	4b10      	ldr	r3, [pc, #64]	@ (800242c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023ec:	695b      	ldr	r3, [r3, #20]
 80023ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023f6:	d112      	bne.n	800241e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80023f8:	2303      	movs	r3, #3
 80023fa:	e011      	b.n	8002420 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80023fc:	4b0b      	ldr	r3, [pc, #44]	@ (800242c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002402:	4a0a      	ldr	r2, [pc, #40]	@ (800242c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002404:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002408:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800240c:	e007      	b.n	800241e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800240e:	4b07      	ldr	r3, [pc, #28]	@ (800242c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002416:	4a05      	ldr	r2, [pc, #20]	@ (800242c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002418:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800241c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800241e:	2300      	movs	r3, #0
}
 8002420:	4618      	mov	r0, r3
 8002422:	3714      	adds	r7, #20
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr
 800242c:	40007000 	.word	0x40007000
 8002430:	20000000 	.word	0x20000000
 8002434:	431bde83 	.word	0x431bde83

08002438 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800243c:	4b05      	ldr	r3, [pc, #20]	@ (8002454 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	4a04      	ldr	r2, [pc, #16]	@ (8002454 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002442:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002446:	6093      	str	r3, [r2, #8]
}
 8002448:	bf00      	nop
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr
 8002452:	bf00      	nop
 8002454:	40007000 	.word	0x40007000

08002458 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b088      	sub	sp, #32
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d101      	bne.n	800246a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	e2fe      	b.n	8002a68 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 0301 	and.w	r3, r3, #1
 8002472:	2b00      	cmp	r3, #0
 8002474:	d075      	beq.n	8002562 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002476:	4b97      	ldr	r3, [pc, #604]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 8002478:	689b      	ldr	r3, [r3, #8]
 800247a:	f003 030c 	and.w	r3, r3, #12
 800247e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002480:	4b94      	ldr	r3, [pc, #592]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	f003 0303 	and.w	r3, r3, #3
 8002488:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800248a:	69bb      	ldr	r3, [r7, #24]
 800248c:	2b0c      	cmp	r3, #12
 800248e:	d102      	bne.n	8002496 <HAL_RCC_OscConfig+0x3e>
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	2b03      	cmp	r3, #3
 8002494:	d002      	beq.n	800249c <HAL_RCC_OscConfig+0x44>
 8002496:	69bb      	ldr	r3, [r7, #24]
 8002498:	2b08      	cmp	r3, #8
 800249a:	d10b      	bne.n	80024b4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800249c:	4b8d      	ldr	r3, [pc, #564]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d05b      	beq.n	8002560 <HAL_RCC_OscConfig+0x108>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d157      	bne.n	8002560 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	e2d9      	b.n	8002a68 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024bc:	d106      	bne.n	80024cc <HAL_RCC_OscConfig+0x74>
 80024be:	4b85      	ldr	r3, [pc, #532]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a84      	ldr	r2, [pc, #528]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 80024c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024c8:	6013      	str	r3, [r2, #0]
 80024ca:	e01d      	b.n	8002508 <HAL_RCC_OscConfig+0xb0>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80024d4:	d10c      	bne.n	80024f0 <HAL_RCC_OscConfig+0x98>
 80024d6:	4b7f      	ldr	r3, [pc, #508]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a7e      	ldr	r2, [pc, #504]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 80024dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024e0:	6013      	str	r3, [r2, #0]
 80024e2:	4b7c      	ldr	r3, [pc, #496]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a7b      	ldr	r2, [pc, #492]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 80024e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024ec:	6013      	str	r3, [r2, #0]
 80024ee:	e00b      	b.n	8002508 <HAL_RCC_OscConfig+0xb0>
 80024f0:	4b78      	ldr	r3, [pc, #480]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a77      	ldr	r2, [pc, #476]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 80024f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024fa:	6013      	str	r3, [r2, #0]
 80024fc:	4b75      	ldr	r3, [pc, #468]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a74      	ldr	r2, [pc, #464]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 8002502:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002506:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d013      	beq.n	8002538 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002510:	f7ff fc28 	bl	8001d64 <HAL_GetTick>
 8002514:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002516:	e008      	b.n	800252a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002518:	f7ff fc24 	bl	8001d64 <HAL_GetTick>
 800251c:	4602      	mov	r2, r0
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	2b64      	cmp	r3, #100	@ 0x64
 8002524:	d901      	bls.n	800252a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002526:	2303      	movs	r3, #3
 8002528:	e29e      	b.n	8002a68 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800252a:	4b6a      	ldr	r3, [pc, #424]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d0f0      	beq.n	8002518 <HAL_RCC_OscConfig+0xc0>
 8002536:	e014      	b.n	8002562 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002538:	f7ff fc14 	bl	8001d64 <HAL_GetTick>
 800253c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800253e:	e008      	b.n	8002552 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002540:	f7ff fc10 	bl	8001d64 <HAL_GetTick>
 8002544:	4602      	mov	r2, r0
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	1ad3      	subs	r3, r2, r3
 800254a:	2b64      	cmp	r3, #100	@ 0x64
 800254c:	d901      	bls.n	8002552 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800254e:	2303      	movs	r3, #3
 8002550:	e28a      	b.n	8002a68 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002552:	4b60      	ldr	r3, [pc, #384]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800255a:	2b00      	cmp	r3, #0
 800255c:	d1f0      	bne.n	8002540 <HAL_RCC_OscConfig+0xe8>
 800255e:	e000      	b.n	8002562 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002560:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 0302 	and.w	r3, r3, #2
 800256a:	2b00      	cmp	r3, #0
 800256c:	d075      	beq.n	800265a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800256e:	4b59      	ldr	r3, [pc, #356]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	f003 030c 	and.w	r3, r3, #12
 8002576:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002578:	4b56      	ldr	r3, [pc, #344]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	f003 0303 	and.w	r3, r3, #3
 8002580:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	2b0c      	cmp	r3, #12
 8002586:	d102      	bne.n	800258e <HAL_RCC_OscConfig+0x136>
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	2b02      	cmp	r3, #2
 800258c:	d002      	beq.n	8002594 <HAL_RCC_OscConfig+0x13c>
 800258e:	69bb      	ldr	r3, [r7, #24]
 8002590:	2b04      	cmp	r3, #4
 8002592:	d11f      	bne.n	80025d4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002594:	4b4f      	ldr	r3, [pc, #316]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800259c:	2b00      	cmp	r3, #0
 800259e:	d005      	beq.n	80025ac <HAL_RCC_OscConfig+0x154>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d101      	bne.n	80025ac <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	e25d      	b.n	8002a68 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025ac:	4b49      	ldr	r3, [pc, #292]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	691b      	ldr	r3, [r3, #16]
 80025b8:	061b      	lsls	r3, r3, #24
 80025ba:	4946      	ldr	r1, [pc, #280]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 80025bc:	4313      	orrs	r3, r2
 80025be:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80025c0:	4b45      	ldr	r3, [pc, #276]	@ (80026d8 <HAL_RCC_OscConfig+0x280>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4618      	mov	r0, r3
 80025c6:	f7ff fb81 	bl	8001ccc <HAL_InitTick>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d043      	beq.n	8002658 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e249      	b.n	8002a68 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	68db      	ldr	r3, [r3, #12]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d023      	beq.n	8002624 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025dc:	4b3d      	ldr	r3, [pc, #244]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a3c      	ldr	r2, [pc, #240]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 80025e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025e8:	f7ff fbbc 	bl	8001d64 <HAL_GetTick>
 80025ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025ee:	e008      	b.n	8002602 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025f0:	f7ff fbb8 	bl	8001d64 <HAL_GetTick>
 80025f4:	4602      	mov	r2, r0
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	2b02      	cmp	r3, #2
 80025fc:	d901      	bls.n	8002602 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80025fe:	2303      	movs	r3, #3
 8002600:	e232      	b.n	8002a68 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002602:	4b34      	ldr	r3, [pc, #208]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800260a:	2b00      	cmp	r3, #0
 800260c:	d0f0      	beq.n	80025f0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800260e:	4b31      	ldr	r3, [pc, #196]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	691b      	ldr	r3, [r3, #16]
 800261a:	061b      	lsls	r3, r3, #24
 800261c:	492d      	ldr	r1, [pc, #180]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 800261e:	4313      	orrs	r3, r2
 8002620:	604b      	str	r3, [r1, #4]
 8002622:	e01a      	b.n	800265a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002624:	4b2b      	ldr	r3, [pc, #172]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a2a      	ldr	r2, [pc, #168]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 800262a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800262e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002630:	f7ff fb98 	bl	8001d64 <HAL_GetTick>
 8002634:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002636:	e008      	b.n	800264a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002638:	f7ff fb94 	bl	8001d64 <HAL_GetTick>
 800263c:	4602      	mov	r2, r0
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	2b02      	cmp	r3, #2
 8002644:	d901      	bls.n	800264a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002646:	2303      	movs	r3, #3
 8002648:	e20e      	b.n	8002a68 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800264a:	4b22      	ldr	r3, [pc, #136]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002652:	2b00      	cmp	r3, #0
 8002654:	d1f0      	bne.n	8002638 <HAL_RCC_OscConfig+0x1e0>
 8002656:	e000      	b.n	800265a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002658:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f003 0308 	and.w	r3, r3, #8
 8002662:	2b00      	cmp	r3, #0
 8002664:	d041      	beq.n	80026ea <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	695b      	ldr	r3, [r3, #20]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d01c      	beq.n	80026a8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800266e:	4b19      	ldr	r3, [pc, #100]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 8002670:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002674:	4a17      	ldr	r2, [pc, #92]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 8002676:	f043 0301 	orr.w	r3, r3, #1
 800267a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800267e:	f7ff fb71 	bl	8001d64 <HAL_GetTick>
 8002682:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002684:	e008      	b.n	8002698 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002686:	f7ff fb6d 	bl	8001d64 <HAL_GetTick>
 800268a:	4602      	mov	r2, r0
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	1ad3      	subs	r3, r2, r3
 8002690:	2b02      	cmp	r3, #2
 8002692:	d901      	bls.n	8002698 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002694:	2303      	movs	r3, #3
 8002696:	e1e7      	b.n	8002a68 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002698:	4b0e      	ldr	r3, [pc, #56]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 800269a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800269e:	f003 0302 	and.w	r3, r3, #2
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d0ef      	beq.n	8002686 <HAL_RCC_OscConfig+0x22e>
 80026a6:	e020      	b.n	80026ea <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026a8:	4b0a      	ldr	r3, [pc, #40]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 80026aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026ae:	4a09      	ldr	r2, [pc, #36]	@ (80026d4 <HAL_RCC_OscConfig+0x27c>)
 80026b0:	f023 0301 	bic.w	r3, r3, #1
 80026b4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026b8:	f7ff fb54 	bl	8001d64 <HAL_GetTick>
 80026bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80026be:	e00d      	b.n	80026dc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026c0:	f7ff fb50 	bl	8001d64 <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	d906      	bls.n	80026dc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e1ca      	b.n	8002a68 <HAL_RCC_OscConfig+0x610>
 80026d2:	bf00      	nop
 80026d4:	40021000 	.word	0x40021000
 80026d8:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80026dc:	4b8c      	ldr	r3, [pc, #560]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 80026de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026e2:	f003 0302 	and.w	r3, r3, #2
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d1ea      	bne.n	80026c0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 0304 	and.w	r3, r3, #4
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	f000 80a6 	beq.w	8002844 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026f8:	2300      	movs	r3, #0
 80026fa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80026fc:	4b84      	ldr	r3, [pc, #528]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 80026fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002700:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002704:	2b00      	cmp	r3, #0
 8002706:	d101      	bne.n	800270c <HAL_RCC_OscConfig+0x2b4>
 8002708:	2301      	movs	r3, #1
 800270a:	e000      	b.n	800270e <HAL_RCC_OscConfig+0x2b6>
 800270c:	2300      	movs	r3, #0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d00d      	beq.n	800272e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002712:	4b7f      	ldr	r3, [pc, #508]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 8002714:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002716:	4a7e      	ldr	r2, [pc, #504]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 8002718:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800271c:	6593      	str	r3, [r2, #88]	@ 0x58
 800271e:	4b7c      	ldr	r3, [pc, #496]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 8002720:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002722:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002726:	60fb      	str	r3, [r7, #12]
 8002728:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800272a:	2301      	movs	r3, #1
 800272c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800272e:	4b79      	ldr	r3, [pc, #484]	@ (8002914 <HAL_RCC_OscConfig+0x4bc>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002736:	2b00      	cmp	r3, #0
 8002738:	d118      	bne.n	800276c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800273a:	4b76      	ldr	r3, [pc, #472]	@ (8002914 <HAL_RCC_OscConfig+0x4bc>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a75      	ldr	r2, [pc, #468]	@ (8002914 <HAL_RCC_OscConfig+0x4bc>)
 8002740:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002744:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002746:	f7ff fb0d 	bl	8001d64 <HAL_GetTick>
 800274a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800274c:	e008      	b.n	8002760 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800274e:	f7ff fb09 	bl	8001d64 <HAL_GetTick>
 8002752:	4602      	mov	r2, r0
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	1ad3      	subs	r3, r2, r3
 8002758:	2b02      	cmp	r3, #2
 800275a:	d901      	bls.n	8002760 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800275c:	2303      	movs	r3, #3
 800275e:	e183      	b.n	8002a68 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002760:	4b6c      	ldr	r3, [pc, #432]	@ (8002914 <HAL_RCC_OscConfig+0x4bc>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002768:	2b00      	cmp	r3, #0
 800276a:	d0f0      	beq.n	800274e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	2b01      	cmp	r3, #1
 8002772:	d108      	bne.n	8002786 <HAL_RCC_OscConfig+0x32e>
 8002774:	4b66      	ldr	r3, [pc, #408]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 8002776:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800277a:	4a65      	ldr	r2, [pc, #404]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 800277c:	f043 0301 	orr.w	r3, r3, #1
 8002780:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002784:	e024      	b.n	80027d0 <HAL_RCC_OscConfig+0x378>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	2b05      	cmp	r3, #5
 800278c:	d110      	bne.n	80027b0 <HAL_RCC_OscConfig+0x358>
 800278e:	4b60      	ldr	r3, [pc, #384]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 8002790:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002794:	4a5e      	ldr	r2, [pc, #376]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 8002796:	f043 0304 	orr.w	r3, r3, #4
 800279a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800279e:	4b5c      	ldr	r3, [pc, #368]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 80027a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027a4:	4a5a      	ldr	r2, [pc, #360]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 80027a6:	f043 0301 	orr.w	r3, r3, #1
 80027aa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027ae:	e00f      	b.n	80027d0 <HAL_RCC_OscConfig+0x378>
 80027b0:	4b57      	ldr	r3, [pc, #348]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 80027b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027b6:	4a56      	ldr	r2, [pc, #344]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 80027b8:	f023 0301 	bic.w	r3, r3, #1
 80027bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80027c0:	4b53      	ldr	r3, [pc, #332]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 80027c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027c6:	4a52      	ldr	r2, [pc, #328]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 80027c8:	f023 0304 	bic.w	r3, r3, #4
 80027cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d016      	beq.n	8002806 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027d8:	f7ff fac4 	bl	8001d64 <HAL_GetTick>
 80027dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027de:	e00a      	b.n	80027f6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027e0:	f7ff fac0 	bl	8001d64 <HAL_GetTick>
 80027e4:	4602      	mov	r2, r0
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d901      	bls.n	80027f6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80027f2:	2303      	movs	r3, #3
 80027f4:	e138      	b.n	8002a68 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027f6:	4b46      	ldr	r3, [pc, #280]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 80027f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027fc:	f003 0302 	and.w	r3, r3, #2
 8002800:	2b00      	cmp	r3, #0
 8002802:	d0ed      	beq.n	80027e0 <HAL_RCC_OscConfig+0x388>
 8002804:	e015      	b.n	8002832 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002806:	f7ff faad 	bl	8001d64 <HAL_GetTick>
 800280a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800280c:	e00a      	b.n	8002824 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800280e:	f7ff faa9 	bl	8001d64 <HAL_GetTick>
 8002812:	4602      	mov	r2, r0
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	1ad3      	subs	r3, r2, r3
 8002818:	f241 3288 	movw	r2, #5000	@ 0x1388
 800281c:	4293      	cmp	r3, r2
 800281e:	d901      	bls.n	8002824 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002820:	2303      	movs	r3, #3
 8002822:	e121      	b.n	8002a68 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002824:	4b3a      	ldr	r3, [pc, #232]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 8002826:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800282a:	f003 0302 	and.w	r3, r3, #2
 800282e:	2b00      	cmp	r3, #0
 8002830:	d1ed      	bne.n	800280e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002832:	7ffb      	ldrb	r3, [r7, #31]
 8002834:	2b01      	cmp	r3, #1
 8002836:	d105      	bne.n	8002844 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002838:	4b35      	ldr	r3, [pc, #212]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 800283a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800283c:	4a34      	ldr	r2, [pc, #208]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 800283e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002842:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f003 0320 	and.w	r3, r3, #32
 800284c:	2b00      	cmp	r3, #0
 800284e:	d03c      	beq.n	80028ca <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	699b      	ldr	r3, [r3, #24]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d01c      	beq.n	8002892 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002858:	4b2d      	ldr	r3, [pc, #180]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 800285a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800285e:	4a2c      	ldr	r2, [pc, #176]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 8002860:	f043 0301 	orr.w	r3, r3, #1
 8002864:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002868:	f7ff fa7c 	bl	8001d64 <HAL_GetTick>
 800286c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800286e:	e008      	b.n	8002882 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002870:	f7ff fa78 	bl	8001d64 <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	2b02      	cmp	r3, #2
 800287c:	d901      	bls.n	8002882 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	e0f2      	b.n	8002a68 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002882:	4b23      	ldr	r3, [pc, #140]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 8002884:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002888:	f003 0302 	and.w	r3, r3, #2
 800288c:	2b00      	cmp	r3, #0
 800288e:	d0ef      	beq.n	8002870 <HAL_RCC_OscConfig+0x418>
 8002890:	e01b      	b.n	80028ca <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002892:	4b1f      	ldr	r3, [pc, #124]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 8002894:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002898:	4a1d      	ldr	r2, [pc, #116]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 800289a:	f023 0301 	bic.w	r3, r3, #1
 800289e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028a2:	f7ff fa5f 	bl	8001d64 <HAL_GetTick>
 80028a6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80028a8:	e008      	b.n	80028bc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80028aa:	f7ff fa5b 	bl	8001d64 <HAL_GetTick>
 80028ae:	4602      	mov	r2, r0
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	1ad3      	subs	r3, r2, r3
 80028b4:	2b02      	cmp	r3, #2
 80028b6:	d901      	bls.n	80028bc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80028b8:	2303      	movs	r3, #3
 80028ba:	e0d5      	b.n	8002a68 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80028bc:	4b14      	ldr	r3, [pc, #80]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 80028be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80028c2:	f003 0302 	and.w	r3, r3, #2
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d1ef      	bne.n	80028aa <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	69db      	ldr	r3, [r3, #28]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	f000 80c9 	beq.w	8002a66 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80028d4:	4b0e      	ldr	r3, [pc, #56]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	f003 030c 	and.w	r3, r3, #12
 80028dc:	2b0c      	cmp	r3, #12
 80028de:	f000 8083 	beq.w	80029e8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	69db      	ldr	r3, [r3, #28]
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d15e      	bne.n	80029a8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028ea:	4b09      	ldr	r3, [pc, #36]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a08      	ldr	r2, [pc, #32]	@ (8002910 <HAL_RCC_OscConfig+0x4b8>)
 80028f0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80028f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028f6:	f7ff fa35 	bl	8001d64 <HAL_GetTick>
 80028fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028fc:	e00c      	b.n	8002918 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028fe:	f7ff fa31 	bl	8001d64 <HAL_GetTick>
 8002902:	4602      	mov	r2, r0
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	1ad3      	subs	r3, r2, r3
 8002908:	2b02      	cmp	r3, #2
 800290a:	d905      	bls.n	8002918 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800290c:	2303      	movs	r3, #3
 800290e:	e0ab      	b.n	8002a68 <HAL_RCC_OscConfig+0x610>
 8002910:	40021000 	.word	0x40021000
 8002914:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002918:	4b55      	ldr	r3, [pc, #340]	@ (8002a70 <HAL_RCC_OscConfig+0x618>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002920:	2b00      	cmp	r3, #0
 8002922:	d1ec      	bne.n	80028fe <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002924:	4b52      	ldr	r3, [pc, #328]	@ (8002a70 <HAL_RCC_OscConfig+0x618>)
 8002926:	68da      	ldr	r2, [r3, #12]
 8002928:	4b52      	ldr	r3, [pc, #328]	@ (8002a74 <HAL_RCC_OscConfig+0x61c>)
 800292a:	4013      	ands	r3, r2
 800292c:	687a      	ldr	r2, [r7, #4]
 800292e:	6a11      	ldr	r1, [r2, #32]
 8002930:	687a      	ldr	r2, [r7, #4]
 8002932:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002934:	3a01      	subs	r2, #1
 8002936:	0112      	lsls	r2, r2, #4
 8002938:	4311      	orrs	r1, r2
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800293e:	0212      	lsls	r2, r2, #8
 8002940:	4311      	orrs	r1, r2
 8002942:	687a      	ldr	r2, [r7, #4]
 8002944:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002946:	0852      	lsrs	r2, r2, #1
 8002948:	3a01      	subs	r2, #1
 800294a:	0552      	lsls	r2, r2, #21
 800294c:	4311      	orrs	r1, r2
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002952:	0852      	lsrs	r2, r2, #1
 8002954:	3a01      	subs	r2, #1
 8002956:	0652      	lsls	r2, r2, #25
 8002958:	4311      	orrs	r1, r2
 800295a:	687a      	ldr	r2, [r7, #4]
 800295c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800295e:	06d2      	lsls	r2, r2, #27
 8002960:	430a      	orrs	r2, r1
 8002962:	4943      	ldr	r1, [pc, #268]	@ (8002a70 <HAL_RCC_OscConfig+0x618>)
 8002964:	4313      	orrs	r3, r2
 8002966:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002968:	4b41      	ldr	r3, [pc, #260]	@ (8002a70 <HAL_RCC_OscConfig+0x618>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a40      	ldr	r2, [pc, #256]	@ (8002a70 <HAL_RCC_OscConfig+0x618>)
 800296e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002972:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002974:	4b3e      	ldr	r3, [pc, #248]	@ (8002a70 <HAL_RCC_OscConfig+0x618>)
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	4a3d      	ldr	r2, [pc, #244]	@ (8002a70 <HAL_RCC_OscConfig+0x618>)
 800297a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800297e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002980:	f7ff f9f0 	bl	8001d64 <HAL_GetTick>
 8002984:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002986:	e008      	b.n	800299a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002988:	f7ff f9ec 	bl	8001d64 <HAL_GetTick>
 800298c:	4602      	mov	r2, r0
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	2b02      	cmp	r3, #2
 8002994:	d901      	bls.n	800299a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002996:	2303      	movs	r3, #3
 8002998:	e066      	b.n	8002a68 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800299a:	4b35      	ldr	r3, [pc, #212]	@ (8002a70 <HAL_RCC_OscConfig+0x618>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d0f0      	beq.n	8002988 <HAL_RCC_OscConfig+0x530>
 80029a6:	e05e      	b.n	8002a66 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029a8:	4b31      	ldr	r3, [pc, #196]	@ (8002a70 <HAL_RCC_OscConfig+0x618>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a30      	ldr	r2, [pc, #192]	@ (8002a70 <HAL_RCC_OscConfig+0x618>)
 80029ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80029b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029b4:	f7ff f9d6 	bl	8001d64 <HAL_GetTick>
 80029b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029ba:	e008      	b.n	80029ce <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029bc:	f7ff f9d2 	bl	8001d64 <HAL_GetTick>
 80029c0:	4602      	mov	r2, r0
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	1ad3      	subs	r3, r2, r3
 80029c6:	2b02      	cmp	r3, #2
 80029c8:	d901      	bls.n	80029ce <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80029ca:	2303      	movs	r3, #3
 80029cc:	e04c      	b.n	8002a68 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029ce:	4b28      	ldr	r3, [pc, #160]	@ (8002a70 <HAL_RCC_OscConfig+0x618>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d1f0      	bne.n	80029bc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80029da:	4b25      	ldr	r3, [pc, #148]	@ (8002a70 <HAL_RCC_OscConfig+0x618>)
 80029dc:	68da      	ldr	r2, [r3, #12]
 80029de:	4924      	ldr	r1, [pc, #144]	@ (8002a70 <HAL_RCC_OscConfig+0x618>)
 80029e0:	4b25      	ldr	r3, [pc, #148]	@ (8002a78 <HAL_RCC_OscConfig+0x620>)
 80029e2:	4013      	ands	r3, r2
 80029e4:	60cb      	str	r3, [r1, #12]
 80029e6:	e03e      	b.n	8002a66 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	69db      	ldr	r3, [r3, #28]
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d101      	bne.n	80029f4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	e039      	b.n	8002a68 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80029f4:	4b1e      	ldr	r3, [pc, #120]	@ (8002a70 <HAL_RCC_OscConfig+0x618>)
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	f003 0203 	and.w	r2, r3, #3
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6a1b      	ldr	r3, [r3, #32]
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d12c      	bne.n	8002a62 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a12:	3b01      	subs	r3, #1
 8002a14:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d123      	bne.n	8002a62 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a24:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002a26:	429a      	cmp	r2, r3
 8002a28:	d11b      	bne.n	8002a62 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a34:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d113      	bne.n	8002a62 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a44:	085b      	lsrs	r3, r3, #1
 8002a46:	3b01      	subs	r3, #1
 8002a48:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d109      	bne.n	8002a62 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a58:	085b      	lsrs	r3, r3, #1
 8002a5a:	3b01      	subs	r3, #1
 8002a5c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	d001      	beq.n	8002a66 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e000      	b.n	8002a68 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002a66:	2300      	movs	r3, #0
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3720      	adds	r7, #32
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	40021000 	.word	0x40021000
 8002a74:	019f800c 	.word	0x019f800c
 8002a78:	feeefffc 	.word	0xfeeefffc

08002a7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b086      	sub	sp, #24
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002a86:	2300      	movs	r3, #0
 8002a88:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d101      	bne.n	8002a94 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e11e      	b.n	8002cd2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a94:	4b91      	ldr	r3, [pc, #580]	@ (8002cdc <HAL_RCC_ClockConfig+0x260>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 030f 	and.w	r3, r3, #15
 8002a9c:	683a      	ldr	r2, [r7, #0]
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	d910      	bls.n	8002ac4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aa2:	4b8e      	ldr	r3, [pc, #568]	@ (8002cdc <HAL_RCC_ClockConfig+0x260>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f023 020f 	bic.w	r2, r3, #15
 8002aaa:	498c      	ldr	r1, [pc, #560]	@ (8002cdc <HAL_RCC_ClockConfig+0x260>)
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ab2:	4b8a      	ldr	r3, [pc, #552]	@ (8002cdc <HAL_RCC_ClockConfig+0x260>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 030f 	and.w	r3, r3, #15
 8002aba:	683a      	ldr	r2, [r7, #0]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d001      	beq.n	8002ac4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e106      	b.n	8002cd2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f003 0301 	and.w	r3, r3, #1
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d073      	beq.n	8002bb8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	2b03      	cmp	r3, #3
 8002ad6:	d129      	bne.n	8002b2c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ad8:	4b81      	ldr	r3, [pc, #516]	@ (8002ce0 <HAL_RCC_ClockConfig+0x264>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d101      	bne.n	8002ae8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	e0f4      	b.n	8002cd2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002ae8:	f000 f99e 	bl	8002e28 <RCC_GetSysClockFreqFromPLLSource>
 8002aec:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	4a7c      	ldr	r2, [pc, #496]	@ (8002ce4 <HAL_RCC_ClockConfig+0x268>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d93f      	bls.n	8002b76 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002af6:	4b7a      	ldr	r3, [pc, #488]	@ (8002ce0 <HAL_RCC_ClockConfig+0x264>)
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d009      	beq.n	8002b16 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d033      	beq.n	8002b76 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d12f      	bne.n	8002b76 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002b16:	4b72      	ldr	r3, [pc, #456]	@ (8002ce0 <HAL_RCC_ClockConfig+0x264>)
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002b1e:	4a70      	ldr	r2, [pc, #448]	@ (8002ce0 <HAL_RCC_ClockConfig+0x264>)
 8002b20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b24:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002b26:	2380      	movs	r3, #128	@ 0x80
 8002b28:	617b      	str	r3, [r7, #20]
 8002b2a:	e024      	b.n	8002b76 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	2b02      	cmp	r3, #2
 8002b32:	d107      	bne.n	8002b44 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b34:	4b6a      	ldr	r3, [pc, #424]	@ (8002ce0 <HAL_RCC_ClockConfig+0x264>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d109      	bne.n	8002b54 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e0c6      	b.n	8002cd2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b44:	4b66      	ldr	r3, [pc, #408]	@ (8002ce0 <HAL_RCC_ClockConfig+0x264>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d101      	bne.n	8002b54 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	e0be      	b.n	8002cd2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002b54:	f000 f8ce 	bl	8002cf4 <HAL_RCC_GetSysClockFreq>
 8002b58:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	4a61      	ldr	r2, [pc, #388]	@ (8002ce4 <HAL_RCC_ClockConfig+0x268>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d909      	bls.n	8002b76 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002b62:	4b5f      	ldr	r3, [pc, #380]	@ (8002ce0 <HAL_RCC_ClockConfig+0x264>)
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002b6a:	4a5d      	ldr	r2, [pc, #372]	@ (8002ce0 <HAL_RCC_ClockConfig+0x264>)
 8002b6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b70:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002b72:	2380      	movs	r3, #128	@ 0x80
 8002b74:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002b76:	4b5a      	ldr	r3, [pc, #360]	@ (8002ce0 <HAL_RCC_ClockConfig+0x264>)
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	f023 0203 	bic.w	r2, r3, #3
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	4957      	ldr	r1, [pc, #348]	@ (8002ce0 <HAL_RCC_ClockConfig+0x264>)
 8002b84:	4313      	orrs	r3, r2
 8002b86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b88:	f7ff f8ec 	bl	8001d64 <HAL_GetTick>
 8002b8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b8e:	e00a      	b.n	8002ba6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b90:	f7ff f8e8 	bl	8001d64 <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d901      	bls.n	8002ba6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e095      	b.n	8002cd2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ba6:	4b4e      	ldr	r3, [pc, #312]	@ (8002ce0 <HAL_RCC_ClockConfig+0x264>)
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	f003 020c 	and.w	r2, r3, #12
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d1eb      	bne.n	8002b90 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0302 	and.w	r3, r3, #2
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d023      	beq.n	8002c0c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0304 	and.w	r3, r3, #4
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d005      	beq.n	8002bdc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002bd0:	4b43      	ldr	r3, [pc, #268]	@ (8002ce0 <HAL_RCC_ClockConfig+0x264>)
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	4a42      	ldr	r2, [pc, #264]	@ (8002ce0 <HAL_RCC_ClockConfig+0x264>)
 8002bd6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002bda:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 0308 	and.w	r3, r3, #8
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d007      	beq.n	8002bf8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002be8:	4b3d      	ldr	r3, [pc, #244]	@ (8002ce0 <HAL_RCC_ClockConfig+0x264>)
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002bf0:	4a3b      	ldr	r2, [pc, #236]	@ (8002ce0 <HAL_RCC_ClockConfig+0x264>)
 8002bf2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002bf6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bf8:	4b39      	ldr	r3, [pc, #228]	@ (8002ce0 <HAL_RCC_ClockConfig+0x264>)
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	4936      	ldr	r1, [pc, #216]	@ (8002ce0 <HAL_RCC_ClockConfig+0x264>)
 8002c06:	4313      	orrs	r3, r2
 8002c08:	608b      	str	r3, [r1, #8]
 8002c0a:	e008      	b.n	8002c1e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	2b80      	cmp	r3, #128	@ 0x80
 8002c10:	d105      	bne.n	8002c1e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002c12:	4b33      	ldr	r3, [pc, #204]	@ (8002ce0 <HAL_RCC_ClockConfig+0x264>)
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	4a32      	ldr	r2, [pc, #200]	@ (8002ce0 <HAL_RCC_ClockConfig+0x264>)
 8002c18:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002c1c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c1e:	4b2f      	ldr	r3, [pc, #188]	@ (8002cdc <HAL_RCC_ClockConfig+0x260>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 030f 	and.w	r3, r3, #15
 8002c26:	683a      	ldr	r2, [r7, #0]
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d21d      	bcs.n	8002c68 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c2c:	4b2b      	ldr	r3, [pc, #172]	@ (8002cdc <HAL_RCC_ClockConfig+0x260>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f023 020f 	bic.w	r2, r3, #15
 8002c34:	4929      	ldr	r1, [pc, #164]	@ (8002cdc <HAL_RCC_ClockConfig+0x260>)
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002c3c:	f7ff f892 	bl	8001d64 <HAL_GetTick>
 8002c40:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c42:	e00a      	b.n	8002c5a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c44:	f7ff f88e 	bl	8001d64 <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d901      	bls.n	8002c5a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e03b      	b.n	8002cd2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c5a:	4b20      	ldr	r3, [pc, #128]	@ (8002cdc <HAL_RCC_ClockConfig+0x260>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f003 030f 	and.w	r3, r3, #15
 8002c62:	683a      	ldr	r2, [r7, #0]
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d1ed      	bne.n	8002c44 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f003 0304 	and.w	r3, r3, #4
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d008      	beq.n	8002c86 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c74:	4b1a      	ldr	r3, [pc, #104]	@ (8002ce0 <HAL_RCC_ClockConfig+0x264>)
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	68db      	ldr	r3, [r3, #12]
 8002c80:	4917      	ldr	r1, [pc, #92]	@ (8002ce0 <HAL_RCC_ClockConfig+0x264>)
 8002c82:	4313      	orrs	r3, r2
 8002c84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0308 	and.w	r3, r3, #8
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d009      	beq.n	8002ca6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c92:	4b13      	ldr	r3, [pc, #76]	@ (8002ce0 <HAL_RCC_ClockConfig+0x264>)
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	691b      	ldr	r3, [r3, #16]
 8002c9e:	00db      	lsls	r3, r3, #3
 8002ca0:	490f      	ldr	r1, [pc, #60]	@ (8002ce0 <HAL_RCC_ClockConfig+0x264>)
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ca6:	f000 f825 	bl	8002cf4 <HAL_RCC_GetSysClockFreq>
 8002caa:	4602      	mov	r2, r0
 8002cac:	4b0c      	ldr	r3, [pc, #48]	@ (8002ce0 <HAL_RCC_ClockConfig+0x264>)
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	091b      	lsrs	r3, r3, #4
 8002cb2:	f003 030f 	and.w	r3, r3, #15
 8002cb6:	490c      	ldr	r1, [pc, #48]	@ (8002ce8 <HAL_RCC_ClockConfig+0x26c>)
 8002cb8:	5ccb      	ldrb	r3, [r1, r3]
 8002cba:	f003 031f 	and.w	r3, r3, #31
 8002cbe:	fa22 f303 	lsr.w	r3, r2, r3
 8002cc2:	4a0a      	ldr	r2, [pc, #40]	@ (8002cec <HAL_RCC_ClockConfig+0x270>)
 8002cc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002cc6:	4b0a      	ldr	r3, [pc, #40]	@ (8002cf0 <HAL_RCC_ClockConfig+0x274>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f7fe fffe 	bl	8001ccc <HAL_InitTick>
 8002cd0:	4603      	mov	r3, r0
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3718      	adds	r7, #24
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	40022000 	.word	0x40022000
 8002ce0:	40021000 	.word	0x40021000
 8002ce4:	04c4b400 	.word	0x04c4b400
 8002ce8:	0800c33c 	.word	0x0800c33c
 8002cec:	20000000 	.word	0x20000000
 8002cf0:	20000004 	.word	0x20000004

08002cf4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b087      	sub	sp, #28
 8002cf8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002cfa:	4b2c      	ldr	r3, [pc, #176]	@ (8002dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	f003 030c 	and.w	r3, r3, #12
 8002d02:	2b04      	cmp	r3, #4
 8002d04:	d102      	bne.n	8002d0c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002d06:	4b2a      	ldr	r3, [pc, #168]	@ (8002db0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002d08:	613b      	str	r3, [r7, #16]
 8002d0a:	e047      	b.n	8002d9c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002d0c:	4b27      	ldr	r3, [pc, #156]	@ (8002dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	f003 030c 	and.w	r3, r3, #12
 8002d14:	2b08      	cmp	r3, #8
 8002d16:	d102      	bne.n	8002d1e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002d18:	4b26      	ldr	r3, [pc, #152]	@ (8002db4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002d1a:	613b      	str	r3, [r7, #16]
 8002d1c:	e03e      	b.n	8002d9c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002d1e:	4b23      	ldr	r3, [pc, #140]	@ (8002dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	f003 030c 	and.w	r3, r3, #12
 8002d26:	2b0c      	cmp	r3, #12
 8002d28:	d136      	bne.n	8002d98 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d2a:	4b20      	ldr	r3, [pc, #128]	@ (8002dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	f003 0303 	and.w	r3, r3, #3
 8002d32:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002d34:	4b1d      	ldr	r3, [pc, #116]	@ (8002dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	091b      	lsrs	r3, r3, #4
 8002d3a:	f003 030f 	and.w	r3, r3, #15
 8002d3e:	3301      	adds	r3, #1
 8002d40:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	2b03      	cmp	r3, #3
 8002d46:	d10c      	bne.n	8002d62 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002d48:	4a1a      	ldr	r2, [pc, #104]	@ (8002db4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d50:	4a16      	ldr	r2, [pc, #88]	@ (8002dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d52:	68d2      	ldr	r2, [r2, #12]
 8002d54:	0a12      	lsrs	r2, r2, #8
 8002d56:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002d5a:	fb02 f303 	mul.w	r3, r2, r3
 8002d5e:	617b      	str	r3, [r7, #20]
      break;
 8002d60:	e00c      	b.n	8002d7c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002d62:	4a13      	ldr	r2, [pc, #76]	@ (8002db0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d6a:	4a10      	ldr	r2, [pc, #64]	@ (8002dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d6c:	68d2      	ldr	r2, [r2, #12]
 8002d6e:	0a12      	lsrs	r2, r2, #8
 8002d70:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002d74:	fb02 f303 	mul.w	r3, r2, r3
 8002d78:	617b      	str	r3, [r7, #20]
      break;
 8002d7a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8002dac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d7e:	68db      	ldr	r3, [r3, #12]
 8002d80:	0e5b      	lsrs	r3, r3, #25
 8002d82:	f003 0303 	and.w	r3, r3, #3
 8002d86:	3301      	adds	r3, #1
 8002d88:	005b      	lsls	r3, r3, #1
 8002d8a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002d8c:	697a      	ldr	r2, [r7, #20]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d94:	613b      	str	r3, [r7, #16]
 8002d96:	e001      	b.n	8002d9c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002d9c:	693b      	ldr	r3, [r7, #16]
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	371c      	adds	r7, #28
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr
 8002daa:	bf00      	nop
 8002dac:	40021000 	.word	0x40021000
 8002db0:	00f42400 	.word	0x00f42400
 8002db4:	007a1200 	.word	0x007a1200

08002db8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002db8:	b480      	push	{r7}
 8002dba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002dbc:	4b03      	ldr	r3, [pc, #12]	@ (8002dcc <HAL_RCC_GetHCLKFreq+0x14>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc8:	4770      	bx	lr
 8002dca:	bf00      	nop
 8002dcc:	20000000 	.word	0x20000000

08002dd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002dd4:	f7ff fff0 	bl	8002db8 <HAL_RCC_GetHCLKFreq>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	4b06      	ldr	r3, [pc, #24]	@ (8002df4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	0a1b      	lsrs	r3, r3, #8
 8002de0:	f003 0307 	and.w	r3, r3, #7
 8002de4:	4904      	ldr	r1, [pc, #16]	@ (8002df8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002de6:	5ccb      	ldrb	r3, [r1, r3]
 8002de8:	f003 031f 	and.w	r3, r3, #31
 8002dec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	40021000 	.word	0x40021000
 8002df8:	0800c34c 	.word	0x0800c34c

08002dfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002e00:	f7ff ffda 	bl	8002db8 <HAL_RCC_GetHCLKFreq>
 8002e04:	4602      	mov	r2, r0
 8002e06:	4b06      	ldr	r3, [pc, #24]	@ (8002e20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	0adb      	lsrs	r3, r3, #11
 8002e0c:	f003 0307 	and.w	r3, r3, #7
 8002e10:	4904      	ldr	r1, [pc, #16]	@ (8002e24 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002e12:	5ccb      	ldrb	r3, [r1, r3]
 8002e14:	f003 031f 	and.w	r3, r3, #31
 8002e18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	40021000 	.word	0x40021000
 8002e24:	0800c34c 	.word	0x0800c34c

08002e28 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b087      	sub	sp, #28
 8002e2c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002e2e:	4b1e      	ldr	r3, [pc, #120]	@ (8002ea8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002e30:	68db      	ldr	r3, [r3, #12]
 8002e32:	f003 0303 	and.w	r3, r3, #3
 8002e36:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002e38:	4b1b      	ldr	r3, [pc, #108]	@ (8002ea8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002e3a:	68db      	ldr	r3, [r3, #12]
 8002e3c:	091b      	lsrs	r3, r3, #4
 8002e3e:	f003 030f 	and.w	r3, r3, #15
 8002e42:	3301      	adds	r3, #1
 8002e44:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	2b03      	cmp	r3, #3
 8002e4a:	d10c      	bne.n	8002e66 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002e4c:	4a17      	ldr	r2, [pc, #92]	@ (8002eac <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e54:	4a14      	ldr	r2, [pc, #80]	@ (8002ea8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002e56:	68d2      	ldr	r2, [r2, #12]
 8002e58:	0a12      	lsrs	r2, r2, #8
 8002e5a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002e5e:	fb02 f303 	mul.w	r3, r2, r3
 8002e62:	617b      	str	r3, [r7, #20]
    break;
 8002e64:	e00c      	b.n	8002e80 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002e66:	4a12      	ldr	r2, [pc, #72]	@ (8002eb0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e6e:	4a0e      	ldr	r2, [pc, #56]	@ (8002ea8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002e70:	68d2      	ldr	r2, [r2, #12]
 8002e72:	0a12      	lsrs	r2, r2, #8
 8002e74:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002e78:	fb02 f303 	mul.w	r3, r2, r3
 8002e7c:	617b      	str	r3, [r7, #20]
    break;
 8002e7e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002e80:	4b09      	ldr	r3, [pc, #36]	@ (8002ea8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002e82:	68db      	ldr	r3, [r3, #12]
 8002e84:	0e5b      	lsrs	r3, r3, #25
 8002e86:	f003 0303 	and.w	r3, r3, #3
 8002e8a:	3301      	adds	r3, #1
 8002e8c:	005b      	lsls	r3, r3, #1
 8002e8e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002e90:	697a      	ldr	r2, [r7, #20]
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e98:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002e9a:	687b      	ldr	r3, [r7, #4]
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	371c      	adds	r7, #28
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea6:	4770      	bx	lr
 8002ea8:	40021000 	.word	0x40021000
 8002eac:	007a1200 	.word	0x007a1200
 8002eb0:	00f42400 	.word	0x00f42400

08002eb4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b086      	sub	sp, #24
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	f000 8098 	beq.w	8003002 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ed6:	4b43      	ldr	r3, [pc, #268]	@ (8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ed8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d10d      	bne.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ee2:	4b40      	ldr	r3, [pc, #256]	@ (8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ee4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ee6:	4a3f      	ldr	r2, [pc, #252]	@ (8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ee8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002eec:	6593      	str	r3, [r2, #88]	@ 0x58
 8002eee:	4b3d      	ldr	r3, [pc, #244]	@ (8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ef0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ef2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ef6:	60bb      	str	r3, [r7, #8]
 8002ef8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002efa:	2301      	movs	r3, #1
 8002efc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002efe:	4b3a      	ldr	r3, [pc, #232]	@ (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a39      	ldr	r2, [pc, #228]	@ (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002f04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f08:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f0a:	f7fe ff2b 	bl	8001d64 <HAL_GetTick>
 8002f0e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f10:	e009      	b.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f12:	f7fe ff27 	bl	8001d64 <HAL_GetTick>
 8002f16:	4602      	mov	r2, r0
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	1ad3      	subs	r3, r2, r3
 8002f1c:	2b02      	cmp	r3, #2
 8002f1e:	d902      	bls.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002f20:	2303      	movs	r3, #3
 8002f22:	74fb      	strb	r3, [r7, #19]
        break;
 8002f24:	e005      	b.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f26:	4b30      	ldr	r3, [pc, #192]	@ (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d0ef      	beq.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002f32:	7cfb      	ldrb	r3, [r7, #19]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d159      	bne.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002f38:	4b2a      	ldr	r3, [pc, #168]	@ (8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f42:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d01e      	beq.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f4e:	697a      	ldr	r2, [r7, #20]
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d019      	beq.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002f54:	4b23      	ldr	r3, [pc, #140]	@ (8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f5e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002f60:	4b20      	ldr	r3, [pc, #128]	@ (8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f66:	4a1f      	ldr	r2, [pc, #124]	@ (8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002f70:	4b1c      	ldr	r3, [pc, #112]	@ (8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f76:	4a1b      	ldr	r2, [pc, #108]	@ (8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002f80:	4a18      	ldr	r2, [pc, #96]	@ (8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	f003 0301 	and.w	r3, r3, #1
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d016      	beq.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f92:	f7fe fee7 	bl	8001d64 <HAL_GetTick>
 8002f96:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f98:	e00b      	b.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f9a:	f7fe fee3 	bl	8001d64 <HAL_GetTick>
 8002f9e:	4602      	mov	r2, r0
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	1ad3      	subs	r3, r2, r3
 8002fa4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d902      	bls.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002fac:	2303      	movs	r3, #3
 8002fae:	74fb      	strb	r3, [r7, #19]
            break;
 8002fb0:	e006      	b.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fb2:	4b0c      	ldr	r3, [pc, #48]	@ (8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fb8:	f003 0302 	and.w	r3, r3, #2
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d0ec      	beq.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002fc0:	7cfb      	ldrb	r3, [r7, #19]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d10b      	bne.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002fc6:	4b07      	ldr	r3, [pc, #28]	@ (8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fcc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd4:	4903      	ldr	r1, [pc, #12]	@ (8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002fdc:	e008      	b.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002fde:	7cfb      	ldrb	r3, [r7, #19]
 8002fe0:	74bb      	strb	r3, [r7, #18]
 8002fe2:	e005      	b.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002fe4:	40021000 	.word	0x40021000
 8002fe8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fec:	7cfb      	ldrb	r3, [r7, #19]
 8002fee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ff0:	7c7b      	ldrb	r3, [r7, #17]
 8002ff2:	2b01      	cmp	r3, #1
 8002ff4:	d105      	bne.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ff6:	4ba6      	ldr	r3, [pc, #664]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ff8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ffa:	4aa5      	ldr	r2, [pc, #660]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ffc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003000:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 0301 	and.w	r3, r3, #1
 800300a:	2b00      	cmp	r3, #0
 800300c:	d00a      	beq.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800300e:	4ba0      	ldr	r3, [pc, #640]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003010:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003014:	f023 0203 	bic.w	r2, r3, #3
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	499c      	ldr	r1, [pc, #624]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800301e:	4313      	orrs	r3, r2
 8003020:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f003 0302 	and.w	r3, r3, #2
 800302c:	2b00      	cmp	r3, #0
 800302e:	d00a      	beq.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003030:	4b97      	ldr	r3, [pc, #604]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003032:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003036:	f023 020c 	bic.w	r2, r3, #12
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	4994      	ldr	r1, [pc, #592]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003040:	4313      	orrs	r3, r2
 8003042:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0304 	and.w	r3, r3, #4
 800304e:	2b00      	cmp	r3, #0
 8003050:	d00a      	beq.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003052:	4b8f      	ldr	r3, [pc, #572]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003054:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003058:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	68db      	ldr	r3, [r3, #12]
 8003060:	498b      	ldr	r1, [pc, #556]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003062:	4313      	orrs	r3, r2
 8003064:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 0308 	and.w	r3, r3, #8
 8003070:	2b00      	cmp	r3, #0
 8003072:	d00a      	beq.n	800308a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003074:	4b86      	ldr	r3, [pc, #536]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003076:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800307a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	691b      	ldr	r3, [r3, #16]
 8003082:	4983      	ldr	r1, [pc, #524]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003084:	4313      	orrs	r3, r2
 8003086:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 0320 	and.w	r3, r3, #32
 8003092:	2b00      	cmp	r3, #0
 8003094:	d00a      	beq.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003096:	4b7e      	ldr	r3, [pc, #504]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003098:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800309c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	695b      	ldr	r3, [r3, #20]
 80030a4:	497a      	ldr	r1, [pc, #488]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030a6:	4313      	orrs	r3, r2
 80030a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d00a      	beq.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80030b8:	4b75      	ldr	r3, [pc, #468]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030be:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	699b      	ldr	r3, [r3, #24]
 80030c6:	4972      	ldr	r1, [pc, #456]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030c8:	4313      	orrs	r3, r2
 80030ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d00a      	beq.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80030da:	4b6d      	ldr	r3, [pc, #436]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030e0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	69db      	ldr	r3, [r3, #28]
 80030e8:	4969      	ldr	r1, [pc, #420]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030ea:	4313      	orrs	r3, r2
 80030ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d00a      	beq.n	8003112 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80030fc:	4b64      	ldr	r3, [pc, #400]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80030fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003102:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6a1b      	ldr	r3, [r3, #32]
 800310a:	4961      	ldr	r1, [pc, #388]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800310c:	4313      	orrs	r3, r2
 800310e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800311a:	2b00      	cmp	r3, #0
 800311c:	d00a      	beq.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800311e:	4b5c      	ldr	r3, [pc, #368]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003120:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003124:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800312c:	4958      	ldr	r1, [pc, #352]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800312e:	4313      	orrs	r3, r2
 8003130:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800313c:	2b00      	cmp	r3, #0
 800313e:	d015      	beq.n	800316c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003140:	4b53      	ldr	r3, [pc, #332]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003142:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003146:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800314e:	4950      	ldr	r1, [pc, #320]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003150:	4313      	orrs	r3, r2
 8003152:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800315a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800315e:	d105      	bne.n	800316c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003160:	4b4b      	ldr	r3, [pc, #300]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003162:	68db      	ldr	r3, [r3, #12]
 8003164:	4a4a      	ldr	r2, [pc, #296]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003166:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800316a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003174:	2b00      	cmp	r3, #0
 8003176:	d015      	beq.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003178:	4b45      	ldr	r3, [pc, #276]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800317a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800317e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003186:	4942      	ldr	r1, [pc, #264]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003188:	4313      	orrs	r3, r2
 800318a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003192:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003196:	d105      	bne.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003198:	4b3d      	ldr	r3, [pc, #244]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	4a3c      	ldr	r2, [pc, #240]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800319e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80031a2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d015      	beq.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80031b0:	4b37      	ldr	r3, [pc, #220]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031b6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031be:	4934      	ldr	r1, [pc, #208]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031c0:	4313      	orrs	r3, r2
 80031c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80031ce:	d105      	bne.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031d0:	4b2f      	ldr	r3, [pc, #188]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031d2:	68db      	ldr	r3, [r3, #12]
 80031d4:	4a2e      	ldr	r2, [pc, #184]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80031da:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d015      	beq.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80031e8:	4b29      	ldr	r3, [pc, #164]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031ee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031f6:	4926      	ldr	r1, [pc, #152]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031f8:	4313      	orrs	r3, r2
 80031fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003202:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003206:	d105      	bne.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003208:	4b21      	ldr	r3, [pc, #132]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	4a20      	ldr	r2, [pc, #128]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800320e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003212:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800321c:	2b00      	cmp	r3, #0
 800321e:	d015      	beq.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003220:	4b1b      	ldr	r3, [pc, #108]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003222:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003226:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800322e:	4918      	ldr	r1, [pc, #96]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003230:	4313      	orrs	r3, r2
 8003232:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800323a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800323e:	d105      	bne.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003240:	4b13      	ldr	r3, [pc, #76]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003242:	68db      	ldr	r3, [r3, #12]
 8003244:	4a12      	ldr	r2, [pc, #72]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003246:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800324a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d015      	beq.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003258:	4b0d      	ldr	r3, [pc, #52]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800325a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800325e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003266:	490a      	ldr	r1, [pc, #40]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003268:	4313      	orrs	r3, r2
 800326a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003272:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003276:	d105      	bne.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003278:	4b05      	ldr	r3, [pc, #20]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800327a:	68db      	ldr	r3, [r3, #12]
 800327c:	4a04      	ldr	r2, [pc, #16]	@ (8003290 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800327e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003282:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003284:	7cbb      	ldrb	r3, [r7, #18]
}
 8003286:	4618      	mov	r0, r3
 8003288:	3718      	adds	r7, #24
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}
 800328e:	bf00      	nop
 8003290:	40021000 	.word	0x40021000

08003294 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b084      	sub	sp, #16
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d101      	bne.n	80032a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e09d      	b.n	80033e2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d108      	bne.n	80032c0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80032b6:	d009      	beq.n	80032cc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2200      	movs	r2, #0
 80032bc:	61da      	str	r2, [r3, #28]
 80032be:	e005      	b.n	80032cc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2200      	movs	r2, #0
 80032ca:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80032d8:	b2db      	uxtb	r3, r3
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d106      	bne.n	80032ec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2200      	movs	r2, #0
 80032e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80032e6:	6878      	ldr	r0, [r7, #4]
 80032e8:	f7fe fb7e 	bl	80019e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2202      	movs	r2, #2
 80032f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003302:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	68db      	ldr	r3, [r3, #12]
 8003308:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800330c:	d902      	bls.n	8003314 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800330e:	2300      	movs	r3, #0
 8003310:	60fb      	str	r3, [r7, #12]
 8003312:	e002      	b.n	800331a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003314:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003318:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	68db      	ldr	r3, [r3, #12]
 800331e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003322:	d007      	beq.n	8003334 <HAL_SPI_Init+0xa0>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	68db      	ldr	r3, [r3, #12]
 8003328:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800332c:	d002      	beq.n	8003334 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2200      	movs	r2, #0
 8003332:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003344:	431a      	orrs	r2, r3
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	691b      	ldr	r3, [r3, #16]
 800334a:	f003 0302 	and.w	r3, r3, #2
 800334e:	431a      	orrs	r2, r3
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	695b      	ldr	r3, [r3, #20]
 8003354:	f003 0301 	and.w	r3, r3, #1
 8003358:	431a      	orrs	r2, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	699b      	ldr	r3, [r3, #24]
 800335e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003362:	431a      	orrs	r2, r3
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	69db      	ldr	r3, [r3, #28]
 8003368:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800336c:	431a      	orrs	r2, r3
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6a1b      	ldr	r3, [r3, #32]
 8003372:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003376:	ea42 0103 	orr.w	r1, r2, r3
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800337e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	430a      	orrs	r2, r1
 8003388:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	699b      	ldr	r3, [r3, #24]
 800338e:	0c1b      	lsrs	r3, r3, #16
 8003390:	f003 0204 	and.w	r2, r3, #4
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003398:	f003 0310 	and.w	r3, r3, #16
 800339c:	431a      	orrs	r2, r3
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033a2:	f003 0308 	and.w	r3, r3, #8
 80033a6:	431a      	orrs	r2, r3
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80033b0:	ea42 0103 	orr.w	r1, r2, r3
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	430a      	orrs	r2, r1
 80033c0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	69da      	ldr	r2, [r3, #28]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033d0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2200      	movs	r2, #0
 80033d6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2201      	movs	r2, #1
 80033dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80033e0:	2300      	movs	r3, #0
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3710      	adds	r7, #16
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}

080033ea <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033ea:	b580      	push	{r7, lr}
 80033ec:	b088      	sub	sp, #32
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	60f8      	str	r0, [r7, #12]
 80033f2:	60b9      	str	r1, [r7, #8]
 80033f4:	603b      	str	r3, [r7, #0]
 80033f6:	4613      	mov	r3, r2
 80033f8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80033fa:	f7fe fcb3 	bl	8001d64 <HAL_GetTick>
 80033fe:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003400:	88fb      	ldrh	r3, [r7, #6]
 8003402:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800340a:	b2db      	uxtb	r3, r3
 800340c:	2b01      	cmp	r3, #1
 800340e:	d001      	beq.n	8003414 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003410:	2302      	movs	r3, #2
 8003412:	e15c      	b.n	80036ce <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d002      	beq.n	8003420 <HAL_SPI_Transmit+0x36>
 800341a:	88fb      	ldrh	r3, [r7, #6]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d101      	bne.n	8003424 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	e154      	b.n	80036ce <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800342a:	2b01      	cmp	r3, #1
 800342c:	d101      	bne.n	8003432 <HAL_SPI_Transmit+0x48>
 800342e:	2302      	movs	r3, #2
 8003430:	e14d      	b.n	80036ce <HAL_SPI_Transmit+0x2e4>
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2201      	movs	r2, #1
 8003436:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	2203      	movs	r2, #3
 800343e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2200      	movs	r2, #0
 8003446:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	68ba      	ldr	r2, [r7, #8]
 800344c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	88fa      	ldrh	r2, [r7, #6]
 8003452:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	88fa      	ldrh	r2, [r7, #6]
 8003458:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2200      	movs	r2, #0
 800345e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2200      	movs	r2, #0
 8003464:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2200      	movs	r2, #0
 800346c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2200      	movs	r2, #0
 8003474:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2200      	movs	r2, #0
 800347a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003484:	d10f      	bne.n	80034a6 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003494:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80034a4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034b0:	2b40      	cmp	r3, #64	@ 0x40
 80034b2:	d007      	beq.n	80034c4 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80034c2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	68db      	ldr	r3, [r3, #12]
 80034c8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80034cc:	d952      	bls.n	8003574 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d002      	beq.n	80034dc <HAL_SPI_Transmit+0xf2>
 80034d6:	8b7b      	ldrh	r3, [r7, #26]
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d145      	bne.n	8003568 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034e0:	881a      	ldrh	r2, [r3, #0]
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034ec:	1c9a      	adds	r2, r3, #2
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	3b01      	subs	r3, #1
 80034fa:	b29a      	uxth	r2, r3
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003500:	e032      	b.n	8003568 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	f003 0302 	and.w	r3, r3, #2
 800350c:	2b02      	cmp	r3, #2
 800350e:	d112      	bne.n	8003536 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003514:	881a      	ldrh	r2, [r3, #0]
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003520:	1c9a      	adds	r2, r3, #2
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800352a:	b29b      	uxth	r3, r3
 800352c:	3b01      	subs	r3, #1
 800352e:	b29a      	uxth	r2, r3
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003534:	e018      	b.n	8003568 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003536:	f7fe fc15 	bl	8001d64 <HAL_GetTick>
 800353a:	4602      	mov	r2, r0
 800353c:	69fb      	ldr	r3, [r7, #28]
 800353e:	1ad3      	subs	r3, r2, r3
 8003540:	683a      	ldr	r2, [r7, #0]
 8003542:	429a      	cmp	r2, r3
 8003544:	d803      	bhi.n	800354e <HAL_SPI_Transmit+0x164>
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800354c:	d102      	bne.n	8003554 <HAL_SPI_Transmit+0x16a>
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d109      	bne.n	8003568 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2201      	movs	r2, #1
 8003558:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2200      	movs	r2, #0
 8003560:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003564:	2303      	movs	r3, #3
 8003566:	e0b2      	b.n	80036ce <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800356c:	b29b      	uxth	r3, r3
 800356e:	2b00      	cmp	r3, #0
 8003570:	d1c7      	bne.n	8003502 <HAL_SPI_Transmit+0x118>
 8003572:	e083      	b.n	800367c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d002      	beq.n	8003582 <HAL_SPI_Transmit+0x198>
 800357c:	8b7b      	ldrh	r3, [r7, #26]
 800357e:	2b01      	cmp	r3, #1
 8003580:	d177      	bne.n	8003672 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003586:	b29b      	uxth	r3, r3
 8003588:	2b01      	cmp	r3, #1
 800358a:	d912      	bls.n	80035b2 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003590:	881a      	ldrh	r2, [r3, #0]
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800359c:	1c9a      	adds	r2, r3, #2
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035a6:	b29b      	uxth	r3, r3
 80035a8:	3b02      	subs	r3, #2
 80035aa:	b29a      	uxth	r2, r3
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80035b0:	e05f      	b.n	8003672 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	330c      	adds	r3, #12
 80035bc:	7812      	ldrb	r2, [r2, #0]
 80035be:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035c4:	1c5a      	adds	r2, r3, #1
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035ce:	b29b      	uxth	r3, r3
 80035d0:	3b01      	subs	r3, #1
 80035d2:	b29a      	uxth	r2, r3
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80035d8:	e04b      	b.n	8003672 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	f003 0302 	and.w	r3, r3, #2
 80035e4:	2b02      	cmp	r3, #2
 80035e6:	d12b      	bne.n	8003640 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035ec:	b29b      	uxth	r3, r3
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d912      	bls.n	8003618 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035f6:	881a      	ldrh	r2, [r3, #0]
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003602:	1c9a      	adds	r2, r3, #2
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800360c:	b29b      	uxth	r3, r3
 800360e:	3b02      	subs	r3, #2
 8003610:	b29a      	uxth	r2, r3
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003616:	e02c      	b.n	8003672 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	330c      	adds	r3, #12
 8003622:	7812      	ldrb	r2, [r2, #0]
 8003624:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800362a:	1c5a      	adds	r2, r3, #1
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003634:	b29b      	uxth	r3, r3
 8003636:	3b01      	subs	r3, #1
 8003638:	b29a      	uxth	r2, r3
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800363e:	e018      	b.n	8003672 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003640:	f7fe fb90 	bl	8001d64 <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	683a      	ldr	r2, [r7, #0]
 800364c:	429a      	cmp	r2, r3
 800364e:	d803      	bhi.n	8003658 <HAL_SPI_Transmit+0x26e>
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003656:	d102      	bne.n	800365e <HAL_SPI_Transmit+0x274>
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d109      	bne.n	8003672 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2201      	movs	r2, #1
 8003662:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2200      	movs	r2, #0
 800366a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e02d      	b.n	80036ce <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003676:	b29b      	uxth	r3, r3
 8003678:	2b00      	cmp	r3, #0
 800367a:	d1ae      	bne.n	80035da <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800367c:	69fa      	ldr	r2, [r7, #28]
 800367e:	6839      	ldr	r1, [r7, #0]
 8003680:	68f8      	ldr	r0, [r7, #12]
 8003682:	f000 f947 	bl	8003914 <SPI_EndRxTxTransaction>
 8003686:	4603      	mov	r3, r0
 8003688:	2b00      	cmp	r3, #0
 800368a:	d002      	beq.n	8003692 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2220      	movs	r2, #32
 8003690:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d10a      	bne.n	80036b0 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800369a:	2300      	movs	r3, #0
 800369c:	617b      	str	r3, [r7, #20]
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	68db      	ldr	r3, [r3, #12]
 80036a4:	617b      	str	r3, [r7, #20]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	617b      	str	r3, [r7, #20]
 80036ae:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2201      	movs	r2, #1
 80036b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2200      	movs	r2, #0
 80036bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d001      	beq.n	80036cc <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	e000      	b.n	80036ce <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80036cc:	2300      	movs	r3, #0
  }
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3720      	adds	r7, #32
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
	...

080036d8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b088      	sub	sp, #32
 80036dc:	af00      	add	r7, sp, #0
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	60b9      	str	r1, [r7, #8]
 80036e2:	603b      	str	r3, [r7, #0]
 80036e4:	4613      	mov	r3, r2
 80036e6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80036e8:	f7fe fb3c 	bl	8001d64 <HAL_GetTick>
 80036ec:	4602      	mov	r2, r0
 80036ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036f0:	1a9b      	subs	r3, r3, r2
 80036f2:	683a      	ldr	r2, [r7, #0]
 80036f4:	4413      	add	r3, r2
 80036f6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80036f8:	f7fe fb34 	bl	8001d64 <HAL_GetTick>
 80036fc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80036fe:	4b39      	ldr	r3, [pc, #228]	@ (80037e4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	015b      	lsls	r3, r3, #5
 8003704:	0d1b      	lsrs	r3, r3, #20
 8003706:	69fa      	ldr	r2, [r7, #28]
 8003708:	fb02 f303 	mul.w	r3, r2, r3
 800370c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800370e:	e054      	b.n	80037ba <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003716:	d050      	beq.n	80037ba <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003718:	f7fe fb24 	bl	8001d64 <HAL_GetTick>
 800371c:	4602      	mov	r2, r0
 800371e:	69bb      	ldr	r3, [r7, #24]
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	69fa      	ldr	r2, [r7, #28]
 8003724:	429a      	cmp	r2, r3
 8003726:	d902      	bls.n	800372e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003728:	69fb      	ldr	r3, [r7, #28]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d13d      	bne.n	80037aa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	685a      	ldr	r2, [r3, #4]
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800373c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003746:	d111      	bne.n	800376c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003750:	d004      	beq.n	800375c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	689b      	ldr	r3, [r3, #8]
 8003756:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800375a:	d107      	bne.n	800376c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800376a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003770:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003774:	d10f      	bne.n	8003796 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003784:	601a      	str	r2, [r3, #0]
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003794:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2201      	movs	r2, #1
 800379a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2200      	movs	r2, #0
 80037a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e017      	b.n	80037da <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d101      	bne.n	80037b4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80037b0:	2300      	movs	r3, #0
 80037b2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	3b01      	subs	r3, #1
 80037b8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	689a      	ldr	r2, [r3, #8]
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	4013      	ands	r3, r2
 80037c4:	68ba      	ldr	r2, [r7, #8]
 80037c6:	429a      	cmp	r2, r3
 80037c8:	bf0c      	ite	eq
 80037ca:	2301      	moveq	r3, #1
 80037cc:	2300      	movne	r3, #0
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	461a      	mov	r2, r3
 80037d2:	79fb      	ldrb	r3, [r7, #7]
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d19b      	bne.n	8003710 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80037d8:	2300      	movs	r3, #0
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3720      	adds	r7, #32
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	20000000 	.word	0x20000000

080037e8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b08a      	sub	sp, #40	@ 0x28
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	60f8      	str	r0, [r7, #12]
 80037f0:	60b9      	str	r1, [r7, #8]
 80037f2:	607a      	str	r2, [r7, #4]
 80037f4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80037f6:	2300      	movs	r3, #0
 80037f8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80037fa:	f7fe fab3 	bl	8001d64 <HAL_GetTick>
 80037fe:	4602      	mov	r2, r0
 8003800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003802:	1a9b      	subs	r3, r3, r2
 8003804:	683a      	ldr	r2, [r7, #0]
 8003806:	4413      	add	r3, r2
 8003808:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800380a:	f7fe faab 	bl	8001d64 <HAL_GetTick>
 800380e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	330c      	adds	r3, #12
 8003816:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003818:	4b3d      	ldr	r3, [pc, #244]	@ (8003910 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	4613      	mov	r3, r2
 800381e:	009b      	lsls	r3, r3, #2
 8003820:	4413      	add	r3, r2
 8003822:	00da      	lsls	r2, r3, #3
 8003824:	1ad3      	subs	r3, r2, r3
 8003826:	0d1b      	lsrs	r3, r3, #20
 8003828:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800382a:	fb02 f303 	mul.w	r3, r2, r3
 800382e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003830:	e060      	b.n	80038f4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003838:	d107      	bne.n	800384a <SPI_WaitFifoStateUntilTimeout+0x62>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d104      	bne.n	800384a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003840:	69fb      	ldr	r3, [r7, #28]
 8003842:	781b      	ldrb	r3, [r3, #0]
 8003844:	b2db      	uxtb	r3, r3
 8003846:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003848:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003850:	d050      	beq.n	80038f4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003852:	f7fe fa87 	bl	8001d64 <HAL_GetTick>
 8003856:	4602      	mov	r2, r0
 8003858:	6a3b      	ldr	r3, [r7, #32]
 800385a:	1ad3      	subs	r3, r2, r3
 800385c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800385e:	429a      	cmp	r2, r3
 8003860:	d902      	bls.n	8003868 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003864:	2b00      	cmp	r3, #0
 8003866:	d13d      	bne.n	80038e4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	685a      	ldr	r2, [r3, #4]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003876:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003880:	d111      	bne.n	80038a6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800388a:	d004      	beq.n	8003896 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003894:	d107      	bne.n	80038a6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80038a4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038ae:	d10f      	bne.n	80038d0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80038be:	601a      	str	r2, [r3, #0]
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80038ce:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2201      	movs	r2, #1
 80038d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2200      	movs	r2, #0
 80038dc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80038e0:	2303      	movs	r3, #3
 80038e2:	e010      	b.n	8003906 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80038e4:	69bb      	ldr	r3, [r7, #24]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d101      	bne.n	80038ee <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80038ea:	2300      	movs	r3, #0
 80038ec:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80038ee:	69bb      	ldr	r3, [r7, #24]
 80038f0:	3b01      	subs	r3, #1
 80038f2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	689a      	ldr	r2, [r3, #8]
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	4013      	ands	r3, r2
 80038fe:	687a      	ldr	r2, [r7, #4]
 8003900:	429a      	cmp	r2, r3
 8003902:	d196      	bne.n	8003832 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003904:	2300      	movs	r3, #0
}
 8003906:	4618      	mov	r0, r3
 8003908:	3728      	adds	r7, #40	@ 0x28
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}
 800390e:	bf00      	nop
 8003910:	20000000 	.word	0x20000000

08003914 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b086      	sub	sp, #24
 8003918:	af02      	add	r7, sp, #8
 800391a:	60f8      	str	r0, [r7, #12]
 800391c:	60b9      	str	r1, [r7, #8]
 800391e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	9300      	str	r3, [sp, #0]
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	2200      	movs	r2, #0
 8003928:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800392c:	68f8      	ldr	r0, [r7, #12]
 800392e:	f7ff ff5b 	bl	80037e8 <SPI_WaitFifoStateUntilTimeout>
 8003932:	4603      	mov	r3, r0
 8003934:	2b00      	cmp	r3, #0
 8003936:	d007      	beq.n	8003948 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800393c:	f043 0220 	orr.w	r2, r3, #32
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003944:	2303      	movs	r3, #3
 8003946:	e027      	b.n	8003998 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	9300      	str	r3, [sp, #0]
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	2200      	movs	r2, #0
 8003950:	2180      	movs	r1, #128	@ 0x80
 8003952:	68f8      	ldr	r0, [r7, #12]
 8003954:	f7ff fec0 	bl	80036d8 <SPI_WaitFlagStateUntilTimeout>
 8003958:	4603      	mov	r3, r0
 800395a:	2b00      	cmp	r3, #0
 800395c:	d007      	beq.n	800396e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003962:	f043 0220 	orr.w	r2, r3, #32
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800396a:	2303      	movs	r3, #3
 800396c:	e014      	b.n	8003998 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	9300      	str	r3, [sp, #0]
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	2200      	movs	r2, #0
 8003976:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800397a:	68f8      	ldr	r0, [r7, #12]
 800397c:	f7ff ff34 	bl	80037e8 <SPI_WaitFifoStateUntilTimeout>
 8003980:	4603      	mov	r3, r0
 8003982:	2b00      	cmp	r3, #0
 8003984:	d007      	beq.n	8003996 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800398a:	f043 0220 	orr.w	r2, r3, #32
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003992:	2303      	movs	r3, #3
 8003994:	e000      	b.n	8003998 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003996:	2300      	movs	r3, #0
}
 8003998:	4618      	mov	r0, r3
 800399a:	3710      	adds	r7, #16
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}

080039a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b082      	sub	sp, #8
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d101      	bne.n	80039b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e042      	b.n	8003a38 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d106      	bne.n	80039ca <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2200      	movs	r2, #0
 80039c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039c4:	6878      	ldr	r0, [r7, #4]
 80039c6:	f7fe f851 	bl	8001a6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2224      	movs	r2, #36	@ 0x24
 80039ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f022 0201 	bic.w	r2, r2, #1
 80039e0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d002      	beq.n	80039f0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f000 faf4 	bl	8003fd8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80039f0:	6878      	ldr	r0, [r7, #4]
 80039f2:	f000 f825 	bl	8003a40 <UART_SetConfig>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d101      	bne.n	8003a00 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	e01b      	b.n	8003a38 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	685a      	ldr	r2, [r3, #4]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003a0e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	689a      	ldr	r2, [r3, #8]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003a1e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f042 0201 	orr.w	r2, r2, #1
 8003a2e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f000 fb73 	bl	800411c <UART_CheckIdleState>
 8003a36:	4603      	mov	r3, r0
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	3708      	adds	r7, #8
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bd80      	pop	{r7, pc}

08003a40 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a44:	b08c      	sub	sp, #48	@ 0x30
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	689a      	ldr	r2, [r3, #8]
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	691b      	ldr	r3, [r3, #16]
 8003a58:	431a      	orrs	r2, r3
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	695b      	ldr	r3, [r3, #20]
 8003a5e:	431a      	orrs	r2, r3
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	69db      	ldr	r3, [r3, #28]
 8003a64:	4313      	orrs	r3, r2
 8003a66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	4bab      	ldr	r3, [pc, #684]	@ (8003d1c <UART_SetConfig+0x2dc>)
 8003a70:	4013      	ands	r3, r2
 8003a72:	697a      	ldr	r2, [r7, #20]
 8003a74:	6812      	ldr	r2, [r2, #0]
 8003a76:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003a78:	430b      	orrs	r3, r1
 8003a7a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	68da      	ldr	r2, [r3, #12]
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	430a      	orrs	r2, r1
 8003a90:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	699b      	ldr	r3, [r3, #24]
 8003a96:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4aa0      	ldr	r2, [pc, #640]	@ (8003d20 <UART_SetConfig+0x2e0>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d004      	beq.n	8003aac <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	6a1b      	ldr	r3, [r3, #32]
 8003aa6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8003ab6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8003aba:	697a      	ldr	r2, [r7, #20]
 8003abc:	6812      	ldr	r2, [r2, #0]
 8003abe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003ac0:	430b      	orrs	r3, r1
 8003ac2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aca:	f023 010f 	bic.w	r1, r3, #15
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	430a      	orrs	r2, r1
 8003ad8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4a91      	ldr	r2, [pc, #580]	@ (8003d24 <UART_SetConfig+0x2e4>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d125      	bne.n	8003b30 <UART_SetConfig+0xf0>
 8003ae4:	4b90      	ldr	r3, [pc, #576]	@ (8003d28 <UART_SetConfig+0x2e8>)
 8003ae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aea:	f003 0303 	and.w	r3, r3, #3
 8003aee:	2b03      	cmp	r3, #3
 8003af0:	d81a      	bhi.n	8003b28 <UART_SetConfig+0xe8>
 8003af2:	a201      	add	r2, pc, #4	@ (adr r2, 8003af8 <UART_SetConfig+0xb8>)
 8003af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003af8:	08003b09 	.word	0x08003b09
 8003afc:	08003b19 	.word	0x08003b19
 8003b00:	08003b11 	.word	0x08003b11
 8003b04:	08003b21 	.word	0x08003b21
 8003b08:	2301      	movs	r3, #1
 8003b0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b0e:	e0d6      	b.n	8003cbe <UART_SetConfig+0x27e>
 8003b10:	2302      	movs	r3, #2
 8003b12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b16:	e0d2      	b.n	8003cbe <UART_SetConfig+0x27e>
 8003b18:	2304      	movs	r3, #4
 8003b1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b1e:	e0ce      	b.n	8003cbe <UART_SetConfig+0x27e>
 8003b20:	2308      	movs	r3, #8
 8003b22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b26:	e0ca      	b.n	8003cbe <UART_SetConfig+0x27e>
 8003b28:	2310      	movs	r3, #16
 8003b2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b2e:	e0c6      	b.n	8003cbe <UART_SetConfig+0x27e>
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a7d      	ldr	r2, [pc, #500]	@ (8003d2c <UART_SetConfig+0x2ec>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d138      	bne.n	8003bac <UART_SetConfig+0x16c>
 8003b3a:	4b7b      	ldr	r3, [pc, #492]	@ (8003d28 <UART_SetConfig+0x2e8>)
 8003b3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b40:	f003 030c 	and.w	r3, r3, #12
 8003b44:	2b0c      	cmp	r3, #12
 8003b46:	d82d      	bhi.n	8003ba4 <UART_SetConfig+0x164>
 8003b48:	a201      	add	r2, pc, #4	@ (adr r2, 8003b50 <UART_SetConfig+0x110>)
 8003b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b4e:	bf00      	nop
 8003b50:	08003b85 	.word	0x08003b85
 8003b54:	08003ba5 	.word	0x08003ba5
 8003b58:	08003ba5 	.word	0x08003ba5
 8003b5c:	08003ba5 	.word	0x08003ba5
 8003b60:	08003b95 	.word	0x08003b95
 8003b64:	08003ba5 	.word	0x08003ba5
 8003b68:	08003ba5 	.word	0x08003ba5
 8003b6c:	08003ba5 	.word	0x08003ba5
 8003b70:	08003b8d 	.word	0x08003b8d
 8003b74:	08003ba5 	.word	0x08003ba5
 8003b78:	08003ba5 	.word	0x08003ba5
 8003b7c:	08003ba5 	.word	0x08003ba5
 8003b80:	08003b9d 	.word	0x08003b9d
 8003b84:	2300      	movs	r3, #0
 8003b86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b8a:	e098      	b.n	8003cbe <UART_SetConfig+0x27e>
 8003b8c:	2302      	movs	r3, #2
 8003b8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b92:	e094      	b.n	8003cbe <UART_SetConfig+0x27e>
 8003b94:	2304      	movs	r3, #4
 8003b96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b9a:	e090      	b.n	8003cbe <UART_SetConfig+0x27e>
 8003b9c:	2308      	movs	r3, #8
 8003b9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ba2:	e08c      	b.n	8003cbe <UART_SetConfig+0x27e>
 8003ba4:	2310      	movs	r3, #16
 8003ba6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003baa:	e088      	b.n	8003cbe <UART_SetConfig+0x27e>
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a5f      	ldr	r2, [pc, #380]	@ (8003d30 <UART_SetConfig+0x2f0>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d125      	bne.n	8003c02 <UART_SetConfig+0x1c2>
 8003bb6:	4b5c      	ldr	r3, [pc, #368]	@ (8003d28 <UART_SetConfig+0x2e8>)
 8003bb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bbc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003bc0:	2b30      	cmp	r3, #48	@ 0x30
 8003bc2:	d016      	beq.n	8003bf2 <UART_SetConfig+0x1b2>
 8003bc4:	2b30      	cmp	r3, #48	@ 0x30
 8003bc6:	d818      	bhi.n	8003bfa <UART_SetConfig+0x1ba>
 8003bc8:	2b20      	cmp	r3, #32
 8003bca:	d00a      	beq.n	8003be2 <UART_SetConfig+0x1a2>
 8003bcc:	2b20      	cmp	r3, #32
 8003bce:	d814      	bhi.n	8003bfa <UART_SetConfig+0x1ba>
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d002      	beq.n	8003bda <UART_SetConfig+0x19a>
 8003bd4:	2b10      	cmp	r3, #16
 8003bd6:	d008      	beq.n	8003bea <UART_SetConfig+0x1aa>
 8003bd8:	e00f      	b.n	8003bfa <UART_SetConfig+0x1ba>
 8003bda:	2300      	movs	r3, #0
 8003bdc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003be0:	e06d      	b.n	8003cbe <UART_SetConfig+0x27e>
 8003be2:	2302      	movs	r3, #2
 8003be4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003be8:	e069      	b.n	8003cbe <UART_SetConfig+0x27e>
 8003bea:	2304      	movs	r3, #4
 8003bec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bf0:	e065      	b.n	8003cbe <UART_SetConfig+0x27e>
 8003bf2:	2308      	movs	r3, #8
 8003bf4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bf8:	e061      	b.n	8003cbe <UART_SetConfig+0x27e>
 8003bfa:	2310      	movs	r3, #16
 8003bfc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c00:	e05d      	b.n	8003cbe <UART_SetConfig+0x27e>
 8003c02:	697b      	ldr	r3, [r7, #20]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a4b      	ldr	r2, [pc, #300]	@ (8003d34 <UART_SetConfig+0x2f4>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d125      	bne.n	8003c58 <UART_SetConfig+0x218>
 8003c0c:	4b46      	ldr	r3, [pc, #280]	@ (8003d28 <UART_SetConfig+0x2e8>)
 8003c0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c12:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003c16:	2bc0      	cmp	r3, #192	@ 0xc0
 8003c18:	d016      	beq.n	8003c48 <UART_SetConfig+0x208>
 8003c1a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003c1c:	d818      	bhi.n	8003c50 <UART_SetConfig+0x210>
 8003c1e:	2b80      	cmp	r3, #128	@ 0x80
 8003c20:	d00a      	beq.n	8003c38 <UART_SetConfig+0x1f8>
 8003c22:	2b80      	cmp	r3, #128	@ 0x80
 8003c24:	d814      	bhi.n	8003c50 <UART_SetConfig+0x210>
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d002      	beq.n	8003c30 <UART_SetConfig+0x1f0>
 8003c2a:	2b40      	cmp	r3, #64	@ 0x40
 8003c2c:	d008      	beq.n	8003c40 <UART_SetConfig+0x200>
 8003c2e:	e00f      	b.n	8003c50 <UART_SetConfig+0x210>
 8003c30:	2300      	movs	r3, #0
 8003c32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c36:	e042      	b.n	8003cbe <UART_SetConfig+0x27e>
 8003c38:	2302      	movs	r3, #2
 8003c3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c3e:	e03e      	b.n	8003cbe <UART_SetConfig+0x27e>
 8003c40:	2304      	movs	r3, #4
 8003c42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c46:	e03a      	b.n	8003cbe <UART_SetConfig+0x27e>
 8003c48:	2308      	movs	r3, #8
 8003c4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c4e:	e036      	b.n	8003cbe <UART_SetConfig+0x27e>
 8003c50:	2310      	movs	r3, #16
 8003c52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c56:	e032      	b.n	8003cbe <UART_SetConfig+0x27e>
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a30      	ldr	r2, [pc, #192]	@ (8003d20 <UART_SetConfig+0x2e0>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d12a      	bne.n	8003cb8 <UART_SetConfig+0x278>
 8003c62:	4b31      	ldr	r3, [pc, #196]	@ (8003d28 <UART_SetConfig+0x2e8>)
 8003c64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c68:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003c6c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003c70:	d01a      	beq.n	8003ca8 <UART_SetConfig+0x268>
 8003c72:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003c76:	d81b      	bhi.n	8003cb0 <UART_SetConfig+0x270>
 8003c78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c7c:	d00c      	beq.n	8003c98 <UART_SetConfig+0x258>
 8003c7e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c82:	d815      	bhi.n	8003cb0 <UART_SetConfig+0x270>
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d003      	beq.n	8003c90 <UART_SetConfig+0x250>
 8003c88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c8c:	d008      	beq.n	8003ca0 <UART_SetConfig+0x260>
 8003c8e:	e00f      	b.n	8003cb0 <UART_SetConfig+0x270>
 8003c90:	2300      	movs	r3, #0
 8003c92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c96:	e012      	b.n	8003cbe <UART_SetConfig+0x27e>
 8003c98:	2302      	movs	r3, #2
 8003c9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c9e:	e00e      	b.n	8003cbe <UART_SetConfig+0x27e>
 8003ca0:	2304      	movs	r3, #4
 8003ca2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ca6:	e00a      	b.n	8003cbe <UART_SetConfig+0x27e>
 8003ca8:	2308      	movs	r3, #8
 8003caa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cae:	e006      	b.n	8003cbe <UART_SetConfig+0x27e>
 8003cb0:	2310      	movs	r3, #16
 8003cb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cb6:	e002      	b.n	8003cbe <UART_SetConfig+0x27e>
 8003cb8:	2310      	movs	r3, #16
 8003cba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a17      	ldr	r2, [pc, #92]	@ (8003d20 <UART_SetConfig+0x2e0>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	f040 80a8 	bne.w	8003e1a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003cca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003cce:	2b08      	cmp	r3, #8
 8003cd0:	d834      	bhi.n	8003d3c <UART_SetConfig+0x2fc>
 8003cd2:	a201      	add	r2, pc, #4	@ (adr r2, 8003cd8 <UART_SetConfig+0x298>)
 8003cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cd8:	08003cfd 	.word	0x08003cfd
 8003cdc:	08003d3d 	.word	0x08003d3d
 8003ce0:	08003d05 	.word	0x08003d05
 8003ce4:	08003d3d 	.word	0x08003d3d
 8003ce8:	08003d0b 	.word	0x08003d0b
 8003cec:	08003d3d 	.word	0x08003d3d
 8003cf0:	08003d3d 	.word	0x08003d3d
 8003cf4:	08003d3d 	.word	0x08003d3d
 8003cf8:	08003d13 	.word	0x08003d13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003cfc:	f7ff f868 	bl	8002dd0 <HAL_RCC_GetPCLK1Freq>
 8003d00:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003d02:	e021      	b.n	8003d48 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d04:	4b0c      	ldr	r3, [pc, #48]	@ (8003d38 <UART_SetConfig+0x2f8>)
 8003d06:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003d08:	e01e      	b.n	8003d48 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d0a:	f7fe fff3 	bl	8002cf4 <HAL_RCC_GetSysClockFreq>
 8003d0e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003d10:	e01a      	b.n	8003d48 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003d16:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003d18:	e016      	b.n	8003d48 <UART_SetConfig+0x308>
 8003d1a:	bf00      	nop
 8003d1c:	cfff69f3 	.word	0xcfff69f3
 8003d20:	40008000 	.word	0x40008000
 8003d24:	40013800 	.word	0x40013800
 8003d28:	40021000 	.word	0x40021000
 8003d2c:	40004400 	.word	0x40004400
 8003d30:	40004800 	.word	0x40004800
 8003d34:	40004c00 	.word	0x40004c00
 8003d38:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003d46:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	f000 812a 	beq.w	8003fa4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d54:	4a9e      	ldr	r2, [pc, #632]	@ (8003fd0 <UART_SetConfig+0x590>)
 8003d56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d5e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003d62:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	685a      	ldr	r2, [r3, #4]
 8003d68:	4613      	mov	r3, r2
 8003d6a:	005b      	lsls	r3, r3, #1
 8003d6c:	4413      	add	r3, r2
 8003d6e:	69ba      	ldr	r2, [r7, #24]
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d305      	bcc.n	8003d80 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003d7a:	69ba      	ldr	r2, [r7, #24]
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d903      	bls.n	8003d88 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003d86:	e10d      	b.n	8003fa4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	60bb      	str	r3, [r7, #8]
 8003d8e:	60fa      	str	r2, [r7, #12]
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d94:	4a8e      	ldr	r2, [pc, #568]	@ (8003fd0 <UART_SetConfig+0x590>)
 8003d96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003d9a:	b29b      	uxth	r3, r3
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	603b      	str	r3, [r7, #0]
 8003da0:	607a      	str	r2, [r7, #4]
 8003da2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003da6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003daa:	f7fc fa89 	bl	80002c0 <__aeabi_uldivmod>
 8003dae:	4602      	mov	r2, r0
 8003db0:	460b      	mov	r3, r1
 8003db2:	4610      	mov	r0, r2
 8003db4:	4619      	mov	r1, r3
 8003db6:	f04f 0200 	mov.w	r2, #0
 8003dba:	f04f 0300 	mov.w	r3, #0
 8003dbe:	020b      	lsls	r3, r1, #8
 8003dc0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003dc4:	0202      	lsls	r2, r0, #8
 8003dc6:	6979      	ldr	r1, [r7, #20]
 8003dc8:	6849      	ldr	r1, [r1, #4]
 8003dca:	0849      	lsrs	r1, r1, #1
 8003dcc:	2000      	movs	r0, #0
 8003dce:	460c      	mov	r4, r1
 8003dd0:	4605      	mov	r5, r0
 8003dd2:	eb12 0804 	adds.w	r8, r2, r4
 8003dd6:	eb43 0905 	adc.w	r9, r3, r5
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	2200      	movs	r2, #0
 8003de0:	469a      	mov	sl, r3
 8003de2:	4693      	mov	fp, r2
 8003de4:	4652      	mov	r2, sl
 8003de6:	465b      	mov	r3, fp
 8003de8:	4640      	mov	r0, r8
 8003dea:	4649      	mov	r1, r9
 8003dec:	f7fc fa68 	bl	80002c0 <__aeabi_uldivmod>
 8003df0:	4602      	mov	r2, r0
 8003df2:	460b      	mov	r3, r1
 8003df4:	4613      	mov	r3, r2
 8003df6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003df8:	6a3b      	ldr	r3, [r7, #32]
 8003dfa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003dfe:	d308      	bcc.n	8003e12 <UART_SetConfig+0x3d2>
 8003e00:	6a3b      	ldr	r3, [r7, #32]
 8003e02:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e06:	d204      	bcs.n	8003e12 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	6a3a      	ldr	r2, [r7, #32]
 8003e0e:	60da      	str	r2, [r3, #12]
 8003e10:	e0c8      	b.n	8003fa4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003e18:	e0c4      	b.n	8003fa4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	69db      	ldr	r3, [r3, #28]
 8003e1e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e22:	d167      	bne.n	8003ef4 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8003e24:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003e28:	2b08      	cmp	r3, #8
 8003e2a:	d828      	bhi.n	8003e7e <UART_SetConfig+0x43e>
 8003e2c:	a201      	add	r2, pc, #4	@ (adr r2, 8003e34 <UART_SetConfig+0x3f4>)
 8003e2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e32:	bf00      	nop
 8003e34:	08003e59 	.word	0x08003e59
 8003e38:	08003e61 	.word	0x08003e61
 8003e3c:	08003e69 	.word	0x08003e69
 8003e40:	08003e7f 	.word	0x08003e7f
 8003e44:	08003e6f 	.word	0x08003e6f
 8003e48:	08003e7f 	.word	0x08003e7f
 8003e4c:	08003e7f 	.word	0x08003e7f
 8003e50:	08003e7f 	.word	0x08003e7f
 8003e54:	08003e77 	.word	0x08003e77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e58:	f7fe ffba 	bl	8002dd0 <HAL_RCC_GetPCLK1Freq>
 8003e5c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003e5e:	e014      	b.n	8003e8a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003e60:	f7fe ffcc 	bl	8002dfc <HAL_RCC_GetPCLK2Freq>
 8003e64:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003e66:	e010      	b.n	8003e8a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e68:	4b5a      	ldr	r3, [pc, #360]	@ (8003fd4 <UART_SetConfig+0x594>)
 8003e6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003e6c:	e00d      	b.n	8003e8a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e6e:	f7fe ff41 	bl	8002cf4 <HAL_RCC_GetSysClockFreq>
 8003e72:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003e74:	e009      	b.n	8003e8a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e7a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003e7c:	e005      	b.n	8003e8a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8003e7e:	2300      	movs	r3, #0
 8003e80:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003e88:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	f000 8089 	beq.w	8003fa4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e96:	4a4e      	ldr	r2, [pc, #312]	@ (8003fd0 <UART_SetConfig+0x590>)
 8003e98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003e9c:	461a      	mov	r2, r3
 8003e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea0:	fbb3 f3f2 	udiv	r3, r3, r2
 8003ea4:	005a      	lsls	r2, r3, #1
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	085b      	lsrs	r3, r3, #1
 8003eac:	441a      	add	r2, r3
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eb6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003eb8:	6a3b      	ldr	r3, [r7, #32]
 8003eba:	2b0f      	cmp	r3, #15
 8003ebc:	d916      	bls.n	8003eec <UART_SetConfig+0x4ac>
 8003ebe:	6a3b      	ldr	r3, [r7, #32]
 8003ec0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ec4:	d212      	bcs.n	8003eec <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003ec6:	6a3b      	ldr	r3, [r7, #32]
 8003ec8:	b29b      	uxth	r3, r3
 8003eca:	f023 030f 	bic.w	r3, r3, #15
 8003ece:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003ed0:	6a3b      	ldr	r3, [r7, #32]
 8003ed2:	085b      	lsrs	r3, r3, #1
 8003ed4:	b29b      	uxth	r3, r3
 8003ed6:	f003 0307 	and.w	r3, r3, #7
 8003eda:	b29a      	uxth	r2, r3
 8003edc:	8bfb      	ldrh	r3, [r7, #30]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	8bfa      	ldrh	r2, [r7, #30]
 8003ee8:	60da      	str	r2, [r3, #12]
 8003eea:	e05b      	b.n	8003fa4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003eec:	2301      	movs	r3, #1
 8003eee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003ef2:	e057      	b.n	8003fa4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003ef4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003ef8:	2b08      	cmp	r3, #8
 8003efa:	d828      	bhi.n	8003f4e <UART_SetConfig+0x50e>
 8003efc:	a201      	add	r2, pc, #4	@ (adr r2, 8003f04 <UART_SetConfig+0x4c4>)
 8003efe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f02:	bf00      	nop
 8003f04:	08003f29 	.word	0x08003f29
 8003f08:	08003f31 	.word	0x08003f31
 8003f0c:	08003f39 	.word	0x08003f39
 8003f10:	08003f4f 	.word	0x08003f4f
 8003f14:	08003f3f 	.word	0x08003f3f
 8003f18:	08003f4f 	.word	0x08003f4f
 8003f1c:	08003f4f 	.word	0x08003f4f
 8003f20:	08003f4f 	.word	0x08003f4f
 8003f24:	08003f47 	.word	0x08003f47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f28:	f7fe ff52 	bl	8002dd0 <HAL_RCC_GetPCLK1Freq>
 8003f2c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003f2e:	e014      	b.n	8003f5a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003f30:	f7fe ff64 	bl	8002dfc <HAL_RCC_GetPCLK2Freq>
 8003f34:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003f36:	e010      	b.n	8003f5a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f38:	4b26      	ldr	r3, [pc, #152]	@ (8003fd4 <UART_SetConfig+0x594>)
 8003f3a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003f3c:	e00d      	b.n	8003f5a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f3e:	f7fe fed9 	bl	8002cf4 <HAL_RCC_GetSysClockFreq>
 8003f42:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003f44:	e009      	b.n	8003f5a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f4a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003f4c:	e005      	b.n	8003f5a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003f58:	bf00      	nop
    }

    if (pclk != 0U)
 8003f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d021      	beq.n	8003fa4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f64:	4a1a      	ldr	r2, [pc, #104]	@ (8003fd0 <UART_SetConfig+0x590>)
 8003f66:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f6e:	fbb3 f2f2 	udiv	r2, r3, r2
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	085b      	lsrs	r3, r3, #1
 8003f78:	441a      	add	r2, r3
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f82:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f84:	6a3b      	ldr	r3, [r7, #32]
 8003f86:	2b0f      	cmp	r3, #15
 8003f88:	d909      	bls.n	8003f9e <UART_SetConfig+0x55e>
 8003f8a:	6a3b      	ldr	r3, [r7, #32]
 8003f8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f90:	d205      	bcs.n	8003f9e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003f92:	6a3b      	ldr	r3, [r7, #32]
 8003f94:	b29a      	uxth	r2, r3
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	60da      	str	r2, [r3, #12]
 8003f9c:	e002      	b.n	8003fa4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	2201      	movs	r2, #1
 8003fb0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003fc0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3730      	adds	r7, #48	@ 0x30
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003fce:	bf00      	nop
 8003fd0:	0800c354 	.word	0x0800c354
 8003fd4:	00f42400 	.word	0x00f42400

08003fd8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b083      	sub	sp, #12
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fe4:	f003 0308 	and.w	r3, r3, #8
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d00a      	beq.n	8004002 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	430a      	orrs	r2, r1
 8004000:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004006:	f003 0301 	and.w	r3, r3, #1
 800400a:	2b00      	cmp	r3, #0
 800400c:	d00a      	beq.n	8004024 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	430a      	orrs	r2, r1
 8004022:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004028:	f003 0302 	and.w	r3, r3, #2
 800402c:	2b00      	cmp	r3, #0
 800402e:	d00a      	beq.n	8004046 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	430a      	orrs	r2, r1
 8004044:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800404a:	f003 0304 	and.w	r3, r3, #4
 800404e:	2b00      	cmp	r3, #0
 8004050:	d00a      	beq.n	8004068 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	430a      	orrs	r2, r1
 8004066:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800406c:	f003 0310 	and.w	r3, r3, #16
 8004070:	2b00      	cmp	r3, #0
 8004072:	d00a      	beq.n	800408a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	430a      	orrs	r2, r1
 8004088:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800408e:	f003 0320 	and.w	r3, r3, #32
 8004092:	2b00      	cmp	r3, #0
 8004094:	d00a      	beq.n	80040ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	430a      	orrs	r2, r1
 80040aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d01a      	beq.n	80040ee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	430a      	orrs	r2, r1
 80040cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80040d6:	d10a      	bne.n	80040ee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	430a      	orrs	r2, r1
 80040ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d00a      	beq.n	8004110 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	430a      	orrs	r2, r1
 800410e:	605a      	str	r2, [r3, #4]
  }
}
 8004110:	bf00      	nop
 8004112:	370c      	adds	r7, #12
 8004114:	46bd      	mov	sp, r7
 8004116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411a:	4770      	bx	lr

0800411c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b098      	sub	sp, #96	@ 0x60
 8004120:	af02      	add	r7, sp, #8
 8004122:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2200      	movs	r2, #0
 8004128:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800412c:	f7fd fe1a 	bl	8001d64 <HAL_GetTick>
 8004130:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f003 0308 	and.w	r3, r3, #8
 800413c:	2b08      	cmp	r3, #8
 800413e:	d12f      	bne.n	80041a0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004140:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004144:	9300      	str	r3, [sp, #0]
 8004146:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004148:	2200      	movs	r2, #0
 800414a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	f000 f88e 	bl	8004270 <UART_WaitOnFlagUntilTimeout>
 8004154:	4603      	mov	r3, r0
 8004156:	2b00      	cmp	r3, #0
 8004158:	d022      	beq.n	80041a0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004160:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004162:	e853 3f00 	ldrex	r3, [r3]
 8004166:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004168:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800416a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800416e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	461a      	mov	r2, r3
 8004176:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004178:	647b      	str	r3, [r7, #68]	@ 0x44
 800417a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800417c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800417e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004180:	e841 2300 	strex	r3, r2, [r1]
 8004184:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004186:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004188:	2b00      	cmp	r3, #0
 800418a:	d1e6      	bne.n	800415a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2220      	movs	r2, #32
 8004190:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2200      	movs	r2, #0
 8004198:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800419c:	2303      	movs	r3, #3
 800419e:	e063      	b.n	8004268 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f003 0304 	and.w	r3, r3, #4
 80041aa:	2b04      	cmp	r3, #4
 80041ac:	d149      	bne.n	8004242 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041ae:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80041b2:	9300      	str	r3, [sp, #0]
 80041b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041b6:	2200      	movs	r2, #0
 80041b8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	f000 f857 	bl	8004270 <UART_WaitOnFlagUntilTimeout>
 80041c2:	4603      	mov	r3, r0
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d03c      	beq.n	8004242 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041d0:	e853 3f00 	ldrex	r3, [r3]
 80041d4:	623b      	str	r3, [r7, #32]
   return(result);
 80041d6:	6a3b      	ldr	r3, [r7, #32]
 80041d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80041dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	461a      	mov	r2, r3
 80041e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80041e6:	633b      	str	r3, [r7, #48]	@ 0x30
 80041e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80041ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80041ee:	e841 2300 	strex	r3, r2, [r1]
 80041f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80041f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d1e6      	bne.n	80041c8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	3308      	adds	r3, #8
 8004200:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	e853 3f00 	ldrex	r3, [r3]
 8004208:	60fb      	str	r3, [r7, #12]
   return(result);
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	f023 0301 	bic.w	r3, r3, #1
 8004210:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	3308      	adds	r3, #8
 8004218:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800421a:	61fa      	str	r2, [r7, #28]
 800421c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800421e:	69b9      	ldr	r1, [r7, #24]
 8004220:	69fa      	ldr	r2, [r7, #28]
 8004222:	e841 2300 	strex	r3, r2, [r1]
 8004226:	617b      	str	r3, [r7, #20]
   return(result);
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d1e5      	bne.n	80041fa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2220      	movs	r2, #32
 8004232:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2200      	movs	r2, #0
 800423a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800423e:	2303      	movs	r3, #3
 8004240:	e012      	b.n	8004268 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2220      	movs	r2, #32
 8004246:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2220      	movs	r2, #32
 800424e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2200      	movs	r2, #0
 8004256:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2200      	movs	r2, #0
 800425c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2200      	movs	r2, #0
 8004262:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004266:	2300      	movs	r3, #0
}
 8004268:	4618      	mov	r0, r3
 800426a:	3758      	adds	r7, #88	@ 0x58
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}

08004270 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b084      	sub	sp, #16
 8004274:	af00      	add	r7, sp, #0
 8004276:	60f8      	str	r0, [r7, #12]
 8004278:	60b9      	str	r1, [r7, #8]
 800427a:	603b      	str	r3, [r7, #0]
 800427c:	4613      	mov	r3, r2
 800427e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004280:	e04f      	b.n	8004322 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004282:	69bb      	ldr	r3, [r7, #24]
 8004284:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004288:	d04b      	beq.n	8004322 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800428a:	f7fd fd6b 	bl	8001d64 <HAL_GetTick>
 800428e:	4602      	mov	r2, r0
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	1ad3      	subs	r3, r2, r3
 8004294:	69ba      	ldr	r2, [r7, #24]
 8004296:	429a      	cmp	r2, r3
 8004298:	d302      	bcc.n	80042a0 <UART_WaitOnFlagUntilTimeout+0x30>
 800429a:	69bb      	ldr	r3, [r7, #24]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d101      	bne.n	80042a4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80042a0:	2303      	movs	r3, #3
 80042a2:	e04e      	b.n	8004342 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 0304 	and.w	r3, r3, #4
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d037      	beq.n	8004322 <UART_WaitOnFlagUntilTimeout+0xb2>
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	2b80      	cmp	r3, #128	@ 0x80
 80042b6:	d034      	beq.n	8004322 <UART_WaitOnFlagUntilTimeout+0xb2>
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	2b40      	cmp	r3, #64	@ 0x40
 80042bc:	d031      	beq.n	8004322 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	69db      	ldr	r3, [r3, #28]
 80042c4:	f003 0308 	and.w	r3, r3, #8
 80042c8:	2b08      	cmp	r3, #8
 80042ca:	d110      	bne.n	80042ee <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	2208      	movs	r2, #8
 80042d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80042d4:	68f8      	ldr	r0, [r7, #12]
 80042d6:	f000 f838 	bl	800434a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2208      	movs	r2, #8
 80042de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2200      	movs	r2, #0
 80042e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	e029      	b.n	8004342 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	69db      	ldr	r3, [r3, #28]
 80042f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80042fc:	d111      	bne.n	8004322 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004306:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004308:	68f8      	ldr	r0, [r7, #12]
 800430a:	f000 f81e 	bl	800434a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2220      	movs	r2, #32
 8004312:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2200      	movs	r2, #0
 800431a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800431e:	2303      	movs	r3, #3
 8004320:	e00f      	b.n	8004342 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	69da      	ldr	r2, [r3, #28]
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	4013      	ands	r3, r2
 800432c:	68ba      	ldr	r2, [r7, #8]
 800432e:	429a      	cmp	r2, r3
 8004330:	bf0c      	ite	eq
 8004332:	2301      	moveq	r3, #1
 8004334:	2300      	movne	r3, #0
 8004336:	b2db      	uxtb	r3, r3
 8004338:	461a      	mov	r2, r3
 800433a:	79fb      	ldrb	r3, [r7, #7]
 800433c:	429a      	cmp	r2, r3
 800433e:	d0a0      	beq.n	8004282 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004340:	2300      	movs	r3, #0
}
 8004342:	4618      	mov	r0, r3
 8004344:	3710      	adds	r7, #16
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}

0800434a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800434a:	b480      	push	{r7}
 800434c:	b095      	sub	sp, #84	@ 0x54
 800434e:	af00      	add	r7, sp, #0
 8004350:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004358:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800435a:	e853 3f00 	ldrex	r3, [r3]
 800435e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004362:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004366:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	461a      	mov	r2, r3
 800436e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004370:	643b      	str	r3, [r7, #64]	@ 0x40
 8004372:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004374:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004376:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004378:	e841 2300 	strex	r3, r2, [r1]
 800437c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800437e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004380:	2b00      	cmp	r3, #0
 8004382:	d1e6      	bne.n	8004352 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	3308      	adds	r3, #8
 800438a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800438c:	6a3b      	ldr	r3, [r7, #32]
 800438e:	e853 3f00 	ldrex	r3, [r3]
 8004392:	61fb      	str	r3, [r7, #28]
   return(result);
 8004394:	69fb      	ldr	r3, [r7, #28]
 8004396:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800439a:	f023 0301 	bic.w	r3, r3, #1
 800439e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	3308      	adds	r3, #8
 80043a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80043a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80043aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80043ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80043b0:	e841 2300 	strex	r3, r2, [r1]
 80043b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80043b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d1e3      	bne.n	8004384 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d118      	bne.n	80043f6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	e853 3f00 	ldrex	r3, [r3]
 80043d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	f023 0310 	bic.w	r3, r3, #16
 80043d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	461a      	mov	r2, r3
 80043e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80043e2:	61bb      	str	r3, [r7, #24]
 80043e4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043e6:	6979      	ldr	r1, [r7, #20]
 80043e8:	69ba      	ldr	r2, [r7, #24]
 80043ea:	e841 2300 	strex	r3, r2, [r1]
 80043ee:	613b      	str	r3, [r7, #16]
   return(result);
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d1e6      	bne.n	80043c4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2220      	movs	r2, #32
 80043fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2200      	movs	r2, #0
 8004402:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2200      	movs	r2, #0
 8004408:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800440a:	bf00      	nop
 800440c:	3754      	adds	r7, #84	@ 0x54
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr

08004416 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004416:	b480      	push	{r7}
 8004418:	b085      	sub	sp, #20
 800441a:	af00      	add	r7, sp, #0
 800441c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004424:	2b01      	cmp	r3, #1
 8004426:	d101      	bne.n	800442c <HAL_UARTEx_DisableFifoMode+0x16>
 8004428:	2302      	movs	r3, #2
 800442a:	e027      	b.n	800447c <HAL_UARTEx_DisableFifoMode+0x66>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2224      	movs	r2, #36	@ 0x24
 8004438:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f022 0201 	bic.w	r2, r2, #1
 8004452:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800445a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2200      	movs	r2, #0
 8004460:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	68fa      	ldr	r2, [r7, #12]
 8004468:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2220      	movs	r2, #32
 800446e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2200      	movs	r2, #0
 8004476:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800447a:	2300      	movs	r3, #0
}
 800447c:	4618      	mov	r0, r3
 800447e:	3714      	adds	r7, #20
 8004480:	46bd      	mov	sp, r7
 8004482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004486:	4770      	bx	lr

08004488 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b084      	sub	sp, #16
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
 8004490:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004498:	2b01      	cmp	r3, #1
 800449a:	d101      	bne.n	80044a0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800449c:	2302      	movs	r3, #2
 800449e:	e02d      	b.n	80044fc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2201      	movs	r2, #1
 80044a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2224      	movs	r2, #36	@ 0x24
 80044ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f022 0201 	bic.w	r2, r2, #1
 80044c6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	683a      	ldr	r2, [r7, #0]
 80044d8:	430a      	orrs	r2, r1
 80044da:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80044dc:	6878      	ldr	r0, [r7, #4]
 80044de:	f000 f84f 	bl	8004580 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	68fa      	ldr	r2, [r7, #12]
 80044e8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2220      	movs	r2, #32
 80044ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2200      	movs	r2, #0
 80044f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80044fa:	2300      	movs	r3, #0
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	3710      	adds	r7, #16
 8004500:	46bd      	mov	sp, r7
 8004502:	bd80      	pop	{r7, pc}

08004504 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004514:	2b01      	cmp	r3, #1
 8004516:	d101      	bne.n	800451c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004518:	2302      	movs	r3, #2
 800451a:	e02d      	b.n	8004578 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2201      	movs	r2, #1
 8004520:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2224      	movs	r2, #36	@ 0x24
 8004528:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f022 0201 	bic.w	r2, r2, #1
 8004542:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	689b      	ldr	r3, [r3, #8]
 800454a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	683a      	ldr	r2, [r7, #0]
 8004554:	430a      	orrs	r2, r1
 8004556:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004558:	6878      	ldr	r0, [r7, #4]
 800455a:	f000 f811 	bl	8004580 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	68fa      	ldr	r2, [r7, #12]
 8004564:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2220      	movs	r2, #32
 800456a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2200      	movs	r2, #0
 8004572:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004576:	2300      	movs	r3, #0
}
 8004578:	4618      	mov	r0, r3
 800457a:	3710      	adds	r7, #16
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}

08004580 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004580:	b480      	push	{r7}
 8004582:	b085      	sub	sp, #20
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800458c:	2b00      	cmp	r3, #0
 800458e:	d108      	bne.n	80045a2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2201      	movs	r2, #1
 8004594:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2201      	movs	r2, #1
 800459c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80045a0:	e031      	b.n	8004606 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80045a2:	2308      	movs	r3, #8
 80045a4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80045a6:	2308      	movs	r3, #8
 80045a8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	0e5b      	lsrs	r3, r3, #25
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	f003 0307 	and.w	r3, r3, #7
 80045b8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	689b      	ldr	r3, [r3, #8]
 80045c0:	0f5b      	lsrs	r3, r3, #29
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	f003 0307 	and.w	r3, r3, #7
 80045c8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80045ca:	7bbb      	ldrb	r3, [r7, #14]
 80045cc:	7b3a      	ldrb	r2, [r7, #12]
 80045ce:	4911      	ldr	r1, [pc, #68]	@ (8004614 <UARTEx_SetNbDataToProcess+0x94>)
 80045d0:	5c8a      	ldrb	r2, [r1, r2]
 80045d2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80045d6:	7b3a      	ldrb	r2, [r7, #12]
 80045d8:	490f      	ldr	r1, [pc, #60]	@ (8004618 <UARTEx_SetNbDataToProcess+0x98>)
 80045da:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80045dc:	fb93 f3f2 	sdiv	r3, r3, r2
 80045e0:	b29a      	uxth	r2, r3
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80045e8:	7bfb      	ldrb	r3, [r7, #15]
 80045ea:	7b7a      	ldrb	r2, [r7, #13]
 80045ec:	4909      	ldr	r1, [pc, #36]	@ (8004614 <UARTEx_SetNbDataToProcess+0x94>)
 80045ee:	5c8a      	ldrb	r2, [r1, r2]
 80045f0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80045f4:	7b7a      	ldrb	r2, [r7, #13]
 80045f6:	4908      	ldr	r1, [pc, #32]	@ (8004618 <UARTEx_SetNbDataToProcess+0x98>)
 80045f8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80045fa:	fb93 f3f2 	sdiv	r3, r3, r2
 80045fe:	b29a      	uxth	r2, r3
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8004606:	bf00      	nop
 8004608:	3714      	adds	r7, #20
 800460a:	46bd      	mov	sp, r7
 800460c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004610:	4770      	bx	lr
 8004612:	bf00      	nop
 8004614:	0800c36c 	.word	0x0800c36c
 8004618:	0800c374 	.word	0x0800c374

0800461c <siprintf>:
 800461c:	b40e      	push	{r1, r2, r3}
 800461e:	b500      	push	{lr}
 8004620:	b09c      	sub	sp, #112	@ 0x70
 8004622:	ab1d      	add	r3, sp, #116	@ 0x74
 8004624:	9002      	str	r0, [sp, #8]
 8004626:	9006      	str	r0, [sp, #24]
 8004628:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800462c:	4809      	ldr	r0, [pc, #36]	@ (8004654 <siprintf+0x38>)
 800462e:	9107      	str	r1, [sp, #28]
 8004630:	9104      	str	r1, [sp, #16]
 8004632:	4909      	ldr	r1, [pc, #36]	@ (8004658 <siprintf+0x3c>)
 8004634:	f853 2b04 	ldr.w	r2, [r3], #4
 8004638:	9105      	str	r1, [sp, #20]
 800463a:	6800      	ldr	r0, [r0, #0]
 800463c:	9301      	str	r3, [sp, #4]
 800463e:	a902      	add	r1, sp, #8
 8004640:	f000 f9a2 	bl	8004988 <_svfiprintf_r>
 8004644:	9b02      	ldr	r3, [sp, #8]
 8004646:	2200      	movs	r2, #0
 8004648:	701a      	strb	r2, [r3, #0]
 800464a:	b01c      	add	sp, #112	@ 0x70
 800464c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004650:	b003      	add	sp, #12
 8004652:	4770      	bx	lr
 8004654:	2000000c 	.word	0x2000000c
 8004658:	ffff0208 	.word	0xffff0208

0800465c <memset>:
 800465c:	4402      	add	r2, r0
 800465e:	4603      	mov	r3, r0
 8004660:	4293      	cmp	r3, r2
 8004662:	d100      	bne.n	8004666 <memset+0xa>
 8004664:	4770      	bx	lr
 8004666:	f803 1b01 	strb.w	r1, [r3], #1
 800466a:	e7f9      	b.n	8004660 <memset+0x4>

0800466c <__errno>:
 800466c:	4b01      	ldr	r3, [pc, #4]	@ (8004674 <__errno+0x8>)
 800466e:	6818      	ldr	r0, [r3, #0]
 8004670:	4770      	bx	lr
 8004672:	bf00      	nop
 8004674:	2000000c 	.word	0x2000000c

08004678 <__libc_init_array>:
 8004678:	b570      	push	{r4, r5, r6, lr}
 800467a:	4d0d      	ldr	r5, [pc, #52]	@ (80046b0 <__libc_init_array+0x38>)
 800467c:	4c0d      	ldr	r4, [pc, #52]	@ (80046b4 <__libc_init_array+0x3c>)
 800467e:	1b64      	subs	r4, r4, r5
 8004680:	10a4      	asrs	r4, r4, #2
 8004682:	2600      	movs	r6, #0
 8004684:	42a6      	cmp	r6, r4
 8004686:	d109      	bne.n	800469c <__libc_init_array+0x24>
 8004688:	4d0b      	ldr	r5, [pc, #44]	@ (80046b8 <__libc_init_array+0x40>)
 800468a:	4c0c      	ldr	r4, [pc, #48]	@ (80046bc <__libc_init_array+0x44>)
 800468c:	f000 fc66 	bl	8004f5c <_init>
 8004690:	1b64      	subs	r4, r4, r5
 8004692:	10a4      	asrs	r4, r4, #2
 8004694:	2600      	movs	r6, #0
 8004696:	42a6      	cmp	r6, r4
 8004698:	d105      	bne.n	80046a6 <__libc_init_array+0x2e>
 800469a:	bd70      	pop	{r4, r5, r6, pc}
 800469c:	f855 3b04 	ldr.w	r3, [r5], #4
 80046a0:	4798      	blx	r3
 80046a2:	3601      	adds	r6, #1
 80046a4:	e7ee      	b.n	8004684 <__libc_init_array+0xc>
 80046a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80046aa:	4798      	blx	r3
 80046ac:	3601      	adds	r6, #1
 80046ae:	e7f2      	b.n	8004696 <__libc_init_array+0x1e>
 80046b0:	0800c3b8 	.word	0x0800c3b8
 80046b4:	0800c3b8 	.word	0x0800c3b8
 80046b8:	0800c3b8 	.word	0x0800c3b8
 80046bc:	0800c3bc 	.word	0x0800c3bc

080046c0 <__retarget_lock_acquire_recursive>:
 80046c0:	4770      	bx	lr

080046c2 <__retarget_lock_release_recursive>:
 80046c2:	4770      	bx	lr

080046c4 <memcpy>:
 80046c4:	440a      	add	r2, r1
 80046c6:	4291      	cmp	r1, r2
 80046c8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80046cc:	d100      	bne.n	80046d0 <memcpy+0xc>
 80046ce:	4770      	bx	lr
 80046d0:	b510      	push	{r4, lr}
 80046d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80046d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80046da:	4291      	cmp	r1, r2
 80046dc:	d1f9      	bne.n	80046d2 <memcpy+0xe>
 80046de:	bd10      	pop	{r4, pc}

080046e0 <_free_r>:
 80046e0:	b538      	push	{r3, r4, r5, lr}
 80046e2:	4605      	mov	r5, r0
 80046e4:	2900      	cmp	r1, #0
 80046e6:	d041      	beq.n	800476c <_free_r+0x8c>
 80046e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80046ec:	1f0c      	subs	r4, r1, #4
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	bfb8      	it	lt
 80046f2:	18e4      	addlt	r4, r4, r3
 80046f4:	f000 f8e0 	bl	80048b8 <__malloc_lock>
 80046f8:	4a1d      	ldr	r2, [pc, #116]	@ (8004770 <_free_r+0x90>)
 80046fa:	6813      	ldr	r3, [r2, #0]
 80046fc:	b933      	cbnz	r3, 800470c <_free_r+0x2c>
 80046fe:	6063      	str	r3, [r4, #4]
 8004700:	6014      	str	r4, [r2, #0]
 8004702:	4628      	mov	r0, r5
 8004704:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004708:	f000 b8dc 	b.w	80048c4 <__malloc_unlock>
 800470c:	42a3      	cmp	r3, r4
 800470e:	d908      	bls.n	8004722 <_free_r+0x42>
 8004710:	6820      	ldr	r0, [r4, #0]
 8004712:	1821      	adds	r1, r4, r0
 8004714:	428b      	cmp	r3, r1
 8004716:	bf01      	itttt	eq
 8004718:	6819      	ldreq	r1, [r3, #0]
 800471a:	685b      	ldreq	r3, [r3, #4]
 800471c:	1809      	addeq	r1, r1, r0
 800471e:	6021      	streq	r1, [r4, #0]
 8004720:	e7ed      	b.n	80046fe <_free_r+0x1e>
 8004722:	461a      	mov	r2, r3
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	b10b      	cbz	r3, 800472c <_free_r+0x4c>
 8004728:	42a3      	cmp	r3, r4
 800472a:	d9fa      	bls.n	8004722 <_free_r+0x42>
 800472c:	6811      	ldr	r1, [r2, #0]
 800472e:	1850      	adds	r0, r2, r1
 8004730:	42a0      	cmp	r0, r4
 8004732:	d10b      	bne.n	800474c <_free_r+0x6c>
 8004734:	6820      	ldr	r0, [r4, #0]
 8004736:	4401      	add	r1, r0
 8004738:	1850      	adds	r0, r2, r1
 800473a:	4283      	cmp	r3, r0
 800473c:	6011      	str	r1, [r2, #0]
 800473e:	d1e0      	bne.n	8004702 <_free_r+0x22>
 8004740:	6818      	ldr	r0, [r3, #0]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	6053      	str	r3, [r2, #4]
 8004746:	4408      	add	r0, r1
 8004748:	6010      	str	r0, [r2, #0]
 800474a:	e7da      	b.n	8004702 <_free_r+0x22>
 800474c:	d902      	bls.n	8004754 <_free_r+0x74>
 800474e:	230c      	movs	r3, #12
 8004750:	602b      	str	r3, [r5, #0]
 8004752:	e7d6      	b.n	8004702 <_free_r+0x22>
 8004754:	6820      	ldr	r0, [r4, #0]
 8004756:	1821      	adds	r1, r4, r0
 8004758:	428b      	cmp	r3, r1
 800475a:	bf04      	itt	eq
 800475c:	6819      	ldreq	r1, [r3, #0]
 800475e:	685b      	ldreq	r3, [r3, #4]
 8004760:	6063      	str	r3, [r4, #4]
 8004762:	bf04      	itt	eq
 8004764:	1809      	addeq	r1, r1, r0
 8004766:	6021      	streq	r1, [r4, #0]
 8004768:	6054      	str	r4, [r2, #4]
 800476a:	e7ca      	b.n	8004702 <_free_r+0x22>
 800476c:	bd38      	pop	{r3, r4, r5, pc}
 800476e:	bf00      	nop
 8004770:	200002bc 	.word	0x200002bc

08004774 <sbrk_aligned>:
 8004774:	b570      	push	{r4, r5, r6, lr}
 8004776:	4e0f      	ldr	r6, [pc, #60]	@ (80047b4 <sbrk_aligned+0x40>)
 8004778:	460c      	mov	r4, r1
 800477a:	6831      	ldr	r1, [r6, #0]
 800477c:	4605      	mov	r5, r0
 800477e:	b911      	cbnz	r1, 8004786 <sbrk_aligned+0x12>
 8004780:	f000 fba6 	bl	8004ed0 <_sbrk_r>
 8004784:	6030      	str	r0, [r6, #0]
 8004786:	4621      	mov	r1, r4
 8004788:	4628      	mov	r0, r5
 800478a:	f000 fba1 	bl	8004ed0 <_sbrk_r>
 800478e:	1c43      	adds	r3, r0, #1
 8004790:	d103      	bne.n	800479a <sbrk_aligned+0x26>
 8004792:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004796:	4620      	mov	r0, r4
 8004798:	bd70      	pop	{r4, r5, r6, pc}
 800479a:	1cc4      	adds	r4, r0, #3
 800479c:	f024 0403 	bic.w	r4, r4, #3
 80047a0:	42a0      	cmp	r0, r4
 80047a2:	d0f8      	beq.n	8004796 <sbrk_aligned+0x22>
 80047a4:	1a21      	subs	r1, r4, r0
 80047a6:	4628      	mov	r0, r5
 80047a8:	f000 fb92 	bl	8004ed0 <_sbrk_r>
 80047ac:	3001      	adds	r0, #1
 80047ae:	d1f2      	bne.n	8004796 <sbrk_aligned+0x22>
 80047b0:	e7ef      	b.n	8004792 <sbrk_aligned+0x1e>
 80047b2:	bf00      	nop
 80047b4:	200002b8 	.word	0x200002b8

080047b8 <_malloc_r>:
 80047b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80047bc:	1ccd      	adds	r5, r1, #3
 80047be:	f025 0503 	bic.w	r5, r5, #3
 80047c2:	3508      	adds	r5, #8
 80047c4:	2d0c      	cmp	r5, #12
 80047c6:	bf38      	it	cc
 80047c8:	250c      	movcc	r5, #12
 80047ca:	2d00      	cmp	r5, #0
 80047cc:	4606      	mov	r6, r0
 80047ce:	db01      	blt.n	80047d4 <_malloc_r+0x1c>
 80047d0:	42a9      	cmp	r1, r5
 80047d2:	d904      	bls.n	80047de <_malloc_r+0x26>
 80047d4:	230c      	movs	r3, #12
 80047d6:	6033      	str	r3, [r6, #0]
 80047d8:	2000      	movs	r0, #0
 80047da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80047de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80048b4 <_malloc_r+0xfc>
 80047e2:	f000 f869 	bl	80048b8 <__malloc_lock>
 80047e6:	f8d8 3000 	ldr.w	r3, [r8]
 80047ea:	461c      	mov	r4, r3
 80047ec:	bb44      	cbnz	r4, 8004840 <_malloc_r+0x88>
 80047ee:	4629      	mov	r1, r5
 80047f0:	4630      	mov	r0, r6
 80047f2:	f7ff ffbf 	bl	8004774 <sbrk_aligned>
 80047f6:	1c43      	adds	r3, r0, #1
 80047f8:	4604      	mov	r4, r0
 80047fa:	d158      	bne.n	80048ae <_malloc_r+0xf6>
 80047fc:	f8d8 4000 	ldr.w	r4, [r8]
 8004800:	4627      	mov	r7, r4
 8004802:	2f00      	cmp	r7, #0
 8004804:	d143      	bne.n	800488e <_malloc_r+0xd6>
 8004806:	2c00      	cmp	r4, #0
 8004808:	d04b      	beq.n	80048a2 <_malloc_r+0xea>
 800480a:	6823      	ldr	r3, [r4, #0]
 800480c:	4639      	mov	r1, r7
 800480e:	4630      	mov	r0, r6
 8004810:	eb04 0903 	add.w	r9, r4, r3
 8004814:	f000 fb5c 	bl	8004ed0 <_sbrk_r>
 8004818:	4581      	cmp	r9, r0
 800481a:	d142      	bne.n	80048a2 <_malloc_r+0xea>
 800481c:	6821      	ldr	r1, [r4, #0]
 800481e:	1a6d      	subs	r5, r5, r1
 8004820:	4629      	mov	r1, r5
 8004822:	4630      	mov	r0, r6
 8004824:	f7ff ffa6 	bl	8004774 <sbrk_aligned>
 8004828:	3001      	adds	r0, #1
 800482a:	d03a      	beq.n	80048a2 <_malloc_r+0xea>
 800482c:	6823      	ldr	r3, [r4, #0]
 800482e:	442b      	add	r3, r5
 8004830:	6023      	str	r3, [r4, #0]
 8004832:	f8d8 3000 	ldr.w	r3, [r8]
 8004836:	685a      	ldr	r2, [r3, #4]
 8004838:	bb62      	cbnz	r2, 8004894 <_malloc_r+0xdc>
 800483a:	f8c8 7000 	str.w	r7, [r8]
 800483e:	e00f      	b.n	8004860 <_malloc_r+0xa8>
 8004840:	6822      	ldr	r2, [r4, #0]
 8004842:	1b52      	subs	r2, r2, r5
 8004844:	d420      	bmi.n	8004888 <_malloc_r+0xd0>
 8004846:	2a0b      	cmp	r2, #11
 8004848:	d917      	bls.n	800487a <_malloc_r+0xc2>
 800484a:	1961      	adds	r1, r4, r5
 800484c:	42a3      	cmp	r3, r4
 800484e:	6025      	str	r5, [r4, #0]
 8004850:	bf18      	it	ne
 8004852:	6059      	strne	r1, [r3, #4]
 8004854:	6863      	ldr	r3, [r4, #4]
 8004856:	bf08      	it	eq
 8004858:	f8c8 1000 	streq.w	r1, [r8]
 800485c:	5162      	str	r2, [r4, r5]
 800485e:	604b      	str	r3, [r1, #4]
 8004860:	4630      	mov	r0, r6
 8004862:	f000 f82f 	bl	80048c4 <__malloc_unlock>
 8004866:	f104 000b 	add.w	r0, r4, #11
 800486a:	1d23      	adds	r3, r4, #4
 800486c:	f020 0007 	bic.w	r0, r0, #7
 8004870:	1ac2      	subs	r2, r0, r3
 8004872:	bf1c      	itt	ne
 8004874:	1a1b      	subne	r3, r3, r0
 8004876:	50a3      	strne	r3, [r4, r2]
 8004878:	e7af      	b.n	80047da <_malloc_r+0x22>
 800487a:	6862      	ldr	r2, [r4, #4]
 800487c:	42a3      	cmp	r3, r4
 800487e:	bf0c      	ite	eq
 8004880:	f8c8 2000 	streq.w	r2, [r8]
 8004884:	605a      	strne	r2, [r3, #4]
 8004886:	e7eb      	b.n	8004860 <_malloc_r+0xa8>
 8004888:	4623      	mov	r3, r4
 800488a:	6864      	ldr	r4, [r4, #4]
 800488c:	e7ae      	b.n	80047ec <_malloc_r+0x34>
 800488e:	463c      	mov	r4, r7
 8004890:	687f      	ldr	r7, [r7, #4]
 8004892:	e7b6      	b.n	8004802 <_malloc_r+0x4a>
 8004894:	461a      	mov	r2, r3
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	42a3      	cmp	r3, r4
 800489a:	d1fb      	bne.n	8004894 <_malloc_r+0xdc>
 800489c:	2300      	movs	r3, #0
 800489e:	6053      	str	r3, [r2, #4]
 80048a0:	e7de      	b.n	8004860 <_malloc_r+0xa8>
 80048a2:	230c      	movs	r3, #12
 80048a4:	6033      	str	r3, [r6, #0]
 80048a6:	4630      	mov	r0, r6
 80048a8:	f000 f80c 	bl	80048c4 <__malloc_unlock>
 80048ac:	e794      	b.n	80047d8 <_malloc_r+0x20>
 80048ae:	6005      	str	r5, [r0, #0]
 80048b0:	e7d6      	b.n	8004860 <_malloc_r+0xa8>
 80048b2:	bf00      	nop
 80048b4:	200002bc 	.word	0x200002bc

080048b8 <__malloc_lock>:
 80048b8:	4801      	ldr	r0, [pc, #4]	@ (80048c0 <__malloc_lock+0x8>)
 80048ba:	f7ff bf01 	b.w	80046c0 <__retarget_lock_acquire_recursive>
 80048be:	bf00      	nop
 80048c0:	200002b4 	.word	0x200002b4

080048c4 <__malloc_unlock>:
 80048c4:	4801      	ldr	r0, [pc, #4]	@ (80048cc <__malloc_unlock+0x8>)
 80048c6:	f7ff befc 	b.w	80046c2 <__retarget_lock_release_recursive>
 80048ca:	bf00      	nop
 80048cc:	200002b4 	.word	0x200002b4

080048d0 <__ssputs_r>:
 80048d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048d4:	688e      	ldr	r6, [r1, #8]
 80048d6:	461f      	mov	r7, r3
 80048d8:	42be      	cmp	r6, r7
 80048da:	680b      	ldr	r3, [r1, #0]
 80048dc:	4682      	mov	sl, r0
 80048de:	460c      	mov	r4, r1
 80048e0:	4690      	mov	r8, r2
 80048e2:	d82d      	bhi.n	8004940 <__ssputs_r+0x70>
 80048e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80048e8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80048ec:	d026      	beq.n	800493c <__ssputs_r+0x6c>
 80048ee:	6965      	ldr	r5, [r4, #20]
 80048f0:	6909      	ldr	r1, [r1, #16]
 80048f2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80048f6:	eba3 0901 	sub.w	r9, r3, r1
 80048fa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80048fe:	1c7b      	adds	r3, r7, #1
 8004900:	444b      	add	r3, r9
 8004902:	106d      	asrs	r5, r5, #1
 8004904:	429d      	cmp	r5, r3
 8004906:	bf38      	it	cc
 8004908:	461d      	movcc	r5, r3
 800490a:	0553      	lsls	r3, r2, #21
 800490c:	d527      	bpl.n	800495e <__ssputs_r+0x8e>
 800490e:	4629      	mov	r1, r5
 8004910:	f7ff ff52 	bl	80047b8 <_malloc_r>
 8004914:	4606      	mov	r6, r0
 8004916:	b360      	cbz	r0, 8004972 <__ssputs_r+0xa2>
 8004918:	6921      	ldr	r1, [r4, #16]
 800491a:	464a      	mov	r2, r9
 800491c:	f7ff fed2 	bl	80046c4 <memcpy>
 8004920:	89a3      	ldrh	r3, [r4, #12]
 8004922:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004926:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800492a:	81a3      	strh	r3, [r4, #12]
 800492c:	6126      	str	r6, [r4, #16]
 800492e:	6165      	str	r5, [r4, #20]
 8004930:	444e      	add	r6, r9
 8004932:	eba5 0509 	sub.w	r5, r5, r9
 8004936:	6026      	str	r6, [r4, #0]
 8004938:	60a5      	str	r5, [r4, #8]
 800493a:	463e      	mov	r6, r7
 800493c:	42be      	cmp	r6, r7
 800493e:	d900      	bls.n	8004942 <__ssputs_r+0x72>
 8004940:	463e      	mov	r6, r7
 8004942:	6820      	ldr	r0, [r4, #0]
 8004944:	4632      	mov	r2, r6
 8004946:	4641      	mov	r1, r8
 8004948:	f000 faa8 	bl	8004e9c <memmove>
 800494c:	68a3      	ldr	r3, [r4, #8]
 800494e:	1b9b      	subs	r3, r3, r6
 8004950:	60a3      	str	r3, [r4, #8]
 8004952:	6823      	ldr	r3, [r4, #0]
 8004954:	4433      	add	r3, r6
 8004956:	6023      	str	r3, [r4, #0]
 8004958:	2000      	movs	r0, #0
 800495a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800495e:	462a      	mov	r2, r5
 8004960:	f000 fac6 	bl	8004ef0 <_realloc_r>
 8004964:	4606      	mov	r6, r0
 8004966:	2800      	cmp	r0, #0
 8004968:	d1e0      	bne.n	800492c <__ssputs_r+0x5c>
 800496a:	6921      	ldr	r1, [r4, #16]
 800496c:	4650      	mov	r0, sl
 800496e:	f7ff feb7 	bl	80046e0 <_free_r>
 8004972:	230c      	movs	r3, #12
 8004974:	f8ca 3000 	str.w	r3, [sl]
 8004978:	89a3      	ldrh	r3, [r4, #12]
 800497a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800497e:	81a3      	strh	r3, [r4, #12]
 8004980:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004984:	e7e9      	b.n	800495a <__ssputs_r+0x8a>
	...

08004988 <_svfiprintf_r>:
 8004988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800498c:	4698      	mov	r8, r3
 800498e:	898b      	ldrh	r3, [r1, #12]
 8004990:	061b      	lsls	r3, r3, #24
 8004992:	b09d      	sub	sp, #116	@ 0x74
 8004994:	4607      	mov	r7, r0
 8004996:	460d      	mov	r5, r1
 8004998:	4614      	mov	r4, r2
 800499a:	d510      	bpl.n	80049be <_svfiprintf_r+0x36>
 800499c:	690b      	ldr	r3, [r1, #16]
 800499e:	b973      	cbnz	r3, 80049be <_svfiprintf_r+0x36>
 80049a0:	2140      	movs	r1, #64	@ 0x40
 80049a2:	f7ff ff09 	bl	80047b8 <_malloc_r>
 80049a6:	6028      	str	r0, [r5, #0]
 80049a8:	6128      	str	r0, [r5, #16]
 80049aa:	b930      	cbnz	r0, 80049ba <_svfiprintf_r+0x32>
 80049ac:	230c      	movs	r3, #12
 80049ae:	603b      	str	r3, [r7, #0]
 80049b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80049b4:	b01d      	add	sp, #116	@ 0x74
 80049b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049ba:	2340      	movs	r3, #64	@ 0x40
 80049bc:	616b      	str	r3, [r5, #20]
 80049be:	2300      	movs	r3, #0
 80049c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80049c2:	2320      	movs	r3, #32
 80049c4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80049c8:	f8cd 800c 	str.w	r8, [sp, #12]
 80049cc:	2330      	movs	r3, #48	@ 0x30
 80049ce:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004b6c <_svfiprintf_r+0x1e4>
 80049d2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80049d6:	f04f 0901 	mov.w	r9, #1
 80049da:	4623      	mov	r3, r4
 80049dc:	469a      	mov	sl, r3
 80049de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80049e2:	b10a      	cbz	r2, 80049e8 <_svfiprintf_r+0x60>
 80049e4:	2a25      	cmp	r2, #37	@ 0x25
 80049e6:	d1f9      	bne.n	80049dc <_svfiprintf_r+0x54>
 80049e8:	ebba 0b04 	subs.w	fp, sl, r4
 80049ec:	d00b      	beq.n	8004a06 <_svfiprintf_r+0x7e>
 80049ee:	465b      	mov	r3, fp
 80049f0:	4622      	mov	r2, r4
 80049f2:	4629      	mov	r1, r5
 80049f4:	4638      	mov	r0, r7
 80049f6:	f7ff ff6b 	bl	80048d0 <__ssputs_r>
 80049fa:	3001      	adds	r0, #1
 80049fc:	f000 80a7 	beq.w	8004b4e <_svfiprintf_r+0x1c6>
 8004a00:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004a02:	445a      	add	r2, fp
 8004a04:	9209      	str	r2, [sp, #36]	@ 0x24
 8004a06:	f89a 3000 	ldrb.w	r3, [sl]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	f000 809f 	beq.w	8004b4e <_svfiprintf_r+0x1c6>
 8004a10:	2300      	movs	r3, #0
 8004a12:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004a16:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004a1a:	f10a 0a01 	add.w	sl, sl, #1
 8004a1e:	9304      	str	r3, [sp, #16]
 8004a20:	9307      	str	r3, [sp, #28]
 8004a22:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004a26:	931a      	str	r3, [sp, #104]	@ 0x68
 8004a28:	4654      	mov	r4, sl
 8004a2a:	2205      	movs	r2, #5
 8004a2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a30:	484e      	ldr	r0, [pc, #312]	@ (8004b6c <_svfiprintf_r+0x1e4>)
 8004a32:	f7fb fbf5 	bl	8000220 <memchr>
 8004a36:	9a04      	ldr	r2, [sp, #16]
 8004a38:	b9d8      	cbnz	r0, 8004a72 <_svfiprintf_r+0xea>
 8004a3a:	06d0      	lsls	r0, r2, #27
 8004a3c:	bf44      	itt	mi
 8004a3e:	2320      	movmi	r3, #32
 8004a40:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004a44:	0711      	lsls	r1, r2, #28
 8004a46:	bf44      	itt	mi
 8004a48:	232b      	movmi	r3, #43	@ 0x2b
 8004a4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004a4e:	f89a 3000 	ldrb.w	r3, [sl]
 8004a52:	2b2a      	cmp	r3, #42	@ 0x2a
 8004a54:	d015      	beq.n	8004a82 <_svfiprintf_r+0xfa>
 8004a56:	9a07      	ldr	r2, [sp, #28]
 8004a58:	4654      	mov	r4, sl
 8004a5a:	2000      	movs	r0, #0
 8004a5c:	f04f 0c0a 	mov.w	ip, #10
 8004a60:	4621      	mov	r1, r4
 8004a62:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004a66:	3b30      	subs	r3, #48	@ 0x30
 8004a68:	2b09      	cmp	r3, #9
 8004a6a:	d94b      	bls.n	8004b04 <_svfiprintf_r+0x17c>
 8004a6c:	b1b0      	cbz	r0, 8004a9c <_svfiprintf_r+0x114>
 8004a6e:	9207      	str	r2, [sp, #28]
 8004a70:	e014      	b.n	8004a9c <_svfiprintf_r+0x114>
 8004a72:	eba0 0308 	sub.w	r3, r0, r8
 8004a76:	fa09 f303 	lsl.w	r3, r9, r3
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	9304      	str	r3, [sp, #16]
 8004a7e:	46a2      	mov	sl, r4
 8004a80:	e7d2      	b.n	8004a28 <_svfiprintf_r+0xa0>
 8004a82:	9b03      	ldr	r3, [sp, #12]
 8004a84:	1d19      	adds	r1, r3, #4
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	9103      	str	r1, [sp, #12]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	bfbb      	ittet	lt
 8004a8e:	425b      	neglt	r3, r3
 8004a90:	f042 0202 	orrlt.w	r2, r2, #2
 8004a94:	9307      	strge	r3, [sp, #28]
 8004a96:	9307      	strlt	r3, [sp, #28]
 8004a98:	bfb8      	it	lt
 8004a9a:	9204      	strlt	r2, [sp, #16]
 8004a9c:	7823      	ldrb	r3, [r4, #0]
 8004a9e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004aa0:	d10a      	bne.n	8004ab8 <_svfiprintf_r+0x130>
 8004aa2:	7863      	ldrb	r3, [r4, #1]
 8004aa4:	2b2a      	cmp	r3, #42	@ 0x2a
 8004aa6:	d132      	bne.n	8004b0e <_svfiprintf_r+0x186>
 8004aa8:	9b03      	ldr	r3, [sp, #12]
 8004aaa:	1d1a      	adds	r2, r3, #4
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	9203      	str	r2, [sp, #12]
 8004ab0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004ab4:	3402      	adds	r4, #2
 8004ab6:	9305      	str	r3, [sp, #20]
 8004ab8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004b7c <_svfiprintf_r+0x1f4>
 8004abc:	7821      	ldrb	r1, [r4, #0]
 8004abe:	2203      	movs	r2, #3
 8004ac0:	4650      	mov	r0, sl
 8004ac2:	f7fb fbad 	bl	8000220 <memchr>
 8004ac6:	b138      	cbz	r0, 8004ad8 <_svfiprintf_r+0x150>
 8004ac8:	9b04      	ldr	r3, [sp, #16]
 8004aca:	eba0 000a 	sub.w	r0, r0, sl
 8004ace:	2240      	movs	r2, #64	@ 0x40
 8004ad0:	4082      	lsls	r2, r0
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	3401      	adds	r4, #1
 8004ad6:	9304      	str	r3, [sp, #16]
 8004ad8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004adc:	4824      	ldr	r0, [pc, #144]	@ (8004b70 <_svfiprintf_r+0x1e8>)
 8004ade:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004ae2:	2206      	movs	r2, #6
 8004ae4:	f7fb fb9c 	bl	8000220 <memchr>
 8004ae8:	2800      	cmp	r0, #0
 8004aea:	d036      	beq.n	8004b5a <_svfiprintf_r+0x1d2>
 8004aec:	4b21      	ldr	r3, [pc, #132]	@ (8004b74 <_svfiprintf_r+0x1ec>)
 8004aee:	bb1b      	cbnz	r3, 8004b38 <_svfiprintf_r+0x1b0>
 8004af0:	9b03      	ldr	r3, [sp, #12]
 8004af2:	3307      	adds	r3, #7
 8004af4:	f023 0307 	bic.w	r3, r3, #7
 8004af8:	3308      	adds	r3, #8
 8004afa:	9303      	str	r3, [sp, #12]
 8004afc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004afe:	4433      	add	r3, r6
 8004b00:	9309      	str	r3, [sp, #36]	@ 0x24
 8004b02:	e76a      	b.n	80049da <_svfiprintf_r+0x52>
 8004b04:	fb0c 3202 	mla	r2, ip, r2, r3
 8004b08:	460c      	mov	r4, r1
 8004b0a:	2001      	movs	r0, #1
 8004b0c:	e7a8      	b.n	8004a60 <_svfiprintf_r+0xd8>
 8004b0e:	2300      	movs	r3, #0
 8004b10:	3401      	adds	r4, #1
 8004b12:	9305      	str	r3, [sp, #20]
 8004b14:	4619      	mov	r1, r3
 8004b16:	f04f 0c0a 	mov.w	ip, #10
 8004b1a:	4620      	mov	r0, r4
 8004b1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004b20:	3a30      	subs	r2, #48	@ 0x30
 8004b22:	2a09      	cmp	r2, #9
 8004b24:	d903      	bls.n	8004b2e <_svfiprintf_r+0x1a6>
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d0c6      	beq.n	8004ab8 <_svfiprintf_r+0x130>
 8004b2a:	9105      	str	r1, [sp, #20]
 8004b2c:	e7c4      	b.n	8004ab8 <_svfiprintf_r+0x130>
 8004b2e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004b32:	4604      	mov	r4, r0
 8004b34:	2301      	movs	r3, #1
 8004b36:	e7f0      	b.n	8004b1a <_svfiprintf_r+0x192>
 8004b38:	ab03      	add	r3, sp, #12
 8004b3a:	9300      	str	r3, [sp, #0]
 8004b3c:	462a      	mov	r2, r5
 8004b3e:	4b0e      	ldr	r3, [pc, #56]	@ (8004b78 <_svfiprintf_r+0x1f0>)
 8004b40:	a904      	add	r1, sp, #16
 8004b42:	4638      	mov	r0, r7
 8004b44:	f3af 8000 	nop.w
 8004b48:	1c42      	adds	r2, r0, #1
 8004b4a:	4606      	mov	r6, r0
 8004b4c:	d1d6      	bne.n	8004afc <_svfiprintf_r+0x174>
 8004b4e:	89ab      	ldrh	r3, [r5, #12]
 8004b50:	065b      	lsls	r3, r3, #25
 8004b52:	f53f af2d 	bmi.w	80049b0 <_svfiprintf_r+0x28>
 8004b56:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004b58:	e72c      	b.n	80049b4 <_svfiprintf_r+0x2c>
 8004b5a:	ab03      	add	r3, sp, #12
 8004b5c:	9300      	str	r3, [sp, #0]
 8004b5e:	462a      	mov	r2, r5
 8004b60:	4b05      	ldr	r3, [pc, #20]	@ (8004b78 <_svfiprintf_r+0x1f0>)
 8004b62:	a904      	add	r1, sp, #16
 8004b64:	4638      	mov	r0, r7
 8004b66:	f000 f879 	bl	8004c5c <_printf_i>
 8004b6a:	e7ed      	b.n	8004b48 <_svfiprintf_r+0x1c0>
 8004b6c:	0800c37c 	.word	0x0800c37c
 8004b70:	0800c386 	.word	0x0800c386
 8004b74:	00000000 	.word	0x00000000
 8004b78:	080048d1 	.word	0x080048d1
 8004b7c:	0800c382 	.word	0x0800c382

08004b80 <_printf_common>:
 8004b80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b84:	4616      	mov	r6, r2
 8004b86:	4698      	mov	r8, r3
 8004b88:	688a      	ldr	r2, [r1, #8]
 8004b8a:	690b      	ldr	r3, [r1, #16]
 8004b8c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004b90:	4293      	cmp	r3, r2
 8004b92:	bfb8      	it	lt
 8004b94:	4613      	movlt	r3, r2
 8004b96:	6033      	str	r3, [r6, #0]
 8004b98:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004b9c:	4607      	mov	r7, r0
 8004b9e:	460c      	mov	r4, r1
 8004ba0:	b10a      	cbz	r2, 8004ba6 <_printf_common+0x26>
 8004ba2:	3301      	adds	r3, #1
 8004ba4:	6033      	str	r3, [r6, #0]
 8004ba6:	6823      	ldr	r3, [r4, #0]
 8004ba8:	0699      	lsls	r1, r3, #26
 8004baa:	bf42      	ittt	mi
 8004bac:	6833      	ldrmi	r3, [r6, #0]
 8004bae:	3302      	addmi	r3, #2
 8004bb0:	6033      	strmi	r3, [r6, #0]
 8004bb2:	6825      	ldr	r5, [r4, #0]
 8004bb4:	f015 0506 	ands.w	r5, r5, #6
 8004bb8:	d106      	bne.n	8004bc8 <_printf_common+0x48>
 8004bba:	f104 0a19 	add.w	sl, r4, #25
 8004bbe:	68e3      	ldr	r3, [r4, #12]
 8004bc0:	6832      	ldr	r2, [r6, #0]
 8004bc2:	1a9b      	subs	r3, r3, r2
 8004bc4:	42ab      	cmp	r3, r5
 8004bc6:	dc26      	bgt.n	8004c16 <_printf_common+0x96>
 8004bc8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004bcc:	6822      	ldr	r2, [r4, #0]
 8004bce:	3b00      	subs	r3, #0
 8004bd0:	bf18      	it	ne
 8004bd2:	2301      	movne	r3, #1
 8004bd4:	0692      	lsls	r2, r2, #26
 8004bd6:	d42b      	bmi.n	8004c30 <_printf_common+0xb0>
 8004bd8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004bdc:	4641      	mov	r1, r8
 8004bde:	4638      	mov	r0, r7
 8004be0:	47c8      	blx	r9
 8004be2:	3001      	adds	r0, #1
 8004be4:	d01e      	beq.n	8004c24 <_printf_common+0xa4>
 8004be6:	6823      	ldr	r3, [r4, #0]
 8004be8:	6922      	ldr	r2, [r4, #16]
 8004bea:	f003 0306 	and.w	r3, r3, #6
 8004bee:	2b04      	cmp	r3, #4
 8004bf0:	bf02      	ittt	eq
 8004bf2:	68e5      	ldreq	r5, [r4, #12]
 8004bf4:	6833      	ldreq	r3, [r6, #0]
 8004bf6:	1aed      	subeq	r5, r5, r3
 8004bf8:	68a3      	ldr	r3, [r4, #8]
 8004bfa:	bf0c      	ite	eq
 8004bfc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c00:	2500      	movne	r5, #0
 8004c02:	4293      	cmp	r3, r2
 8004c04:	bfc4      	itt	gt
 8004c06:	1a9b      	subgt	r3, r3, r2
 8004c08:	18ed      	addgt	r5, r5, r3
 8004c0a:	2600      	movs	r6, #0
 8004c0c:	341a      	adds	r4, #26
 8004c0e:	42b5      	cmp	r5, r6
 8004c10:	d11a      	bne.n	8004c48 <_printf_common+0xc8>
 8004c12:	2000      	movs	r0, #0
 8004c14:	e008      	b.n	8004c28 <_printf_common+0xa8>
 8004c16:	2301      	movs	r3, #1
 8004c18:	4652      	mov	r2, sl
 8004c1a:	4641      	mov	r1, r8
 8004c1c:	4638      	mov	r0, r7
 8004c1e:	47c8      	blx	r9
 8004c20:	3001      	adds	r0, #1
 8004c22:	d103      	bne.n	8004c2c <_printf_common+0xac>
 8004c24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004c28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c2c:	3501      	adds	r5, #1
 8004c2e:	e7c6      	b.n	8004bbe <_printf_common+0x3e>
 8004c30:	18e1      	adds	r1, r4, r3
 8004c32:	1c5a      	adds	r2, r3, #1
 8004c34:	2030      	movs	r0, #48	@ 0x30
 8004c36:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004c3a:	4422      	add	r2, r4
 8004c3c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004c40:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004c44:	3302      	adds	r3, #2
 8004c46:	e7c7      	b.n	8004bd8 <_printf_common+0x58>
 8004c48:	2301      	movs	r3, #1
 8004c4a:	4622      	mov	r2, r4
 8004c4c:	4641      	mov	r1, r8
 8004c4e:	4638      	mov	r0, r7
 8004c50:	47c8      	blx	r9
 8004c52:	3001      	adds	r0, #1
 8004c54:	d0e6      	beq.n	8004c24 <_printf_common+0xa4>
 8004c56:	3601      	adds	r6, #1
 8004c58:	e7d9      	b.n	8004c0e <_printf_common+0x8e>
	...

08004c5c <_printf_i>:
 8004c5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c60:	7e0f      	ldrb	r7, [r1, #24]
 8004c62:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004c64:	2f78      	cmp	r7, #120	@ 0x78
 8004c66:	4691      	mov	r9, r2
 8004c68:	4680      	mov	r8, r0
 8004c6a:	460c      	mov	r4, r1
 8004c6c:	469a      	mov	sl, r3
 8004c6e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004c72:	d807      	bhi.n	8004c84 <_printf_i+0x28>
 8004c74:	2f62      	cmp	r7, #98	@ 0x62
 8004c76:	d80a      	bhi.n	8004c8e <_printf_i+0x32>
 8004c78:	2f00      	cmp	r7, #0
 8004c7a:	f000 80d2 	beq.w	8004e22 <_printf_i+0x1c6>
 8004c7e:	2f58      	cmp	r7, #88	@ 0x58
 8004c80:	f000 80b9 	beq.w	8004df6 <_printf_i+0x19a>
 8004c84:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004c88:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004c8c:	e03a      	b.n	8004d04 <_printf_i+0xa8>
 8004c8e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004c92:	2b15      	cmp	r3, #21
 8004c94:	d8f6      	bhi.n	8004c84 <_printf_i+0x28>
 8004c96:	a101      	add	r1, pc, #4	@ (adr r1, 8004c9c <_printf_i+0x40>)
 8004c98:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004c9c:	08004cf5 	.word	0x08004cf5
 8004ca0:	08004d09 	.word	0x08004d09
 8004ca4:	08004c85 	.word	0x08004c85
 8004ca8:	08004c85 	.word	0x08004c85
 8004cac:	08004c85 	.word	0x08004c85
 8004cb0:	08004c85 	.word	0x08004c85
 8004cb4:	08004d09 	.word	0x08004d09
 8004cb8:	08004c85 	.word	0x08004c85
 8004cbc:	08004c85 	.word	0x08004c85
 8004cc0:	08004c85 	.word	0x08004c85
 8004cc4:	08004c85 	.word	0x08004c85
 8004cc8:	08004e09 	.word	0x08004e09
 8004ccc:	08004d33 	.word	0x08004d33
 8004cd0:	08004dc3 	.word	0x08004dc3
 8004cd4:	08004c85 	.word	0x08004c85
 8004cd8:	08004c85 	.word	0x08004c85
 8004cdc:	08004e2b 	.word	0x08004e2b
 8004ce0:	08004c85 	.word	0x08004c85
 8004ce4:	08004d33 	.word	0x08004d33
 8004ce8:	08004c85 	.word	0x08004c85
 8004cec:	08004c85 	.word	0x08004c85
 8004cf0:	08004dcb 	.word	0x08004dcb
 8004cf4:	6833      	ldr	r3, [r6, #0]
 8004cf6:	1d1a      	adds	r2, r3, #4
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	6032      	str	r2, [r6, #0]
 8004cfc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004d00:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004d04:	2301      	movs	r3, #1
 8004d06:	e09d      	b.n	8004e44 <_printf_i+0x1e8>
 8004d08:	6833      	ldr	r3, [r6, #0]
 8004d0a:	6820      	ldr	r0, [r4, #0]
 8004d0c:	1d19      	adds	r1, r3, #4
 8004d0e:	6031      	str	r1, [r6, #0]
 8004d10:	0606      	lsls	r6, r0, #24
 8004d12:	d501      	bpl.n	8004d18 <_printf_i+0xbc>
 8004d14:	681d      	ldr	r5, [r3, #0]
 8004d16:	e003      	b.n	8004d20 <_printf_i+0xc4>
 8004d18:	0645      	lsls	r5, r0, #25
 8004d1a:	d5fb      	bpl.n	8004d14 <_printf_i+0xb8>
 8004d1c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004d20:	2d00      	cmp	r5, #0
 8004d22:	da03      	bge.n	8004d2c <_printf_i+0xd0>
 8004d24:	232d      	movs	r3, #45	@ 0x2d
 8004d26:	426d      	negs	r5, r5
 8004d28:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d2c:	4859      	ldr	r0, [pc, #356]	@ (8004e94 <_printf_i+0x238>)
 8004d2e:	230a      	movs	r3, #10
 8004d30:	e011      	b.n	8004d56 <_printf_i+0xfa>
 8004d32:	6821      	ldr	r1, [r4, #0]
 8004d34:	6833      	ldr	r3, [r6, #0]
 8004d36:	0608      	lsls	r0, r1, #24
 8004d38:	f853 5b04 	ldr.w	r5, [r3], #4
 8004d3c:	d402      	bmi.n	8004d44 <_printf_i+0xe8>
 8004d3e:	0649      	lsls	r1, r1, #25
 8004d40:	bf48      	it	mi
 8004d42:	b2ad      	uxthmi	r5, r5
 8004d44:	2f6f      	cmp	r7, #111	@ 0x6f
 8004d46:	4853      	ldr	r0, [pc, #332]	@ (8004e94 <_printf_i+0x238>)
 8004d48:	6033      	str	r3, [r6, #0]
 8004d4a:	bf14      	ite	ne
 8004d4c:	230a      	movne	r3, #10
 8004d4e:	2308      	moveq	r3, #8
 8004d50:	2100      	movs	r1, #0
 8004d52:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004d56:	6866      	ldr	r6, [r4, #4]
 8004d58:	60a6      	str	r6, [r4, #8]
 8004d5a:	2e00      	cmp	r6, #0
 8004d5c:	bfa2      	ittt	ge
 8004d5e:	6821      	ldrge	r1, [r4, #0]
 8004d60:	f021 0104 	bicge.w	r1, r1, #4
 8004d64:	6021      	strge	r1, [r4, #0]
 8004d66:	b90d      	cbnz	r5, 8004d6c <_printf_i+0x110>
 8004d68:	2e00      	cmp	r6, #0
 8004d6a:	d04b      	beq.n	8004e04 <_printf_i+0x1a8>
 8004d6c:	4616      	mov	r6, r2
 8004d6e:	fbb5 f1f3 	udiv	r1, r5, r3
 8004d72:	fb03 5711 	mls	r7, r3, r1, r5
 8004d76:	5dc7      	ldrb	r7, [r0, r7]
 8004d78:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004d7c:	462f      	mov	r7, r5
 8004d7e:	42bb      	cmp	r3, r7
 8004d80:	460d      	mov	r5, r1
 8004d82:	d9f4      	bls.n	8004d6e <_printf_i+0x112>
 8004d84:	2b08      	cmp	r3, #8
 8004d86:	d10b      	bne.n	8004da0 <_printf_i+0x144>
 8004d88:	6823      	ldr	r3, [r4, #0]
 8004d8a:	07df      	lsls	r7, r3, #31
 8004d8c:	d508      	bpl.n	8004da0 <_printf_i+0x144>
 8004d8e:	6923      	ldr	r3, [r4, #16]
 8004d90:	6861      	ldr	r1, [r4, #4]
 8004d92:	4299      	cmp	r1, r3
 8004d94:	bfde      	ittt	le
 8004d96:	2330      	movle	r3, #48	@ 0x30
 8004d98:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004d9c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8004da0:	1b92      	subs	r2, r2, r6
 8004da2:	6122      	str	r2, [r4, #16]
 8004da4:	f8cd a000 	str.w	sl, [sp]
 8004da8:	464b      	mov	r3, r9
 8004daa:	aa03      	add	r2, sp, #12
 8004dac:	4621      	mov	r1, r4
 8004dae:	4640      	mov	r0, r8
 8004db0:	f7ff fee6 	bl	8004b80 <_printf_common>
 8004db4:	3001      	adds	r0, #1
 8004db6:	d14a      	bne.n	8004e4e <_printf_i+0x1f2>
 8004db8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004dbc:	b004      	add	sp, #16
 8004dbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dc2:	6823      	ldr	r3, [r4, #0]
 8004dc4:	f043 0320 	orr.w	r3, r3, #32
 8004dc8:	6023      	str	r3, [r4, #0]
 8004dca:	4833      	ldr	r0, [pc, #204]	@ (8004e98 <_printf_i+0x23c>)
 8004dcc:	2778      	movs	r7, #120	@ 0x78
 8004dce:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004dd2:	6823      	ldr	r3, [r4, #0]
 8004dd4:	6831      	ldr	r1, [r6, #0]
 8004dd6:	061f      	lsls	r7, r3, #24
 8004dd8:	f851 5b04 	ldr.w	r5, [r1], #4
 8004ddc:	d402      	bmi.n	8004de4 <_printf_i+0x188>
 8004dde:	065f      	lsls	r7, r3, #25
 8004de0:	bf48      	it	mi
 8004de2:	b2ad      	uxthmi	r5, r5
 8004de4:	6031      	str	r1, [r6, #0]
 8004de6:	07d9      	lsls	r1, r3, #31
 8004de8:	bf44      	itt	mi
 8004dea:	f043 0320 	orrmi.w	r3, r3, #32
 8004dee:	6023      	strmi	r3, [r4, #0]
 8004df0:	b11d      	cbz	r5, 8004dfa <_printf_i+0x19e>
 8004df2:	2310      	movs	r3, #16
 8004df4:	e7ac      	b.n	8004d50 <_printf_i+0xf4>
 8004df6:	4827      	ldr	r0, [pc, #156]	@ (8004e94 <_printf_i+0x238>)
 8004df8:	e7e9      	b.n	8004dce <_printf_i+0x172>
 8004dfa:	6823      	ldr	r3, [r4, #0]
 8004dfc:	f023 0320 	bic.w	r3, r3, #32
 8004e00:	6023      	str	r3, [r4, #0]
 8004e02:	e7f6      	b.n	8004df2 <_printf_i+0x196>
 8004e04:	4616      	mov	r6, r2
 8004e06:	e7bd      	b.n	8004d84 <_printf_i+0x128>
 8004e08:	6833      	ldr	r3, [r6, #0]
 8004e0a:	6825      	ldr	r5, [r4, #0]
 8004e0c:	6961      	ldr	r1, [r4, #20]
 8004e0e:	1d18      	adds	r0, r3, #4
 8004e10:	6030      	str	r0, [r6, #0]
 8004e12:	062e      	lsls	r6, r5, #24
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	d501      	bpl.n	8004e1c <_printf_i+0x1c0>
 8004e18:	6019      	str	r1, [r3, #0]
 8004e1a:	e002      	b.n	8004e22 <_printf_i+0x1c6>
 8004e1c:	0668      	lsls	r0, r5, #25
 8004e1e:	d5fb      	bpl.n	8004e18 <_printf_i+0x1bc>
 8004e20:	8019      	strh	r1, [r3, #0]
 8004e22:	2300      	movs	r3, #0
 8004e24:	6123      	str	r3, [r4, #16]
 8004e26:	4616      	mov	r6, r2
 8004e28:	e7bc      	b.n	8004da4 <_printf_i+0x148>
 8004e2a:	6833      	ldr	r3, [r6, #0]
 8004e2c:	1d1a      	adds	r2, r3, #4
 8004e2e:	6032      	str	r2, [r6, #0]
 8004e30:	681e      	ldr	r6, [r3, #0]
 8004e32:	6862      	ldr	r2, [r4, #4]
 8004e34:	2100      	movs	r1, #0
 8004e36:	4630      	mov	r0, r6
 8004e38:	f7fb f9f2 	bl	8000220 <memchr>
 8004e3c:	b108      	cbz	r0, 8004e42 <_printf_i+0x1e6>
 8004e3e:	1b80      	subs	r0, r0, r6
 8004e40:	6060      	str	r0, [r4, #4]
 8004e42:	6863      	ldr	r3, [r4, #4]
 8004e44:	6123      	str	r3, [r4, #16]
 8004e46:	2300      	movs	r3, #0
 8004e48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e4c:	e7aa      	b.n	8004da4 <_printf_i+0x148>
 8004e4e:	6923      	ldr	r3, [r4, #16]
 8004e50:	4632      	mov	r2, r6
 8004e52:	4649      	mov	r1, r9
 8004e54:	4640      	mov	r0, r8
 8004e56:	47d0      	blx	sl
 8004e58:	3001      	adds	r0, #1
 8004e5a:	d0ad      	beq.n	8004db8 <_printf_i+0x15c>
 8004e5c:	6823      	ldr	r3, [r4, #0]
 8004e5e:	079b      	lsls	r3, r3, #30
 8004e60:	d413      	bmi.n	8004e8a <_printf_i+0x22e>
 8004e62:	68e0      	ldr	r0, [r4, #12]
 8004e64:	9b03      	ldr	r3, [sp, #12]
 8004e66:	4298      	cmp	r0, r3
 8004e68:	bfb8      	it	lt
 8004e6a:	4618      	movlt	r0, r3
 8004e6c:	e7a6      	b.n	8004dbc <_printf_i+0x160>
 8004e6e:	2301      	movs	r3, #1
 8004e70:	4632      	mov	r2, r6
 8004e72:	4649      	mov	r1, r9
 8004e74:	4640      	mov	r0, r8
 8004e76:	47d0      	blx	sl
 8004e78:	3001      	adds	r0, #1
 8004e7a:	d09d      	beq.n	8004db8 <_printf_i+0x15c>
 8004e7c:	3501      	adds	r5, #1
 8004e7e:	68e3      	ldr	r3, [r4, #12]
 8004e80:	9903      	ldr	r1, [sp, #12]
 8004e82:	1a5b      	subs	r3, r3, r1
 8004e84:	42ab      	cmp	r3, r5
 8004e86:	dcf2      	bgt.n	8004e6e <_printf_i+0x212>
 8004e88:	e7eb      	b.n	8004e62 <_printf_i+0x206>
 8004e8a:	2500      	movs	r5, #0
 8004e8c:	f104 0619 	add.w	r6, r4, #25
 8004e90:	e7f5      	b.n	8004e7e <_printf_i+0x222>
 8004e92:	bf00      	nop
 8004e94:	0800c38d 	.word	0x0800c38d
 8004e98:	0800c39e 	.word	0x0800c39e

08004e9c <memmove>:
 8004e9c:	4288      	cmp	r0, r1
 8004e9e:	b510      	push	{r4, lr}
 8004ea0:	eb01 0402 	add.w	r4, r1, r2
 8004ea4:	d902      	bls.n	8004eac <memmove+0x10>
 8004ea6:	4284      	cmp	r4, r0
 8004ea8:	4623      	mov	r3, r4
 8004eaa:	d807      	bhi.n	8004ebc <memmove+0x20>
 8004eac:	1e43      	subs	r3, r0, #1
 8004eae:	42a1      	cmp	r1, r4
 8004eb0:	d008      	beq.n	8004ec4 <memmove+0x28>
 8004eb2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004eb6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004eba:	e7f8      	b.n	8004eae <memmove+0x12>
 8004ebc:	4402      	add	r2, r0
 8004ebe:	4601      	mov	r1, r0
 8004ec0:	428a      	cmp	r2, r1
 8004ec2:	d100      	bne.n	8004ec6 <memmove+0x2a>
 8004ec4:	bd10      	pop	{r4, pc}
 8004ec6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004eca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004ece:	e7f7      	b.n	8004ec0 <memmove+0x24>

08004ed0 <_sbrk_r>:
 8004ed0:	b538      	push	{r3, r4, r5, lr}
 8004ed2:	4d06      	ldr	r5, [pc, #24]	@ (8004eec <_sbrk_r+0x1c>)
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	4604      	mov	r4, r0
 8004ed8:	4608      	mov	r0, r1
 8004eda:	602b      	str	r3, [r5, #0]
 8004edc:	f7fc fe6c 	bl	8001bb8 <_sbrk>
 8004ee0:	1c43      	adds	r3, r0, #1
 8004ee2:	d102      	bne.n	8004eea <_sbrk_r+0x1a>
 8004ee4:	682b      	ldr	r3, [r5, #0]
 8004ee6:	b103      	cbz	r3, 8004eea <_sbrk_r+0x1a>
 8004ee8:	6023      	str	r3, [r4, #0]
 8004eea:	bd38      	pop	{r3, r4, r5, pc}
 8004eec:	200002b0 	.word	0x200002b0

08004ef0 <_realloc_r>:
 8004ef0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ef4:	4680      	mov	r8, r0
 8004ef6:	4615      	mov	r5, r2
 8004ef8:	460c      	mov	r4, r1
 8004efa:	b921      	cbnz	r1, 8004f06 <_realloc_r+0x16>
 8004efc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004f00:	4611      	mov	r1, r2
 8004f02:	f7ff bc59 	b.w	80047b8 <_malloc_r>
 8004f06:	b92a      	cbnz	r2, 8004f14 <_realloc_r+0x24>
 8004f08:	f7ff fbea 	bl	80046e0 <_free_r>
 8004f0c:	2400      	movs	r4, #0
 8004f0e:	4620      	mov	r0, r4
 8004f10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f14:	f000 f81a 	bl	8004f4c <_malloc_usable_size_r>
 8004f18:	4285      	cmp	r5, r0
 8004f1a:	4606      	mov	r6, r0
 8004f1c:	d802      	bhi.n	8004f24 <_realloc_r+0x34>
 8004f1e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004f22:	d8f4      	bhi.n	8004f0e <_realloc_r+0x1e>
 8004f24:	4629      	mov	r1, r5
 8004f26:	4640      	mov	r0, r8
 8004f28:	f7ff fc46 	bl	80047b8 <_malloc_r>
 8004f2c:	4607      	mov	r7, r0
 8004f2e:	2800      	cmp	r0, #0
 8004f30:	d0ec      	beq.n	8004f0c <_realloc_r+0x1c>
 8004f32:	42b5      	cmp	r5, r6
 8004f34:	462a      	mov	r2, r5
 8004f36:	4621      	mov	r1, r4
 8004f38:	bf28      	it	cs
 8004f3a:	4632      	movcs	r2, r6
 8004f3c:	f7ff fbc2 	bl	80046c4 <memcpy>
 8004f40:	4621      	mov	r1, r4
 8004f42:	4640      	mov	r0, r8
 8004f44:	f7ff fbcc 	bl	80046e0 <_free_r>
 8004f48:	463c      	mov	r4, r7
 8004f4a:	e7e0      	b.n	8004f0e <_realloc_r+0x1e>

08004f4c <_malloc_usable_size_r>:
 8004f4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f50:	1f18      	subs	r0, r3, #4
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	bfbc      	itt	lt
 8004f56:	580b      	ldrlt	r3, [r1, r0]
 8004f58:	18c0      	addlt	r0, r0, r3
 8004f5a:	4770      	bx	lr

08004f5c <_init>:
 8004f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f5e:	bf00      	nop
 8004f60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f62:	bc08      	pop	{r3}
 8004f64:	469e      	mov	lr, r3
 8004f66:	4770      	bx	lr

08004f68 <_fini>:
 8004f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f6a:	bf00      	nop
 8004f6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f6e:	bc08      	pop	{r3}
 8004f70:	469e      	mov	lr, r3
 8004f72:	4770      	bx	lr
