Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jan  9 16:43:31 2018
| Host         : FREISMUTHDESK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PicoRV32_BD_wrapper_control_sets_placed.rpt
| Design       : PicoRV32_BD_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    33 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             176 |           74 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             587 |          184 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             107 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                           Enable Signal                           |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+----------------------------------------------------+-------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/picorv32_0/inst/mem_addr[31]_i_1_n_0                | PicoRV32_BD_i/picorv32_0/inst/mem_wstrb[3]_i_1_n_0        |                1 |              4 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/picorv32_0/inst/instr_lui0                          | PicoRV32_BD_i/picorv32_0/inst/instr_jal_i_1_n_0           |                1 |              4 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/picorv32_0/inst/latched_rd[4]_i_2_n_0               | PicoRV32_BD_i/picorv32_0/inst/latched_rd[4]_i_1_n_0       |                2 |              5 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/picorv32_0/inst/is_lui_auipc_jal_jalr_addi_add_sub0 | PicoRV32_BD_i/picorv32_0/inst/instr_lhu_i_1_n_0           |                2 |              5 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/picorv32_0/inst/cpu_state[7]_i_2_n_0                | PicoRV32_BD_i/picorv32_0/inst/cpu_state[7]_i_1_n_0        |                2 |              7 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/Out_bank_0/inst/uart/E[0]                           |                                                           |                2 |              8 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/picorv32_0/inst/is_lui_auipc_jal_jalr_addi_add_sub0 | PicoRV32_BD_i/picorv32_0/inst/decoded_imm[31]_i_1_n_0     |                6 |             20 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/picorv32_0/inst/mem_addr[31]_i_1_n_0                |                                                           |               15 |             30 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index[31]_i_2_n_0         | PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index[31]_i_1_n_0 |                8 |             31 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/Out_bank_0/inst/mem_rdata[31]_i_2_n_0               | PicoRV32_BD_i/Out_bank_0/inst/mem_rdata[31]_i_1_n_0       |                8 |             31 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_1_n_0                 |                                                           |               18 |             32 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/picorv32_0/inst/cpu_state_reg_n_0_[5]               |                                                           |               11 |             32 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/Memory_0/inst/mem_rdata[31]_i_1_n_0                 |                                                           |               15 |             32 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/picorv32_0/inst/mem_xfer                            |                                                           |                6 |             32 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/picorv32_0/inst/mem_wdata[31]_i_1_n_0               |                                                           |                6 |             32 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/Address_Decoder_0/inst/mem_rdata[31]_i_1_n_0        |                                                           |                7 |             32 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/Address_Decoder_0/inst/mem_wdata_io[31]_i_1_n_0     |                                                           |                8 |             36 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/picorv32_0/inst/instr_lui0                          |                                                           |                9 |             39 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/Address_Decoder_0/inst/mem_wdata_memory[31]_i_1_n_0 |                                                           |               12 |             45 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/picorv32_0/inst/is_lui_auipc_jal_jalr_addi_add_sub0 |                                                           |               16 |             47 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/picorv32_0/inst/cpu_state_reg_n_0_[6]               |                                                           |               26 |             62 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/Out_bank_0/inst/out_registers[31]_i_1_n_0           |                                                           |               17 |             64 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/picorv32_0/inst/count_instr                         |                                                           |               16 |             64 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/picorv32_0/inst/cpuregs_reg_r1_0_31_0_5_i_1_n_0     |                                                           |               12 |             96 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/Memory_0/inst/mem_reg_1280_1535_0_0_i_1_n_0         |                                                           |               32 |            128 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/Memory_0/inst/mem_reg_0_255_0_0_i_2_n_0             |                                                           |               32 |            128 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/Memory_0/inst/mem_reg_768_1023_0_0_i_1_n_0          |                                                           |               32 |            128 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/Memory_0/inst/mem_reg_512_767_0_0_i_1_n_0           |                                                           |               32 |            128 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/Memory_0/inst/mem_reg_256_511_0_0_i_1_n_0           |                                                           |               32 |            128 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/Memory_0/inst/mem_reg_1536_1791_0_0_i_1_n_0         |                                                           |               32 |            128 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/Memory_0/inst/mem_reg_1792_2047_0_0_i_1_n_0         |                                                           |               32 |            128 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/Memory_0/inst/mem_reg_1024_1279_0_0_i_1_n_0         |                                                           |               32 |            128 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                   |                                                           |               74 |            176 |
+----------------------------------------------------+-------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     2 |
| 5      |                     2 |
| 7      |                     1 |
| 8      |                     1 |
| 16+    |                    27 |
+--------+-----------------------+


