============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Jul 03 2024  02:27:11 pm
  Module:                 wb2sdrc
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (9111 ps) Late External Delay Assertion at pin sdr_wr_data[0]
          Group: sdram_clk
     Startpoint: (R) u_wrdatafifo/rd_ptr_reg[0]/CK
          Clock: (R) sdram_clk
       Endpoint: (R) sdr_wr_data[0]
          Clock: (R) sdram_clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-   10000                  
     Required Time:=   10000                  
      Launch Clock:-       0                  
         Data Path:-     889                  
             Slack:=    9111                  

Exceptions/Constraints:
  output_delay            10000            constraints_top.sdc_line_32_181_1 

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  u_wrdatafifo/rd_ptr_reg[0]/CK -       -     R     (arrival)    247    -     0     0       0    (-,-) 
  u_wrdatafifo/rd_ptr_reg[0]/Q  -       CK->Q F     SDFFRHQX1     11  2.7    79   235     235    (-,-) 
  u_wrdatafifo/g1903/Y          -       A->Y  R     INVX1          3  0.6    33    60     294    (-,-) 
  u_wrdatafifo/g1889__9945/Y    -       A->Y  R     AND3X1        36  7.2   172   303     598    (-,-) 
  u_wrdatafifo/g1764__1617/Y    -       A1->Y F     AOI22XL        1  0.2   121   187     785    (-,-) 
  u_wrdatafifo/g1734__6783/Y    -       A->Y  R     NAND4XL        2  0.2    57   104     889    (-,-) 
  sdr_wr_data[0]                <<<     -     R     (port)         -    -     -     0     889    (-,-) 
#------------------------------------------------------------------------------------------------------

