module Mux_3w_5_to_1(input [3:0]S0,S1,S2,u,v,w,x,y,output [3:0]m);
   assign w0 = S0 ? v : u;
   assign w1 = S0 ? x : w;
   assign w2 = S1 ? w1 : w0;
   assign m = S2 ? w2 : y;
endmodule // Mux_3w_5_to_1

module Mux_3w_5_to_1_testbench();
   reg S0,S1,S2,u,v,w,x,y;
   wire m;

   Mux_5_to_1 DUT(S0,S1,S2,u,v,w,x,y,m);
   initial begin
      S0 = 0;S1 = 0;S2 = 0;u = 1;v = 0;w = 0;x = 0;y = 0;#10;
      S0 = 1;S1 = 0;S2 = 0;u = 0;v = 1;w = 0;x = 0;y = 0;#10;
      S0 = 0;S1 = 1;S2 = 0;u = 0;v = 0;w = 1;x = 0;y = 0;#10;
      S0 = 1;S1 = 1;S2 = 0;u = 0;v = 0;w = 0;x = 1;y = 0;#10;
      S0 = 0;S1 = 0;S2 = 1;u = 0;v = 0;w = 0;x = 0;y = 1;#10;
   end

endmodule // Mux_3w_5_to_1_testbench
