

================================================================
== Vitis HLS Report for 'Loop_realfft_be_rev_real_hi_proc3'
================================================================
* Date:           Sat Mar 26 21:16:48 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        be_vhls_prj
* Solution:       IPXACTExport (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.823 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      260|      260|  1.040 us|  1.040 us|  260|  260|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- realfft_be_rev_real_hi  |      258|      258|         4|          1|          1|   256|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     29|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     50|    -|
|Register         |        -|    -|      57|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      57|     79|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln116_fu_91_p2         |         +|   0|  0|  14|           9|           1|
    |icmp_ln116_fu_85_p2        |      icmp|   0|  0|  11|           9|          10|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  29|          20|          14|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1      |  14|          3|    9|         27|
    |i_fu_40                   |   9|          2|    9|         18|
    |real_spectrum_hi_i_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  50|         11|   21|         51|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |add_ln116_reg_125                           |   9|   0|    9|          0|
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg            |   1|   0|    1|          0|
    |i_fu_40                                     |   9|   0|    9|          0|
    |real_spectrum_hi_buf_M_imag_V_load_reg_145  |  16|   0|   16|          0|
    |real_spectrum_hi_buf_M_real_V_load_reg_140  |  16|   0|   16|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |  57|   0|   57|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                                  |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_rev_real_hi_proc3|  return value|
|ap_rst                                  |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_rev_real_hi_proc3|  return value|
|ap_start                                |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_rev_real_hi_proc3|  return value|
|ap_done                                 |  out|    1|  ap_ctrl_hs|  Loop_realfft_be_rev_real_hi_proc3|  return value|
|ap_continue                             |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_rev_real_hi_proc3|  return value|
|ap_idle                                 |  out|    1|  ap_ctrl_hs|  Loop_realfft_be_rev_real_hi_proc3|  return value|
|ap_ready                                |  out|    1|  ap_ctrl_hs|  Loop_realfft_be_rev_real_hi_proc3|  return value|
|real_spectrum_hi_i_din                  |  out|   32|     ap_fifo|                 real_spectrum_hi_i|       pointer|
|real_spectrum_hi_i_full_n               |   in|    1|     ap_fifo|                 real_spectrum_hi_i|       pointer|
|real_spectrum_hi_i_write                |  out|    1|     ap_fifo|                 real_spectrum_hi_i|       pointer|
|real_spectrum_hi_buf_M_real_V_address0  |  out|    8|   ap_memory|      real_spectrum_hi_buf_M_real_V|         array|
|real_spectrum_hi_buf_M_real_V_ce0       |  out|    1|   ap_memory|      real_spectrum_hi_buf_M_real_V|         array|
|real_spectrum_hi_buf_M_real_V_q0        |   in|   16|   ap_memory|      real_spectrum_hi_buf_M_real_V|         array|
|real_spectrum_hi_buf_M_imag_V_address0  |  out|    8|   ap_memory|      real_spectrum_hi_buf_M_imag_V|         array|
|real_spectrum_hi_buf_M_imag_V_ce0       |  out|    1|   ap_memory|      real_spectrum_hi_buf_M_imag_V|         array|
|real_spectrum_hi_buf_M_imag_V_q0        |   in|   16|   ap_memory|      real_spectrum_hi_buf_M_imag_V|         array|
+----------------------------------------+-----+-----+------------+-----------------------------------+--------------+

