//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-24817639
// Cuda compilation tools, release 10.0, V10.0.130
// Based on LLVM 3.4svn
//

.version 6.3
.target sm_75
.address_size 64

	// .globl	_Z13kernel_MLEFitPffiiS_S_S_i
.func  (.param .b64 func_retval0) __internal_accurate_pow
(
	.param .b64 __internal_accurate_pow_param_0,
	.param .b64 __internal_accurate_pow_param_1
)
;
// _ZZ13kernel_MLEFitPffiiS_S_S_iE6s_data has been demoted
// _ZZ18kernel_MLEFit_no_bPffS_iiS_S_S_iE6s_data has been demoted
// _ZZ18kernel_MLEFit_no_bPffS_iiS_S_S_iE4s_bg has been demoted
// _ZZ18kernel_MLEFit_no_bPffS_iiS_S_S_iE6s_diff has been demoted
// _ZZ19kernel_MLEFit_sigmaPffiiS_S_S_iE6s_data has been demoted
// _ZZ25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_iE6s_data has been demoted
// _ZZ25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_iE5s_var has been demoted
// _ZZ24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_iE6s_data has been demoted
// _ZZ24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_iE4s_bg has been demoted
// _ZZ24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_iE6s_diff has been demoted
// _ZZ15kernel_MLEFit_zPfffffffffiiS_S_S_iE6s_data has been demoted
// _ZZ21kernel_MLEFit_sigmaxyPffiiS_S_S_iE6s_data has been demoted

.visible .entry _Z13kernel_MLEFitPffiiS_S_S_i(
	.param .u64 _Z13kernel_MLEFitPffiiS_S_S_i_param_0,
	.param .f32 _Z13kernel_MLEFitPffiiS_S_S_i_param_1,
	.param .u32 _Z13kernel_MLEFitPffiiS_S_S_i_param_2,
	.param .u32 _Z13kernel_MLEFitPffiiS_S_S_i_param_3,
	.param .u64 _Z13kernel_MLEFitPffiiS_S_S_i_param_4,
	.param .u64 _Z13kernel_MLEFitPffiiS_S_S_i_param_5,
	.param .u64 _Z13kernel_MLEFitPffiiS_S_S_i_param_6,
	.param .u32 _Z13kernel_MLEFitPffiiS_S_S_i_param_7
)
{
	.local .align 16 .b8 	__local_depot0[64];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<343>;
	.reg .f32 	%f<1947>;
	.reg .b32 	%r<547>;
	.reg .f64 	%fd<294>;
	.reg .b64 	%rd<69>;
	// demoted variable
	.shared .align 4 .b8 _ZZ13kernel_MLEFitPffiiS_S_S_iE6s_data[15488];

	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd27, [_Z13kernel_MLEFitPffiiS_S_S_i_param_0];
	ld.param.f32 	%f375, [_Z13kernel_MLEFitPffiiS_S_S_i_param_1];
	ld.param.u32 	%r113, [_Z13kernel_MLEFitPffiiS_S_S_i_param_2];
	ld.param.u32 	%r114, [_Z13kernel_MLEFitPffiiS_S_S_i_param_3];
	ld.param.u32 	%r115, [_Z13kernel_MLEFitPffiiS_S_S_i_param_7];
	cvta.to.global.u64 	%rd1, %rd27;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mul.lo.s32 	%r3, %r1, %r2;
	mov.u32 	%r4, %tid.x;
	add.s32 	%r116, %r3, %r4;
	setp.ge.s32	%p22, %r116, %r115;
	@%p22 bra 	BB0_267;

	mov.u64 	%rd29, 0;
	st.local.v2.u64 	[%rd2], {%rd29, %rd29};
	st.local.v2.u64 	[%rd2+16], {%rd29, %rd29};
	st.local.v2.u64 	[%rd2+32], {%rd29, %rd29};
	st.local.v2.u64 	[%rd2+48], {%rd29, %rd29};
	mul.lo.s32 	%r5, %r113, %r113;
	mul.lo.s32 	%r6, %r4, %r5;
	setp.lt.s32	%p23, %r113, 1;
	@%p23 bra 	BB0_13;

	mad.lo.s32 	%r7, %r3, %r5, %r6;
	and.b32  	%r8, %r113, 3;
	mul.lo.s32 	%r9, %r4, %r113;
	mad.lo.s32 	%r118, %r2, %r1, %r4;
	mul.lo.s32 	%r10, %r113, %r118;
	shl.b32 	%r11, %r113, 2;
	mov.u32 	%r117, 0;
	mov.u32 	%r520, %r117;

BB0_3:
	add.s32 	%r14, %r7, %r520;
	add.s32 	%r15, %r520, %r6;
	setp.eq.s32	%p24, %r8, 0;
	mov.u32 	%r526, %r117;
	@%p24 bra 	BB0_9;

	setp.eq.s32	%p25, %r8, 1;
	mov.u32 	%r522, %r117;
	@%p25 bra 	BB0_8;

	setp.eq.s32	%p26, %r8, 2;
	mov.u32 	%r521, %r117;
	@%p26 bra 	BB0_7;

	mul.wide.s32 	%rd30, %r14, 4;
	add.s64 	%rd31, %rd1, %rd30;
	ld.global.f32 	%f376, [%rd31];
	shl.b32 	%r123, %r15, 2;
	mov.u32 	%r124, _ZZ13kernel_MLEFitPffiiS_S_S_iE6s_data;
	add.s32 	%r125, %r124, %r123;
	st.shared.f32 	[%r125], %f376;
	mov.u32 	%r521, 1;

BB0_7:
	neg.s32 	%r126, %r521;
	and.b32  	%r127, %r126, %r113;
	add.s32 	%r128, %r14, %r127;
	mul.wide.s32 	%rd32, %r128, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.global.f32 	%f377, [%rd33];
	add.s32 	%r129, %r15, %r127;
	shl.b32 	%r130, %r129, 2;
	mov.u32 	%r131, _ZZ13kernel_MLEFitPffiiS_S_S_iE6s_data;
	add.s32 	%r132, %r131, %r130;
	st.shared.f32 	[%r132], %f377;
	add.s32 	%r522, %r521, 1;

BB0_8:
	mul.lo.s32 	%r133, %r522, %r113;
	add.s32 	%r134, %r14, %r133;
	mul.wide.s32 	%rd34, %r134, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.f32 	%f378, [%rd35];
	add.s32 	%r135, %r15, %r133;
	shl.b32 	%r136, %r135, 2;
	mov.u32 	%r137, _ZZ13kernel_MLEFitPffiiS_S_S_iE6s_data;
	add.s32 	%r138, %r137, %r136;
	st.shared.f32 	[%r138], %f378;
	add.s32 	%r526, %r522, 1;

BB0_9:
	setp.lt.u32	%p27, %r113, 4;
	@%p27 bra 	BB0_12;

	add.s32 	%r139, %r9, %r526;
	mad.lo.s32 	%r140, %r113, %r139, %r520;
	shl.b32 	%r141, %r140, 2;
	mov.u32 	%r142, _ZZ13kernel_MLEFitPffiiS_S_S_iE6s_data;
	add.s32 	%r525, %r142, %r141;
	add.s32 	%r143, %r10, %r526;
	mad.lo.s32 	%r524, %r113, %r143, %r520;

BB0_11:
	mul.wide.s32 	%rd36, %r524, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.f32 	%f379, [%rd37];
	st.shared.f32 	[%r525], %f379;
	cvt.s64.s32	%rd38, %r11;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.f32 	%f380, [%rd39];
	add.s32 	%r144, %r525, %r11;
	st.shared.f32 	[%r144], %f380;
	add.s64 	%rd40, %rd39, %rd38;
	ld.global.f32 	%f381, [%rd40];
	add.s32 	%r145, %r144, %r11;
	st.shared.f32 	[%r145], %f381;
	add.s64 	%rd41, %rd40, %rd38;
	ld.global.f32 	%f382, [%rd41];
	add.s32 	%r146, %r145, %r11;
	add.s32 	%r525, %r146, %r11;
	st.shared.f32 	[%r146], %f382;
	add.s32 	%r524, %r524, %r11;
	add.s32 	%r526, %r526, 4;
	setp.lt.s32	%p28, %r526, %r113;
	@%p28 bra 	BB0_11;

BB0_12:
	add.s32 	%r520, %r520, 1;
	setp.lt.s32	%p29, %r520, %r113;
	@%p29 bra 	BB0_3;

BB0_13:
	mov.f32 	%f1839, 0f00000000;
	mov.f32 	%f1830, %f1839;
	mov.f32 	%f1831, %f1839;
	mov.f32 	%f1832, %f1839;
	@%p23 bra 	BB0_28;

	and.b32  	%r30, %r113, 3;
	mul.lo.s32 	%r31, %r4, %r113;
	shl.b32 	%r32, %r113, 2;
	mov.f32 	%f388, 0f00000000;
	mov.u32 	%r147, 0;
	mov.u32 	%r527, %r147;
	mov.f32 	%f1830, %f388;
	mov.f32 	%f1831, %f388;
	mov.f32 	%f1832, %f388;

BB0_15:
	add.s32 	%r35, %r527, %r6;
	cvt.rn.f32.s32	%f4, %r527;
	setp.eq.s32	%p31, %r30, 0;
	@%p31 bra 	BB0_16;

	setp.eq.s32	%p32, %r30, 1;
	@%p32 bra 	BB0_18;
	bra.uni 	BB0_19;

BB0_18:
	mov.u32 	%r529, %r147;
	bra.uni 	BB0_23;

BB0_16:
	mov.u32 	%r532, %r147;
	mov.f32 	%f1821, %f1830;
	mov.f32 	%f1822, %f1831;
	mov.f32 	%f1823, %f1832;
	mov.f32 	%f1830, %f388;
	mov.f32 	%f1831, %f388;
	mov.f32 	%f1832, %f388;
	bra.uni 	BB0_24;

BB0_19:
	setp.eq.s32	%p33, %r30, 2;
	@%p33 bra 	BB0_20;
	bra.uni 	BB0_21;

BB0_20:
	mov.u32 	%r528, %r147;
	bra.uni 	BB0_22;

BB0_21:
	shl.b32 	%r152, %r35, 2;
	mov.u32 	%r153, _ZZ13kernel_MLEFitPffiiS_S_S_iE6s_data;
	add.s32 	%r154, %r153, %r152;
	ld.shared.f32 	%f392, [%r154];
	fma.rn.f32 	%f1832, %f4, %f392, %f1832;
	fma.rn.f32 	%f1831, %f392, 0f00000000, %f1831;
	add.f32 	%f1830, %f1830, %f392;
	mov.u32 	%r528, 1;

BB0_22:
	neg.s32 	%r155, %r528;
	and.b32  	%r156, %r155, %r113;
	add.s32 	%r157, %r35, %r156;
	shl.b32 	%r158, %r157, 2;
	mov.u32 	%r159, _ZZ13kernel_MLEFitPffiiS_S_S_iE6s_data;
	add.s32 	%r160, %r159, %r158;
	ld.shared.f32 	%f393, [%r160];
	fma.rn.f32 	%f1832, %f4, %f393, %f1832;
	cvt.rn.f32.s32	%f394, %r528;
	fma.rn.f32 	%f1831, %f394, %f393, %f1831;
	add.f32 	%f1830, %f1830, %f393;
	add.s32 	%r529, %r528, 1;

BB0_23:
	mad.lo.s32 	%r161, %r529, %r113, %r35;
	shl.b32 	%r162, %r161, 2;
	mov.u32 	%r163, _ZZ13kernel_MLEFitPffiiS_S_S_iE6s_data;
	add.s32 	%r164, %r163, %r162;
	ld.shared.f32 	%f395, [%r164];
	fma.rn.f32 	%f1823, %f4, %f395, %f1832;
	cvt.rn.f32.s32	%f396, %r529;
	fma.rn.f32 	%f1822, %f396, %f395, %f1831;
	add.f32 	%f1821, %f1830, %f395;
	add.s32 	%r532, %r529, 1;
	mov.f32 	%f1830, %f1821;
	mov.f32 	%f1831, %f1822;
	mov.f32 	%f1832, %f1823;

BB0_24:
	setp.lt.u32	%p34, %r113, 4;
	@%p34 bra 	BB0_27;

	add.s32 	%r165, %r31, %r532;
	mad.lo.s32 	%r166, %r113, %r165, %r527;
	shl.b32 	%r167, %r166, 2;
	mov.u32 	%r168, _ZZ13kernel_MLEFitPffiiS_S_S_iE6s_data;
	add.s32 	%r531, %r168, %r167;
	mov.f32 	%f1830, %f1821;
	mov.f32 	%f1831, %f1822;
	mov.f32 	%f1832, %f1823;

BB0_26:
	ld.shared.f32 	%f397, [%r531];
	fma.rn.f32 	%f398, %f4, %f397, %f1832;
	cvt.rn.f32.s32	%f399, %r532;
	fma.rn.f32 	%f400, %f399, %f397, %f1831;
	add.f32 	%f401, %f1830, %f397;
	add.s32 	%r169, %r531, %r32;
	ld.shared.f32 	%f402, [%r169];
	fma.rn.f32 	%f403, %f4, %f402, %f398;
	add.s32 	%r170, %r532, 1;
	cvt.rn.f32.s32	%f404, %r170;
	fma.rn.f32 	%f405, %f404, %f402, %f400;
	add.f32 	%f406, %f401, %f402;
	add.s32 	%r171, %r169, %r32;
	ld.shared.f32 	%f407, [%r171];
	fma.rn.f32 	%f408, %f4, %f407, %f403;
	add.s32 	%r172, %r532, 2;
	cvt.rn.f32.s32	%f409, %r172;
	fma.rn.f32 	%f410, %f409, %f407, %f405;
	add.f32 	%f411, %f406, %f407;
	add.s32 	%r173, %r171, %r32;
	add.s32 	%r531, %r173, %r32;
	ld.shared.f32 	%f412, [%r173];
	fma.rn.f32 	%f1832, %f4, %f412, %f408;
	add.s32 	%r174, %r532, 3;
	cvt.rn.f32.s32	%f413, %r174;
	fma.rn.f32 	%f1831, %f413, %f412, %f410;
	add.f32 	%f1830, %f411, %f412;
	add.s32 	%r532, %r532, 4;
	setp.lt.s32	%p35, %r532, %r113;
	@%p35 bra 	BB0_26;

BB0_27:
	add.s32 	%r527, %r527, 1;
	setp.lt.s32	%p36, %r527, %r113;
	@%p36 bra 	BB0_15;

BB0_28:
	div.rn.f32 	%f1893, %f1832, %f1830;
	div.rn.f32 	%f1892, %f1831, %f1830;
	mov.f32 	%f416, 0f3F000000;
	div.rn.f32 	%f417, %f416, %f375;
	div.rn.f32 	%f40, %f417, %f375;
	mov.f32 	%f1838, 0f51BA43B7;
	@%p23 bra 	BB0_73;

	cvt.f64.f32	%fd1, %f40;
	mul.lo.s32 	%r47, %r4, %r113;
	mov.f32 	%f1839, 0f00000000;
	mov.u32 	%r175, 0;
	mov.f32 	%f1838, 0f51BA43B7;
	mov.u32 	%r533, %r175;

BB0_30:
	mov.u32 	%r534, %r175;

BB0_31:
	mov.f32 	%f1842, 0f00000000;
	mov.f32 	%f1843, %f1842;
	mov.u32 	%r535, %r175;

BB0_32:
	sub.s32 	%r179, %r535, %r533;
	cvt.rn.f32.s32	%f47, %r179;
	cvt.f64.f32	%fd2, %f47;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r51}, %fd2;
	}
	mov.f64 	%fd98, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r52}, %fd98;
	}
	bfe.u32 	%r180, %r52, 20, 11;
	add.s32 	%r181, %r180, -1012;
	mov.u64 	%rd42, 4611686018427387904;
	shl.b64 	%rd4, %rd42, %r181;
	setp.eq.s64	%p38, %rd4, -9223372036854775808;
	abs.f64 	%fd99, %fd2;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd99;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd98;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd3, [retval0+0];
	
	//{
	}// Callseq End 0
	setp.lt.s32	%p39, %r51, 0;
	and.pred  	%p1, %p39, %p38;
	selp.b32	%r182, %r51, 0, %p38;
	setp.lt.s32	%p40, %r52, 0;
	or.b32  	%r183, %r182, 2146435072;
	selp.b32	%r53, %r183, %r182, %p40;
	add.f64 	%fd4, %fd2, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r184}, %fd4;
	}
	and.b32  	%r54, %r184, 2146435072;
	setp.gtu.f64	%p41, %fd99, 0d7FF0000000000000;
	and.b32  	%r55, %r52, 2147483647;
	setp.gt.f64	%p42, %fd99, 0d3FF0000000000000;
	selp.b32	%r185, 2146435072, 0, %p42;
	xor.b32  	%r186, %r185, 2146435072;
	selp.b32	%r187, %r186, %r185, %p40;
	setp.eq.f32	%p43, %f47, 0fBF800000;
	selp.b32	%r56, 1072693248, %r187, %p43;
	and.b32  	%r57, %r51, 2147483647;
	shr.s32 	%r188, %r52, 31;
	and.b32  	%r189, %r188, -2146435072;
	add.s32 	%r58, %r189, 2146435072;
	or.b32  	%r59, %r58, -2147483648;
	selp.b32	%r60, %r59, %r58, %p1;
	setp.ne.s32	%p44, %r54, 2146435072;
	or.pred  	%p2, %p44, %p41;
	add.s32 	%r190, %r47, %r535;
	mul.lo.s32 	%r191, %r113, %r190;
	shl.b32 	%r192, %r191, 2;
	mov.u32 	%r193, _ZZ13kernel_MLEFitPffiiS_S_S_iE6s_data;
	add.s32 	%r536, %r193, %r192;
	mov.u32 	%r537, %r534;
	mov.u32 	%r538, %r175;
	bra.uni 	BB0_33;

BB0_61:
	and.b32  	%r224, %r68, 2147483647;
	setp.ne.s32	%p68, %r224, 2146435072;
	@%p68 bra 	BB0_62;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r225, %temp}, %fd19;
	}
	setp.ne.s32	%p69, %r225, 0;
	mov.f64 	%fd277, %fd276;
	@%p69 bra 	BB0_66;

	selp.b32	%r226, %r59, %r58, %p3;
	mov.u32 	%r227, 0;
	mov.b64 	%fd277, {%r227, %r226};
	bra.uni 	BB0_66;

BB0_62:
	mov.f64 	%fd277, %fd276;
	bra.uni 	BB0_66;

BB0_33:
	mov.f64 	%fd272, %fd3;
	@!%p1 bra 	BB0_35;
	bra.uni 	BB0_34;

BB0_34:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r194}, %fd3;
	}
	xor.b32  	%r195, %r194, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r196, %temp}, %fd3;
	}
	mov.b64 	%fd272, {%r196, %r195};

BB0_35:
	setp.eq.f32	%p45, %f47, 0f00000000;
	@%p45 bra 	BB0_38;
	bra.uni 	BB0_36;

BB0_38:
	mov.u32 	%r197, 0;
	mov.b64 	%fd272, {%r197, %r53};
	bra.uni 	BB0_39;

BB0_36:
	setp.gt.s32	%p46, %r51, -1;
	@%p46 bra 	BB0_39;

	cvt.rzi.f64.f64	%fd101, %fd98;
	setp.neu.f64	%p47, %fd101, 0d4000000000000000;
	selp.f64	%fd272, 0dFFF8000000000000, %fd272, %p47;

BB0_39:
	selp.f64	%fd273, %fd272, %fd4, %p44;
	@%p2 bra 	BB0_47;

	setp.ne.s32	%p49, %r55, 2146435072;
	@%p49 bra 	BB0_42;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r198, %temp}, %fd98;
	}
	setp.eq.s32	%p50, %r198, 0;
	@%p50 bra 	BB0_46;
	bra.uni 	BB0_42;

BB0_46:
	mov.u32 	%r201, 0;
	mov.b64 	%fd273, {%r201, %r56};
	bra.uni 	BB0_47;

BB0_42:
	setp.ne.s32	%p51, %r57, 2146435072;
	@%p51 bra 	BB0_43;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r199, %temp}, %fd2;
	}
	setp.ne.s32	%p52, %r199, 0;
	mov.f64 	%fd273, %fd272;
	@%p52 bra 	BB0_47;

	mov.u32 	%r200, 0;
	mov.b64 	%fd273, {%r200, %r60};
	bra.uni 	BB0_47;

BB0_43:
	mov.f64 	%fd273, %fd272;

BB0_47:
	setp.eq.f32	%p53, %f47, 0f3F800000;
	selp.f64	%fd103, 0d3FF0000000000000, %fd273, %p53;
	mul.f64 	%fd14, %fd1, %fd103;
	neg.f64 	%fd104, %fd14;
	mov.f64 	%fd105, 0d4338000000000000;
	mov.f64 	%fd106, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd107, %fd104, %fd106, %fd105;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r65, %temp}, %fd107;
	}
	mov.f64 	%fd108, 0dC338000000000000;
	add.rn.f64 	%fd109, %fd107, %fd108;
	mov.f64 	%fd110, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd111, %fd109, %fd110, %fd104;
	mov.f64 	%fd112, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd113, %fd109, %fd112, %fd111;
	mov.f64 	%fd114, 0d3E928AF3FCA213EA;
	mov.f64 	%fd115, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd116, %fd115, %fd113, %fd114;
	mov.f64 	%fd117, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd118, %fd116, %fd113, %fd117;
	mov.f64 	%fd119, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd120, %fd118, %fd113, %fd119;
	mov.f64 	%fd121, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd122, %fd120, %fd113, %fd121;
	mov.f64 	%fd123, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd124, %fd122, %fd113, %fd123;
	mov.f64 	%fd125, 0d3F81111111122322;
	fma.rn.f64 	%fd126, %fd124, %fd113, %fd125;
	mov.f64 	%fd127, 0d3FA55555555502A1;
	fma.rn.f64 	%fd128, %fd126, %fd113, %fd127;
	mov.f64 	%fd129, 0d3FC5555555555511;
	fma.rn.f64 	%fd130, %fd128, %fd113, %fd129;
	mov.f64 	%fd131, 0d3FE000000000000B;
	fma.rn.f64 	%fd132, %fd130, %fd113, %fd131;
	mov.f64 	%fd133, 0d3FF0000000000000;
	fma.rn.f64 	%fd134, %fd132, %fd113, %fd133;
	fma.rn.f64 	%fd135, %fd134, %fd113, %fd133;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r66, %temp}, %fd135;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r67}, %fd135;
	}
	shl.b32 	%r202, %r65, 20;
	add.s32 	%r203, %r67, %r202;
	mov.b64 	%fd274, {%r66, %r203};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r204}, %fd104;
	}
	mov.b32 	 %f422, %r204;
	abs.f32 	%f50, %f422;
	setp.lt.f32	%p54, %f50, 0f4086232B;
	@%p54 bra 	BB0_50;

	setp.gt.f64	%p55, %fd14, 0d8000000000000000;
	mov.f64 	%fd136, 0d7FF0000000000000;
	sub.f64 	%fd137, %fd136, %fd14;
	selp.f64	%fd274, 0d0000000000000000, %fd137, %p55;
	setp.geu.f32	%p56, %f50, 0f40874800;
	@%p56 bra 	BB0_50;

	shr.u32 	%r205, %r65, 31;
	add.s32 	%r206, %r65, %r205;
	shr.s32 	%r207, %r206, 1;
	shl.b32 	%r208, %r207, 20;
	add.s32 	%r209, %r208, %r67;
	mov.b64 	%fd138, {%r66, %r209};
	sub.s32 	%r210, %r65, %r207;
	shl.b32 	%r211, %r210, 20;
	add.s32 	%r212, %r211, 1072693248;
	mov.u32 	%r213, 0;
	mov.b64 	%fd139, {%r213, %r212};
	mul.f64 	%fd274, %fd138, %fd139;

BB0_50:
	cvt.rn.f32.s32	%f51, %r537;
	cvt.f64.f32	%fd19, %f51;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r68}, %fd19;
	}
	abs.f64 	%fd20, %fd19;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd20;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd98;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd276, [retval0+0];
	
	//{
	}// Callseq End 1
	setp.lt.s32	%p57, %r68, 0;
	and.pred  	%p3, %p57, %p38;
	@!%p3 bra 	BB0_52;
	bra.uni 	BB0_51;

BB0_51:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r214}, %fd276;
	}
	xor.b32  	%r215, %r214, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r216, %temp}, %fd276;
	}
	mov.b64 	%fd276, {%r216, %r215};

BB0_52:
	setp.eq.f32	%p59, %f51, 0f00000000;
	@%p59 bra 	BB0_55;
	bra.uni 	BB0_53;

BB0_55:
	mov.u32 	%r217, 0;
	selp.b32	%r218, %r68, 0, %p38;
	or.b32  	%r219, %r218, 2146435072;
	selp.b32	%r220, %r219, %r218, %p40;
	mov.b64 	%fd276, {%r217, %r220};
	bra.uni 	BB0_56;

BB0_53:
	setp.gt.s32	%p60, %r68, -1;
	@%p60 bra 	BB0_56;

	cvt.rzi.f64.f64	%fd142, %fd98;
	setp.neu.f64	%p61, %fd142, 0d4000000000000000;
	selp.f64	%fd276, 0dFFF8000000000000, %fd276, %p61;

BB0_56:
	add.f64 	%fd277, %fd19, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r221}, %fd277;
	}
	and.b32  	%r222, %r221, 2146435072;
	setp.ne.s32	%p64, %r222, 2146435072;
	@%p64 bra 	BB0_57;

	setp.gtu.f64	%p65, %fd20, 0d7FF0000000000000;
	@%p65 bra 	BB0_66;

	setp.ne.s32	%p66, %r55, 2146435072;
	@%p66 bra 	BB0_61;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r223, %temp}, %fd98;
	}
	setp.eq.s32	%p67, %r223, 0;
	@%p67 bra 	BB0_65;
	bra.uni 	BB0_61;

BB0_65:
	mov.u32 	%r228, 0;
	setp.gt.f64	%p71, %fd20, 0d3FF0000000000000;
	selp.b32	%r229, 2146435072, 0, %p71;
	xor.b32  	%r230, %r229, 2146435072;
	selp.b32	%r231, %r230, %r229, %p40;
	setp.eq.f32	%p72, %f51, 0fBF800000;
	selp.b32	%r232, 1072693248, %r231, %p72;
	mov.b64 	%fd277, {%r228, %r232};
	bra.uni 	BB0_66;

BB0_57:
	mov.f64 	%fd277, %fd276;

BB0_66:
	mov.f64 	%fd261, 0d3FF0000000000000;
	mov.f64 	%fd260, 0d3FE000000000000B;
	mov.f64 	%fd259, 0d3FC5555555555511;
	mov.f64 	%fd258, 0d3FA55555555502A1;
	mov.f64 	%fd257, 0d3F81111111122322;
	mov.f64 	%fd256, 0d3F56C16C1852B7AF;
	mov.f64 	%fd255, 0d3F2A01A014761F65;
	mov.f64 	%fd254, 0d3EFA01997C89EB71;
	mov.f64 	%fd253, 0d3EC71DEE62401315;
	mov.f64 	%fd252, 0d3E928AF3FCA213EA;
	mov.f64 	%fd251, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd250, 0dBC7ABC9E3B39803F;
	mov.f64 	%fd249, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd248, 0dC338000000000000;
	mov.f64 	%fd247, 0d4338000000000000;
	mov.f64 	%fd246, 0d3FF71547652B82FE;
	setp.eq.f32	%p73, %f51, 0f3F800000;
	selp.f64	%fd144, 0d3FF0000000000000, %fd277, %p73;
	mul.f64 	%fd31, %fd1, %fd144;
	neg.f64 	%fd145, %fd31;
	fma.rn.f64 	%fd148, %fd145, %fd246, %fd247;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r69, %temp}, %fd148;
	}
	add.rn.f64 	%fd150, %fd148, %fd248;
	fma.rn.f64 	%fd152, %fd150, %fd249, %fd145;
	fma.rn.f64 	%fd154, %fd150, %fd250, %fd152;
	fma.rn.f64 	%fd157, %fd251, %fd154, %fd252;
	fma.rn.f64 	%fd159, %fd157, %fd154, %fd253;
	fma.rn.f64 	%fd161, %fd159, %fd154, %fd254;
	fma.rn.f64 	%fd163, %fd161, %fd154, %fd255;
	fma.rn.f64 	%fd165, %fd163, %fd154, %fd256;
	fma.rn.f64 	%fd167, %fd165, %fd154, %fd257;
	fma.rn.f64 	%fd169, %fd167, %fd154, %fd258;
	fma.rn.f64 	%fd171, %fd169, %fd154, %fd259;
	fma.rn.f64 	%fd173, %fd171, %fd154, %fd260;
	fma.rn.f64 	%fd175, %fd173, %fd154, %fd261;
	fma.rn.f64 	%fd176, %fd175, %fd154, %fd261;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r70, %temp}, %fd176;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r71}, %fd176;
	}
	shl.b32 	%r233, %r69, 20;
	add.s32 	%r234, %r71, %r233;
	mov.b64 	%fd278, {%r70, %r234};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r235}, %fd145;
	}
	mov.b32 	 %f423, %r235;
	abs.f32 	%f52, %f423;
	setp.lt.f32	%p74, %f52, 0f4086232B;
	@%p74 bra 	BB0_69;

	setp.gt.f64	%p75, %fd31, 0d8000000000000000;
	mov.f64 	%fd177, 0d7FF0000000000000;
	sub.f64 	%fd178, %fd177, %fd31;
	selp.f64	%fd278, 0d0000000000000000, %fd178, %p75;
	setp.geu.f32	%p76, %f52, 0f40874800;
	@%p76 bra 	BB0_69;

	shr.u32 	%r236, %r69, 31;
	add.s32 	%r237, %r69, %r236;
	shr.s32 	%r238, %r237, 1;
	shl.b32 	%r239, %r238, 20;
	add.s32 	%r240, %r239, %r71;
	mov.b64 	%fd179, {%r70, %r240};
	sub.s32 	%r241, %r69, %r238;
	shl.b32 	%r242, %r241, 20;
	add.s32 	%r243, %r242, 1072693248;
	mov.u32 	%r244, 0;
	mov.b64 	%fd180, {%r244, %r243};
	mul.f64 	%fd278, %fd179, %fd180;

BB0_69:
	ld.shared.f32 	%f424, [%r536];
	cvt.f64.f32	%fd181, %f424;
	mul.f64 	%fd182, %fd274, %fd278;
	cvt.f64.f32	%fd183, %f1843;
	fma.rn.f64 	%fd184, %fd182, %fd181, %fd183;
	cvt.f64.f32	%fd185, %f1842;
	add.f64 	%fd186, %fd185, %fd182;
	cvt.rn.f32.f64	%f1842, %fd186;
	cvt.rn.f32.f64	%f1843, %fd184;
	add.s32 	%r537, %r537, -1;
	add.s32 	%r536, %r536, 4;
	add.s32 	%r538, %r538, 1;
	setp.lt.s32	%p77, %r538, %r113;
	@%p77 bra 	BB0_33;

	add.s32 	%r535, %r535, 1;
	setp.lt.s32	%p78, %r535, %r113;
	@%p78 bra 	BB0_32;

	div.rn.f32 	%f425, %f1843, %f1842;
	max.f32 	%f1839, %f1839, %f425;
	min.f32 	%f1838, %f1838, %f425;
	add.s32 	%r534, %r534, 1;
	setp.lt.s32	%p79, %r534, %r113;
	@%p79 bra 	BB0_31;

	add.s32 	%r533, %r533, 1;
	setp.lt.s32	%p80, %r533, %r113;
	@%p80 bra 	BB0_30;

BB0_73:
	mov.f32 	%f1689, 0f00000000;
	sub.f32 	%f426, %f1839, %f1838;
	add.f32 	%f427, %f426, %f426;
	mul.f32 	%f428, %f427, 0f40490FD8;
	mul.f32 	%f429, %f428, %f375;
	mul.f32 	%f430, %f429, %f375;
	max.f32 	%f1891, %f1689, %f430;
	setp.lt.s32	%p81, %r114, 1;
	@%p81 bra 	BB0_205;

	mov.u32 	%r539, 0;

BB0_75:
	mov.f32 	%f1858, 0f00000000;
	mov.f32 	%f1859, %f1858;
	mov.f32 	%f1860, %f1858;
	mov.f32 	%f1861, %f1858;
	mov.f32 	%f1862, %f1858;
	mov.f32 	%f1863, %f1858;
	mov.f32 	%f1864, %f1858;
	mov.f32 	%f1865, %f1858;
	@%p23 bra 	BB0_204;

	div.rn.f32 	%f448, %f1891, 0fC0206C98;
	div.rn.f32 	%f64, %f448, %f375;
	cvt.f64.f32	%fd36, %f448;
	mov.u32 	%r540, 0;
	mov.f32 	%f1858, 0f00000000;
	mov.f32 	%f1859, %f1858;
	mov.f32 	%f1860, %f1858;
	mov.f32 	%f1861, %f1858;
	mov.f32 	%f1862, %f1858;
	mov.f32 	%f1863, %f1858;
	mov.f32 	%f1864, %f1858;
	mov.f32 	%f1865, %f1858;

BB0_77:
	mov.u32 	%r541, 0;
	cvt.rn.f32.s32	%f73, %r540;
	sub.f32 	%f449, %f73, %f1893;
	add.f32 	%f450, %f449, 0f3F000000;
	sqrt.rn.f32 	%f74, %f40;
	mul.f32 	%f75, %f450, %f74;
	abs.f32 	%f76, %f75;
	mul.f32 	%f77, %f75, %f75;
	add.f32 	%f451, %f449, 0fBF000000;
	mul.f32 	%f78, %f451, %f74;
	abs.f32 	%f79, %f78;
	mul.f32 	%f80, %f78, %f78;
	add.f32 	%f452, %f73, 0f3F000000;
	sub.f32 	%f453, %f452, %f1893;
	div.rn.f32 	%f81, %f453, %f375;
	mov.f32 	%f454, 0f3F800000;
	cvt.rzi.f32.f32	%f455, %f454;
	add.f32 	%f456, %f455, %f455;
	mov.f32 	%f457, 0f40000000;
	sub.f32 	%f458, %f457, %f456;
	abs.f32 	%f82, %f458;
	setp.eq.f32	%p83, %f82, 0f3F800000;
	abs.f32 	%f83, %f81;
	setp.lt.f32	%p84, %f83, 0f00800000;
	mul.f32 	%f459, %f83, 0f4B800000;
	selp.f32	%f460, 0fC3170000, 0fC2FE0000, %p84;
	selp.f32	%f461, %f459, %f83, %p84;
	mov.b32 	 %r250, %f461;
	and.b32  	%r251, %r250, 8388607;
	or.b32  	%r252, %r251, 1065353216;
	mov.b32 	 %f462, %r252;
	shr.u32 	%r253, %r250, 23;
	cvt.rn.f32.u32	%f463, %r253;
	add.f32 	%f464, %f460, %f463;
	setp.gt.f32	%p85, %f462, 0f3FB504F3;
	mul.f32 	%f465, %f462, 0f3F000000;
	add.f32 	%f466, %f464, 0f3F800000;
	selp.f32	%f467, %f465, %f462, %p85;
	selp.f32	%f468, %f466, %f464, %p85;
	add.f32 	%f84, %f467, 0fBF800000;
	add.f32 	%f85, %f467, 0f3F800000;
	add.f32 	%f86, %f84, %f84;
	mov.f32 	%f469, 0f3F317200;
	mul.rn.f32 	%f87, %f468, %f469;
	mov.f32 	%f470, 0f35BFBE8E;
	mul.rn.f32 	%f88, %f468, %f470;
	setp.lt.f32	%p86, %f81, 0f00000000;
	and.pred  	%p4, %p86, %p83;
	add.f32 	%f471, %f73, 0fBF000000;
	sub.f32 	%f472, %f471, %f1893;
	div.rn.f32 	%f89, %f472, %f375;
	abs.f32 	%f90, %f89;
	setp.lt.f32	%p87, %f90, 0f00800000;
	mul.f32 	%f473, %f90, 0f4B800000;
	selp.f32	%f474, 0fC3170000, 0fC2FE0000, %p87;
	selp.f32	%f475, %f473, %f90, %p87;
	mov.b32 	 %r254, %f475;
	and.b32  	%r255, %r254, 8388607;
	or.b32  	%r256, %r255, 1065353216;
	mov.b32 	 %f476, %r256;
	shr.u32 	%r257, %r254, 23;
	cvt.rn.f32.u32	%f477, %r257;
	add.f32 	%f478, %f474, %f477;
	setp.gt.f32	%p88, %f476, 0f3FB504F3;
	mul.f32 	%f479, %f476, 0f3F000000;
	add.f32 	%f480, %f478, 0f3F800000;
	selp.f32	%f481, %f479, %f476, %p88;
	selp.f32	%f482, %f480, %f478, %p88;
	add.f32 	%f91, %f481, 0fBF800000;
	add.f32 	%f92, %f481, 0f3F800000;
	add.f32 	%f93, %f91, %f91;
	mul.rn.f32 	%f94, %f482, %f469;
	mul.rn.f32 	%f95, %f482, %f470;
	setp.lt.f32	%p89, %f89, 0f00000000;
	and.pred  	%p5, %p89, %p83;
	cvt.f64.f32	%fd187, %f375;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r81}, %fd187;
	}
	mov.f64 	%fd188, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r258}, %fd188;
	}
	bfe.u32 	%r259, %r258, 20, 11;
	add.s32 	%r260, %r259, -1012;
	mov.u64 	%rd43, 4613937818241073152;
	shl.b64 	%rd44, %rd43, %r260;
	setp.eq.s64	%p90, %rd44, -9223372036854775808;
	abs.f64 	%fd189, %fd187;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd189;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd188;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd37, [retval0+0];
	
	//{
	}// Callseq End 2
	setp.lt.s32	%p91, %r81, 0;
	and.pred  	%p6, %p91, %p90;
	selp.b32	%r261, %r81, 0, %p90;
	setp.lt.s32	%p92, %r258, 0;
	or.b32  	%r262, %r261, 2146435072;
	selp.b32	%r82, %r262, %r261, %p92;
	add.f64 	%fd190, %fd187, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r263}, %fd190;
	}
	and.b32  	%r83, %r263, 2146435072;
	setp.gtu.f64	%p93, %fd189, 0d7FF0000000000000;
	setp.gt.f64	%p94, %fd189, 0d3FF0000000000000;
	selp.b32	%r264, 2146435072, 0, %p94;
	xor.b32  	%r265, %r264, 2146435072;
	selp.b32	%r266, %r265, %r264, %p92;
	setp.eq.f32	%p95, %f375, 0fBF800000;
	selp.b32	%r85, 1072693248, %r266, %p95;
	mov.f64 	%fd191, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r87}, %fd191;
	}
	bfe.u32 	%r271, %r87, 20, 11;
	add.s32 	%r272, %r271, -1012;
	mov.u64 	%rd45, 4611686018427387904;
	shl.b64 	%rd5, %rd45, %r272;
	shr.s32 	%r273, %r87, 31;
	and.b32  	%r274, %r273, -2146435072;
	add.s32 	%r88, %r274, 2146435072;
	setp.ne.s32	%p96, %r83, 2146435072;
	or.pred  	%p9, %p96, %p93;
	bra.uni 	BB0_78;

BB0_165:
	and.b32  	%r368, %r91, 2147483647;
	setp.ne.s32	%p206, %r368, 2146435072;
	@%p206 bra 	BB0_166;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r369, %temp}, %fd62;
	}
	setp.ne.s32	%p207, %r369, 0;
	mov.f64 	%fd287, %fd286;
	@%p207 bra 	BB0_170;

	or.b32  	%r370, %r88, -2147483648;
	selp.b32	%r371, %r370, %r88, %p13;
	mov.u32 	%r372, 0;
	mov.b64 	%fd287, {%r372, %r371};
	bra.uni 	BB0_170;

BB0_181:
	and.b32  	%r389, %r92, 2147483647;
	setp.ne.s32	%p223, %r389, 2146435072;
	@%p223 bra 	BB0_182;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r390, %temp}, %fd74;
	}
	setp.ne.s32	%p224, %r390, 0;
	mov.f64 	%fd290, %fd289;
	@%p224 bra 	BB0_186;

	or.b32  	%r391, %r88, -2147483648;
	selp.b32	%r392, %r391, %r88, %p14;
	mov.u32 	%r393, 0;
	mov.b64 	%fd290, {%r393, %r392};
	bra.uni 	BB0_186;

BB0_197:
	and.b32  	%r410, %r93, 2147483647;
	setp.ne.s32	%p240, %r410, 2146435072;
	@%p240 bra 	BB0_198;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r411, %temp}, %fd86;
	}
	setp.ne.s32	%p241, %r411, 0;
	mov.f64 	%fd293, %fd292;
	@%p241 bra 	BB0_202;

	or.b32  	%r412, %r88, -2147483648;
	selp.b32	%r413, %r412, %r88, %p15;
	mov.u32 	%r414, 0;
	mov.b64 	%fd293, {%r414, %r413};
	bra.uni 	BB0_202;

BB0_148:
	and.b32  	%r347, %r90, 2147483647;
	setp.ne.s32	%p189, %r347, 2146435072;
	@%p189 bra 	BB0_149;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r348, %temp}, %fd49;
	}
	setp.ne.s32	%p190, %r348, 0;
	mov.f64 	%fd284, %fd283;
	@%p190 bra 	BB0_153;

	or.b32  	%r349, %r88, -2147483648;
	selp.b32	%r350, %r349, %r88, %p12;
	mov.u32 	%r351, 0;
	mov.b64 	%fd284, {%r351, %r350};
	bra.uni 	BB0_153;

BB0_166:
	mov.f64 	%fd287, %fd286;
	bra.uni 	BB0_170;

BB0_182:
	mov.f64 	%fd290, %fd289;
	bra.uni 	BB0_186;

BB0_198:
	mov.f64 	%fd293, %fd292;
	bra.uni 	BB0_202;

BB0_149:
	mov.f64 	%fd284, %fd283;
	bra.uni 	BB0_153;

BB0_78:
	setp.ltu.f32	%p97, %f76, 0f3F800000;
	@%p97 bra 	BB0_80;
	bra.uni 	BB0_79;

BB0_80:
	mov.f32 	%f501, 0f3BA0C9F8;
	mov.f32 	%f502, 0fBA1268FB;
	fma.rn.f32 	%f503, %f502, %f77, %f501;
	mov.f32 	%f504, 0fBCDABFD4;
	fma.rn.f32 	%f505, %f503, %f77, %f504;
	mov.f32 	%f506, 0f3DE70331;
	fma.rn.f32 	%f507, %f505, %f77, %f506;
	mov.f32 	%f508, 0fBEC09330;
	fma.rn.f32 	%f509, %f507, %f77, %f508;
	mov.f32 	%f510, 0f3F906EBA;
	fma.rn.f32 	%f511, %f509, %f77, %f510;
	mul.f32 	%f1866, %f75, %f511;
	bra.uni 	BB0_81;

BB0_79:
	mov.f32 	%f1708, 0f3F800000;
	setp.ltu.f32	%p98, %f76, 0f407AD445;
	mov.f32 	%f483, 0f3A03BB71;
	mov.f32 	%f484, 0fB7B730FB;
	fma.rn.f32 	%f485, %f484, %f76, %f483;
	mov.f32 	%f486, 0fBBACA3B3;
	fma.rn.f32 	%f487, %f485, %f76, %f486;
	mov.f32 	%f488, 0f3D0A7445;
	fma.rn.f32 	%f489, %f487, %f76, %f488;
	mov.f32 	%f490, 0fBE1B3B75;
	fma.rn.f32 	%f491, %f489, %f76, %f490;
	mov.f32 	%f492, 0fBF6B385A;
	fma.rn.f32 	%f493, %f491, %f76, %f492;
	mov.f32 	%f494, 0fBFD0316E;
	fma.rn.f32 	%f495, %f493, %f76, %f494;
	mov.f32 	%f496, 0fBA031CCE;
	fma.rn.f32 	%f497, %f495, %f76, %f496;
	ex2.approx.ftz.f32 	%f498, %f497;
	sub.f32 	%f500, %f1708, %f498;
	mov.b32 	 %r275, %f500;
	selp.b32	%r276, %r275, 1065353216, %p98;
	mov.b32 	 %r277, %f75;
	and.b32  	%r278, %r277, -2147483648;
	or.b32  	%r279, %r276, %r278;
	mov.b32 	 %f1866, %r279;

BB0_81:
	setp.ltu.f32	%p99, %f79, 0f3F800000;
	@%p99 bra 	BB0_83;
	bra.uni 	BB0_82;

BB0_83:
	mov.f32 	%f530, 0f3BA0C9F8;
	mov.f32 	%f531, 0fBA1268FB;
	fma.rn.f32 	%f532, %f531, %f80, %f530;
	mov.f32 	%f533, 0fBCDABFD4;
	fma.rn.f32 	%f534, %f532, %f80, %f533;
	mov.f32 	%f535, 0f3DE70331;
	fma.rn.f32 	%f536, %f534, %f80, %f535;
	mov.f32 	%f537, 0fBEC09330;
	fma.rn.f32 	%f538, %f536, %f80, %f537;
	mov.f32 	%f539, 0f3F906EBA;
	fma.rn.f32 	%f540, %f538, %f80, %f539;
	mul.f32 	%f1867, %f78, %f540;
	bra.uni 	BB0_84;

BB0_82:
	mov.f32 	%f1709, 0f3F800000;
	setp.ltu.f32	%p100, %f79, 0f407AD445;
	mov.f32 	%f512, 0f3A03BB71;
	mov.f32 	%f513, 0fB7B730FB;
	fma.rn.f32 	%f514, %f513, %f79, %f512;
	mov.f32 	%f515, 0fBBACA3B3;
	fma.rn.f32 	%f516, %f514, %f79, %f515;
	mov.f32 	%f517, 0f3D0A7445;
	fma.rn.f32 	%f518, %f516, %f79, %f517;
	mov.f32 	%f519, 0fBE1B3B75;
	fma.rn.f32 	%f520, %f518, %f79, %f519;
	mov.f32 	%f521, 0fBF6B385A;
	fma.rn.f32 	%f522, %f520, %f79, %f521;
	mov.f32 	%f523, 0fBFD0316E;
	fma.rn.f32 	%f524, %f522, %f79, %f523;
	mov.f32 	%f525, 0fBA031CCE;
	fma.rn.f32 	%f526, %f524, %f79, %f525;
	ex2.approx.ftz.f32 	%f527, %f526;
	sub.f32 	%f529, %f1709, %f527;
	mov.b32 	 %r280, %f529;
	selp.b32	%r281, %r280, 1065353216, %p100;
	mov.b32 	 %r282, %f78;
	and.b32  	%r283, %r282, -2147483648;
	or.b32  	%r284, %r281, %r283;
	mov.b32 	 %f1867, %r284;

BB0_84:
	sub.f32 	%f541, %f1866, %f1867;
	mul.f32 	%f110, %f541, 0f3F000000;
	cvt.rn.f32.s32	%f111, %r541;
	sub.f32 	%f112, %f111, %f1892;
	add.f32 	%f542, %f112, 0f3F000000;
	mul.f32 	%f113, %f542, %f74;
	abs.f32 	%f114, %f113;
	setp.ltu.f32	%p101, %f114, 0f3F800000;
	@%p101 bra 	BB0_86;
	bra.uni 	BB0_85;

BB0_86:
	mul.f32 	%f561, %f113, %f113;
	mov.f32 	%f562, 0f3BA0C9F8;
	mov.f32 	%f563, 0fBA1268FB;
	fma.rn.f32 	%f564, %f563, %f561, %f562;
	mov.f32 	%f565, 0fBCDABFD4;
	fma.rn.f32 	%f566, %f564, %f561, %f565;
	mov.f32 	%f567, 0f3DE70331;
	fma.rn.f32 	%f568, %f566, %f561, %f567;
	mov.f32 	%f569, 0fBEC09330;
	fma.rn.f32 	%f570, %f568, %f561, %f569;
	mov.f32 	%f571, 0f3F906EBA;
	fma.rn.f32 	%f572, %f570, %f561, %f571;
	mul.f32 	%f1868, %f113, %f572;
	bra.uni 	BB0_87;

BB0_85:
	mov.f32 	%f1710, 0f3F800000;
	mov.f32 	%f543, 0f3A03BB71;
	mov.f32 	%f544, 0fB7B730FB;
	fma.rn.f32 	%f545, %f544, %f114, %f543;
	mov.f32 	%f546, 0fBBACA3B3;
	fma.rn.f32 	%f547, %f545, %f114, %f546;
	mov.f32 	%f548, 0f3D0A7445;
	fma.rn.f32 	%f549, %f547, %f114, %f548;
	mov.f32 	%f550, 0fBE1B3B75;
	fma.rn.f32 	%f551, %f549, %f114, %f550;
	mov.f32 	%f552, 0fBF6B385A;
	fma.rn.f32 	%f553, %f551, %f114, %f552;
	mov.f32 	%f554, 0fBFD0316E;
	fma.rn.f32 	%f555, %f553, %f114, %f554;
	mov.f32 	%f556, 0fBA031CCE;
	fma.rn.f32 	%f557, %f555, %f114, %f556;
	ex2.approx.ftz.f32 	%f558, %f557;
	sub.f32 	%f560, %f1710, %f558;
	mov.b32 	 %r285, %f560;
	setp.ltu.f32	%p102, %f114, 0f407AD445;
	selp.b32	%r286, %r285, 1065353216, %p102;
	mov.b32 	 %r287, %f113;
	and.b32  	%r288, %r287, -2147483648;
	or.b32  	%r289, %r286, %r288;
	mov.b32 	 %f1868, %r289;

BB0_87:
	add.f32 	%f573, %f112, 0fBF000000;
	mul.f32 	%f118, %f573, %f74;
	abs.f32 	%f119, %f118;
	setp.ltu.f32	%p103, %f119, 0f3F800000;
	@%p103 bra 	BB0_89;
	bra.uni 	BB0_88;

BB0_89:
	mul.f32 	%f592, %f118, %f118;
	mov.f32 	%f593, 0f3BA0C9F8;
	mov.f32 	%f594, 0fBA1268FB;
	fma.rn.f32 	%f595, %f594, %f592, %f593;
	mov.f32 	%f596, 0fBCDABFD4;
	fma.rn.f32 	%f597, %f595, %f592, %f596;
	mov.f32 	%f598, 0f3DE70331;
	fma.rn.f32 	%f599, %f597, %f592, %f598;
	mov.f32 	%f600, 0fBEC09330;
	fma.rn.f32 	%f601, %f599, %f592, %f600;
	mov.f32 	%f602, 0f3F906EBA;
	fma.rn.f32 	%f603, %f601, %f592, %f602;
	mul.f32 	%f1869, %f118, %f603;
	bra.uni 	BB0_90;

BB0_88:
	mov.f32 	%f1711, 0f3F800000;
	mov.f32 	%f574, 0f3A03BB71;
	mov.f32 	%f575, 0fB7B730FB;
	fma.rn.f32 	%f576, %f575, %f119, %f574;
	mov.f32 	%f577, 0fBBACA3B3;
	fma.rn.f32 	%f578, %f576, %f119, %f577;
	mov.f32 	%f579, 0f3D0A7445;
	fma.rn.f32 	%f580, %f578, %f119, %f579;
	mov.f32 	%f581, 0fBE1B3B75;
	fma.rn.f32 	%f582, %f580, %f119, %f581;
	mov.f32 	%f583, 0fBF6B385A;
	fma.rn.f32 	%f584, %f582, %f119, %f583;
	mov.f32 	%f585, 0fBFD0316E;
	fma.rn.f32 	%f586, %f584, %f119, %f585;
	mov.f32 	%f587, 0fBA031CCE;
	fma.rn.f32 	%f588, %f586, %f119, %f587;
	ex2.approx.ftz.f32 	%f589, %f588;
	sub.f32 	%f591, %f1711, %f589;
	mov.b32 	 %r290, %f591;
	setp.ltu.f32	%p104, %f119, 0f407AD445;
	selp.b32	%r291, %r290, 1065353216, %p104;
	mov.b32 	 %r292, %f118;
	and.b32  	%r293, %r292, -2147483648;
	or.b32  	%r294, %r291, %r293;
	mov.b32 	 %f1869, %r294;

BB0_90:
	mov.f32 	%f1712, 0f40000000;
	mul.lo.s32 	%r502, %r113, %r113;
	mad.lo.s32 	%r501, %r4, %r502, %r540;
	sub.f32 	%f606, %f1868, %f1869;
	mul.f32 	%f123, %f606, 0f3F000000;
	mul.f32 	%f607, %f110, %f1891;
	fma.rn.f32 	%f124, %f123, %f607, %f1838;
	mad.lo.s32 	%r295, %r541, %r113, %r501;
	shl.b32 	%r296, %r295, 2;
	mov.u32 	%r297, _ZZ13kernel_MLEFitPffiiS_S_S_iE6s_data;
	add.s32 	%r298, %r297, %r296;
	ld.shared.f32 	%f125, [%r298];
	// inline asm
	rcp.approx.ftz.f32 %f604,%f85;
	// inline asm
	mul.f32 	%f608, %f604, %f86;
	mul.f32 	%f609, %f608, %f608;
	mov.f32 	%f610, 0f3C4CAF63;
	mov.f32 	%f611, 0f3B18F0FE;
	fma.rn.f32 	%f612, %f611, %f609, %f610;
	mov.f32 	%f613, 0f3DAAAABD;
	fma.rn.f32 	%f614, %f612, %f609, %f613;
	mul.rn.f32 	%f615, %f614, %f609;
	mul.rn.f32 	%f616, %f615, %f608;
	sub.f32 	%f617, %f84, %f608;
	neg.f32 	%f618, %f608;
	add.f32 	%f619, %f617, %f617;
	fma.rn.f32 	%f620, %f618, %f84, %f619;
	mul.rn.f32 	%f621, %f604, %f620;
	add.f32 	%f622, %f616, %f608;
	sub.f32 	%f623, %f608, %f622;
	add.f32 	%f624, %f616, %f623;
	add.f32 	%f625, %f621, %f624;
	add.f32 	%f626, %f622, %f625;
	sub.f32 	%f627, %f622, %f626;
	add.f32 	%f628, %f625, %f627;
	add.f32 	%f629, %f87, %f626;
	sub.f32 	%f630, %f87, %f629;
	add.f32 	%f631, %f626, %f630;
	add.f32 	%f632, %f628, %f631;
	add.f32 	%f633, %f88, %f632;
	add.f32 	%f634, %f629, %f633;
	sub.f32 	%f635, %f629, %f634;
	add.f32 	%f636, %f633, %f635;
	mul.rn.f32 	%f638, %f1712, %f634;
	neg.f32 	%f639, %f638;
	fma.rn.f32 	%f640, %f1712, %f634, %f639;
	fma.rn.f32 	%f641, %f1712, %f636, %f640;
	mov.f32 	%f642, 0f00000000;
	fma.rn.f32 	%f643, %f642, %f634, %f641;
	add.rn.f32 	%f644, %f638, %f643;
	neg.f32 	%f645, %f644;
	add.rn.f32 	%f646, %f638, %f645;
	add.rn.f32 	%f647, %f646, %f643;
	mov.b32 	 %r299, %f644;
	setp.eq.s32	%p105, %r299, 1118925336;
	add.s32 	%r300, %r299, -1;
	mov.b32 	 %f648, %r300;
	add.f32 	%f649, %f647, 0f37000000;
	selp.f32	%f650, %f648, %f644, %p105;
	selp.f32	%f126, %f649, %f647, %p105;
	mul.f32 	%f651, %f650, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f652, %f651;
	mov.f32 	%f653, 0fBF317200;
	fma.rn.f32 	%f654, %f652, %f653, %f650;
	mov.f32 	%f655, 0fB5BFBE8E;
	fma.rn.f32 	%f656, %f652, %f655, %f654;
	mul.f32 	%f657, %f656, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f658, %f657;
	add.f32 	%f659, %f652, 0f00000000;
	ex2.approx.f32 	%f660, %f659;
	mul.f32 	%f661, %f658, %f660;
	setp.lt.f32	%p106, %f650, 0fC2D20000;
	selp.f32	%f662, 0f00000000, %f661, %p106;
	setp.gt.f32	%p107, %f650, 0f42D20000;
	selp.f32	%f1870, 0f7F800000, %f662, %p107;
	setp.eq.f32	%p108, %f1870, 0f7F800000;
	@%p108 bra 	BB0_92;

	fma.rn.f32 	%f1870, %f1870, %f126, %f1870;

BB0_92:
	setp.geu.f32	%p339, %f81, 0f00000000;
	mov.b32 	 %r301, %f1870;
	xor.b32  	%r302, %r301, -2147483648;
	mov.b32 	 %f663, %r302;
	selp.f32	%f130, %f663, %f1870, %p4;
	add.f32 	%f664, %f81, %f81;
	selp.f32	%f665, %f664, 0f00000000, %p83;
	setp.eq.f32	%p110, %f81, 0f00000000;
	selp.f32	%f1871, %f665, %f130, %p110;
	@%p339 bra 	BB0_94;

	mov.f32 	%f1713, 0f40000000;
	cvt.rzi.f32.f32	%f667, %f1713;
	setp.neu.f32	%p111, %f667, 0f40000000;
	selp.f32	%f1871, 0f7FFFFFFF, %f130, %p111;

BB0_94:
	mov.f32 	%f1721, 0f00000000;
	mov.f32 	%f1720, 0f3DAAAABD;
	mov.f32 	%f1719, 0f3C4CAF63;
	mov.f32 	%f1718, 0f3B18F0FE;
	mov.f32 	%f1717, 0fB5BFBE8E;
	mov.f32 	%f1716, 0fBF317200;
	abs.f32 	%f1715, %f81;
	mov.f32 	%f1714, 0f40000000;
	add.f32 	%f670, %f1715, 0f40000000;
	mov.b32 	 %r303, %f670;
	setp.gt.s32	%p112, %r303, 2139095039;
	add.f32 	%f671, %f81, 0f40000000;
	setp.gtu.f32	%p113, %f1715, 0f7F800000;
	selp.f32	%f672, %f671, %f1871, %p113;
	selp.f32	%f673, 0fFF800000, 0f7F800000, %p4;
	setp.neu.f32	%p114, %f1715, 0f7F800000;
	selp.f32	%f674, %f672, %f673, %p114;
	selp.f32	%f675, %f674, %f1871, %p112;
	mul.f32 	%f676, %f675, 0fBF000000;
	setp.eq.f32	%p115, %f81, 0f3F800000;
	selp.f32	%f677, 0fBF000000, %f676, %p115;
	mul.f32 	%f678, %f677, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f679, %f678;
	fma.rn.f32 	%f681, %f679, %f1716, %f677;
	fma.rn.f32 	%f683, %f679, %f1717, %f681;
	mul.f32 	%f684, %f683, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f685, %f684;
	add.f32 	%f686, %f679, 0f00000000;
	ex2.approx.f32 	%f687, %f686;
	mul.f32 	%f688, %f685, %f687;
	setp.lt.f32	%p116, %f677, 0fC2D20000;
	selp.f32	%f689, 0f00000000, %f688, %p116;
	setp.gt.f32	%p117, %f677, 0f42D20000;
	selp.f32	%f134, 0f7F800000, %f689, %p117;
	// inline asm
	rcp.approx.ftz.f32 %f668,%f92;
	// inline asm
	mul.f32 	%f690, %f668, %f93;
	mul.f32 	%f691, %f690, %f690;
	fma.rn.f32 	%f694, %f1718, %f691, %f1719;
	fma.rn.f32 	%f696, %f694, %f691, %f1720;
	mul.rn.f32 	%f697, %f696, %f691;
	mul.rn.f32 	%f698, %f697, %f690;
	sub.f32 	%f699, %f91, %f690;
	neg.f32 	%f700, %f690;
	add.f32 	%f701, %f699, %f699;
	fma.rn.f32 	%f702, %f700, %f91, %f701;
	mul.rn.f32 	%f703, %f668, %f702;
	add.f32 	%f704, %f698, %f690;
	sub.f32 	%f705, %f690, %f704;
	add.f32 	%f706, %f698, %f705;
	add.f32 	%f707, %f703, %f706;
	add.f32 	%f708, %f704, %f707;
	sub.f32 	%f709, %f704, %f708;
	add.f32 	%f710, %f707, %f709;
	add.f32 	%f711, %f94, %f708;
	sub.f32 	%f712, %f94, %f711;
	add.f32 	%f713, %f708, %f712;
	add.f32 	%f714, %f710, %f713;
	add.f32 	%f715, %f95, %f714;
	add.f32 	%f716, %f711, %f715;
	sub.f32 	%f717, %f711, %f716;
	add.f32 	%f718, %f715, %f717;
	mul.rn.f32 	%f720, %f1714, %f716;
	neg.f32 	%f721, %f720;
	fma.rn.f32 	%f722, %f1714, %f716, %f721;
	fma.rn.f32 	%f723, %f1714, %f718, %f722;
	fma.rn.f32 	%f725, %f1721, %f716, %f723;
	add.rn.f32 	%f726, %f720, %f725;
	neg.f32 	%f727, %f726;
	add.rn.f32 	%f728, %f720, %f727;
	add.rn.f32 	%f729, %f728, %f725;
	mov.b32 	 %r304, %f726;
	setp.eq.s32	%p118, %r304, 1118925336;
	add.s32 	%r305, %r304, -1;
	mov.b32 	 %f730, %r305;
	add.f32 	%f731, %f729, 0f37000000;
	selp.f32	%f732, %f730, %f726, %p118;
	selp.f32	%f135, %f731, %f729, %p118;
	mul.f32 	%f733, %f732, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f734, %f733;
	fma.rn.f32 	%f735, %f734, %f1716, %f732;
	fma.rn.f32 	%f736, %f734, %f1717, %f735;
	mul.f32 	%f737, %f736, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f738, %f737;
	add.f32 	%f739, %f734, 0f00000000;
	ex2.approx.f32 	%f740, %f739;
	mul.f32 	%f741, %f738, %f740;
	setp.lt.f32	%p119, %f732, 0fC2D20000;
	selp.f32	%f742, 0f00000000, %f741, %p119;
	setp.gt.f32	%p120, %f732, 0f42D20000;
	selp.f32	%f1872, 0f7F800000, %f742, %p120;
	setp.eq.f32	%p121, %f1872, 0f7F800000;
	@%p121 bra 	BB0_96;

	fma.rn.f32 	%f1872, %f1872, %f135, %f1872;

BB0_96:
	setp.geu.f32	%p340, %f89, 0f00000000;
	mov.b32 	 %r306, %f1872;
	xor.b32  	%r307, %r306, -2147483648;
	mov.b32 	 %f743, %r307;
	selp.f32	%f139, %f743, %f1872, %p5;
	add.f32 	%f744, %f89, %f89;
	selp.f32	%f745, %f744, 0f00000000, %p83;
	setp.eq.f32	%p123, %f89, 0f00000000;
	selp.f32	%f1873, %f745, %f139, %p123;
	@%p340 bra 	BB0_98;

	mov.f32 	%f1722, 0f40000000;
	cvt.rzi.f32.f32	%f747, %f1722;
	setp.neu.f32	%p124, %f747, 0f40000000;
	selp.f32	%f1873, 0f7FFFFFFF, %f139, %p124;

BB0_98:
	abs.f32 	%f1725, %f89;
	mov.f32 	%f1724, 0fB5BFBE8E;
	mov.f32 	%f1723, 0fBF317200;
	add.f32 	%f748, %f1725, 0f40000000;
	mov.b32 	 %r308, %f748;
	setp.gt.s32	%p125, %r308, 2139095039;
	add.f32 	%f749, %f89, 0f40000000;
	setp.gtu.f32	%p126, %f1725, 0f7F800000;
	selp.f32	%f750, %f749, %f1873, %p126;
	selp.f32	%f751, 0fFF800000, 0f7F800000, %p5;
	setp.neu.f32	%p127, %f1725, 0f7F800000;
	selp.f32	%f752, %f750, %f751, %p127;
	selp.f32	%f753, %f752, %f1873, %p125;
	mul.f32 	%f754, %f753, 0fBF000000;
	setp.eq.f32	%p128, %f89, 0f3F800000;
	selp.f32	%f755, 0fBF000000, %f754, %p128;
	mul.f32 	%f756, %f755, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f757, %f756;
	fma.rn.f32 	%f759, %f757, %f1723, %f755;
	fma.rn.f32 	%f761, %f757, %f1724, %f759;
	mul.f32 	%f762, %f761, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f763, %f762;
	add.f32 	%f764, %f757, 0f00000000;
	ex2.approx.f32 	%f765, %f764;
	mul.f32 	%f766, %f763, %f765;
	setp.lt.f32	%p129, %f755, 0fC2D20000;
	selp.f32	%f767, 0f00000000, %f766, %p129;
	setp.gt.f32	%p130, %f755, 0f42D20000;
	selp.f32	%f143, 0f7F800000, %f767, %p130;
	sub.f32 	%f768, %f134, %f143;
	mul.f32 	%f769, %f64, %f768;
	mul.f32 	%f144, %f123, %f769;
	mov.f64 	%fd280, %fd37;
	@!%p6 bra 	BB0_100;
	bra.uni 	BB0_99;

BB0_99:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r309}, %fd37;
	}
	xor.b32  	%r310, %r309, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r311, %temp}, %fd37;
	}
	mov.b64 	%fd280, {%r311, %r310};

BB0_100:
	setp.eq.f32	%p131, %f375, 0f00000000;
	@%p131 bra 	BB0_103;
	bra.uni 	BB0_101;

BB0_103:
	mov.u32 	%r312, 0;
	mov.b64 	%fd280, {%r312, %r82};
	bra.uni 	BB0_104;

BB0_101:
	cvt.f64.f32	%fd262, %f375;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r503}, %fd262;
	}
	setp.gt.s32	%p132, %r503, -1;
	@%p132 bra 	BB0_104;

	mov.f64 	%fd270, 0d4008000000000000;
	cvt.rzi.f64.f64	%fd193, %fd270;
	setp.neu.f64	%p133, %fd193, 0d4008000000000000;
	selp.f64	%fd280, 0dFFF8000000000000, %fd280, %p133;

BB0_104:
	cvt.f64.f32	%fd264, %f375;
	add.f64 	%fd263, %fd264, 0d4008000000000000;
	selp.f64	%fd281, %fd280, %fd263, %p96;
	@%p9 bra 	BB0_112;

	mov.f64 	%fd265, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r505}, %fd265;
	}
	and.b32  	%r504, %r505, 2147483647;
	setp.ne.s32	%p135, %r504, 2146435072;
	@%p135 bra 	BB0_107;

	mov.f64 	%fd269, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r313, %temp}, %fd269;
	}
	setp.eq.s32	%p136, %r313, 0;
	@%p136 bra 	BB0_111;
	bra.uni 	BB0_107;

BB0_111:
	mov.u32 	%r317, 0;
	mov.b64 	%fd281, {%r317, %r85};
	bra.uni 	BB0_112;

BB0_107:
	cvt.f64.f32	%fd266, %f375;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r506}, %fd266;
	}
	and.b32  	%r314, %r506, 2147483647;
	setp.ne.s32	%p137, %r314, 2146435072;
	@%p137 bra 	BB0_108;

	cvt.f64.f32	%fd267, %f375;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r315, %temp}, %fd267;
	}
	setp.ne.s32	%p138, %r315, 0;
	mov.f64 	%fd281, %fd280;
	@%p138 bra 	BB0_112;

	mov.f64 	%fd268, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r512}, %fd268;
	}
	shr.s32 	%r511, %r512, 31;
	and.b32  	%r510, %r511, -2146435072;
	add.s32 	%r509, %r510, 2146435072;
	or.b32  	%r508, %r509, -2147483648;
	selp.b32	%r507, %r508, %r509, %p6;
	mov.u32 	%r316, 0;
	mov.b64 	%fd281, {%r316, %r507};
	bra.uni 	BB0_112;

BB0_108:
	mov.f64 	%fd281, %fd280;

BB0_112:
	cvt.rn.f32.s32	%f1740, %r540;
	cvt.rn.f32.s32	%f1739, %r541;
	mov.f32 	%f1738, 0f35BFBE8E;
	mov.f32 	%f1737, 0f3F317200;
	add.f32 	%f1736, %f1740, 0fBF000000;
	sub.f32 	%f1735, %f1736, %f1893;
	add.f32 	%f1734, %f1740, 0f3F000000;
	sub.f32 	%f1733, %f1734, %f1893;
	mov.f32 	%f1732, 0f00000000;
	mov.f32 	%f1731, 0f3DAAAABD;
	mov.f32 	%f1730, 0f3C4CAF63;
	mov.f32 	%f1729, 0f3B18F0FE;
	mov.f32 	%f1728, 0fB5BFBE8E;
	mov.f32 	%f1727, 0fBF317200;
	mov.f32 	%f1726, 0f40000000;
	setp.eq.f32	%p139, %f375, 0f3F800000;
	selp.f64	%fd198, 0d3FF0000000000000, %fd281, %p139;
	div.rn.f64 	%fd47, %fd36, %fd198;
	mul.f32 	%f774, %f1733, %f134;
	mul.f32 	%f777, %f1735, %f143;
	sub.f32 	%f778, %f774, %f777;
	cvt.f64.f32	%fd199, %f778;
	mul.f64 	%fd200, %fd199, %fd47;
	cvt.f64.f32	%fd201, %f123;
	mul.f64 	%fd202, %fd201, %fd200;
	cvt.rn.f32.f64	%f145, %fd202;
	add.f32 	%f779, %f1739, 0f3F000000;
	sub.f32 	%f146, %f779, %f1892;
	div.rn.f32 	%f147, %f146, %f375;
	abs.f32 	%f148, %f147;
	setp.lt.f32	%p140, %f148, 0f00800000;
	mul.f32 	%f780, %f148, 0f4B800000;
	selp.f32	%f781, 0fC3170000, 0fC2FE0000, %p140;
	selp.f32	%f782, %f780, %f148, %p140;
	mov.b32 	 %r318, %f782;
	and.b32  	%r319, %r318, 8388607;
	or.b32  	%r320, %r319, 1065353216;
	mov.b32 	 %f783, %r320;
	shr.u32 	%r321, %r318, 23;
	cvt.rn.f32.u32	%f784, %r321;
	add.f32 	%f785, %f781, %f784;
	setp.gt.f32	%p141, %f783, 0f3FB504F3;
	mul.f32 	%f786, %f783, 0f3F000000;
	add.f32 	%f787, %f785, 0f3F800000;
	selp.f32	%f788, %f786, %f783, %p141;
	selp.f32	%f789, %f787, %f785, %p141;
	add.f32 	%f790, %f788, 0fBF800000;
	add.f32 	%f771, %f788, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f770,%f771;
	// inline asm
	add.f32 	%f791, %f790, %f790;
	mul.f32 	%f792, %f770, %f791;
	mul.f32 	%f793, %f792, %f792;
	fma.rn.f32 	%f796, %f1729, %f793, %f1730;
	fma.rn.f32 	%f798, %f796, %f793, %f1731;
	mul.rn.f32 	%f799, %f798, %f793;
	mul.rn.f32 	%f800, %f799, %f792;
	sub.f32 	%f801, %f790, %f792;
	neg.f32 	%f802, %f792;
	add.f32 	%f803, %f801, %f801;
	fma.rn.f32 	%f804, %f802, %f790, %f803;
	mul.rn.f32 	%f805, %f770, %f804;
	add.f32 	%f806, %f800, %f792;
	sub.f32 	%f807, %f792, %f806;
	add.f32 	%f808, %f800, %f807;
	add.f32 	%f809, %f805, %f808;
	add.f32 	%f810, %f806, %f809;
	sub.f32 	%f811, %f806, %f810;
	add.f32 	%f812, %f809, %f811;
	mul.rn.f32 	%f814, %f789, %f1737;
	mul.rn.f32 	%f816, %f789, %f1738;
	add.f32 	%f817, %f814, %f810;
	sub.f32 	%f818, %f814, %f817;
	add.f32 	%f819, %f810, %f818;
	add.f32 	%f820, %f812, %f819;
	add.f32 	%f821, %f816, %f820;
	add.f32 	%f822, %f817, %f821;
	sub.f32 	%f823, %f817, %f822;
	add.f32 	%f824, %f821, %f823;
	mul.rn.f32 	%f826, %f1726, %f822;
	neg.f32 	%f827, %f826;
	fma.rn.f32 	%f828, %f1726, %f822, %f827;
	fma.rn.f32 	%f829, %f1726, %f824, %f828;
	fma.rn.f32 	%f831, %f1732, %f822, %f829;
	add.rn.f32 	%f832, %f826, %f831;
	neg.f32 	%f833, %f832;
	add.rn.f32 	%f834, %f826, %f833;
	add.rn.f32 	%f835, %f834, %f831;
	mov.b32 	 %r322, %f832;
	setp.eq.s32	%p142, %r322, 1118925336;
	add.s32 	%r323, %r322, -1;
	mov.b32 	 %f836, %r323;
	add.f32 	%f837, %f835, 0f37000000;
	selp.f32	%f838, %f836, %f832, %p142;
	selp.f32	%f149, %f837, %f835, %p142;
	mul.f32 	%f839, %f838, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f840, %f839;
	fma.rn.f32 	%f842, %f840, %f1727, %f838;
	fma.rn.f32 	%f844, %f840, %f1728, %f842;
	mul.f32 	%f845, %f844, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f846, %f845;
	add.f32 	%f847, %f840, 0f00000000;
	ex2.approx.f32 	%f848, %f847;
	mul.f32 	%f849, %f846, %f848;
	setp.lt.f32	%p143, %f838, 0fC2D20000;
	selp.f32	%f850, 0f00000000, %f849, %p143;
	setp.gt.f32	%p144, %f838, 0f42D20000;
	selp.f32	%f1874, 0f7F800000, %f850, %p144;
	setp.eq.f32	%p145, %f1874, 0f7F800000;
	@%p145 bra 	BB0_114;

	fma.rn.f32 	%f1874, %f1874, %f149, %f1874;

BB0_114:
	setp.lt.f32	%p146, %f147, 0f00000000;
	and.pred  	%p10, %p146, %p83;
	mov.b32 	 %r324, %f1874;
	xor.b32  	%r325, %r324, -2147483648;
	mov.b32 	 %f851, %r325;
	selp.f32	%f1876, %f851, %f1874, %p10;
	setp.eq.f32	%p148, %f147, 0f00000000;
	@%p148 bra 	BB0_117;
	bra.uni 	BB0_115;

BB0_117:
	add.f32 	%f854, %f147, %f147;
	selp.f32	%f1876, %f854, 0f00000000, %p83;
	bra.uni 	BB0_118;

BB0_115:
	setp.geu.f32	%p149, %f147, 0f00000000;
	@%p149 bra 	BB0_118;

	mov.f32 	%f1744, 0f40000000;
	cvt.rzi.f32.f32	%f853, %f1744;
	setp.neu.f32	%p150, %f853, 0f40000000;
	selp.f32	%f1876, 0f7FFFFFFF, %f1876, %p150;

BB0_118:
	abs.f32 	%f1690, %f147;
	add.f32 	%f855, %f1690, 0f40000000;
	mov.b32 	 %r326, %f855;
	setp.lt.s32	%p152, %r326, 2139095040;
	@%p152 bra 	BB0_123;

	abs.f32 	%f1742, %f147;
	setp.gtu.f32	%p153, %f1742, 0f7F800000;
	@%p153 bra 	BB0_122;
	bra.uni 	BB0_120;

BB0_122:
	add.f32 	%f1876, %f147, 0f40000000;
	bra.uni 	BB0_123;

BB0_120:
	abs.f32 	%f1743, %f147;
	setp.neu.f32	%p154, %f1743, 0f7F800000;
	@%p154 bra 	BB0_123;

	selp.f32	%f1876, 0fFF800000, 0f7F800000, %p10;

BB0_123:
	mov.f32 	%f1700, 0f35BFBE8E;
	mov.f32 	%f1699, 0f3F317200;
	cvt.rn.f32.s32	%f1698, %r541;
	mov.f32 	%f1697, 0f00000000;
	mov.f32 	%f1696, 0f3DAAAABD;
	mov.f32 	%f1695, 0f3C4CAF63;
	mov.f32 	%f1694, 0f3B18F0FE;
	mov.f32 	%f1693, 0fB5BFBE8E;
	mov.f32 	%f1692, 0fBF317200;
	mov.f32 	%f1691, 0f40000000;
	mul.f32 	%f858, %f1876, 0fBF000000;
	setp.eq.f32	%p155, %f147, 0f3F800000;
	selp.f32	%f859, 0fBF000000, %f858, %p155;
	mul.f32 	%f860, %f859, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f861, %f860;
	fma.rn.f32 	%f863, %f861, %f1692, %f859;
	fma.rn.f32 	%f865, %f861, %f1693, %f863;
	mul.f32 	%f866, %f865, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f867, %f866;
	add.f32 	%f868, %f861, 0f00000000;
	ex2.approx.f32 	%f869, %f868;
	mul.f32 	%f870, %f867, %f869;
	setp.lt.f32	%p156, %f859, 0fC2D20000;
	selp.f32	%f871, 0f00000000, %f870, %p156;
	setp.gt.f32	%p157, %f859, 0f42D20000;
	selp.f32	%f160, 0f7F800000, %f871, %p157;
	add.f32 	%f872, %f1698, 0fBF000000;
	sub.f32 	%f161, %f872, %f1892;
	div.rn.f32 	%f162, %f161, %f375;
	abs.f32 	%f163, %f162;
	setp.lt.f32	%p158, %f163, 0f00800000;
	mul.f32 	%f873, %f163, 0f4B800000;
	selp.f32	%f874, 0fC3170000, 0fC2FE0000, %p158;
	selp.f32	%f875, %f873, %f163, %p158;
	mov.b32 	 %r327, %f875;
	and.b32  	%r328, %r327, 8388607;
	or.b32  	%r329, %r328, 1065353216;
	mov.b32 	 %f876, %r329;
	shr.u32 	%r330, %r327, 23;
	cvt.rn.f32.u32	%f877, %r330;
	add.f32 	%f878, %f874, %f877;
	setp.gt.f32	%p159, %f876, 0f3FB504F3;
	mul.f32 	%f879, %f876, 0f3F000000;
	add.f32 	%f880, %f878, 0f3F800000;
	selp.f32	%f881, %f879, %f876, %p159;
	selp.f32	%f882, %f880, %f878, %p159;
	add.f32 	%f883, %f881, 0fBF800000;
	add.f32 	%f857, %f881, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f856,%f857;
	// inline asm
	add.f32 	%f884, %f883, %f883;
	mul.f32 	%f885, %f856, %f884;
	mul.f32 	%f886, %f885, %f885;
	fma.rn.f32 	%f889, %f1694, %f886, %f1695;
	fma.rn.f32 	%f891, %f889, %f886, %f1696;
	mul.rn.f32 	%f892, %f891, %f886;
	mul.rn.f32 	%f893, %f892, %f885;
	sub.f32 	%f894, %f883, %f885;
	neg.f32 	%f895, %f885;
	add.f32 	%f896, %f894, %f894;
	fma.rn.f32 	%f897, %f895, %f883, %f896;
	mul.rn.f32 	%f898, %f856, %f897;
	add.f32 	%f899, %f893, %f885;
	sub.f32 	%f900, %f885, %f899;
	add.f32 	%f901, %f893, %f900;
	add.f32 	%f902, %f898, %f901;
	add.f32 	%f903, %f899, %f902;
	sub.f32 	%f904, %f899, %f903;
	add.f32 	%f905, %f902, %f904;
	mul.rn.f32 	%f907, %f882, %f1699;
	mul.rn.f32 	%f909, %f882, %f1700;
	add.f32 	%f910, %f907, %f903;
	sub.f32 	%f911, %f907, %f910;
	add.f32 	%f912, %f903, %f911;
	add.f32 	%f913, %f905, %f912;
	add.f32 	%f914, %f909, %f913;
	add.f32 	%f915, %f910, %f914;
	sub.f32 	%f916, %f910, %f915;
	add.f32 	%f917, %f914, %f916;
	mul.rn.f32 	%f919, %f1691, %f915;
	neg.f32 	%f920, %f919;
	fma.rn.f32 	%f921, %f1691, %f915, %f920;
	fma.rn.f32 	%f922, %f1691, %f917, %f921;
	fma.rn.f32 	%f924, %f1697, %f915, %f922;
	add.rn.f32 	%f925, %f919, %f924;
	neg.f32 	%f926, %f925;
	add.rn.f32 	%f927, %f919, %f926;
	add.rn.f32 	%f928, %f927, %f924;
	mov.b32 	 %r331, %f925;
	setp.eq.s32	%p160, %r331, 1118925336;
	add.s32 	%r332, %r331, -1;
	mov.b32 	 %f929, %r332;
	add.f32 	%f930, %f928, 0f37000000;
	selp.f32	%f931, %f929, %f925, %p160;
	selp.f32	%f164, %f930, %f928, %p160;
	mul.f32 	%f932, %f931, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f933, %f932;
	fma.rn.f32 	%f934, %f933, %f1692, %f931;
	fma.rn.f32 	%f935, %f933, %f1693, %f934;
	mul.f32 	%f936, %f935, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f937, %f936;
	add.f32 	%f938, %f933, 0f00000000;
	ex2.approx.f32 	%f939, %f938;
	mul.f32 	%f940, %f937, %f939;
	setp.lt.f32	%p161, %f931, 0fC2D20000;
	selp.f32	%f941, 0f00000000, %f940, %p161;
	setp.gt.f32	%p162, %f931, 0f42D20000;
	selp.f32	%f1877, 0f7F800000, %f941, %p162;
	setp.eq.f32	%p163, %f1877, 0f7F800000;
	@%p163 bra 	BB0_125;

	fma.rn.f32 	%f1877, %f1877, %f164, %f1877;

BB0_125:
	setp.lt.f32	%p164, %f162, 0f00000000;
	and.pred  	%p11, %p164, %p83;
	mov.b32 	 %r333, %f1877;
	xor.b32  	%r334, %r333, -2147483648;
	mov.b32 	 %f942, %r334;
	selp.f32	%f1879, %f942, %f1877, %p11;
	setp.eq.f32	%p166, %f162, 0f00000000;
	@%p166 bra 	BB0_128;
	bra.uni 	BB0_126;

BB0_128:
	add.f32 	%f945, %f162, %f162;
	selp.f32	%f1879, %f945, 0f00000000, %p83;
	bra.uni 	BB0_129;

BB0_126:
	setp.geu.f32	%p167, %f162, 0f00000000;
	@%p167 bra 	BB0_129;

	mov.f32 	%f1741, 0f40000000;
	cvt.rzi.f32.f32	%f944, %f1741;
	setp.neu.f32	%p168, %f944, 0f40000000;
	selp.f32	%f1879, 0f7FFFFFFF, %f1879, %p168;

BB0_129:
	abs.f32 	%f1745, %f162;
	add.f32 	%f946, %f1745, 0f40000000;
	mov.b32 	 %r335, %f946;
	setp.lt.s32	%p170, %r335, 2139095040;
	@%p170 bra 	BB0_134;

	abs.f32 	%f1749, %f162;
	setp.gtu.f32	%p171, %f1749, 0f7F800000;
	@%p171 bra 	BB0_133;
	bra.uni 	BB0_131;

BB0_133:
	add.f32 	%f1879, %f162, 0f40000000;
	bra.uni 	BB0_134;

BB0_131:
	abs.f32 	%f1750, %f162;
	setp.neu.f32	%p172, %f1750, 0f7F800000;
	@%p172 bra 	BB0_134;

	selp.f32	%f1879, 0fFF800000, 0f7F800000, %p11;

BB0_134:
	cvt.rn.f32.s32	%f1748, %r541;
	add.f32 	%f1747, %f1748, 0fBF000000;
	sub.f32 	%f1746, %f1747, %f1892;
	cvt.rn.f32.s32	%f1706, %r541;
	add.f32 	%f1705, %f1706, 0f3F000000;
	sub.f32 	%f1704, %f1705, %f1892;
	mov.f32 	%f1880, 0f00000000;
	mov.f32 	%f1702, 0fB5BFBE8E;
	mov.f32 	%f1701, 0fBF317200;
	mul.f32 	%f948, %f1879, 0fBF000000;
	setp.eq.f32	%p173, %f162, 0f3F800000;
	selp.f32	%f949, 0fBF000000, %f948, %p173;
	mul.f32 	%f950, %f949, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f951, %f950;
	fma.rn.f32 	%f953, %f951, %f1701, %f949;
	fma.rn.f32 	%f955, %f951, %f1702, %f953;
	mul.f32 	%f956, %f955, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f957, %f956;
	add.f32 	%f958, %f951, 0f00000000;
	ex2.approx.f32 	%f959, %f958;
	mul.f32 	%f960, %f957, %f959;
	setp.lt.f32	%p174, %f949, 0fC2D20000;
	selp.f32	%f961, 0f00000000, %f960, %p174;
	setp.gt.f32	%p175, %f949, 0f42D20000;
	selp.f32	%f962, 0f7F800000, %f961, %p175;
	sub.f32 	%f963, %f160, %f962;
	mul.f32 	%f964, %f64, %f963;
	mul.f32 	%f175, %f110, %f964;
	mul.f32 	%f965, %f1746, %f962;
	mul.f32 	%f966, %f1704, %f160;
	sub.f32 	%f967, %f966, %f965;
	cvt.f64.f32	%fd203, %f967;
	mul.f64 	%fd204, %fd47, %fd203;
	cvt.f64.f32	%fd205, %f110;
	mul.f64 	%fd48, %fd205, %fd204;
	mul.f32 	%f176, %f110, %f123;
	setp.leu.f32	%p176, %f124, 0f3C23D70A;
	@%p176 bra 	BB0_136;

	div.rn.f32 	%f968, %f125, %f124;
	add.f32 	%f1880, %f968, 0fBF800000;

BB0_136:
	mov.f32 	%f1881, 0f00000000;
	@%p176 bra 	BB0_154;

	setp.eq.s64	%p178, %rd5, -9223372036854775808;
	cvt.f64.f32	%fd49, %f124;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r90}, %fd49;
	}
	abs.f64 	%fd50, %fd49;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd50;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd191;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd283, [retval0+0];
	
	//{
	}// Callseq End 3
	setp.lt.s32	%p179, %r90, 0;
	and.pred  	%p12, %p179, %p178;
	@!%p12 bra 	BB0_139;
	bra.uni 	BB0_138;

BB0_138:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r336}, %fd283;
	}
	xor.b32  	%r337, %r336, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r338, %temp}, %fd283;
	}
	mov.b64 	%fd283, {%r338, %r337};

BB0_139:
	setp.eq.f32	%p180, %f124, 0f00000000;
	@%p180 bra 	BB0_142;
	bra.uni 	BB0_140;

BB0_142:
	setp.lt.s32	%p183, %r87, 0;
	mov.u32 	%r339, 0;
	selp.b32	%r340, %r90, 0, %p178;
	or.b32  	%r341, %r340, 2146435072;
	selp.b32	%r342, %r341, %r340, %p183;
	mov.b64 	%fd283, {%r339, %r342};
	bra.uni 	BB0_143;

BB0_140:
	setp.gt.s32	%p181, %r90, -1;
	@%p181 bra 	BB0_143;

	cvt.rzi.f64.f64	%fd208, %fd191;
	setp.neu.f64	%p182, %fd208, 0d4000000000000000;
	selp.f64	%fd283, 0dFFF8000000000000, %fd283, %p182;

BB0_143:
	add.f64 	%fd284, %fd49, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r343}, %fd284;
	}
	and.b32  	%r344, %r343, 2146435072;
	setp.ne.s32	%p185, %r344, 2146435072;
	@%p185 bra 	BB0_144;

	setp.gtu.f64	%p186, %fd50, 0d7FF0000000000000;
	@%p186 bra 	BB0_153;

	and.b32  	%r345, %r87, 2147483647;
	setp.ne.s32	%p187, %r345, 2146435072;
	@%p187 bra 	BB0_148;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r346, %temp}, %fd191;
	}
	setp.eq.s32	%p188, %r346, 0;
	@%p188 bra 	BB0_152;
	bra.uni 	BB0_148;

BB0_152:
	setp.lt.s32	%p191, %r87, 0;
	mov.u32 	%r352, 0;
	setp.gt.f64	%p192, %fd50, 0d3FF0000000000000;
	selp.b32	%r353, 2146435072, 0, %p192;
	xor.b32  	%r354, %r353, 2146435072;
	selp.b32	%r355, %r354, %r353, %p191;
	setp.eq.f32	%p193, %f124, 0fBF800000;
	selp.b32	%r356, 1072693248, %r355, %p193;
	mov.b64 	%fd284, {%r352, %r356};
	bra.uni 	BB0_153;

BB0_144:
	mov.f64 	%fd284, %fd283;

BB0_153:
	setp.eq.f32	%p194, %f124, 0f3F800000;
	selp.f64	%fd210, 0d3FF0000000000000, %fd284, %p194;
	cvt.f64.f32	%fd211, %f125;
	div.rn.f64 	%fd212, %fd211, %fd210;
	cvt.rn.f32.f64	%f1881, %fd212;

BB0_154:
	mov.f32 	%f970, 0f47C35000;
	min.f32 	%f971, %f1881, %f970;
	cvt.f64.f32	%fd61, %f971;
	min.f32 	%f181, %f1880, %f970;
	fma.rn.f32 	%f1861, %f181, %f144, %f1861;
	cvt.f64.f32	%fd62, %f144;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r91}, %fd62;
	}
	abs.f64 	%fd63, %fd62;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd63;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd191;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd286, [retval0+0];
	
	//{
	}// Callseq End 4
	setp.lt.s32	%p195, %r91, 0;
	setp.eq.s64	%p196, %rd5, -9223372036854775808;
	and.pred  	%p13, %p195, %p196;
	@!%p13 bra 	BB0_156;
	bra.uni 	BB0_155;

BB0_155:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r357}, %fd286;
	}
	xor.b32  	%r358, %r357, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r359, %temp}, %fd286;
	}
	mov.b64 	%fd286, {%r359, %r358};

BB0_156:
	setp.eq.f32	%p197, %f144, 0f00000000;
	@%p197 bra 	BB0_159;
	bra.uni 	BB0_157;

BB0_159:
	setp.lt.s32	%p200, %r87, 0;
	mov.u32 	%r360, 0;
	selp.b32	%r361, %r91, 0, %p196;
	or.b32  	%r362, %r361, 2146435072;
	selp.b32	%r363, %r362, %r361, %p200;
	mov.b64 	%fd286, {%r360, %r363};
	bra.uni 	BB0_160;

BB0_157:
	setp.gt.s32	%p198, %r91, -1;
	@%p198 bra 	BB0_160;

	cvt.rzi.f64.f64	%fd215, %fd191;
	setp.neu.f64	%p199, %fd215, 0d4000000000000000;
	selp.f64	%fd286, 0dFFF8000000000000, %fd286, %p199;

BB0_160:
	add.f64 	%fd287, %fd62, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r364}, %fd287;
	}
	and.b32  	%r365, %r364, 2146435072;
	setp.ne.s32	%p202, %r365, 2146435072;
	@%p202 bra 	BB0_161;

	setp.gtu.f64	%p203, %fd63, 0d7FF0000000000000;
	@%p203 bra 	BB0_170;

	and.b32  	%r366, %r87, 2147483647;
	setp.ne.s32	%p204, %r366, 2146435072;
	@%p204 bra 	BB0_165;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r367, %temp}, %fd191;
	}
	setp.eq.s32	%p205, %r367, 0;
	@%p205 bra 	BB0_169;
	bra.uni 	BB0_165;

BB0_169:
	setp.lt.s32	%p208, %r87, 0;
	mov.u32 	%r373, 0;
	setp.gt.f64	%p209, %fd63, 0d3FF0000000000000;
	selp.b32	%r374, 2146435072, 0, %p209;
	xor.b32  	%r375, %r374, 2146435072;
	selp.b32	%r376, %r375, %r374, %p208;
	setp.eq.f32	%p210, %f144, 0fBF800000;
	selp.b32	%r377, 1072693248, %r376, %p210;
	mov.b64 	%fd287, {%r373, %r377};
	bra.uni 	BB0_170;

BB0_161:
	mov.f64 	%fd287, %fd286;

BB0_170:
	setp.eq.f32	%p211, %f144, 0f3F800000;
	selp.f64	%fd217, 0d3FF0000000000000, %fd287, %p211;
	mul.f64 	%fd218, %fd61, %fd217;
	mul.f32 	%f972, %f181, %f145;
	cvt.f64.f32	%fd219, %f972;
	sub.f64 	%fd220, %fd219, %fd218;
	cvt.f64.f32	%fd221, %f1865;
	add.f64 	%fd222, %fd221, %fd220;
	cvt.rn.f32.f64	%f1865, %fd222;
	fma.rn.f32 	%f1860, %f181, %f175, %f1860;
	cvt.f64.f32	%fd74, %f175;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r92}, %fd74;
	}
	abs.f64 	%fd75, %fd74;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd75;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd191;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd289, [retval0+0];
	
	//{
	}// Callseq End 5
	setp.lt.s32	%p212, %r92, 0;
	and.pred  	%p14, %p212, %p196;
	@!%p14 bra 	BB0_172;
	bra.uni 	BB0_171;

BB0_171:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r378}, %fd289;
	}
	xor.b32  	%r379, %r378, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r380, %temp}, %fd289;
	}
	mov.b64 	%fd289, {%r380, %r379};

BB0_172:
	setp.eq.f32	%p214, %f175, 0f00000000;
	@%p214 bra 	BB0_175;
	bra.uni 	BB0_173;

BB0_175:
	setp.lt.s32	%p217, %r87, 0;
	mov.u32 	%r381, 0;
	selp.b32	%r382, %r92, 0, %p196;
	or.b32  	%r383, %r382, 2146435072;
	selp.b32	%r384, %r383, %r382, %p217;
	mov.b64 	%fd289, {%r381, %r384};
	bra.uni 	BB0_176;

BB0_173:
	setp.gt.s32	%p215, %r92, -1;
	@%p215 bra 	BB0_176;

	cvt.rzi.f64.f64	%fd225, %fd191;
	setp.neu.f64	%p216, %fd225, 0d4000000000000000;
	selp.f64	%fd289, 0dFFF8000000000000, %fd289, %p216;

BB0_176:
	add.f64 	%fd290, %fd74, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r385}, %fd290;
	}
	and.b32  	%r386, %r385, 2146435072;
	setp.ne.s32	%p219, %r386, 2146435072;
	@%p219 bra 	BB0_177;

	setp.gtu.f64	%p220, %fd75, 0d7FF0000000000000;
	@%p220 bra 	BB0_186;

	and.b32  	%r387, %r87, 2147483647;
	setp.ne.s32	%p221, %r387, 2146435072;
	@%p221 bra 	BB0_181;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r388, %temp}, %fd191;
	}
	setp.eq.s32	%p222, %r388, 0;
	@%p222 bra 	BB0_185;
	bra.uni 	BB0_181;

BB0_185:
	setp.lt.s32	%p225, %r87, 0;
	mov.u32 	%r394, 0;
	setp.gt.f64	%p226, %fd75, 0d3FF0000000000000;
	selp.b32	%r395, 2146435072, 0, %p226;
	xor.b32  	%r396, %r395, 2146435072;
	selp.b32	%r397, %r396, %r395, %p225;
	setp.eq.f32	%p227, %f175, 0fBF800000;
	selp.b32	%r398, 1072693248, %r397, %p227;
	mov.b64 	%fd290, {%r394, %r398};
	bra.uni 	BB0_186;

BB0_177:
	mov.f64 	%fd290, %fd289;

BB0_186:
	setp.eq.f32	%p228, %f175, 0f3F800000;
	selp.f64	%fd227, 0d3FF0000000000000, %fd290, %p228;
	mul.f64 	%fd228, %fd61, %fd227;
	cvt.rn.f32.f64	%f973, %fd48;
	mul.f32 	%f974, %f181, %f973;
	cvt.f64.f32	%fd229, %f974;
	sub.f64 	%fd230, %fd229, %fd228;
	cvt.f64.f32	%fd231, %f1864;
	add.f64 	%fd232, %fd231, %fd230;
	cvt.rn.f32.f64	%f1864, %fd232;
	fma.rn.f32 	%f1859, %f181, %f176, %f1859;
	cvt.f64.f32	%fd86, %f176;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r93}, %fd86;
	}
	abs.f64 	%fd87, %fd86;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd87;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd191;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd292, [retval0+0];
	
	//{
	}// Callseq End 6
	setp.lt.s32	%p229, %r93, 0;
	and.pred  	%p15, %p229, %p196;
	@!%p15 bra 	BB0_188;
	bra.uni 	BB0_187;

BB0_187:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r399}, %fd292;
	}
	xor.b32  	%r400, %r399, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r401, %temp}, %fd292;
	}
	mov.b64 	%fd292, {%r401, %r400};

BB0_188:
	setp.eq.f32	%p231, %f176, 0f00000000;
	@%p231 bra 	BB0_191;
	bra.uni 	BB0_189;

BB0_191:
	setp.lt.s32	%p234, %r87, 0;
	mov.u32 	%r402, 0;
	selp.b32	%r403, %r93, 0, %p196;
	or.b32  	%r404, %r403, 2146435072;
	selp.b32	%r405, %r404, %r403, %p234;
	mov.b64 	%fd292, {%r402, %r405};
	bra.uni 	BB0_192;

BB0_189:
	setp.gt.s32	%p232, %r93, -1;
	@%p232 bra 	BB0_192;

	cvt.rzi.f64.f64	%fd235, %fd191;
	setp.neu.f64	%p233, %fd235, 0d4000000000000000;
	selp.f64	%fd292, 0dFFF8000000000000, %fd292, %p233;

BB0_192:
	add.f64 	%fd293, %fd86, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r406}, %fd293;
	}
	and.b32  	%r407, %r406, 2146435072;
	setp.ne.s32	%p236, %r407, 2146435072;
	@%p236 bra 	BB0_193;

	setp.gtu.f64	%p237, %fd87, 0d7FF0000000000000;
	@%p237 bra 	BB0_202;

	and.b32  	%r408, %r87, 2147483647;
	setp.ne.s32	%p238, %r408, 2146435072;
	@%p238 bra 	BB0_197;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r409, %temp}, %fd191;
	}
	setp.eq.s32	%p239, %r409, 0;
	@%p239 bra 	BB0_201;
	bra.uni 	BB0_197;

BB0_201:
	setp.lt.s32	%p242, %r87, 0;
	mov.u32 	%r415, 0;
	setp.gt.f64	%p243, %fd87, 0d3FF0000000000000;
	selp.b32	%r416, 2146435072, 0, %p243;
	xor.b32  	%r417, %r416, 2146435072;
	selp.b32	%r418, %r417, %r416, %p242;
	setp.eq.f32	%p244, %f176, 0fBF800000;
	selp.b32	%r419, 1072693248, %r418, %p244;
	mov.b64 	%fd293, {%r415, %r419};
	bra.uni 	BB0_202;

BB0_193:
	mov.f64 	%fd293, %fd292;

BB0_202:
	mul.f32 	%f975, %f181, 0f00000000;
	cvt.f64.f32	%fd237, %f975;
	setp.eq.f32	%p245, %f176, 0f3F800000;
	selp.f64	%fd238, 0d3FF0000000000000, %fd293, %p245;
	mul.f64 	%fd239, %fd61, %fd238;
	sub.f64 	%fd240, %fd237, %fd239;
	cvt.f64.f32	%fd241, %f1863;
	add.f64 	%fd242, %fd241, %fd240;
	cvt.rn.f32.f64	%f1863, %fd242;
	add.f32 	%f1858, %f1858, %f181;
	cvt.f64.f32	%fd243, %f1862;
	sub.f64 	%fd244, %fd237, %fd61;
	add.f64 	%fd245, %fd243, %fd244;
	cvt.rn.f32.f64	%f1862, %fd245;
	add.s32 	%r541, %r541, 1;
	setp.lt.s32	%p246, %r541, %r113;
	@%p246 bra 	BB0_78;

	add.s32 	%r540, %r540, 1;
	setp.lt.s32	%p247, %r540, %r113;
	@%p247 bra 	BB0_77;

BB0_204:
	ld.param.u32 	%r499, [_Z13kernel_MLEFitPffiiS_S_S_i_param_3];
	div.rn.f32 	%f976, %f1861, %f1865;
	mov.f32 	%f977, 0fBF800000;
	max.f32 	%f978, %f976, %f977;
	mov.f32 	%f979, 0f3F800000;
	min.f32 	%f980, %f978, %f979;
	div.rn.f32 	%f981, %f1860, %f1864;
	max.f32 	%f982, %f981, %f977;
	min.f32 	%f983, %f982, %f979;
	div.rn.f32 	%f984, %f1859, %f1863;
	mov.f32 	%f985, 0fC2C80000;
	max.f32 	%f986, %f984, %f985;
	mov.f32 	%f987, 0f42C80000;
	min.f32 	%f988, %f986, %f987;
	div.rn.f32 	%f989, %f1858, %f1862;
	mov.f32 	%f990, 0fC0000000;
	max.f32 	%f991, %f989, %f990;
	mov.f32 	%f992, 0f40000000;
	min.f32 	%f993, %f991, %f992;
	mul.f32 	%f994, %f988, 0f3F000000;
	setp.lt.s32	%p248, %r539, 2;
	selp.f32	%f995, %f994, %f988, %p248;
	sub.f32 	%f1893, %f1893, %f980;
	sub.f32 	%f1892, %f1892, %f983;
	sub.f32 	%f996, %f1891, %f995;
	sub.f32 	%f997, %f1838, %f993;
	max.f32 	%f1891, %f996, %f979;
	mov.f32 	%f998, 0f3C23D70A;
	max.f32 	%f1838, %f997, %f998;
	add.s32 	%r539, %r539, 1;
	setp.lt.s32	%p249, %r539, %r499;
	@%p249 bra 	BB0_75;

BB0_205:
	mov.f32 	%f1905, 0f00000000;
	mov.f32 	%f1906, %f1905;
	mov.f32 	%f1907, %f1905;
	mov.f32 	%f1908, %f1905;
	mov.f32 	%f1909, %f1905;
	mov.f32 	%f1910, %f1905;
	mov.f32 	%f1911, %f1905;
	mov.f32 	%f1912, %f1905;
	mov.f32 	%f1913, %f1905;
	mov.f32 	%f1914, %f1905;
	mov.f32 	%f1932, %f1905;
	@%p23 bra 	BB0_260;

	div.rn.f32 	%f1021, %f1891, 0fC0206C98;
	div.rn.f32 	%f206, %f1021, %f375;
	mov.u32 	%r420, 0;
	mov.f32 	%f1905, 0f00000000;
	mov.f32 	%f1906, %f1905;
	mov.f32 	%f1907, %f1905;
	mov.f32 	%f1908, %f1905;
	mov.f32 	%f1909, %f1905;
	mov.f32 	%f1910, %f1905;
	mov.f32 	%f1911, %f1905;
	mov.f32 	%f1912, %f1905;
	mov.f32 	%f1913, %f1905;
	mov.f32 	%f1914, %f1905;
	mov.f32 	%f1932, %f1905;
	mov.u32 	%r542, %r420;

BB0_207:
	cvt.rn.f32.s32	%f1022, %r542;
	sub.f32 	%f1023, %f1022, %f1893;
	add.f32 	%f1024, %f1023, 0f3F000000;
	sqrt.rn.f32 	%f218, %f40;
	mul.f32 	%f219, %f1024, %f218;
	abs.f32 	%f220, %f219;
	mul.f32 	%f221, %f219, %f219;
	add.f32 	%f1025, %f1023, 0fBF000000;
	mul.f32 	%f222, %f1025, %f218;
	abs.f32 	%f223, %f222;
	mul.f32 	%f224, %f222, %f222;
	add.f32 	%f1026, %f1022, 0f3F000000;
	sub.f32 	%f1027, %f1026, %f1893;
	div.rn.f32 	%f225, %f1027, %f375;
	mov.f32 	%f1028, 0f3F800000;
	cvt.rzi.f32.f32	%f1029, %f1028;
	add.f32 	%f1030, %f1029, %f1029;
	mov.f32 	%f1031, 0f40000000;
	sub.f32 	%f1032, %f1031, %f1030;
	abs.f32 	%f226, %f1032;
	setp.eq.f32	%p251, %f226, 0f3F800000;
	abs.f32 	%f227, %f225;
	setp.lt.f32	%p252, %f227, 0f00800000;
	mul.f32 	%f1033, %f227, 0f4B800000;
	selp.f32	%f1034, 0fC3170000, 0fC2FE0000, %p252;
	selp.f32	%f1035, %f1033, %f227, %p252;
	mov.b32 	 %r424, %f1035;
	and.b32  	%r425, %r424, 8388607;
	or.b32  	%r426, %r425, 1065353216;
	mov.b32 	 %f1036, %r426;
	shr.u32 	%r427, %r424, 23;
	cvt.rn.f32.u32	%f1037, %r427;
	add.f32 	%f1038, %f1034, %f1037;
	setp.gt.f32	%p253, %f1036, 0f3FB504F3;
	mul.f32 	%f1039, %f1036, 0f3F000000;
	add.f32 	%f1040, %f1038, 0f3F800000;
	selp.f32	%f1041, %f1039, %f1036, %p253;
	selp.f32	%f1042, %f1040, %f1038, %p253;
	add.f32 	%f228, %f1041, 0fBF800000;
	add.f32 	%f229, %f1041, 0f3F800000;
	add.f32 	%f230, %f228, %f228;
	mov.f32 	%f1043, 0f3F317200;
	mul.rn.f32 	%f231, %f1042, %f1043;
	mov.f32 	%f1044, 0f35BFBE8E;
	mul.rn.f32 	%f232, %f1042, %f1044;
	setp.lt.f32	%p254, %f225, 0f00000000;
	and.pred  	%p16, %p254, %p251;
	add.f32 	%f1045, %f225, %f225;
	selp.f32	%f233, %f1045, 0f00000000, %p251;
	add.f32 	%f1047, %f1022, 0fBF000000;
	sub.f32 	%f1048, %f1047, %f1893;
	div.rn.f32 	%f236, %f1048, %f375;
	abs.f32 	%f237, %f236;
	setp.lt.f32	%p255, %f237, 0f00800000;
	mul.f32 	%f1049, %f237, 0f4B800000;
	selp.f32	%f1050, 0fC3170000, 0fC2FE0000, %p255;
	selp.f32	%f1051, %f1049, %f237, %p255;
	mov.b32 	 %r428, %f1051;
	and.b32  	%r429, %r428, 8388607;
	or.b32  	%r430, %r429, 1065353216;
	mov.b32 	 %f1052, %r430;
	shr.u32 	%r431, %r428, 23;
	cvt.rn.f32.u32	%f1053, %r431;
	add.f32 	%f1054, %f1050, %f1053;
	setp.gt.f32	%p256, %f1052, 0f3FB504F3;
	mul.f32 	%f1055, %f1052, 0f3F000000;
	add.f32 	%f1056, %f1054, 0f3F800000;
	selp.f32	%f1057, %f1055, %f1052, %p256;
	selp.f32	%f1058, %f1056, %f1054, %p256;
	add.f32 	%f238, %f1057, 0fBF800000;
	add.f32 	%f239, %f1057, 0f3F800000;
	add.f32 	%f240, %f238, %f238;
	mul.rn.f32 	%f241, %f1058, %f1043;
	mul.rn.f32 	%f242, %f1058, %f1044;
	setp.lt.f32	%p257, %f236, 0f00000000;
	and.pred  	%p17, %p257, %p251;
	add.f32 	%f1059, %f236, %f236;
	selp.f32	%f243, %f1059, 0f00000000, %p251;
	mov.b32 	 %r432, %f222;
	and.b32  	%r102, %r432, -2147483648;
	mov.b32 	 %r433, %f219;
	and.b32  	%r103, %r433, -2147483648;
	mov.u32 	%r543, %r420;

BB0_208:
	setp.ltu.f32	%p258, %f220, 0f3F800000;
	@%p258 bra 	BB0_210;
	bra.uni 	BB0_209;

BB0_210:
	cvt.rn.f32.s32	%f1804, %r542;
	sub.f32 	%f1803, %f1804, %f1893;
	add.f32 	%f1802, %f1803, 0f3F000000;
	mul.f32 	%f1801, %f1802, %f218;
	mov.f32 	%f1079, 0f3BA0C9F8;
	mov.f32 	%f1080, 0fBA1268FB;
	fma.rn.f32 	%f1081, %f1080, %f221, %f1079;
	mov.f32 	%f1082, 0fBCDABFD4;
	fma.rn.f32 	%f1083, %f1081, %f221, %f1082;
	mov.f32 	%f1084, 0f3DE70331;
	fma.rn.f32 	%f1085, %f1083, %f221, %f1084;
	mov.f32 	%f1086, 0fBEC09330;
	fma.rn.f32 	%f1087, %f1085, %f221, %f1086;
	mov.f32 	%f1088, 0f3F906EBA;
	fma.rn.f32 	%f1089, %f1087, %f221, %f1088;
	mul.f32 	%f1916, %f1801, %f1089;
	bra.uni 	BB0_211;

BB0_209:
	mov.f32 	%f1765, 0f3F800000;
	setp.ltu.f32	%p259, %f220, 0f407AD445;
	mov.f32 	%f1061, 0f3A03BB71;
	mov.f32 	%f1062, 0fB7B730FB;
	fma.rn.f32 	%f1063, %f1062, %f220, %f1061;
	mov.f32 	%f1064, 0fBBACA3B3;
	fma.rn.f32 	%f1065, %f1063, %f220, %f1064;
	mov.f32 	%f1066, 0f3D0A7445;
	fma.rn.f32 	%f1067, %f1065, %f220, %f1066;
	mov.f32 	%f1068, 0fBE1B3B75;
	fma.rn.f32 	%f1069, %f1067, %f220, %f1068;
	mov.f32 	%f1070, 0fBF6B385A;
	fma.rn.f32 	%f1071, %f1069, %f220, %f1070;
	mov.f32 	%f1072, 0fBFD0316E;
	fma.rn.f32 	%f1073, %f1071, %f220, %f1072;
	mov.f32 	%f1074, 0fBA031CCE;
	fma.rn.f32 	%f1075, %f1073, %f220, %f1074;
	ex2.approx.ftz.f32 	%f1076, %f1075;
	sub.f32 	%f1078, %f1765, %f1076;
	mov.b32 	 %r434, %f1078;
	selp.b32	%r435, %r434, 1065353216, %p259;
	or.b32  	%r436, %r435, %r103;
	mov.b32 	 %f1916, %r436;

BB0_211:
	setp.ltu.f32	%p260, %f223, 0f3F800000;
	@%p260 bra 	BB0_213;
	bra.uni 	BB0_212;

BB0_213:
	cvt.rn.f32.s32	%f1800, %r542;
	sub.f32 	%f1799, %f1800, %f1893;
	add.f32 	%f1798, %f1799, 0fBF000000;
	mul.f32 	%f1797, %f1798, %f218;
	mov.f32 	%f1108, 0f3BA0C9F8;
	mov.f32 	%f1109, 0fBA1268FB;
	fma.rn.f32 	%f1110, %f1109, %f224, %f1108;
	mov.f32 	%f1111, 0fBCDABFD4;
	fma.rn.f32 	%f1112, %f1110, %f224, %f1111;
	mov.f32 	%f1113, 0f3DE70331;
	fma.rn.f32 	%f1114, %f1112, %f224, %f1113;
	mov.f32 	%f1115, 0fBEC09330;
	fma.rn.f32 	%f1116, %f1114, %f224, %f1115;
	mov.f32 	%f1117, 0f3F906EBA;
	fma.rn.f32 	%f1118, %f1116, %f224, %f1117;
	mul.f32 	%f1917, %f1797, %f1118;
	bra.uni 	BB0_214;

BB0_212:
	mov.f32 	%f1766, 0f3F800000;
	setp.ltu.f32	%p261, %f223, 0f407AD445;
	mov.f32 	%f1090, 0f3A03BB71;
	mov.f32 	%f1091, 0fB7B730FB;
	fma.rn.f32 	%f1092, %f1091, %f223, %f1090;
	mov.f32 	%f1093, 0fBBACA3B3;
	fma.rn.f32 	%f1094, %f1092, %f223, %f1093;
	mov.f32 	%f1095, 0f3D0A7445;
	fma.rn.f32 	%f1096, %f1094, %f223, %f1095;
	mov.f32 	%f1097, 0fBE1B3B75;
	fma.rn.f32 	%f1098, %f1096, %f223, %f1097;
	mov.f32 	%f1099, 0fBF6B385A;
	fma.rn.f32 	%f1100, %f1098, %f223, %f1099;
	mov.f32 	%f1101, 0fBFD0316E;
	fma.rn.f32 	%f1102, %f1100, %f223, %f1101;
	mov.f32 	%f1103, 0fBA031CCE;
	fma.rn.f32 	%f1104, %f1102, %f223, %f1103;
	ex2.approx.ftz.f32 	%f1105, %f1104;
	sub.f32 	%f1107, %f1766, %f1105;
	mov.b32 	 %r437, %f1107;
	selp.b32	%r438, %r437, 1065353216, %p261;
	or.b32  	%r439, %r438, %r102;
	mov.b32 	 %f1917, %r439;

BB0_214:
	sub.f32 	%f1119, %f1916, %f1917;
	mul.f32 	%f263, %f1119, 0f3F000000;
	cvt.rn.f32.s32	%f264, %r543;
	sub.f32 	%f265, %f264, %f1892;
	add.f32 	%f1120, %f265, 0f3F000000;
	mul.f32 	%f266, %f1120, %f218;
	abs.f32 	%f267, %f266;
	setp.ltu.f32	%p262, %f267, 0f3F800000;
	@%p262 bra 	BB0_216;
	bra.uni 	BB0_215;

BB0_216:
	mul.f32 	%f1139, %f266, %f266;
	mov.f32 	%f1140, 0f3BA0C9F8;
	mov.f32 	%f1141, 0fBA1268FB;
	fma.rn.f32 	%f1142, %f1141, %f1139, %f1140;
	mov.f32 	%f1143, 0fBCDABFD4;
	fma.rn.f32 	%f1144, %f1142, %f1139, %f1143;
	mov.f32 	%f1145, 0f3DE70331;
	fma.rn.f32 	%f1146, %f1144, %f1139, %f1145;
	mov.f32 	%f1147, 0fBEC09330;
	fma.rn.f32 	%f1148, %f1146, %f1139, %f1147;
	mov.f32 	%f1149, 0f3F906EBA;
	fma.rn.f32 	%f1150, %f1148, %f1139, %f1149;
	mul.f32 	%f1918, %f266, %f1150;
	bra.uni 	BB0_217;

BB0_215:
	mov.f32 	%f1767, 0f3F800000;
	mov.f32 	%f1121, 0f3A03BB71;
	mov.f32 	%f1122, 0fB7B730FB;
	fma.rn.f32 	%f1123, %f1122, %f267, %f1121;
	mov.f32 	%f1124, 0fBBACA3B3;
	fma.rn.f32 	%f1125, %f1123, %f267, %f1124;
	mov.f32 	%f1126, 0f3D0A7445;
	fma.rn.f32 	%f1127, %f1125, %f267, %f1126;
	mov.f32 	%f1128, 0fBE1B3B75;
	fma.rn.f32 	%f1129, %f1127, %f267, %f1128;
	mov.f32 	%f1130, 0fBF6B385A;
	fma.rn.f32 	%f1131, %f1129, %f267, %f1130;
	mov.f32 	%f1132, 0fBFD0316E;
	fma.rn.f32 	%f1133, %f1131, %f267, %f1132;
	mov.f32 	%f1134, 0fBA031CCE;
	fma.rn.f32 	%f1135, %f1133, %f267, %f1134;
	ex2.approx.ftz.f32 	%f1136, %f1135;
	sub.f32 	%f1138, %f1767, %f1136;
	mov.b32 	 %r440, %f1138;
	setp.ltu.f32	%p263, %f267, 0f407AD445;
	selp.b32	%r441, %r440, 1065353216, %p263;
	mov.b32 	 %r442, %f266;
	and.b32  	%r443, %r442, -2147483648;
	or.b32  	%r444, %r441, %r443;
	mov.b32 	 %f1918, %r444;

BB0_217:
	add.f32 	%f1151, %f265, 0fBF000000;
	mul.f32 	%f271, %f1151, %f218;
	abs.f32 	%f272, %f271;
	setp.ltu.f32	%p264, %f272, 0f3F800000;
	@%p264 bra 	BB0_219;
	bra.uni 	BB0_218;

BB0_219:
	mul.f32 	%f1170, %f271, %f271;
	mov.f32 	%f1171, 0f3BA0C9F8;
	mov.f32 	%f1172, 0fBA1268FB;
	fma.rn.f32 	%f1173, %f1172, %f1170, %f1171;
	mov.f32 	%f1174, 0fBCDABFD4;
	fma.rn.f32 	%f1175, %f1173, %f1170, %f1174;
	mov.f32 	%f1176, 0f3DE70331;
	fma.rn.f32 	%f1177, %f1175, %f1170, %f1176;
	mov.f32 	%f1178, 0fBEC09330;
	fma.rn.f32 	%f1179, %f1177, %f1170, %f1178;
	mov.f32 	%f1180, 0f3F906EBA;
	fma.rn.f32 	%f1181, %f1179, %f1170, %f1180;
	mul.f32 	%f1919, %f271, %f1181;
	bra.uni 	BB0_220;

BB0_218:
	mov.f32 	%f1768, 0f3F800000;
	mov.f32 	%f1152, 0f3A03BB71;
	mov.f32 	%f1153, 0fB7B730FB;
	fma.rn.f32 	%f1154, %f1153, %f272, %f1152;
	mov.f32 	%f1155, 0fBBACA3B3;
	fma.rn.f32 	%f1156, %f1154, %f272, %f1155;
	mov.f32 	%f1157, 0f3D0A7445;
	fma.rn.f32 	%f1158, %f1156, %f272, %f1157;
	mov.f32 	%f1159, 0fBE1B3B75;
	fma.rn.f32 	%f1160, %f1158, %f272, %f1159;
	mov.f32 	%f1161, 0fBF6B385A;
	fma.rn.f32 	%f1162, %f1160, %f272, %f1161;
	mov.f32 	%f1163, 0fBFD0316E;
	fma.rn.f32 	%f1164, %f1162, %f272, %f1163;
	mov.f32 	%f1165, 0fBA031CCE;
	fma.rn.f32 	%f1166, %f1164, %f272, %f1165;
	ex2.approx.ftz.f32 	%f1167, %f1166;
	sub.f32 	%f1169, %f1768, %f1167;
	mov.b32 	 %r445, %f1169;
	setp.ltu.f32	%p265, %f272, 0f407AD445;
	selp.b32	%r446, %r445, 1065353216, %p265;
	mov.b32 	 %r447, %f271;
	and.b32  	%r448, %r447, -2147483648;
	or.b32  	%r449, %r446, %r448;
	mov.b32 	 %f1919, %r449;

BB0_220:
	mov.f32 	%f1769, 0f40000000;
	mul.lo.s32 	%r517, %r113, %r113;
	mov.u32 	%r516, %tid.x;
	mul.lo.s32 	%r515, %r516, %r517;
	add.s32 	%r514, %r542, %r515;
	sub.f32 	%f1184, %f1918, %f1919;
	mul.f32 	%f276, %f1184, 0f3F000000;
	mul.f32 	%f1185, %f263, %f1891;
	fma.rn.f32 	%f277, %f276, %f1185, %f1838;
	mad.lo.s32 	%r450, %r543, %r113, %r514;
	shl.b32 	%r451, %r450, 2;
	mov.u32 	%r452, _ZZ13kernel_MLEFitPffiiS_S_S_iE6s_data;
	add.s32 	%r453, %r452, %r451;
	ld.shared.f32 	%f278, [%r453];
	// inline asm
	rcp.approx.ftz.f32 %f1182,%f229;
	// inline asm
	mul.f32 	%f1186, %f1182, %f230;
	mul.f32 	%f1187, %f1186, %f1186;
	mov.f32 	%f1188, 0f3C4CAF63;
	mov.f32 	%f1189, 0f3B18F0FE;
	fma.rn.f32 	%f1190, %f1189, %f1187, %f1188;
	mov.f32 	%f1191, 0f3DAAAABD;
	fma.rn.f32 	%f1192, %f1190, %f1187, %f1191;
	mul.rn.f32 	%f1193, %f1192, %f1187;
	mul.rn.f32 	%f1194, %f1193, %f1186;
	sub.f32 	%f1195, %f228, %f1186;
	neg.f32 	%f1196, %f1186;
	add.f32 	%f1197, %f1195, %f1195;
	fma.rn.f32 	%f1198, %f1196, %f228, %f1197;
	mul.rn.f32 	%f1199, %f1182, %f1198;
	add.f32 	%f1200, %f1194, %f1186;
	sub.f32 	%f1201, %f1186, %f1200;
	add.f32 	%f1202, %f1194, %f1201;
	add.f32 	%f1203, %f1199, %f1202;
	add.f32 	%f1204, %f1200, %f1203;
	sub.f32 	%f1205, %f1200, %f1204;
	add.f32 	%f1206, %f1203, %f1205;
	add.f32 	%f1207, %f231, %f1204;
	sub.f32 	%f1208, %f231, %f1207;
	add.f32 	%f1209, %f1204, %f1208;
	add.f32 	%f1210, %f1206, %f1209;
	add.f32 	%f1211, %f232, %f1210;
	add.f32 	%f1212, %f1207, %f1211;
	sub.f32 	%f1213, %f1207, %f1212;
	add.f32 	%f1214, %f1211, %f1213;
	mul.rn.f32 	%f1216, %f1769, %f1212;
	neg.f32 	%f1217, %f1216;
	fma.rn.f32 	%f1218, %f1769, %f1212, %f1217;
	fma.rn.f32 	%f1219, %f1769, %f1214, %f1218;
	mov.f32 	%f1220, 0f00000000;
	fma.rn.f32 	%f1221, %f1220, %f1212, %f1219;
	add.rn.f32 	%f1222, %f1216, %f1221;
	neg.f32 	%f1223, %f1222;
	add.rn.f32 	%f1224, %f1216, %f1223;
	add.rn.f32 	%f1225, %f1224, %f1221;
	mov.b32 	 %r454, %f1222;
	setp.eq.s32	%p266, %r454, 1118925336;
	add.s32 	%r455, %r454, -1;
	mov.b32 	 %f1226, %r455;
	add.f32 	%f1227, %f1225, 0f37000000;
	selp.f32	%f1228, %f1226, %f1222, %p266;
	selp.f32	%f279, %f1227, %f1225, %p266;
	mul.f32 	%f1229, %f1228, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1230, %f1229;
	mov.f32 	%f1231, 0fBF317200;
	fma.rn.f32 	%f1232, %f1230, %f1231, %f1228;
	mov.f32 	%f1233, 0fB5BFBE8E;
	fma.rn.f32 	%f1234, %f1230, %f1233, %f1232;
	mul.f32 	%f1235, %f1234, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1236, %f1235;
	add.f32 	%f1237, %f1230, 0f00000000;
	ex2.approx.f32 	%f1238, %f1237;
	mul.f32 	%f1239, %f1236, %f1238;
	setp.lt.f32	%p267, %f1228, 0fC2D20000;
	selp.f32	%f1240, 0f00000000, %f1239, %p267;
	setp.gt.f32	%p268, %f1228, 0f42D20000;
	selp.f32	%f1920, 0f7F800000, %f1240, %p268;
	setp.eq.f32	%p269, %f1920, 0f7F800000;
	@%p269 bra 	BB0_222;

	fma.rn.f32 	%f1920, %f1920, %f279, %f1920;

BB0_222:
	setp.geu.f32	%p341, %f225, 0f00000000;
	mov.b32 	 %r456, %f1920;
	xor.b32  	%r457, %r456, -2147483648;
	mov.b32 	 %f1241, %r457;
	selp.f32	%f283, %f1241, %f1920, %p16;
	setp.eq.f32	%p270, %f225, 0f00000000;
	selp.f32	%f1921, %f233, %f283, %p270;
	@%p341 bra 	BB0_224;

	mov.f32 	%f1770, 0f40000000;
	cvt.rzi.f32.f32	%f1243, %f1770;
	setp.neu.f32	%p271, %f1243, 0f40000000;
	selp.f32	%f1921, 0f7FFFFFFF, %f283, %p271;

BB0_224:
	abs.f32 	%f1781, %f225;
	mov.f32 	%f1780, 0f00000000;
	mov.f32 	%f1779, 0f3DAAAABD;
	mov.f32 	%f1778, 0f3C4CAF63;
	mov.f32 	%f1777, 0f3B18F0FE;
	mov.f32 	%f1776, 0fB5BFBE8E;
	mov.f32 	%f1775, 0fBF317200;
	add.f32 	%f1774, %f1781, 0f40000000;
	mov.b32 	 %r518, %f1774;
	selp.f32	%f1773, 0fFF800000, 0f7F800000, %p16;
	add.f32 	%f1772, %f225, 0f40000000;
	mov.f32 	%f1771, 0f40000000;
	setp.gtu.f32	%p272, %f1781, 0f7F800000;
	selp.f32	%f1246, %f1772, %f1921, %p272;
	setp.neu.f32	%p273, %f1781, 0f7F800000;
	selp.f32	%f1247, %f1246, %f1773, %p273;
	setp.gt.s32	%p274, %r518, 2139095039;
	selp.f32	%f1248, %f1247, %f1921, %p274;
	mul.f32 	%f1249, %f1248, 0fBF000000;
	setp.eq.f32	%p275, %f225, 0f3F800000;
	selp.f32	%f1250, 0fBF000000, %f1249, %p275;
	mul.f32 	%f1251, %f1250, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1252, %f1251;
	fma.rn.f32 	%f1254, %f1252, %f1775, %f1250;
	fma.rn.f32 	%f1256, %f1252, %f1776, %f1254;
	mul.f32 	%f1257, %f1256, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1258, %f1257;
	add.f32 	%f1259, %f1252, 0f00000000;
	ex2.approx.f32 	%f1260, %f1259;
	mul.f32 	%f1261, %f1258, %f1260;
	setp.lt.f32	%p276, %f1250, 0fC2D20000;
	selp.f32	%f1262, 0f00000000, %f1261, %p276;
	setp.gt.f32	%p277, %f1250, 0f42D20000;
	selp.f32	%f287, 0f7F800000, %f1262, %p277;
	// inline asm
	rcp.approx.ftz.f32 %f1244,%f239;
	// inline asm
	mul.f32 	%f1263, %f1244, %f240;
	mul.f32 	%f1264, %f1263, %f1263;
	fma.rn.f32 	%f1267, %f1777, %f1264, %f1778;
	fma.rn.f32 	%f1269, %f1267, %f1264, %f1779;
	mul.rn.f32 	%f1270, %f1269, %f1264;
	mul.rn.f32 	%f1271, %f1270, %f1263;
	sub.f32 	%f1272, %f238, %f1263;
	neg.f32 	%f1273, %f1263;
	add.f32 	%f1274, %f1272, %f1272;
	fma.rn.f32 	%f1275, %f1273, %f238, %f1274;
	mul.rn.f32 	%f1276, %f1244, %f1275;
	add.f32 	%f1277, %f1271, %f1263;
	sub.f32 	%f1278, %f1263, %f1277;
	add.f32 	%f1279, %f1271, %f1278;
	add.f32 	%f1280, %f1276, %f1279;
	add.f32 	%f1281, %f1277, %f1280;
	sub.f32 	%f1282, %f1277, %f1281;
	add.f32 	%f1283, %f1280, %f1282;
	add.f32 	%f1284, %f241, %f1281;
	sub.f32 	%f1285, %f241, %f1284;
	add.f32 	%f1286, %f1281, %f1285;
	add.f32 	%f1287, %f1283, %f1286;
	add.f32 	%f1288, %f242, %f1287;
	add.f32 	%f1289, %f1284, %f1288;
	sub.f32 	%f1290, %f1284, %f1289;
	add.f32 	%f1291, %f1288, %f1290;
	mul.rn.f32 	%f1293, %f1771, %f1289;
	neg.f32 	%f1294, %f1293;
	fma.rn.f32 	%f1295, %f1771, %f1289, %f1294;
	fma.rn.f32 	%f1296, %f1771, %f1291, %f1295;
	fma.rn.f32 	%f1298, %f1780, %f1289, %f1296;
	add.rn.f32 	%f1299, %f1293, %f1298;
	neg.f32 	%f1300, %f1299;
	add.rn.f32 	%f1301, %f1293, %f1300;
	add.rn.f32 	%f1302, %f1301, %f1298;
	mov.b32 	 %r458, %f1299;
	setp.eq.s32	%p278, %r458, 1118925336;
	add.s32 	%r459, %r458, -1;
	mov.b32 	 %f1303, %r459;
	add.f32 	%f1304, %f1302, 0f37000000;
	selp.f32	%f1305, %f1303, %f1299, %p278;
	selp.f32	%f288, %f1304, %f1302, %p278;
	mul.f32 	%f1306, %f1305, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1307, %f1306;
	fma.rn.f32 	%f1308, %f1307, %f1775, %f1305;
	fma.rn.f32 	%f1309, %f1307, %f1776, %f1308;
	mul.f32 	%f1310, %f1309, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1311, %f1310;
	add.f32 	%f1312, %f1307, 0f00000000;
	ex2.approx.f32 	%f1313, %f1312;
	mul.f32 	%f1314, %f1311, %f1313;
	setp.lt.f32	%p279, %f1305, 0fC2D20000;
	selp.f32	%f1315, 0f00000000, %f1314, %p279;
	setp.gt.f32	%p280, %f1305, 0f42D20000;
	selp.f32	%f1922, 0f7F800000, %f1315, %p280;
	setp.eq.f32	%p281, %f1922, 0f7F800000;
	@%p281 bra 	BB0_226;

	fma.rn.f32 	%f1922, %f1922, %f288, %f1922;

BB0_226:
	setp.geu.f32	%p342, %f236, 0f00000000;
	mov.b32 	 %r460, %f1922;
	xor.b32  	%r461, %r460, -2147483648;
	mov.b32 	 %f1316, %r461;
	selp.f32	%f292, %f1316, %f1922, %p17;
	setp.eq.f32	%p282, %f236, 0f00000000;
	selp.f32	%f1923, %f243, %f292, %p282;
	@%p342 bra 	BB0_228;

	mov.f32 	%f1782, 0f40000000;
	cvt.rzi.f32.f32	%f1318, %f1782;
	setp.neu.f32	%p283, %f1318, 0f40000000;
	selp.f32	%f1923, 0f7FFFFFFF, %f292, %p283;

BB0_228:
	abs.f32 	%f1796, %f236;
	mov.f32 	%f1795, 0f35BFBE8E;
	mov.f32 	%f1794, 0f3F317200;
	cvt.rn.f32.s32	%f1793, %r543;
	add.f32 	%f1792, %f1796, 0f40000000;
	mov.b32 	 %r519, %f1792;
	selp.f32	%f1791, 0fFF800000, 0f7F800000, %p17;
	add.f32 	%f1790, %f236, 0f40000000;
	mov.f32 	%f1789, 0f00000000;
	mov.f32 	%f1788, 0f3DAAAABD;
	mov.f32 	%f1787, 0f3C4CAF63;
	mov.f32 	%f1786, 0f3B18F0FE;
	mov.f32 	%f1785, 0fB5BFBE8E;
	mov.f32 	%f1784, 0fBF317200;
	mov.f32 	%f1783, 0f40000000;
	setp.gtu.f32	%p284, %f1796, 0f7F800000;
	selp.f32	%f1321, %f1790, %f1923, %p284;
	setp.neu.f32	%p285, %f1796, 0f7F800000;
	selp.f32	%f1322, %f1321, %f1791, %p285;
	setp.gt.s32	%p286, %r519, 2139095039;
	selp.f32	%f1323, %f1322, %f1923, %p286;
	mul.f32 	%f1324, %f1323, 0fBF000000;
	setp.eq.f32	%p287, %f236, 0f3F800000;
	selp.f32	%f1325, 0fBF000000, %f1324, %p287;
	mul.f32 	%f1326, %f1325, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1327, %f1326;
	fma.rn.f32 	%f1329, %f1327, %f1784, %f1325;
	fma.rn.f32 	%f1331, %f1327, %f1785, %f1329;
	mul.f32 	%f1332, %f1331, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1333, %f1332;
	add.f32 	%f1334, %f1327, 0f00000000;
	ex2.approx.f32 	%f1335, %f1334;
	mul.f32 	%f1336, %f1333, %f1335;
	setp.lt.f32	%p288, %f1325, 0fC2D20000;
	selp.f32	%f1337, 0f00000000, %f1336, %p288;
	setp.gt.f32	%p289, %f1325, 0f42D20000;
	selp.f32	%f1338, 0f7F800000, %f1337, %p289;
	sub.f32 	%f1339, %f287, %f1338;
	mul.f32 	%f1340, %f206, %f1339;
	mul.f32 	%f296, %f276, %f1340;
	add.f32 	%f1341, %f1793, 0f3F000000;
	sub.f32 	%f1342, %f1341, %f1892;
	div.rn.f32 	%f297, %f1342, %f375;
	abs.f32 	%f298, %f297;
	setp.lt.f32	%p290, %f298, 0f00800000;
	mul.f32 	%f1343, %f298, 0f4B800000;
	selp.f32	%f1344, 0fC3170000, 0fC2FE0000, %p290;
	selp.f32	%f1345, %f1343, %f298, %p290;
	mov.b32 	 %r462, %f1345;
	and.b32  	%r463, %r462, 8388607;
	or.b32  	%r464, %r463, 1065353216;
	mov.b32 	 %f1346, %r464;
	shr.u32 	%r465, %r462, 23;
	cvt.rn.f32.u32	%f1347, %r465;
	add.f32 	%f1348, %f1344, %f1347;
	setp.gt.f32	%p291, %f1346, 0f3FB504F3;
	mul.f32 	%f1349, %f1346, 0f3F000000;
	add.f32 	%f1350, %f1348, 0f3F800000;
	selp.f32	%f1351, %f1349, %f1346, %p291;
	selp.f32	%f1352, %f1350, %f1348, %p291;
	add.f32 	%f1353, %f1351, 0fBF800000;
	add.f32 	%f1320, %f1351, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1319,%f1320;
	// inline asm
	add.f32 	%f1354, %f1353, %f1353;
	mul.f32 	%f1355, %f1319, %f1354;
	mul.f32 	%f1356, %f1355, %f1355;
	fma.rn.f32 	%f1359, %f1786, %f1356, %f1787;
	fma.rn.f32 	%f1361, %f1359, %f1356, %f1788;
	mul.rn.f32 	%f1362, %f1361, %f1356;
	mul.rn.f32 	%f1363, %f1362, %f1355;
	sub.f32 	%f1364, %f1353, %f1355;
	neg.f32 	%f1365, %f1355;
	add.f32 	%f1366, %f1364, %f1364;
	fma.rn.f32 	%f1367, %f1365, %f1353, %f1366;
	mul.rn.f32 	%f1368, %f1319, %f1367;
	add.f32 	%f1369, %f1363, %f1355;
	sub.f32 	%f1370, %f1355, %f1369;
	add.f32 	%f1371, %f1363, %f1370;
	add.f32 	%f1372, %f1368, %f1371;
	add.f32 	%f1373, %f1369, %f1372;
	sub.f32 	%f1374, %f1369, %f1373;
	add.f32 	%f1375, %f1372, %f1374;
	mul.rn.f32 	%f1377, %f1352, %f1794;
	mul.rn.f32 	%f1379, %f1352, %f1795;
	add.f32 	%f1380, %f1377, %f1373;
	sub.f32 	%f1381, %f1377, %f1380;
	add.f32 	%f1382, %f1373, %f1381;
	add.f32 	%f1383, %f1375, %f1382;
	add.f32 	%f1384, %f1379, %f1383;
	add.f32 	%f1385, %f1380, %f1384;
	sub.f32 	%f1386, %f1380, %f1385;
	add.f32 	%f1387, %f1384, %f1386;
	mul.rn.f32 	%f1389, %f1783, %f1385;
	neg.f32 	%f1390, %f1389;
	fma.rn.f32 	%f1391, %f1783, %f1385, %f1390;
	fma.rn.f32 	%f1392, %f1783, %f1387, %f1391;
	fma.rn.f32 	%f1394, %f1789, %f1385, %f1392;
	add.rn.f32 	%f1395, %f1389, %f1394;
	neg.f32 	%f1396, %f1395;
	add.rn.f32 	%f1397, %f1389, %f1396;
	add.rn.f32 	%f1398, %f1397, %f1394;
	mov.b32 	 %r466, %f1395;
	setp.eq.s32	%p292, %r466, 1118925336;
	add.s32 	%r467, %r466, -1;
	mov.b32 	 %f1399, %r467;
	add.f32 	%f1400, %f1398, 0f37000000;
	selp.f32	%f1401, %f1399, %f1395, %p292;
	selp.f32	%f299, %f1400, %f1398, %p292;
	mul.f32 	%f1402, %f1401, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1403, %f1402;
	fma.rn.f32 	%f1404, %f1403, %f1784, %f1401;
	fma.rn.f32 	%f1405, %f1403, %f1785, %f1404;
	mul.f32 	%f1406, %f1405, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1407, %f1406;
	add.f32 	%f1408, %f1403, 0f00000000;
	ex2.approx.f32 	%f1409, %f1408;
	mul.f32 	%f1410, %f1407, %f1409;
	setp.lt.f32	%p293, %f1401, 0fC2D20000;
	selp.f32	%f1411, 0f00000000, %f1410, %p293;
	setp.gt.f32	%p294, %f1401, 0f42D20000;
	selp.f32	%f1924, 0f7F800000, %f1411, %p294;
	setp.eq.f32	%p295, %f1924, 0f7F800000;
	@%p295 bra 	BB0_230;

	fma.rn.f32 	%f1924, %f1924, %f299, %f1924;

BB0_230:
	setp.lt.f32	%p296, %f297, 0f00000000;
	and.pred  	%p20, %p296, %p251;
	mov.b32 	 %r468, %f1924;
	xor.b32  	%r469, %r468, -2147483648;
	mov.b32 	 %f1412, %r469;
	selp.f32	%f1926, %f1412, %f1924, %p20;
	setp.eq.f32	%p298, %f297, 0f00000000;
	@%p298 bra 	BB0_233;
	bra.uni 	BB0_231;

BB0_233:
	add.f32 	%f1415, %f297, %f297;
	selp.f32	%f1926, %f1415, 0f00000000, %p251;
	bra.uni 	BB0_234;

BB0_231:
	setp.geu.f32	%p299, %f297, 0f00000000;
	@%p299 bra 	BB0_234;

	mov.f32 	%f1808, 0f40000000;
	cvt.rzi.f32.f32	%f1414, %f1808;
	setp.neu.f32	%p300, %f1414, 0f40000000;
	selp.f32	%f1926, 0f7FFFFFFF, %f1926, %p300;

BB0_234:
	abs.f32 	%f1751, %f297;
	add.f32 	%f1416, %f1751, 0f40000000;
	mov.b32 	 %r470, %f1416;
	setp.lt.s32	%p302, %r470, 2139095040;
	@%p302 bra 	BB0_239;

	abs.f32 	%f1806, %f297;
	setp.gtu.f32	%p303, %f1806, 0f7F800000;
	@%p303 bra 	BB0_238;
	bra.uni 	BB0_236;

BB0_238:
	add.f32 	%f1926, %f297, 0f40000000;
	bra.uni 	BB0_239;

BB0_236:
	abs.f32 	%f1807, %f297;
	setp.neu.f32	%p304, %f1807, 0f7F800000;
	@%p304 bra 	BB0_239;

	selp.f32	%f1926, 0fFF800000, 0f7F800000, %p20;

BB0_239:
	mov.f32 	%f1761, 0f35BFBE8E;
	mov.f32 	%f1760, 0f3F317200;
	cvt.rn.f32.s32	%f1759, %r543;
	mov.f32 	%f1758, 0f00000000;
	mov.f32 	%f1757, 0f3DAAAABD;
	mov.f32 	%f1756, 0f3C4CAF63;
	mov.f32 	%f1755, 0f3B18F0FE;
	mov.f32 	%f1754, 0fB5BFBE8E;
	mov.f32 	%f1753, 0fBF317200;
	mov.f32 	%f1752, 0f40000000;
	mul.f32 	%f1419, %f1926, 0fBF000000;
	setp.eq.f32	%p305, %f297, 0f3F800000;
	selp.f32	%f1420, 0fBF000000, %f1419, %p305;
	mul.f32 	%f1421, %f1420, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1422, %f1421;
	fma.rn.f32 	%f1424, %f1422, %f1753, %f1420;
	fma.rn.f32 	%f1426, %f1422, %f1754, %f1424;
	mul.f32 	%f1427, %f1426, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1428, %f1427;
	add.f32 	%f1429, %f1422, 0f00000000;
	ex2.approx.f32 	%f1430, %f1429;
	mul.f32 	%f1431, %f1428, %f1430;
	setp.lt.f32	%p306, %f1420, 0fC2D20000;
	selp.f32	%f1432, 0f00000000, %f1431, %p306;
	setp.gt.f32	%p307, %f1420, 0f42D20000;
	selp.f32	%f310, 0f7F800000, %f1432, %p307;
	add.f32 	%f1433, %f1759, 0fBF000000;
	sub.f32 	%f1434, %f1433, %f1892;
	div.rn.f32 	%f311, %f1434, %f375;
	abs.f32 	%f312, %f311;
	setp.lt.f32	%p308, %f312, 0f00800000;
	mul.f32 	%f1435, %f312, 0f4B800000;
	selp.f32	%f1436, 0fC3170000, 0fC2FE0000, %p308;
	selp.f32	%f1437, %f1435, %f312, %p308;
	mov.b32 	 %r471, %f1437;
	and.b32  	%r472, %r471, 8388607;
	or.b32  	%r473, %r472, 1065353216;
	mov.b32 	 %f1438, %r473;
	shr.u32 	%r474, %r471, 23;
	cvt.rn.f32.u32	%f1439, %r474;
	add.f32 	%f1440, %f1436, %f1439;
	setp.gt.f32	%p309, %f1438, 0f3FB504F3;
	mul.f32 	%f1441, %f1438, 0f3F000000;
	add.f32 	%f1442, %f1440, 0f3F800000;
	selp.f32	%f1443, %f1441, %f1438, %p309;
	selp.f32	%f1444, %f1442, %f1440, %p309;
	add.f32 	%f1445, %f1443, 0fBF800000;
	add.f32 	%f1418, %f1443, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1417,%f1418;
	// inline asm
	add.f32 	%f1446, %f1445, %f1445;
	mul.f32 	%f1447, %f1417, %f1446;
	mul.f32 	%f1448, %f1447, %f1447;
	fma.rn.f32 	%f1451, %f1755, %f1448, %f1756;
	fma.rn.f32 	%f1453, %f1451, %f1448, %f1757;
	mul.rn.f32 	%f1454, %f1453, %f1448;
	mul.rn.f32 	%f1455, %f1454, %f1447;
	sub.f32 	%f1456, %f1445, %f1447;
	neg.f32 	%f1457, %f1447;
	add.f32 	%f1458, %f1456, %f1456;
	fma.rn.f32 	%f1459, %f1457, %f1445, %f1458;
	mul.rn.f32 	%f1460, %f1417, %f1459;
	add.f32 	%f1461, %f1455, %f1447;
	sub.f32 	%f1462, %f1447, %f1461;
	add.f32 	%f1463, %f1455, %f1462;
	add.f32 	%f1464, %f1460, %f1463;
	add.f32 	%f1465, %f1461, %f1464;
	sub.f32 	%f1466, %f1461, %f1465;
	add.f32 	%f1467, %f1464, %f1466;
	mul.rn.f32 	%f1469, %f1444, %f1760;
	mul.rn.f32 	%f1471, %f1444, %f1761;
	add.f32 	%f1472, %f1469, %f1465;
	sub.f32 	%f1473, %f1469, %f1472;
	add.f32 	%f1474, %f1465, %f1473;
	add.f32 	%f1475, %f1467, %f1474;
	add.f32 	%f1476, %f1471, %f1475;
	add.f32 	%f1477, %f1472, %f1476;
	sub.f32 	%f1478, %f1472, %f1477;
	add.f32 	%f1479, %f1476, %f1478;
	mul.rn.f32 	%f1481, %f1752, %f1477;
	neg.f32 	%f1482, %f1481;
	fma.rn.f32 	%f1483, %f1752, %f1477, %f1482;
	fma.rn.f32 	%f1484, %f1752, %f1479, %f1483;
	fma.rn.f32 	%f1486, %f1758, %f1477, %f1484;
	add.rn.f32 	%f1487, %f1481, %f1486;
	neg.f32 	%f1488, %f1487;
	add.rn.f32 	%f1489, %f1481, %f1488;
	add.rn.f32 	%f1490, %f1489, %f1486;
	mov.b32 	 %r475, %f1487;
	setp.eq.s32	%p310, %r475, 1118925336;
	add.s32 	%r476, %r475, -1;
	mov.b32 	 %f1491, %r476;
	add.f32 	%f1492, %f1490, 0f37000000;
	selp.f32	%f1493, %f1491, %f1487, %p310;
	selp.f32	%f313, %f1492, %f1490, %p310;
	mul.f32 	%f1494, %f1493, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1495, %f1494;
	fma.rn.f32 	%f1496, %f1495, %f1753, %f1493;
	fma.rn.f32 	%f1497, %f1495, %f1754, %f1496;
	mul.f32 	%f1498, %f1497, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1499, %f1498;
	add.f32 	%f1500, %f1495, 0f00000000;
	ex2.approx.f32 	%f1501, %f1500;
	mul.f32 	%f1502, %f1499, %f1501;
	setp.lt.f32	%p311, %f1493, 0fC2D20000;
	selp.f32	%f1503, 0f00000000, %f1502, %p311;
	setp.gt.f32	%p312, %f1493, 0f42D20000;
	selp.f32	%f1927, 0f7F800000, %f1503, %p312;
	setp.eq.f32	%p313, %f1927, 0f7F800000;
	@%p313 bra 	BB0_241;

	fma.rn.f32 	%f1927, %f1927, %f313, %f1927;

BB0_241:
	setp.lt.f32	%p314, %f311, 0f00000000;
	and.pred  	%p21, %p314, %p251;
	mov.b32 	 %r477, %f1927;
	xor.b32  	%r478, %r477, -2147483648;
	mov.b32 	 %f1504, %r478;
	selp.f32	%f1929, %f1504, %f1927, %p21;
	setp.eq.f32	%p316, %f311, 0f00000000;
	@%p316 bra 	BB0_244;
	bra.uni 	BB0_242;

BB0_244:
	add.f32 	%f1507, %f311, %f311;
	selp.f32	%f1929, %f1507, 0f00000000, %p251;
	bra.uni 	BB0_245;

BB0_242:
	setp.geu.f32	%p317, %f311, 0f00000000;
	@%p317 bra 	BB0_245;

	mov.f32 	%f1805, 0f40000000;
	cvt.rzi.f32.f32	%f1506, %f1805;
	setp.neu.f32	%p318, %f1506, 0f40000000;
	selp.f32	%f1929, 0f7FFFFFFF, %f1929, %p318;

BB0_245:
	abs.f32 	%f1809, %f311;
	add.f32 	%f1508, %f1809, 0f40000000;
	mov.b32 	 %r479, %f1508;
	setp.lt.s32	%p320, %r479, 2139095040;
	@%p320 bra 	BB0_250;

	abs.f32 	%f1810, %f311;
	setp.gtu.f32	%p321, %f1810, 0f7F800000;
	@%p321 bra 	BB0_249;
	bra.uni 	BB0_247;

BB0_249:
	add.f32 	%f1929, %f311, 0f40000000;
	bra.uni 	BB0_250;

BB0_247:
	abs.f32 	%f1811, %f311;
	setp.neu.f32	%p322, %f1811, 0f7F800000;
	@%p322 bra 	BB0_250;

	selp.f32	%f1929, 0fFF800000, 0f7F800000, %p21;

BB0_250:
	mov.f32 	%f1763, 0fB5BFBE8E;
	mov.f32 	%f1762, 0fBF317200;
	mul.f32 	%f1509, %f1929, 0fBF000000;
	setp.eq.f32	%p323, %f311, 0f3F800000;
	selp.f32	%f1510, 0fBF000000, %f1509, %p323;
	mul.f32 	%f1511, %f1510, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1512, %f1511;
	fma.rn.f32 	%f1514, %f1512, %f1762, %f1510;
	fma.rn.f32 	%f1516, %f1512, %f1763, %f1514;
	mul.f32 	%f1517, %f1516, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1518, %f1517;
	add.f32 	%f1519, %f1512, 0f00000000;
	ex2.approx.f32 	%f1520, %f1519;
	mul.f32 	%f1521, %f1518, %f1520;
	setp.lt.f32	%p324, %f1510, 0fC2D20000;
	selp.f32	%f1522, 0f00000000, %f1521, %p324;
	setp.gt.f32	%p325, %f1510, 0f42D20000;
	selp.f32	%f1523, 0f7F800000, %f1522, %p325;
	sub.f32 	%f1524, %f310, %f1523;
	mul.f32 	%f1525, %f206, %f1524;
	mul.f32 	%f1526, %f263, %f1525;
	mul.f32 	%f1527, %f296, %f296;
	div.rn.f32 	%f1528, %f1527, %f277;
	add.f32 	%f1914, %f1528, %f1914;
	mul.f32 	%f1529, %f1526, %f296;
	div.rn.f32 	%f1530, %f1529, %f277;
	add.f32 	%f1913, %f1530, %f1913;
	mul.f32 	%f1531, %f263, %f276;
	mul.f32 	%f1532, %f1531, %f296;
	div.rn.f32 	%f1533, %f1532, %f277;
	add.f32 	%f1912, %f1533, %f1912;
	div.rn.f32 	%f1534, %f296, %f277;
	add.f32 	%f1911, %f1534, %f1911;
	mul.f32 	%f1535, %f1526, %f1526;
	div.rn.f32 	%f1536, %f1535, %f277;
	add.f32 	%f1910, %f1536, %f1910;
	mul.f32 	%f1537, %f1531, %f1526;
	div.rn.f32 	%f1538, %f1537, %f277;
	add.f32 	%f1909, %f1538, %f1909;
	div.rn.f32 	%f1539, %f1526, %f277;
	add.f32 	%f1908, %f1539, %f1908;
	mul.f32 	%f1540, %f1531, %f1531;
	div.rn.f32 	%f1541, %f1540, %f277;
	add.f32 	%f1907, %f1541, %f1907;
	div.rn.f32 	%f1542, %f1531, %f277;
	add.f32 	%f1906, %f1542, %f1906;
	rcp.rn.f32 	%f1543, %f277;
	add.f32 	%f1905, %f1543, %f1905;
	setp.leu.f32	%p326, %f277, 0f00000000;
	@%p326 bra 	BB0_258;

	setp.gt.f32	%p327, %f278, 0f00000000;
	@%p327 bra 	BB0_253;
	bra.uni 	BB0_252;

BB0_253:
	setp.lt.f32	%p328, %f277, 0f00800000;
	mul.f32 	%f1544, %f277, 0f4B000000;
	selp.f32	%f335, %f1544, %f277, %p328;
	selp.f32	%f1545, 0fC1B80000, 0f00000000, %p328;
	mov.b32 	 %r480, %f335;
	add.s32 	%r481, %r480, -1059760811;
	and.b32  	%r482, %r481, -8388608;
	sub.s32 	%r483, %r480, %r482;
	mov.b32 	 %f1546, %r483;
	cvt.rn.f32.s32	%f1547, %r482;
	mov.f32 	%f1548, 0f34000000;
	fma.rn.f32 	%f1549, %f1547, %f1548, %f1545;
	add.f32 	%f1550, %f1546, 0fBF800000;
	mov.f32 	%f1551, 0f3E1039F6;
	mov.f32 	%f1552, 0fBE055027;
	fma.rn.f32 	%f1553, %f1552, %f1550, %f1551;
	mov.f32 	%f1554, 0fBDF8CDCC;
	fma.rn.f32 	%f1555, %f1553, %f1550, %f1554;
	mov.f32 	%f1556, 0f3E0F2955;
	fma.rn.f32 	%f1557, %f1555, %f1550, %f1556;
	mov.f32 	%f1558, 0fBE2AD8B9;
	fma.rn.f32 	%f1559, %f1557, %f1550, %f1558;
	mov.f32 	%f1560, 0f3E4CED0B;
	fma.rn.f32 	%f1561, %f1559, %f1550, %f1560;
	mov.f32 	%f1562, 0fBE7FFF22;
	fma.rn.f32 	%f1563, %f1561, %f1550, %f1562;
	mov.f32 	%f1564, 0f3EAAAA78;
	fma.rn.f32 	%f1565, %f1563, %f1550, %f1564;
	mov.f32 	%f1566, 0fBF000000;
	fma.rn.f32 	%f1567, %f1565, %f1550, %f1566;
	mul.f32 	%f1568, %f1550, %f1567;
	fma.rn.f32 	%f1569, %f1568, %f1550, %f1550;
	mov.f32 	%f1570, 0f3F317218;
	fma.rn.f32 	%f1930, %f1549, %f1570, %f1569;
	setp.lt.u32	%p329, %r480, 2139095040;
	@%p329 bra 	BB0_255;

	mov.f32 	%f1571, 0f7F800000;
	fma.rn.f32 	%f1930, %f335, %f1571, %f1571;

BB0_255:
	setp.eq.f32	%p330, %f335, 0f00000000;
	selp.f32	%f1572, 0fFF800000, %f1930, %p330;
	mul.f32 	%f1573, %f278, %f1572;
	sub.f32 	%f339, %f1573, %f277;
	mul.f32 	%f1574, %f278, 0f4B000000;
	setp.lt.f32	%p331, %f278, 0f00800000;
	selp.f32	%f340, %f1574, %f278, %p331;
	selp.f32	%f1575, 0fC1B80000, 0f00000000, %p331;
	mov.b32 	 %r484, %f340;
	add.s32 	%r485, %r484, -1059760811;
	and.b32  	%r486, %r485, -8388608;
	sub.s32 	%r487, %r484, %r486;
	mov.b32 	 %f1576, %r487;
	cvt.rn.f32.s32	%f1577, %r486;
	fma.rn.f32 	%f1579, %f1577, %f1548, %f1575;
	add.f32 	%f1580, %f1576, 0fBF800000;
	fma.rn.f32 	%f1583, %f1552, %f1580, %f1551;
	fma.rn.f32 	%f1585, %f1583, %f1580, %f1554;
	fma.rn.f32 	%f1587, %f1585, %f1580, %f1556;
	fma.rn.f32 	%f1589, %f1587, %f1580, %f1558;
	fma.rn.f32 	%f1591, %f1589, %f1580, %f1560;
	fma.rn.f32 	%f1593, %f1591, %f1580, %f1562;
	fma.rn.f32 	%f1595, %f1593, %f1580, %f1564;
	fma.rn.f32 	%f1597, %f1595, %f1580, %f1566;
	mul.f32 	%f1598, %f1580, %f1597;
	fma.rn.f32 	%f1599, %f1598, %f1580, %f1580;
	fma.rn.f32 	%f1931, %f1579, %f1570, %f1599;
	setp.lt.u32	%p332, %r484, 2139095040;
	@%p332 bra 	BB0_257;

	mov.f32 	%f1601, 0f7F800000;
	fma.rn.f32 	%f1931, %f340, %f1601, %f1601;

BB0_257:
	setp.eq.f32	%p333, %f340, 0f00000000;
	selp.f32	%f1602, 0fFF800000, %f1931, %p333;
	mul.f32 	%f1603, %f278, %f1602;
	sub.f32 	%f1604, %f339, %f1603;
	add.f32 	%f1605, %f278, %f1604;
	add.f32 	%f1932, %f1932, %f1605;
	bra.uni 	BB0_258;

BB0_252:
	sub.f32 	%f1932, %f1932, %f277;

BB0_258:
	add.s32 	%r543, %r543, 1;
	setp.lt.s32	%p334, %r543, %r113;
	@%p334 bra 	BB0_208;

	st.local.v4.f32 	[%rd2], {%f1914, %f1913, %f1912, %f1911};
	st.local.v4.f32 	[%rd2+16], {%f1913, %f1910, %f1909, %f1908};
	st.local.v4.f32 	[%rd2+32], {%f1912, %f1909, %f1907, %f1906};
	st.local.v4.f32 	[%rd2+48], {%f1911, %f1908, %f1906, %f1905};
	add.s32 	%r542, %r542, 1;
	setp.lt.s32	%p335, %r542, %r113;
	@%p335 bra 	BB0_207;

BB0_260:
	mov.f32 	%f1944, 0f00000000;
	rcp.rn.f32 	%f357, %f1914;
	mul.f32 	%f358, %f357, %f1913;
	st.local.f32 	[%rd2+4], %f358;
	mul.f32 	%f359, %f357, %f1912;
	mul.f32 	%f360, %f357, %f1911;
	st.local.v2.f32 	[%rd2+8], {%f359, %f360};
	ld.local.f32 	%f1607, [%rd2+16];
	ld.local.f32 	%f1608, [%rd2+4];
	fma.rn.f32 	%f1609, %f1608, %f1607, 0f00000000;
	sub.f32 	%f1610, %f1910, %f1609;
	ld.local.f32 	%f1611, [%rd2+32];
	st.local.f32 	[%rd2+20], %f1610;
	fma.rn.f32 	%f1612, %f359, %f1913, 0f00000000;
	rcp.rn.f32 	%f361, %f1610;
	sub.f32 	%f1613, %f1909, %f1612;
	mul.f32 	%f362, %f361, %f1613;
	fma.rn.f32 	%f1614, %f360, %f1913, 0f00000000;
	sub.f32 	%f1615, %f1908, %f1614;
	mul.f32 	%f363, %f361, %f1615;
	st.local.v2.f32 	[%rd2+24], {%f362, %f363};
	ld.local.f32 	%f1616, [%rd2+4];
	fma.rn.f32 	%f1617, %f1616, %f1611, 0f00000000;
	sub.f32 	%f364, %f1909, %f1617;
	st.local.f32 	[%rd2+36], %f364;
	add.s64 	%rd64, %rd2, 32;
	add.s64 	%rd63, %rd2, 8;
	mov.u32 	%r544, 0;
	bra.uni 	BB0_261;

BB0_270:
	add.s32 	%r544, %r544, 1;
	add.s64 	%rd64, %rd64, 4;
	add.s64 	%rd63, %rd63, 16;

BB0_261:
	ld.local.f32 	%f1618, [%rd64];
	ld.local.f32 	%f1619, [%rd63];
	fma.rn.f32 	%f1944, %f1619, %f1618, %f1944;
	setp.lt.s32	%p336, %r544, 1;
	@%p336 bra 	BB0_270;

	sub.f32 	%f1621, %f1907, %f1944;
	fma.rn.f32 	%f1622, %f360, %f1912, 0f00000000;
	fma.rn.f32 	%f1623, %f363, %f364, %f1622;
	rcp.rn.f32 	%f367, %f1621;
	sub.f32 	%f1624, %f1906, %f1623;
	mul.f32 	%f368, %f367, %f1624;
	st.local.v2.f32 	[%rd2+40], {%f1621, %f368};
	ld.local.f32 	%f1625, [%rd2+48];
	ld.local.f32 	%f1626, [%rd2+4];
	fma.rn.f32 	%f1627, %f1626, %f1625, 0f00000000;
	sub.f32 	%f369, %f1908, %f1627;
	st.local.f32 	[%rd2+52], %f369;
	add.s64 	%rd66, %rd2, 48;
	add.s64 	%rd65, %rd2, 8;
	mov.u32 	%r545, 0;
	mov.f32 	%f1945, 0f00000000;
	bra.uni 	BB0_263;

BB0_269:
	add.s32 	%r545, %r545, 1;
	add.s64 	%rd66, %rd66, 4;
	add.s64 	%rd65, %rd65, 16;

BB0_263:
	ld.local.f32 	%f1628, [%rd66];
	ld.local.f32 	%f1629, [%rd65];
	fma.rn.f32 	%f1945, %f1629, %f1628, %f1945;
	setp.lt.s32	%p337, %r545, 1;
	@%p337 bra 	BB0_269;

	sub.f32 	%f372, %f1906, %f1945;
	st.local.f32 	[%rd2+56], %f372;
	add.s64 	%rd68, %rd2, 48;
	add.s64 	%rd67, %rd2, 12;
	mov.u32 	%r546, 0;
	mov.f32 	%f1946, 0f00000000;
	bra.uni 	BB0_265;

BB0_268:
	add.s32 	%r546, %r546, 1;
	add.s64 	%rd68, %rd68, 4;
	add.s64 	%rd67, %rd67, 16;

BB0_265:
	ld.local.f32 	%f1631, [%rd68];
	ld.local.f32 	%f1632, [%rd67];
	fma.rn.f32 	%f1946, %f1632, %f1631, %f1946;
	setp.lt.s32	%p338, %r546, 2;
	@%p338 bra 	BB0_268;

	mov.u32 	%r513, %tid.x;
	ld.param.u64 	%rd62, [_Z13kernel_MLEFitPffiiS_S_S_i_param_6];
	ld.param.u64 	%rd61, [_Z13kernel_MLEFitPffiiS_S_S_i_param_5];
	ld.param.u32 	%r498, [_Z13kernel_MLEFitPffiiS_S_S_i_param_7];
	ld.param.u64 	%rd60, [_Z13kernel_MLEFitPffiiS_S_S_i_param_4];
	mov.u32 	%r497, %ntid.x;
	mov.u32 	%r496, %ctaid.x;
	sub.f32 	%f1633, %f1905, %f1946;
	st.local.f32 	[%rd2+60], %f1633;
	add.f32 	%f1634, %f358, 0f00000000;
	mov.f32 	%f1635, 0f00000000;
	sub.f32 	%f1636, %f1635, %f1634;
	add.f32 	%f1637, %f359, 0f00000000;
	fma.rn.f32 	%f1638, %f362, %f1636, %f1637;
	sub.f32 	%f1639, %f1635, %f1638;
	add.f32 	%f1640, %f360, 0f00000000;
	fma.rn.f32 	%f1641, %f363, %f1636, %f1640;
	fma.rn.f32 	%f1642, %f368, %f1639, %f1641;
	sub.f32 	%f1643, %f1635, %f1642;
	div.rn.f32 	%f1644, %f1643, %f1633;
	fma.rn.f32 	%f1645, %f372, %f1644, 0f00000000;
	sub.f32 	%f1646, %f1639, %f1645;
	mul.f32 	%f1647, %f367, %f1646;
	fma.rn.f32 	%f1648, %f364, %f1647, 0f00000000;
	fma.rn.f32 	%f1649, %f369, %f1644, %f1648;
	sub.f32 	%f1650, %f1636, %f1649;
	mul.f32 	%f1651, %f361, %f1650;
	fma.rn.f32 	%f1652, %f1913, %f1651, 0f00000000;
	fma.rn.f32 	%f1653, %f1912, %f1647, %f1652;
	fma.rn.f32 	%f1654, %f1911, %f1644, %f1653;
	mov.f32 	%f1655, 0f3F800000;
	sub.f32 	%f1656, %f1655, %f1654;
	mul.f32 	%f1657, %f357, %f1656;
	fma.rn.f32 	%f1658, %f358, 0f00000000, 0f00000000;
	sub.f32 	%f1659, %f1655, %f1658;
	fma.rn.f32 	%f1660, %f359, 0f00000000, 0f00000000;
	fma.rn.f32 	%f1661, %f362, %f1659, %f1660;
	sub.f32 	%f1662, %f1635, %f1661;
	fma.rn.f32 	%f1663, %f360, 0f00000000, 0f00000000;
	fma.rn.f32 	%f1664, %f363, %f1659, %f1663;
	fma.rn.f32 	%f1665, %f368, %f1662, %f1664;
	sub.f32 	%f1666, %f1635, %f1665;
	div.rn.f32 	%f1667, %f1666, %f1633;
	fma.rn.f32 	%f1668, %f372, %f1667, 0f00000000;
	sub.f32 	%f1669, %f1662, %f1668;
	mul.f32 	%f1670, %f367, %f1669;
	fma.rn.f32 	%f1671, %f364, %f1670, 0f00000000;
	fma.rn.f32 	%f1672, %f369, %f1667, %f1671;
	sub.f32 	%f1673, %f1659, %f1672;
	mul.f32 	%f1674, %f361, %f1673;
	sub.f32 	%f1675, %f1635, %f1658;
	fma.rn.f32 	%f1676, %f362, %f1675, %f1660;
	sub.f32 	%f1677, %f1655, %f1676;
	fma.rn.f32 	%f1678, %f363, %f1675, %f1663;
	fma.rn.f32 	%f1679, %f368, %f1677, %f1678;
	sub.f32 	%f1680, %f1635, %f1679;
	div.rn.f32 	%f1681, %f1680, %f1633;
	fma.rn.f32 	%f1682, %f372, %f1681, 0f00000000;
	sub.f32 	%f1683, %f1677, %f1682;
	mul.f32 	%f1684, %f367, %f1683;
	sub.f32 	%f1685, %f1635, %f1676;
	fma.rn.f32 	%f1686, %f368, %f1685, %f1678;
	sub.f32 	%f1687, %f1655, %f1686;
	div.rn.f32 	%f1688, %f1687, %f1633;
	mad.lo.s32 	%r494, %r497, %r496, %r513;
	cvta.to.global.u64 	%rd46, %rd60;
	mul.wide.s32 	%rd47, %r494, 4;
	add.s64 	%rd48, %rd46, %rd47;
	st.global.f32 	[%rd48], %f1893;
	shl.b32 	%r495, %r498, 2;
	cvt.s64.s32	%rd49, %r495;
	add.s64 	%rd50, %rd48, %rd49;
	st.global.f32 	[%rd50], %f1892;
	add.s64 	%rd51, %rd50, %rd49;
	st.global.f32 	[%rd51], %f1891;
	add.s64 	%rd52, %rd51, %rd49;
	st.global.f32 	[%rd52], %f1838;
	cvta.to.global.u64 	%rd53, %rd61;
	add.s64 	%rd54, %rd53, %rd47;
	st.global.f32 	[%rd54], %f1657;
	add.s64 	%rd55, %rd54, %rd49;
	st.global.f32 	[%rd55], %f1674;
	add.s64 	%rd56, %rd55, %rd49;
	st.global.f32 	[%rd56], %f1684;
	add.s64 	%rd57, %rd56, %rd49;
	st.global.f32 	[%rd57], %f1688;
	cvta.to.global.u64 	%rd58, %rd62;
	add.s64 	%rd59, %rd58, %rd47;
	st.global.f32 	[%rd59], %f1932;

BB0_267:
	ret;
}

	// .globl	_Z18kernel_MLEFit_no_bPffS_iiS_S_S_i
.visible .entry _Z18kernel_MLEFit_no_bPffS_iiS_S_S_i(
	.param .u64 _Z18kernel_MLEFit_no_bPffS_iiS_S_S_i_param_0,
	.param .f32 _Z18kernel_MLEFit_no_bPffS_iiS_S_S_i_param_1,
	.param .u64 _Z18kernel_MLEFit_no_bPffS_iiS_S_S_i_param_2,
	.param .u32 _Z18kernel_MLEFit_no_bPffS_iiS_S_S_i_param_3,
	.param .u32 _Z18kernel_MLEFit_no_bPffS_iiS_S_S_i_param_4,
	.param .u64 _Z18kernel_MLEFit_no_bPffS_iiS_S_S_i_param_5,
	.param .u64 _Z18kernel_MLEFit_no_bPffS_iiS_S_S_i_param_6,
	.param .u64 _Z18kernel_MLEFit_no_bPffS_iiS_S_S_i_param_7,
	.param .u32 _Z18kernel_MLEFit_no_bPffS_iiS_S_S_i_param_8
)
{
	.local .align 4 .b8 	__local_depot1[36];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<341>;
	.reg .f32 	%f<1829>;
	.reg .b32 	%r<577>;
	.reg .f64 	%fd<291>;
	.reg .b64 	%rd<60>;
	// demoted variable
	.shared .align 4 .b8 _ZZ18kernel_MLEFit_no_bPffS_iiS_S_S_iE6s_data[15488];
	// demoted variable
	.shared .align 4 .b8 _ZZ18kernel_MLEFit_no_bPffS_iiS_S_S_iE4s_bg[15488];
	// demoted variable
	.shared .align 4 .b8 _ZZ18kernel_MLEFit_no_bPffS_iiS_S_S_iE6s_diff[15488];

	mov.u64 	%SPL, __local_depot1;
	ld.param.u64 	%rd16, [_Z18kernel_MLEFit_no_bPffS_iiS_S_S_i_param_0];
	ld.param.f32 	%f334, [_Z18kernel_MLEFit_no_bPffS_iiS_S_S_i_param_1];
	ld.param.u64 	%rd17, [_Z18kernel_MLEFit_no_bPffS_iiS_S_S_i_param_2];
	ld.param.u32 	%r115, [_Z18kernel_MLEFit_no_bPffS_iiS_S_S_i_param_3];
	ld.param.u32 	%r116, [_Z18kernel_MLEFit_no_bPffS_iiS_S_S_i_param_4];
	ld.param.u32 	%r117, [_Z18kernel_MLEFit_no_bPffS_iiS_S_S_i_param_8];
	cvta.to.global.u64 	%rd1, %rd17;
	cvta.to.global.u64 	%rd2, %rd16;
	add.u64 	%rd3, %SPL, 0;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mul.lo.s32 	%r3, %r1, %r2;
	mov.u32 	%r4, %tid.x;
	add.s32 	%r118, %r3, %r4;
	setp.ge.s32	%p22, %r118, %r117;
	@%p22 bra 	BB1_263;

	mov.u64 	%rd19, 0;
	st.local.u32 	[%rd3+4], %rd19;
	st.local.u32 	[%rd3], %rd19;
	st.local.u32 	[%rd3+12], %rd19;
	st.local.u32 	[%rd3+8], %rd19;
	st.local.u32 	[%rd3+20], %rd19;
	st.local.u32 	[%rd3+16], %rd19;
	st.local.u32 	[%rd3+28], %rd19;
	st.local.u32 	[%rd3+24], %rd19;
	mov.u32 	%r119, 0;
	st.local.u32 	[%rd3+32], %r119;
	mul.lo.s32 	%r5, %r115, %r115;
	mul.lo.s32 	%r6, %r4, %r5;
	setp.lt.s32	%p23, %r115, 1;
	@%p23 bra 	BB1_13;

	mad.lo.s32 	%r7, %r3, %r5, %r6;
	and.b32  	%r8, %r115, 3;
	mad.lo.s32 	%r121, %r2, %r1, %r4;
	mul.lo.s32 	%r9, %r115, %r121;
	shl.b32 	%r10, %r115, 2;
	mul.lo.s32 	%r12, %r4, %r115;
	mov.u32 	%r120, 0;
	mov.u32 	%r550, %r120;

BB1_3:
	add.s32 	%r14, %r7, %r550;
	add.s32 	%r15, %r550, %r6;
	setp.eq.s32	%p24, %r8, 0;
	mov.u32 	%r555, %r120;
	@%p24 bra 	BB1_9;

	setp.eq.s32	%p25, %r8, 1;
	mov.u32 	%r552, %r120;
	@%p25 bra 	BB1_8;

	setp.eq.s32	%p26, %r8, 2;
	mov.u32 	%r551, %r120;
	@%p26 bra 	BB1_7;

	mul.wide.s32 	%rd20, %r14, 4;
	add.s64 	%rd21, %rd2, %rd20;
	ld.global.f32 	%f335, [%rd21];
	shl.b32 	%r126, %r15, 2;
	mov.u32 	%r127, _ZZ18kernel_MLEFit_no_bPffS_iiS_S_S_iE6s_data;
	add.s32 	%r128, %r127, %r126;
	st.shared.f32 	[%r128], %f335;
	add.s64 	%rd22, %rd1, %rd20;
	ld.global.f32 	%f336, [%rd22];
	mov.u32 	%r129, _ZZ18kernel_MLEFit_no_bPffS_iiS_S_S_iE4s_bg;
	add.s32 	%r130, %r129, %r126;
	st.shared.f32 	[%r130], %f336;
	sub.f32 	%f337, %f335, %f336;
	mov.u32 	%r131, _ZZ18kernel_MLEFit_no_bPffS_iiS_S_S_iE6s_diff;
	add.s32 	%r132, %r131, %r126;
	st.shared.f32 	[%r132], %f337;
	mov.u32 	%r551, 1;

BB1_7:
	neg.s32 	%r133, %r551;
	and.b32  	%r134, %r133, %r115;
	add.s32 	%r135, %r14, %r134;
	mul.wide.s32 	%rd23, %r135, 4;
	add.s64 	%rd24, %rd2, %rd23;
	ld.global.f32 	%f338, [%rd24];
	add.s32 	%r136, %r15, %r134;
	shl.b32 	%r137, %r136, 2;
	mov.u32 	%r138, _ZZ18kernel_MLEFit_no_bPffS_iiS_S_S_iE6s_data;
	add.s32 	%r139, %r138, %r137;
	st.shared.f32 	[%r139], %f338;
	add.s64 	%rd25, %rd1, %rd23;
	ld.global.f32 	%f339, [%rd25];
	mov.u32 	%r140, _ZZ18kernel_MLEFit_no_bPffS_iiS_S_S_iE4s_bg;
	add.s32 	%r141, %r140, %r137;
	st.shared.f32 	[%r141], %f339;
	sub.f32 	%f340, %f338, %f339;
	mov.u32 	%r142, _ZZ18kernel_MLEFit_no_bPffS_iiS_S_S_iE6s_diff;
	add.s32 	%r143, %r142, %r137;
	st.shared.f32 	[%r143], %f340;
	add.s32 	%r552, %r551, 1;

BB1_8:
	mul.lo.s32 	%r144, %r552, %r115;
	add.s32 	%r145, %r14, %r144;
	mul.wide.s32 	%rd26, %r145, 4;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.f32 	%f341, [%rd27];
	add.s32 	%r146, %r15, %r144;
	shl.b32 	%r147, %r146, 2;
	mov.u32 	%r148, _ZZ18kernel_MLEFit_no_bPffS_iiS_S_S_iE6s_data;
	add.s32 	%r149, %r148, %r147;
	st.shared.f32 	[%r149], %f341;
	add.s64 	%rd28, %rd1, %rd26;
	ld.global.f32 	%f342, [%rd28];
	mov.u32 	%r150, _ZZ18kernel_MLEFit_no_bPffS_iiS_S_S_iE4s_bg;
	add.s32 	%r151, %r150, %r147;
	st.shared.f32 	[%r151], %f342;
	sub.f32 	%f343, %f341, %f342;
	mov.u32 	%r152, _ZZ18kernel_MLEFit_no_bPffS_iiS_S_S_iE6s_diff;
	add.s32 	%r153, %r152, %r147;
	st.shared.f32 	[%r153], %f343;
	add.s32 	%r555, %r552, 1;

BB1_9:
	setp.lt.u32	%p27, %r115, 4;
	@%p27 bra 	BB1_12;

	add.s32 	%r154, %r9, %r555;
	mad.lo.s32 	%r554, %r115, %r154, %r550;
	add.s32 	%r155, %r12, %r555;
	mul.lo.s32 	%r156, %r115, %r155;
	shl.b32 	%r157, %r550, 2;
	mov.u32 	%r158, _ZZ18kernel_MLEFit_no_bPffS_iiS_S_S_iE6s_data;
	add.s32 	%r159, %r158, %r157;
	shl.b32 	%r160, %r156, 2;
	add.s32 	%r556, %r159, %r160;
	mov.u32 	%r161, _ZZ18kernel_MLEFit_no_bPffS_iiS_S_S_iE4s_bg;
	add.s32 	%r162, %r161, %r157;
	add.s32 	%r557, %r162, %r160;
	mov.u32 	%r163, _ZZ18kernel_MLEFit_no_bPffS_iiS_S_S_iE6s_diff;
	add.s32 	%r164, %r163, %r157;
	add.s32 	%r558, %r164, %r160;

BB1_11:
	mul.wide.s32 	%rd29, %r554, 4;
	add.s64 	%rd30, %rd2, %rd29;
	ld.global.f32 	%f344, [%rd30];
	st.shared.f32 	[%r556], %f344;
	add.s64 	%rd31, %rd1, %rd29;
	ld.global.f32 	%f345, [%rd31];
	st.shared.f32 	[%r557], %f345;
	sub.f32 	%f346, %f344, %f345;
	st.shared.f32 	[%r558], %f346;
	cvt.s64.s32	%rd32, %r10;
	add.s64 	%rd33, %rd30, %rd32;
	ld.global.f32 	%f347, [%rd33];
	add.s32 	%r165, %r556, %r10;
	st.shared.f32 	[%r165], %f347;
	add.s64 	%rd34, %rd31, %rd32;
	ld.global.f32 	%f348, [%rd34];
	add.s32 	%r166, %r557, %r10;
	st.shared.f32 	[%r166], %f348;
	sub.f32 	%f349, %f347, %f348;
	add.s32 	%r167, %r558, %r10;
	st.shared.f32 	[%r167], %f349;
	add.s64 	%rd35, %rd33, %rd32;
	ld.global.f32 	%f350, [%rd35];
	add.s32 	%r168, %r165, %r10;
	st.shared.f32 	[%r168], %f350;
	add.s64 	%rd36, %rd34, %rd32;
	ld.global.f32 	%f351, [%rd36];
	add.s32 	%r169, %r166, %r10;
	st.shared.f32 	[%r169], %f351;
	sub.f32 	%f352, %f350, %f351;
	add.s32 	%r170, %r167, %r10;
	st.shared.f32 	[%r170], %f352;
	add.s64 	%rd37, %rd35, %rd32;
	ld.global.f32 	%f353, [%rd37];
	add.s32 	%r171, %r168, %r10;
	add.s32 	%r556, %r171, %r10;
	st.shared.f32 	[%r171], %f353;
	add.s64 	%rd38, %rd36, %rd32;
	ld.global.f32 	%f354, [%rd38];
	add.s32 	%r172, %r169, %r10;
	add.s32 	%r557, %r172, %r10;
	st.shared.f32 	[%r172], %f354;
	sub.f32 	%f355, %f353, %f354;
	add.s32 	%r173, %r170, %r10;
	add.s32 	%r558, %r173, %r10;
	st.shared.f32 	[%r173], %f355;
	add.s32 	%r554, %r554, %r10;
	add.s32 	%r555, %r555, 4;
	setp.lt.s32	%p28, %r555, %r115;
	@%p28 bra 	BB1_11;

BB1_12:
	add.s32 	%r550, %r550, 1;
	setp.lt.s32	%p29, %r550, %r115;
	@%p29 bra 	BB1_3;

BB1_13:
	mov.f32 	%f1744, 0f00000000;
	mov.f32 	%f1737, %f1744;
	mov.f32 	%f1738, %f1744;
	mov.f32 	%f1739, %f1744;
	@%p23 bra 	BB1_28;

	and.b32  	%r36, %r115, 3;
	mul.lo.s32 	%r37, %r4, %r115;
	shl.b32 	%r38, %r115, 2;
	mov.f32 	%f361, 0f00000000;
	mov.u32 	%r174, 0;
	mov.u32 	%r559, %r174;
	mov.f32 	%f1737, %f361;
	mov.f32 	%f1738, %f361;
	mov.f32 	%f1739, %f361;

BB1_15:
	add.s32 	%r41, %r559, %r6;
	cvt.rn.f32.s32	%f4, %r559;
	setp.eq.s32	%p31, %r36, 0;
	@%p31 bra 	BB1_16;

	setp.eq.s32	%p32, %r36, 1;
	@%p32 bra 	BB1_18;
	bra.uni 	BB1_19;

BB1_18:
	mov.u32 	%r561, %r174;
	bra.uni 	BB1_23;

BB1_16:
	mov.u32 	%r564, %r174;
	mov.f32 	%f1728, %f1737;
	mov.f32 	%f1729, %f1738;
	mov.f32 	%f1730, %f1739;
	mov.f32 	%f1737, %f361;
	mov.f32 	%f1738, %f361;
	mov.f32 	%f1739, %f361;
	bra.uni 	BB1_24;

BB1_19:
	setp.eq.s32	%p33, %r36, 2;
	@%p33 bra 	BB1_20;
	bra.uni 	BB1_21;

BB1_20:
	mov.u32 	%r560, %r174;
	bra.uni 	BB1_22;

BB1_21:
	shl.b32 	%r179, %r41, 2;
	mov.u32 	%r180, _ZZ18kernel_MLEFit_no_bPffS_iiS_S_S_iE6s_diff;
	add.s32 	%r181, %r180, %r179;
	ld.shared.f32 	%f365, [%r181];
	fma.rn.f32 	%f1739, %f4, %f365, %f1739;
	fma.rn.f32 	%f1738, %f365, 0f00000000, %f1738;
	add.f32 	%f1737, %f1737, %f365;
	mov.u32 	%r560, 1;

BB1_22:
	neg.s32 	%r182, %r560;
	and.b32  	%r183, %r182, %r115;
	add.s32 	%r184, %r41, %r183;
	shl.b32 	%r185, %r184, 2;
	mov.u32 	%r186, _ZZ18kernel_MLEFit_no_bPffS_iiS_S_S_iE6s_diff;
	add.s32 	%r187, %r186, %r185;
	ld.shared.f32 	%f366, [%r187];
	fma.rn.f32 	%f1739, %f4, %f366, %f1739;
	cvt.rn.f32.s32	%f367, %r560;
	fma.rn.f32 	%f1738, %f367, %f366, %f1738;
	add.f32 	%f1737, %f1737, %f366;
	add.s32 	%r561, %r560, 1;

BB1_23:
	mad.lo.s32 	%r188, %r561, %r115, %r41;
	shl.b32 	%r189, %r188, 2;
	mov.u32 	%r190, _ZZ18kernel_MLEFit_no_bPffS_iiS_S_S_iE6s_diff;
	add.s32 	%r191, %r190, %r189;
	ld.shared.f32 	%f368, [%r191];
	fma.rn.f32 	%f1730, %f4, %f368, %f1739;
	cvt.rn.f32.s32	%f369, %r561;
	fma.rn.f32 	%f1729, %f369, %f368, %f1738;
	add.f32 	%f1728, %f1737, %f368;
	add.s32 	%r564, %r561, 1;
	mov.f32 	%f1737, %f1728;
	mov.f32 	%f1738, %f1729;
	mov.f32 	%f1739, %f1730;

BB1_24:
	setp.lt.u32	%p34, %r115, 4;
	@%p34 bra 	BB1_27;

	add.s32 	%r192, %r37, %r564;
	mad.lo.s32 	%r193, %r115, %r192, %r559;
	shl.b32 	%r194, %r193, 2;
	mov.u32 	%r195, _ZZ18kernel_MLEFit_no_bPffS_iiS_S_S_iE6s_diff;
	add.s32 	%r563, %r195, %r194;
	mov.f32 	%f1737, %f1728;
	mov.f32 	%f1738, %f1729;
	mov.f32 	%f1739, %f1730;

BB1_26:
	ld.shared.f32 	%f370, [%r563];
	fma.rn.f32 	%f371, %f4, %f370, %f1739;
	cvt.rn.f32.s32	%f372, %r564;
	fma.rn.f32 	%f373, %f372, %f370, %f1738;
	add.f32 	%f374, %f1737, %f370;
	add.s32 	%r196, %r563, %r38;
	ld.shared.f32 	%f375, [%r196];
	fma.rn.f32 	%f376, %f4, %f375, %f371;
	add.s32 	%r197, %r564, 1;
	cvt.rn.f32.s32	%f377, %r197;
	fma.rn.f32 	%f378, %f377, %f375, %f373;
	add.f32 	%f379, %f374, %f375;
	add.s32 	%r198, %r196, %r38;
	ld.shared.f32 	%f380, [%r198];
	fma.rn.f32 	%f381, %f4, %f380, %f376;
	add.s32 	%r199, %r564, 2;
	cvt.rn.f32.s32	%f382, %r199;
	fma.rn.f32 	%f383, %f382, %f380, %f378;
	add.f32 	%f384, %f379, %f380;
	add.s32 	%r200, %r198, %r38;
	add.s32 	%r563, %r200, %r38;
	ld.shared.f32 	%f385, [%r200];
	fma.rn.f32 	%f1739, %f4, %f385, %f381;
	add.s32 	%r201, %r564, 3;
	cvt.rn.f32.s32	%f386, %r201;
	fma.rn.f32 	%f1738, %f386, %f385, %f383;
	add.f32 	%f1737, %f384, %f385;
	add.s32 	%r564, %r564, 4;
	setp.lt.s32	%p35, %r564, %r115;
	@%p35 bra 	BB1_26;

BB1_27:
	add.s32 	%r559, %r559, 1;
	setp.lt.s32	%p36, %r559, %r115;
	@%p36 bra 	BB1_15;

BB1_28:
	div.rn.f32 	%f1789, %f1739, %f1737;
	div.rn.f32 	%f1788, %f1738, %f1737;
	mov.f32 	%f388, 0f3F000000;
	div.rn.f32 	%f389, %f388, %f334;
	div.rn.f32 	%f40, %f389, %f334;
	@%p23 bra 	BB1_73;

	cvt.f64.f32	%fd1, %f40;
	mul.lo.s32 	%r53, %r4, %r115;
	mov.f32 	%f1744, 0f00000000;
	mov.u32 	%r202, 0;
	mov.u32 	%r565, %r202;

BB1_30:
	mov.u32 	%r566, %r202;

BB1_31:
	mov.f32 	%f1747, 0f00000000;
	mov.f32 	%f1748, %f1747;
	mov.u32 	%r567, %r202;

BB1_32:
	sub.s32 	%r206, %r567, %r565;
	cvt.rn.f32.s32	%f45, %r206;
	cvt.f64.f32	%fd2, %f45;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r57}, %fd2;
	}
	mov.f64 	%fd98, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r58}, %fd98;
	}
	bfe.u32 	%r207, %r58, 20, 11;
	add.s32 	%r208, %r207, -1012;
	mov.u64 	%rd39, 4611686018427387904;
	shl.b64 	%rd5, %rd39, %r208;
	setp.eq.s64	%p38, %rd5, -9223372036854775808;
	abs.f64 	%fd99, %fd2;
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd99;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd98;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd3, [retval0+0];
	
	//{
	}// Callseq End 7
	setp.lt.s32	%p39, %r57, 0;
	and.pred  	%p1, %p39, %p38;
	selp.b32	%r209, %r57, 0, %p38;
	setp.lt.s32	%p40, %r58, 0;
	or.b32  	%r210, %r209, 2146435072;
	selp.b32	%r59, %r210, %r209, %p40;
	add.f64 	%fd4, %fd2, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r211}, %fd4;
	}
	and.b32  	%r60, %r211, 2146435072;
	setp.gtu.f64	%p41, %fd99, 0d7FF0000000000000;
	and.b32  	%r61, %r58, 2147483647;
	setp.gt.f64	%p42, %fd99, 0d3FF0000000000000;
	selp.b32	%r212, 2146435072, 0, %p42;
	xor.b32  	%r213, %r212, 2146435072;
	selp.b32	%r214, %r213, %r212, %p40;
	setp.eq.f32	%p43, %f45, 0fBF800000;
	selp.b32	%r62, 1072693248, %r214, %p43;
	and.b32  	%r63, %r57, 2147483647;
	shr.s32 	%r215, %r58, 31;
	and.b32  	%r216, %r215, -2146435072;
	add.s32 	%r64, %r216, 2146435072;
	or.b32  	%r65, %r64, -2147483648;
	selp.b32	%r66, %r65, %r64, %p1;
	setp.ne.s32	%p44, %r60, 2146435072;
	or.pred  	%p2, %p44, %p41;
	add.s32 	%r217, %r53, %r567;
	mul.lo.s32 	%r218, %r115, %r217;
	shl.b32 	%r219, %r218, 2;
	mov.u32 	%r220, _ZZ18kernel_MLEFit_no_bPffS_iiS_S_S_iE6s_diff;
	add.s32 	%r568, %r220, %r219;
	mov.u32 	%r569, %r566;
	mov.u32 	%r570, %r202;
	bra.uni 	BB1_33;

BB1_61:
	and.b32  	%r251, %r74, 2147483647;
	setp.ne.s32	%p68, %r251, 2146435072;
	@%p68 bra 	BB1_62;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r252, %temp}, %fd19;
	}
	setp.ne.s32	%p69, %r252, 0;
	mov.f64 	%fd274, %fd273;
	@%p69 bra 	BB1_66;

	selp.b32	%r253, %r65, %r64, %p3;
	mov.u32 	%r254, 0;
	mov.b64 	%fd274, {%r254, %r253};
	bra.uni 	BB1_66;

BB1_62:
	mov.f64 	%fd274, %fd273;
	bra.uni 	BB1_66;

BB1_33:
	mov.f64 	%fd269, %fd3;
	@!%p1 bra 	BB1_35;
	bra.uni 	BB1_34;

BB1_34:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r221}, %fd3;
	}
	xor.b32  	%r222, %r221, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r223, %temp}, %fd3;
	}
	mov.b64 	%fd269, {%r223, %r222};

BB1_35:
	setp.eq.f32	%p45, %f45, 0f00000000;
	@%p45 bra 	BB1_38;
	bra.uni 	BB1_36;

BB1_38:
	mov.u32 	%r224, 0;
	mov.b64 	%fd269, {%r224, %r59};
	bra.uni 	BB1_39;

BB1_36:
	setp.gt.s32	%p46, %r57, -1;
	@%p46 bra 	BB1_39;

	cvt.rzi.f64.f64	%fd101, %fd98;
	setp.neu.f64	%p47, %fd101, 0d4000000000000000;
	selp.f64	%fd269, 0dFFF8000000000000, %fd269, %p47;

BB1_39:
	selp.f64	%fd270, %fd269, %fd4, %p44;
	@%p2 bra 	BB1_47;

	setp.ne.s32	%p49, %r61, 2146435072;
	@%p49 bra 	BB1_42;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r225, %temp}, %fd98;
	}
	setp.eq.s32	%p50, %r225, 0;
	@%p50 bra 	BB1_46;
	bra.uni 	BB1_42;

BB1_46:
	mov.u32 	%r228, 0;
	mov.b64 	%fd270, {%r228, %r62};
	bra.uni 	BB1_47;

BB1_42:
	setp.ne.s32	%p51, %r63, 2146435072;
	@%p51 bra 	BB1_43;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r226, %temp}, %fd2;
	}
	setp.ne.s32	%p52, %r226, 0;
	mov.f64 	%fd270, %fd269;
	@%p52 bra 	BB1_47;

	mov.u32 	%r227, 0;
	mov.b64 	%fd270, {%r227, %r66};
	bra.uni 	BB1_47;

BB1_43:
	mov.f64 	%fd270, %fd269;

BB1_47:
	setp.eq.f32	%p53, %f45, 0f3F800000;
	selp.f64	%fd103, 0d3FF0000000000000, %fd270, %p53;
	mul.f64 	%fd14, %fd1, %fd103;
	neg.f64 	%fd104, %fd14;
	mov.f64 	%fd105, 0d4338000000000000;
	mov.f64 	%fd106, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd107, %fd104, %fd106, %fd105;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r71, %temp}, %fd107;
	}
	mov.f64 	%fd108, 0dC338000000000000;
	add.rn.f64 	%fd109, %fd107, %fd108;
	mov.f64 	%fd110, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd111, %fd109, %fd110, %fd104;
	mov.f64 	%fd112, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd113, %fd109, %fd112, %fd111;
	mov.f64 	%fd114, 0d3E928AF3FCA213EA;
	mov.f64 	%fd115, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd116, %fd115, %fd113, %fd114;
	mov.f64 	%fd117, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd118, %fd116, %fd113, %fd117;
	mov.f64 	%fd119, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd120, %fd118, %fd113, %fd119;
	mov.f64 	%fd121, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd122, %fd120, %fd113, %fd121;
	mov.f64 	%fd123, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd124, %fd122, %fd113, %fd123;
	mov.f64 	%fd125, 0d3F81111111122322;
	fma.rn.f64 	%fd126, %fd124, %fd113, %fd125;
	mov.f64 	%fd127, 0d3FA55555555502A1;
	fma.rn.f64 	%fd128, %fd126, %fd113, %fd127;
	mov.f64 	%fd129, 0d3FC5555555555511;
	fma.rn.f64 	%fd130, %fd128, %fd113, %fd129;
	mov.f64 	%fd131, 0d3FE000000000000B;
	fma.rn.f64 	%fd132, %fd130, %fd113, %fd131;
	mov.f64 	%fd133, 0d3FF0000000000000;
	fma.rn.f64 	%fd134, %fd132, %fd113, %fd133;
	fma.rn.f64 	%fd135, %fd134, %fd113, %fd133;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r72, %temp}, %fd135;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r73}, %fd135;
	}
	shl.b32 	%r229, %r71, 20;
	add.s32 	%r230, %r73, %r229;
	mov.b64 	%fd271, {%r72, %r230};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r231}, %fd104;
	}
	mov.b32 	 %f393, %r231;
	abs.f32 	%f48, %f393;
	setp.lt.f32	%p54, %f48, 0f4086232B;
	@%p54 bra 	BB1_50;

	setp.gt.f64	%p55, %fd14, 0d8000000000000000;
	mov.f64 	%fd136, 0d7FF0000000000000;
	sub.f64 	%fd137, %fd136, %fd14;
	selp.f64	%fd271, 0d0000000000000000, %fd137, %p55;
	setp.geu.f32	%p56, %f48, 0f40874800;
	@%p56 bra 	BB1_50;

	shr.u32 	%r232, %r71, 31;
	add.s32 	%r233, %r71, %r232;
	shr.s32 	%r234, %r233, 1;
	shl.b32 	%r235, %r234, 20;
	add.s32 	%r236, %r235, %r73;
	mov.b64 	%fd138, {%r72, %r236};
	sub.s32 	%r237, %r71, %r234;
	shl.b32 	%r238, %r237, 20;
	add.s32 	%r239, %r238, 1072693248;
	mov.u32 	%r240, 0;
	mov.b64 	%fd139, {%r240, %r239};
	mul.f64 	%fd271, %fd138, %fd139;

BB1_50:
	cvt.rn.f32.s32	%f49, %r569;
	cvt.f64.f32	%fd19, %f49;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r74}, %fd19;
	}
	abs.f64 	%fd20, %fd19;
	// Callseq Start 8
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd20;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd98;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd273, [retval0+0];
	
	//{
	}// Callseq End 8
	setp.lt.s32	%p57, %r74, 0;
	and.pred  	%p3, %p57, %p38;
	@!%p3 bra 	BB1_52;
	bra.uni 	BB1_51;

BB1_51:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r241}, %fd273;
	}
	xor.b32  	%r242, %r241, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r243, %temp}, %fd273;
	}
	mov.b64 	%fd273, {%r243, %r242};

BB1_52:
	setp.eq.f32	%p59, %f49, 0f00000000;
	@%p59 bra 	BB1_55;
	bra.uni 	BB1_53;

BB1_55:
	mov.u32 	%r244, 0;
	selp.b32	%r245, %r74, 0, %p38;
	or.b32  	%r246, %r245, 2146435072;
	selp.b32	%r247, %r246, %r245, %p40;
	mov.b64 	%fd273, {%r244, %r247};
	bra.uni 	BB1_56;

BB1_53:
	setp.gt.s32	%p60, %r74, -1;
	@%p60 bra 	BB1_56;

	cvt.rzi.f64.f64	%fd142, %fd98;
	setp.neu.f64	%p61, %fd142, 0d4000000000000000;
	selp.f64	%fd273, 0dFFF8000000000000, %fd273, %p61;

BB1_56:
	add.f64 	%fd274, %fd19, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r248}, %fd274;
	}
	and.b32  	%r249, %r248, 2146435072;
	setp.ne.s32	%p64, %r249, 2146435072;
	@%p64 bra 	BB1_57;

	setp.gtu.f64	%p65, %fd20, 0d7FF0000000000000;
	@%p65 bra 	BB1_66;

	setp.ne.s32	%p66, %r61, 2146435072;
	@%p66 bra 	BB1_61;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r250, %temp}, %fd98;
	}
	setp.eq.s32	%p67, %r250, 0;
	@%p67 bra 	BB1_65;
	bra.uni 	BB1_61;

BB1_65:
	mov.u32 	%r255, 0;
	setp.gt.f64	%p71, %fd20, 0d3FF0000000000000;
	selp.b32	%r256, 2146435072, 0, %p71;
	xor.b32  	%r257, %r256, 2146435072;
	selp.b32	%r258, %r257, %r256, %p40;
	setp.eq.f32	%p72, %f49, 0fBF800000;
	selp.b32	%r259, 1072693248, %r258, %p72;
	mov.b64 	%fd274, {%r255, %r259};
	bra.uni 	BB1_66;

BB1_57:
	mov.f64 	%fd274, %fd273;

BB1_66:
	mov.f64 	%fd258, 0d3FF0000000000000;
	mov.f64 	%fd257, 0d3FE000000000000B;
	mov.f64 	%fd256, 0d3FC5555555555511;
	mov.f64 	%fd255, 0d3FA55555555502A1;
	mov.f64 	%fd254, 0d3F81111111122322;
	mov.f64 	%fd253, 0d3F56C16C1852B7AF;
	mov.f64 	%fd252, 0d3F2A01A014761F65;
	mov.f64 	%fd251, 0d3EFA01997C89EB71;
	mov.f64 	%fd250, 0d3EC71DEE62401315;
	mov.f64 	%fd249, 0d3E928AF3FCA213EA;
	mov.f64 	%fd248, 0d3E5ADE1569CE2BDF;
	mov.f64 	%fd247, 0dBC7ABC9E3B39803F;
	mov.f64 	%fd246, 0dBFE62E42FEFA39EF;
	mov.f64 	%fd245, 0dC338000000000000;
	mov.f64 	%fd244, 0d4338000000000000;
	mov.f64 	%fd243, 0d3FF71547652B82FE;
	setp.eq.f32	%p73, %f49, 0f3F800000;
	selp.f64	%fd144, 0d3FF0000000000000, %fd274, %p73;
	mul.f64 	%fd31, %fd1, %fd144;
	neg.f64 	%fd145, %fd31;
	fma.rn.f64 	%fd148, %fd145, %fd243, %fd244;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r75, %temp}, %fd148;
	}
	add.rn.f64 	%fd150, %fd148, %fd245;
	fma.rn.f64 	%fd152, %fd150, %fd246, %fd145;
	fma.rn.f64 	%fd154, %fd150, %fd247, %fd152;
	fma.rn.f64 	%fd157, %fd248, %fd154, %fd249;
	fma.rn.f64 	%fd159, %fd157, %fd154, %fd250;
	fma.rn.f64 	%fd161, %fd159, %fd154, %fd251;
	fma.rn.f64 	%fd163, %fd161, %fd154, %fd252;
	fma.rn.f64 	%fd165, %fd163, %fd154, %fd253;
	fma.rn.f64 	%fd167, %fd165, %fd154, %fd254;
	fma.rn.f64 	%fd169, %fd167, %fd154, %fd255;
	fma.rn.f64 	%fd171, %fd169, %fd154, %fd256;
	fma.rn.f64 	%fd173, %fd171, %fd154, %fd257;
	fma.rn.f64 	%fd175, %fd173, %fd154, %fd258;
	fma.rn.f64 	%fd176, %fd175, %fd154, %fd258;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r76, %temp}, %fd176;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r77}, %fd176;
	}
	shl.b32 	%r260, %r75, 20;
	add.s32 	%r261, %r77, %r260;
	mov.b64 	%fd275, {%r76, %r261};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r262}, %fd145;
	}
	mov.b32 	 %f394, %r262;
	abs.f32 	%f50, %f394;
	setp.lt.f32	%p74, %f50, 0f4086232B;
	@%p74 bra 	BB1_69;

	setp.gt.f64	%p75, %fd31, 0d8000000000000000;
	mov.f64 	%fd177, 0d7FF0000000000000;
	sub.f64 	%fd178, %fd177, %fd31;
	selp.f64	%fd275, 0d0000000000000000, %fd178, %p75;
	setp.geu.f32	%p76, %f50, 0f40874800;
	@%p76 bra 	BB1_69;

	shr.u32 	%r263, %r75, 31;
	add.s32 	%r264, %r75, %r263;
	shr.s32 	%r265, %r264, 1;
	shl.b32 	%r266, %r265, 20;
	add.s32 	%r267, %r266, %r77;
	mov.b64 	%fd179, {%r76, %r267};
	sub.s32 	%r268, %r75, %r265;
	shl.b32 	%r269, %r268, 20;
	add.s32 	%r270, %r269, 1072693248;
	mov.u32 	%r271, 0;
	mov.b64 	%fd180, {%r271, %r270};
	mul.f64 	%fd275, %fd179, %fd180;

BB1_69:
	ld.shared.f32 	%f395, [%r568];
	cvt.f64.f32	%fd181, %f395;
	mul.f64 	%fd182, %fd271, %fd275;
	cvt.f64.f32	%fd183, %f1748;
	fma.rn.f64 	%fd184, %fd182, %fd181, %fd183;
	cvt.f64.f32	%fd185, %f1747;
	add.f64 	%fd186, %fd185, %fd182;
	cvt.rn.f32.f64	%f1747, %fd186;
	cvt.rn.f32.f64	%f1748, %fd184;
	add.s32 	%r569, %r569, -1;
	add.s32 	%r568, %r568, 4;
	add.s32 	%r570, %r570, 1;
	setp.lt.s32	%p77, %r570, %r115;
	@%p77 bra 	BB1_33;

	add.s32 	%r567, %r567, 1;
	setp.lt.s32	%p78, %r567, %r115;
	@%p78 bra 	BB1_32;

	div.rn.f32 	%f396, %f1748, %f1747;
	max.f32 	%f1744, %f1744, %f396;
	add.s32 	%r566, %r566, 1;
	setp.lt.s32	%p79, %r566, %r115;
	@%p79 bra 	BB1_31;

	add.s32 	%r565, %r565, 1;
	setp.lt.s32	%p80, %r565, %r115;
	@%p80 bra 	BB1_30;

BB1_73:
	mov.f32 	%f1596, 0f00000000;
	add.f32 	%f397, %f1744, %f1744;
	mul.f32 	%f398, %f397, 0f40490FD8;
	mul.f32 	%f399, %f398, %f334;
	mul.f32 	%f400, %f399, %f334;
	max.f32 	%f1787, %f1596, %f400;
	setp.lt.s32	%p81, %r116, 1;
	@%p81 bra 	BB1_205;

	mov.u32 	%r571, 0;

BB1_75:
	mov.f32 	%f1759, 0f00000000;
	mov.f32 	%f1760, %f1759;
	mov.f32 	%f1761, %f1759;
	mov.f32 	%f1762, %f1759;
	mov.f32 	%f1763, %f1759;
	mov.f32 	%f1764, %f1759;
	@%p23 bra 	BB1_204;

	div.rn.f32 	%f414, %f1787, 0fC0206C98;
	div.rn.f32 	%f59, %f414, %f334;
	cvt.f64.f32	%fd36, %f414;
	mov.u32 	%r572, 0;
	mov.f32 	%f1759, 0f00000000;
	mov.f32 	%f1760, %f1759;
	mov.f32 	%f1761, %f1759;
	mov.f32 	%f1762, %f1759;
	mov.f32 	%f1763, %f1759;
	mov.f32 	%f1764, %f1759;

BB1_77:
	mov.u32 	%r573, 0;
	cvt.rn.f32.s32	%f66, %r572;
	sub.f32 	%f415, %f66, %f1789;
	add.f32 	%f416, %f415, 0f3F000000;
	sqrt.rn.f32 	%f67, %f40;
	mul.f32 	%f68, %f416, %f67;
	abs.f32 	%f69, %f68;
	mul.f32 	%f70, %f68, %f68;
	add.f32 	%f417, %f415, 0fBF000000;
	mul.f32 	%f71, %f417, %f67;
	abs.f32 	%f72, %f71;
	mul.f32 	%f73, %f71, %f71;
	add.f32 	%f418, %f66, 0f3F000000;
	sub.f32 	%f419, %f418, %f1789;
	div.rn.f32 	%f74, %f419, %f334;
	mov.f32 	%f420, 0f3F800000;
	cvt.rzi.f32.f32	%f421, %f420;
	add.f32 	%f422, %f421, %f421;
	mov.f32 	%f423, 0f40000000;
	sub.f32 	%f424, %f423, %f422;
	abs.f32 	%f75, %f424;
	setp.eq.f32	%p83, %f75, 0f3F800000;
	abs.f32 	%f76, %f74;
	setp.lt.f32	%p84, %f76, 0f00800000;
	mul.f32 	%f425, %f76, 0f4B800000;
	selp.f32	%f426, 0fC3170000, 0fC2FE0000, %p84;
	selp.f32	%f427, %f425, %f76, %p84;
	mov.b32 	 %r277, %f427;
	and.b32  	%r278, %r277, 8388607;
	or.b32  	%r279, %r278, 1065353216;
	mov.b32 	 %f428, %r279;
	shr.u32 	%r280, %r277, 23;
	cvt.rn.f32.u32	%f429, %r280;
	add.f32 	%f430, %f426, %f429;
	setp.gt.f32	%p85, %f428, 0f3FB504F3;
	mul.f32 	%f431, %f428, 0f3F000000;
	add.f32 	%f432, %f430, 0f3F800000;
	selp.f32	%f433, %f431, %f428, %p85;
	selp.f32	%f434, %f432, %f430, %p85;
	add.f32 	%f77, %f433, 0fBF800000;
	add.f32 	%f78, %f433, 0f3F800000;
	add.f32 	%f79, %f77, %f77;
	mov.f32 	%f435, 0f3F317200;
	mul.rn.f32 	%f80, %f434, %f435;
	mov.f32 	%f436, 0f35BFBE8E;
	mul.rn.f32 	%f81, %f434, %f436;
	setp.lt.f32	%p86, %f74, 0f00000000;
	and.pred  	%p4, %p86, %p83;
	add.f32 	%f437, %f66, 0fBF000000;
	sub.f32 	%f438, %f437, %f1789;
	div.rn.f32 	%f82, %f438, %f334;
	abs.f32 	%f83, %f82;
	setp.lt.f32	%p87, %f83, 0f00800000;
	mul.f32 	%f439, %f83, 0f4B800000;
	selp.f32	%f440, 0fC3170000, 0fC2FE0000, %p87;
	selp.f32	%f441, %f439, %f83, %p87;
	mov.b32 	 %r281, %f441;
	and.b32  	%r282, %r281, 8388607;
	or.b32  	%r283, %r282, 1065353216;
	mov.b32 	 %f442, %r283;
	shr.u32 	%r284, %r281, 23;
	cvt.rn.f32.u32	%f443, %r284;
	add.f32 	%f444, %f440, %f443;
	setp.gt.f32	%p88, %f442, 0f3FB504F3;
	mul.f32 	%f445, %f442, 0f3F000000;
	add.f32 	%f446, %f444, 0f3F800000;
	selp.f32	%f447, %f445, %f442, %p88;
	selp.f32	%f448, %f446, %f444, %p88;
	add.f32 	%f84, %f447, 0fBF800000;
	add.f32 	%f85, %f447, 0f3F800000;
	add.f32 	%f86, %f84, %f84;
	mul.rn.f32 	%f87, %f448, %f435;
	mul.rn.f32 	%f88, %f448, %f436;
	setp.lt.f32	%p89, %f82, 0f00000000;
	and.pred  	%p5, %p89, %p83;
	cvt.f64.f32	%fd187, %f334;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r87}, %fd187;
	}
	mov.f64 	%fd188, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r285}, %fd188;
	}
	bfe.u32 	%r286, %r285, 20, 11;
	add.s32 	%r287, %r286, -1012;
	mov.u64 	%rd40, 4613937818241073152;
	shl.b64 	%rd41, %rd40, %r287;
	setp.eq.s64	%p90, %rd41, -9223372036854775808;
	abs.f64 	%fd189, %fd187;
	// Callseq Start 9
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd189;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd188;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd37, [retval0+0];
	
	//{
	}// Callseq End 9
	setp.lt.s32	%p91, %r87, 0;
	and.pred  	%p6, %p91, %p90;
	selp.b32	%r288, %r87, 0, %p90;
	setp.lt.s32	%p92, %r285, 0;
	or.b32  	%r289, %r288, 2146435072;
	selp.b32	%r88, %r289, %r288, %p92;
	add.f64 	%fd190, %fd187, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r290}, %fd190;
	}
	and.b32  	%r89, %r290, 2146435072;
	setp.gtu.f64	%p93, %fd189, 0d7FF0000000000000;
	setp.gt.f64	%p94, %fd189, 0d3FF0000000000000;
	selp.b32	%r291, 2146435072, 0, %p94;
	xor.b32  	%r292, %r291, 2146435072;
	selp.b32	%r293, %r292, %r291, %p92;
	setp.eq.f32	%p95, %f334, 0fBF800000;
	selp.b32	%r91, 1072693248, %r293, %p95;
	mov.f64 	%fd191, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r93}, %fd191;
	}
	bfe.u32 	%r298, %r93, 20, 11;
	add.s32 	%r299, %r298, -1012;
	mov.u64 	%rd42, 4611686018427387904;
	shl.b64 	%rd6, %rd42, %r299;
	shr.s32 	%r300, %r93, 31;
	and.b32  	%r301, %r300, -2146435072;
	add.s32 	%r94, %r301, 2146435072;
	setp.ne.s32	%p96, %r89, 2146435072;
	or.pred  	%p9, %p96, %p93;
	bra.uni 	BB1_78;

BB1_165:
	and.b32  	%r397, %r97, 2147483647;
	setp.ne.s32	%p206, %r397, 2146435072;
	@%p206 bra 	BB1_166;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r398, %temp}, %fd62;
	}
	setp.ne.s32	%p207, %r398, 0;
	mov.f64 	%fd284, %fd283;
	@%p207 bra 	BB1_170;

	or.b32  	%r399, %r94, -2147483648;
	selp.b32	%r400, %r399, %r94, %p13;
	mov.u32 	%r401, 0;
	mov.b64 	%fd284, {%r401, %r400};
	bra.uni 	BB1_170;

BB1_181:
	and.b32  	%r418, %r98, 2147483647;
	setp.ne.s32	%p223, %r418, 2146435072;
	@%p223 bra 	BB1_182;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r419, %temp}, %fd74;
	}
	setp.ne.s32	%p224, %r419, 0;
	mov.f64 	%fd287, %fd286;
	@%p224 bra 	BB1_186;

	or.b32  	%r420, %r94, -2147483648;
	selp.b32	%r421, %r420, %r94, %p14;
	mov.u32 	%r422, 0;
	mov.b64 	%fd287, {%r422, %r421};
	bra.uni 	BB1_186;

BB1_197:
	and.b32  	%r439, %r99, 2147483647;
	setp.ne.s32	%p240, %r439, 2146435072;
	@%p240 bra 	BB1_198;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r440, %temp}, %fd86;
	}
	setp.ne.s32	%p241, %r440, 0;
	mov.f64 	%fd290, %fd289;
	@%p241 bra 	BB1_202;

	or.b32  	%r441, %r94, -2147483648;
	selp.b32	%r442, %r441, %r94, %p15;
	mov.u32 	%r443, 0;
	mov.b64 	%fd290, {%r443, %r442};
	bra.uni 	BB1_202;

BB1_148:
	and.b32  	%r376, %r96, 2147483647;
	setp.ne.s32	%p189, %r376, 2146435072;
	@%p189 bra 	BB1_149;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r377, %temp}, %fd49;
	}
	setp.ne.s32	%p190, %r377, 0;
	mov.f64 	%fd281, %fd280;
	@%p190 bra 	BB1_153;

	or.b32  	%r378, %r94, -2147483648;
	selp.b32	%r379, %r378, %r94, %p12;
	mov.u32 	%r380, 0;
	mov.b64 	%fd281, {%r380, %r379};
	bra.uni 	BB1_153;

BB1_166:
	mov.f64 	%fd284, %fd283;
	bra.uni 	BB1_170;

BB1_182:
	mov.f64 	%fd287, %fd286;
	bra.uni 	BB1_186;

BB1_198:
	mov.f64 	%fd290, %fd289;
	bra.uni 	BB1_202;

BB1_149:
	mov.f64 	%fd281, %fd280;
	bra.uni 	BB1_153;

BB1_78:
	setp.ltu.f32	%p97, %f69, 0f3F800000;
	@%p97 bra 	BB1_80;
	bra.uni 	BB1_79;

BB1_80:
	mov.f32 	%f467, 0f3BA0C9F8;
	mov.f32 	%f468, 0fBA1268FB;
	fma.rn.f32 	%f469, %f468, %f70, %f467;
	mov.f32 	%f470, 0fBCDABFD4;
	fma.rn.f32 	%f471, %f469, %f70, %f470;
	mov.f32 	%f472, 0f3DE70331;
	fma.rn.f32 	%f473, %f471, %f70, %f472;
	mov.f32 	%f474, 0fBEC09330;
	fma.rn.f32 	%f475, %f473, %f70, %f474;
	mov.f32 	%f476, 0f3F906EBA;
	fma.rn.f32 	%f477, %f475, %f70, %f476;
	mul.f32 	%f1765, %f68, %f477;
	bra.uni 	BB1_81;

BB1_79:
	mov.f32 	%f1615, 0f3F800000;
	setp.ltu.f32	%p98, %f69, 0f407AD445;
	mov.f32 	%f449, 0f3A03BB71;
	mov.f32 	%f450, 0fB7B730FB;
	fma.rn.f32 	%f451, %f450, %f69, %f449;
	mov.f32 	%f452, 0fBBACA3B3;
	fma.rn.f32 	%f453, %f451, %f69, %f452;
	mov.f32 	%f454, 0f3D0A7445;
	fma.rn.f32 	%f455, %f453, %f69, %f454;
	mov.f32 	%f456, 0fBE1B3B75;
	fma.rn.f32 	%f457, %f455, %f69, %f456;
	mov.f32 	%f458, 0fBF6B385A;
	fma.rn.f32 	%f459, %f457, %f69, %f458;
	mov.f32 	%f460, 0fBFD0316E;
	fma.rn.f32 	%f461, %f459, %f69, %f460;
	mov.f32 	%f462, 0fBA031CCE;
	fma.rn.f32 	%f463, %f461, %f69, %f462;
	ex2.approx.ftz.f32 	%f464, %f463;
	sub.f32 	%f466, %f1615, %f464;
	mov.b32 	 %r302, %f466;
	selp.b32	%r303, %r302, 1065353216, %p98;
	mov.b32 	 %r304, %f68;
	and.b32  	%r305, %r304, -2147483648;
	or.b32  	%r306, %r303, %r305;
	mov.b32 	 %f1765, %r306;

BB1_81:
	setp.ltu.f32	%p99, %f72, 0f3F800000;
	@%p99 bra 	BB1_83;
	bra.uni 	BB1_82;

BB1_83:
	mov.f32 	%f496, 0f3BA0C9F8;
	mov.f32 	%f497, 0fBA1268FB;
	fma.rn.f32 	%f498, %f497, %f73, %f496;
	mov.f32 	%f499, 0fBCDABFD4;
	fma.rn.f32 	%f500, %f498, %f73, %f499;
	mov.f32 	%f501, 0f3DE70331;
	fma.rn.f32 	%f502, %f500, %f73, %f501;
	mov.f32 	%f503, 0fBEC09330;
	fma.rn.f32 	%f504, %f502, %f73, %f503;
	mov.f32 	%f505, 0f3F906EBA;
	fma.rn.f32 	%f506, %f504, %f73, %f505;
	mul.f32 	%f1766, %f71, %f506;
	bra.uni 	BB1_84;

BB1_82:
	mov.f32 	%f1616, 0f3F800000;
	setp.ltu.f32	%p100, %f72, 0f407AD445;
	mov.f32 	%f478, 0f3A03BB71;
	mov.f32 	%f479, 0fB7B730FB;
	fma.rn.f32 	%f480, %f479, %f72, %f478;
	mov.f32 	%f481, 0fBBACA3B3;
	fma.rn.f32 	%f482, %f480, %f72, %f481;
	mov.f32 	%f483, 0f3D0A7445;
	fma.rn.f32 	%f484, %f482, %f72, %f483;
	mov.f32 	%f485, 0fBE1B3B75;
	fma.rn.f32 	%f486, %f484, %f72, %f485;
	mov.f32 	%f487, 0fBF6B385A;
	fma.rn.f32 	%f488, %f486, %f72, %f487;
	mov.f32 	%f489, 0fBFD0316E;
	fma.rn.f32 	%f490, %f488, %f72, %f489;
	mov.f32 	%f491, 0fBA031CCE;
	fma.rn.f32 	%f492, %f490, %f72, %f491;
	ex2.approx.ftz.f32 	%f493, %f492;
	sub.f32 	%f495, %f1616, %f493;
	mov.b32 	 %r307, %f495;
	selp.b32	%r308, %r307, 1065353216, %p100;
	mov.b32 	 %r309, %f71;
	and.b32  	%r310, %r309, -2147483648;
	or.b32  	%r311, %r308, %r310;
	mov.b32 	 %f1766, %r311;

BB1_84:
	sub.f32 	%f507, %f1765, %f1766;
	mul.f32 	%f101, %f507, 0f3F000000;
	cvt.rn.f32.s32	%f102, %r573;
	sub.f32 	%f103, %f102, %f1788;
	add.f32 	%f508, %f103, 0f3F000000;
	mul.f32 	%f104, %f508, %f67;
	abs.f32 	%f105, %f104;
	setp.ltu.f32	%p101, %f105, 0f3F800000;
	@%p101 bra 	BB1_86;
	bra.uni 	BB1_85;

BB1_86:
	mul.f32 	%f527, %f104, %f104;
	mov.f32 	%f528, 0f3BA0C9F8;
	mov.f32 	%f529, 0fBA1268FB;
	fma.rn.f32 	%f530, %f529, %f527, %f528;
	mov.f32 	%f531, 0fBCDABFD4;
	fma.rn.f32 	%f532, %f530, %f527, %f531;
	mov.f32 	%f533, 0f3DE70331;
	fma.rn.f32 	%f534, %f532, %f527, %f533;
	mov.f32 	%f535, 0fBEC09330;
	fma.rn.f32 	%f536, %f534, %f527, %f535;
	mov.f32 	%f537, 0f3F906EBA;
	fma.rn.f32 	%f538, %f536, %f527, %f537;
	mul.f32 	%f1767, %f104, %f538;
	bra.uni 	BB1_87;

BB1_85:
	mov.f32 	%f1617, 0f3F800000;
	mov.f32 	%f509, 0f3A03BB71;
	mov.f32 	%f510, 0fB7B730FB;
	fma.rn.f32 	%f511, %f510, %f105, %f509;
	mov.f32 	%f512, 0fBBACA3B3;
	fma.rn.f32 	%f513, %f511, %f105, %f512;
	mov.f32 	%f514, 0f3D0A7445;
	fma.rn.f32 	%f515, %f513, %f105, %f514;
	mov.f32 	%f516, 0fBE1B3B75;
	fma.rn.f32 	%f517, %f515, %f105, %f516;
	mov.f32 	%f518, 0fBF6B385A;
	fma.rn.f32 	%f519, %f517, %f105, %f518;
	mov.f32 	%f520, 0fBFD0316E;
	fma.rn.f32 	%f521, %f519, %f105, %f520;
	mov.f32 	%f522, 0fBA031CCE;
	fma.rn.f32 	%f523, %f521, %f105, %f522;
	ex2.approx.ftz.f32 	%f524, %f523;
	sub.f32 	%f526, %f1617, %f524;
	mov.b32 	 %r312, %f526;
	setp.ltu.f32	%p102, %f105, 0f407AD445;
	selp.b32	%r313, %r312, 1065353216, %p102;
	mov.b32 	 %r314, %f104;
	and.b32  	%r315, %r314, -2147483648;
	or.b32  	%r316, %r313, %r315;
	mov.b32 	 %f1767, %r316;

BB1_87:
	add.f32 	%f539, %f103, 0fBF000000;
	mul.f32 	%f109, %f539, %f67;
	abs.f32 	%f110, %f109;
	setp.ltu.f32	%p103, %f110, 0f3F800000;
	@%p103 bra 	BB1_89;
	bra.uni 	BB1_88;

BB1_89:
	mul.f32 	%f558, %f109, %f109;
	mov.f32 	%f559, 0f3BA0C9F8;
	mov.f32 	%f560, 0fBA1268FB;
	fma.rn.f32 	%f561, %f560, %f558, %f559;
	mov.f32 	%f562, 0fBCDABFD4;
	fma.rn.f32 	%f563, %f561, %f558, %f562;
	mov.f32 	%f564, 0f3DE70331;
	fma.rn.f32 	%f565, %f563, %f558, %f564;
	mov.f32 	%f566, 0fBEC09330;
	fma.rn.f32 	%f567, %f565, %f558, %f566;
	mov.f32 	%f568, 0f3F906EBA;
	fma.rn.f32 	%f569, %f567, %f558, %f568;
	mul.f32 	%f1768, %f109, %f569;
	bra.uni 	BB1_90;

BB1_88:
	mov.f32 	%f1618, 0f3F800000;
	mov.f32 	%f540, 0f3A03BB71;
	mov.f32 	%f541, 0fB7B730FB;
	fma.rn.f32 	%f542, %f541, %f110, %f540;
	mov.f32 	%f543, 0fBBACA3B3;
	fma.rn.f32 	%f544, %f542, %f110, %f543;
	mov.f32 	%f545, 0f3D0A7445;
	fma.rn.f32 	%f546, %f544, %f110, %f545;
	mov.f32 	%f547, 0fBE1B3B75;
	fma.rn.f32 	%f548, %f546, %f110, %f547;
	mov.f32 	%f549, 0fBF6B385A;
	fma.rn.f32 	%f550, %f548, %f110, %f549;
	mov.f32 	%f551, 0fBFD0316E;
	fma.rn.f32 	%f552, %f550, %f110, %f551;
	mov.f32 	%f553, 0fBA031CCE;
	fma.rn.f32 	%f554, %f552, %f110, %f553;
	ex2.approx.ftz.f32 	%f555, %f554;
	sub.f32 	%f557, %f1618, %f555;
	mov.b32 	 %r317, %f557;
	setp.ltu.f32	%p104, %f110, 0f407AD445;
	selp.b32	%r318, %r317, 1065353216, %p104;
	mov.b32 	 %r319, %f109;
	and.b32  	%r320, %r319, -2147483648;
	or.b32  	%r321, %r318, %r320;
	mov.b32 	 %f1768, %r321;

BB1_90:
	mov.f32 	%f1619, 0f40000000;
	mul.lo.s32 	%r532, %r115, %r115;
	mad.lo.s32 	%r531, %r4, %r532, %r572;
	sub.f32 	%f572, %f1767, %f1768;
	mul.f32 	%f114, %f572, 0f3F000000;
	mad.lo.s32 	%r322, %r573, %r115, %r531;
	shl.b32 	%r323, %r322, 2;
	mov.u32 	%r324, _ZZ18kernel_MLEFit_no_bPffS_iiS_S_S_iE4s_bg;
	add.s32 	%r325, %r324, %r323;
	mul.f32 	%f573, %f101, %f1787;
	ld.shared.f32 	%f574, [%r325];
	fma.rn.f32 	%f115, %f114, %f573, %f574;
	mov.u32 	%r326, _ZZ18kernel_MLEFit_no_bPffS_iiS_S_S_iE6s_data;
	add.s32 	%r327, %r326, %r323;
	ld.shared.f32 	%f116, [%r327];
	// inline asm
	rcp.approx.ftz.f32 %f570,%f78;
	// inline asm
	mul.f32 	%f575, %f570, %f79;
	mul.f32 	%f576, %f575, %f575;
	mov.f32 	%f577, 0f3C4CAF63;
	mov.f32 	%f578, 0f3B18F0FE;
	fma.rn.f32 	%f579, %f578, %f576, %f577;
	mov.f32 	%f580, 0f3DAAAABD;
	fma.rn.f32 	%f581, %f579, %f576, %f580;
	mul.rn.f32 	%f582, %f581, %f576;
	mul.rn.f32 	%f583, %f582, %f575;
	sub.f32 	%f584, %f77, %f575;
	neg.f32 	%f585, %f575;
	add.f32 	%f586, %f584, %f584;
	fma.rn.f32 	%f587, %f585, %f77, %f586;
	mul.rn.f32 	%f588, %f570, %f587;
	add.f32 	%f589, %f583, %f575;
	sub.f32 	%f590, %f575, %f589;
	add.f32 	%f591, %f583, %f590;
	add.f32 	%f592, %f588, %f591;
	add.f32 	%f593, %f589, %f592;
	sub.f32 	%f594, %f589, %f593;
	add.f32 	%f595, %f592, %f594;
	add.f32 	%f596, %f80, %f593;
	sub.f32 	%f597, %f80, %f596;
	add.f32 	%f598, %f593, %f597;
	add.f32 	%f599, %f595, %f598;
	add.f32 	%f600, %f81, %f599;
	add.f32 	%f601, %f596, %f600;
	sub.f32 	%f602, %f596, %f601;
	add.f32 	%f603, %f600, %f602;
	mul.rn.f32 	%f605, %f1619, %f601;
	neg.f32 	%f606, %f605;
	fma.rn.f32 	%f607, %f1619, %f601, %f606;
	fma.rn.f32 	%f608, %f1619, %f603, %f607;
	mov.f32 	%f609, 0f00000000;
	fma.rn.f32 	%f610, %f609, %f601, %f608;
	add.rn.f32 	%f611, %f605, %f610;
	neg.f32 	%f612, %f611;
	add.rn.f32 	%f613, %f605, %f612;
	add.rn.f32 	%f614, %f613, %f610;
	mov.b32 	 %r328, %f611;
	setp.eq.s32	%p105, %r328, 1118925336;
	add.s32 	%r329, %r328, -1;
	mov.b32 	 %f615, %r329;
	add.f32 	%f616, %f614, 0f37000000;
	selp.f32	%f617, %f615, %f611, %p105;
	selp.f32	%f117, %f616, %f614, %p105;
	mul.f32 	%f618, %f617, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f619, %f618;
	mov.f32 	%f620, 0fBF317200;
	fma.rn.f32 	%f621, %f619, %f620, %f617;
	mov.f32 	%f622, 0fB5BFBE8E;
	fma.rn.f32 	%f623, %f619, %f622, %f621;
	mul.f32 	%f624, %f623, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f625, %f624;
	add.f32 	%f626, %f619, 0f00000000;
	ex2.approx.f32 	%f627, %f626;
	mul.f32 	%f628, %f625, %f627;
	setp.lt.f32	%p106, %f617, 0fC2D20000;
	selp.f32	%f629, 0f00000000, %f628, %p106;
	setp.gt.f32	%p107, %f617, 0f42D20000;
	selp.f32	%f1769, 0f7F800000, %f629, %p107;
	setp.eq.f32	%p108, %f1769, 0f7F800000;
	@%p108 bra 	BB1_92;

	fma.rn.f32 	%f1769, %f1769, %f117, %f1769;

BB1_92:
	setp.geu.f32	%p337, %f74, 0f00000000;
	mov.b32 	 %r330, %f1769;
	xor.b32  	%r331, %r330, -2147483648;
	mov.b32 	 %f630, %r331;
	selp.f32	%f121, %f630, %f1769, %p4;
	add.f32 	%f631, %f74, %f74;
	selp.f32	%f632, %f631, 0f00000000, %p83;
	setp.eq.f32	%p110, %f74, 0f00000000;
	selp.f32	%f1770, %f632, %f121, %p110;
	@%p337 bra 	BB1_94;

	mov.f32 	%f1620, 0f40000000;
	cvt.rzi.f32.f32	%f634, %f1620;
	setp.neu.f32	%p111, %f634, 0f40000000;
	selp.f32	%f1770, 0f7FFFFFFF, %f121, %p111;

BB1_94:
	mov.f32 	%f1628, 0f00000000;
	mov.f32 	%f1627, 0f3DAAAABD;
	mov.f32 	%f1626, 0f3C4CAF63;
	mov.f32 	%f1625, 0f3B18F0FE;
	mov.f32 	%f1624, 0fB5BFBE8E;
	mov.f32 	%f1623, 0fBF317200;
	abs.f32 	%f1622, %f74;
	mov.f32 	%f1621, 0f40000000;
	add.f32 	%f637, %f1622, 0f40000000;
	mov.b32 	 %r332, %f637;
	setp.gt.s32	%p112, %r332, 2139095039;
	add.f32 	%f638, %f74, 0f40000000;
	setp.gtu.f32	%p113, %f1622, 0f7F800000;
	selp.f32	%f639, %f638, %f1770, %p113;
	selp.f32	%f640, 0fFF800000, 0f7F800000, %p4;
	setp.neu.f32	%p114, %f1622, 0f7F800000;
	selp.f32	%f641, %f639, %f640, %p114;
	selp.f32	%f642, %f641, %f1770, %p112;
	mul.f32 	%f643, %f642, 0fBF000000;
	setp.eq.f32	%p115, %f74, 0f3F800000;
	selp.f32	%f644, 0fBF000000, %f643, %p115;
	mul.f32 	%f645, %f644, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f646, %f645;
	fma.rn.f32 	%f648, %f646, %f1623, %f644;
	fma.rn.f32 	%f650, %f646, %f1624, %f648;
	mul.f32 	%f651, %f650, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f652, %f651;
	add.f32 	%f653, %f646, 0f00000000;
	ex2.approx.f32 	%f654, %f653;
	mul.f32 	%f655, %f652, %f654;
	setp.lt.f32	%p116, %f644, 0fC2D20000;
	selp.f32	%f656, 0f00000000, %f655, %p116;
	setp.gt.f32	%p117, %f644, 0f42D20000;
	selp.f32	%f125, 0f7F800000, %f656, %p117;
	// inline asm
	rcp.approx.ftz.f32 %f635,%f85;
	// inline asm
	mul.f32 	%f657, %f635, %f86;
	mul.f32 	%f658, %f657, %f657;
	fma.rn.f32 	%f661, %f1625, %f658, %f1626;
	fma.rn.f32 	%f663, %f661, %f658, %f1627;
	mul.rn.f32 	%f664, %f663, %f658;
	mul.rn.f32 	%f665, %f664, %f657;
	sub.f32 	%f666, %f84, %f657;
	neg.f32 	%f667, %f657;
	add.f32 	%f668, %f666, %f666;
	fma.rn.f32 	%f669, %f667, %f84, %f668;
	mul.rn.f32 	%f670, %f635, %f669;
	add.f32 	%f671, %f665, %f657;
	sub.f32 	%f672, %f657, %f671;
	add.f32 	%f673, %f665, %f672;
	add.f32 	%f674, %f670, %f673;
	add.f32 	%f675, %f671, %f674;
	sub.f32 	%f676, %f671, %f675;
	add.f32 	%f677, %f674, %f676;
	add.f32 	%f678, %f87, %f675;
	sub.f32 	%f679, %f87, %f678;
	add.f32 	%f680, %f675, %f679;
	add.f32 	%f681, %f677, %f680;
	add.f32 	%f682, %f88, %f681;
	add.f32 	%f683, %f678, %f682;
	sub.f32 	%f684, %f678, %f683;
	add.f32 	%f685, %f682, %f684;
	mul.rn.f32 	%f687, %f1621, %f683;
	neg.f32 	%f688, %f687;
	fma.rn.f32 	%f689, %f1621, %f683, %f688;
	fma.rn.f32 	%f690, %f1621, %f685, %f689;
	fma.rn.f32 	%f692, %f1628, %f683, %f690;
	add.rn.f32 	%f693, %f687, %f692;
	neg.f32 	%f694, %f693;
	add.rn.f32 	%f695, %f687, %f694;
	add.rn.f32 	%f696, %f695, %f692;
	mov.b32 	 %r333, %f693;
	setp.eq.s32	%p118, %r333, 1118925336;
	add.s32 	%r334, %r333, -1;
	mov.b32 	 %f697, %r334;
	add.f32 	%f698, %f696, 0f37000000;
	selp.f32	%f699, %f697, %f693, %p118;
	selp.f32	%f126, %f698, %f696, %p118;
	mul.f32 	%f700, %f699, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f701, %f700;
	fma.rn.f32 	%f702, %f701, %f1623, %f699;
	fma.rn.f32 	%f703, %f701, %f1624, %f702;
	mul.f32 	%f704, %f703, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f705, %f704;
	add.f32 	%f706, %f701, 0f00000000;
	ex2.approx.f32 	%f707, %f706;
	mul.f32 	%f708, %f705, %f707;
	setp.lt.f32	%p119, %f699, 0fC2D20000;
	selp.f32	%f709, 0f00000000, %f708, %p119;
	setp.gt.f32	%p120, %f699, 0f42D20000;
	selp.f32	%f1771, 0f7F800000, %f709, %p120;
	setp.eq.f32	%p121, %f1771, 0f7F800000;
	@%p121 bra 	BB1_96;

	fma.rn.f32 	%f1771, %f1771, %f126, %f1771;

BB1_96:
	setp.geu.f32	%p338, %f82, 0f00000000;
	mov.b32 	 %r335, %f1771;
	xor.b32  	%r336, %r335, -2147483648;
	mov.b32 	 %f710, %r336;
	selp.f32	%f130, %f710, %f1771, %p5;
	add.f32 	%f711, %f82, %f82;
	selp.f32	%f712, %f711, 0f00000000, %p83;
	setp.eq.f32	%p123, %f82, 0f00000000;
	selp.f32	%f1772, %f712, %f130, %p123;
	@%p338 bra 	BB1_98;

	mov.f32 	%f1629, 0f40000000;
	cvt.rzi.f32.f32	%f714, %f1629;
	setp.neu.f32	%p124, %f714, 0f40000000;
	selp.f32	%f1772, 0f7FFFFFFF, %f130, %p124;

BB1_98:
	abs.f32 	%f1632, %f82;
	mov.f32 	%f1631, 0fB5BFBE8E;
	mov.f32 	%f1630, 0fBF317200;
	add.f32 	%f715, %f1632, 0f40000000;
	mov.b32 	 %r337, %f715;
	setp.gt.s32	%p125, %r337, 2139095039;
	add.f32 	%f716, %f82, 0f40000000;
	setp.gtu.f32	%p126, %f1632, 0f7F800000;
	selp.f32	%f717, %f716, %f1772, %p126;
	selp.f32	%f718, 0fFF800000, 0f7F800000, %p5;
	setp.neu.f32	%p127, %f1632, 0f7F800000;
	selp.f32	%f719, %f717, %f718, %p127;
	selp.f32	%f720, %f719, %f1772, %p125;
	mul.f32 	%f721, %f720, 0fBF000000;
	setp.eq.f32	%p128, %f82, 0f3F800000;
	selp.f32	%f722, 0fBF000000, %f721, %p128;
	mul.f32 	%f723, %f722, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f724, %f723;
	fma.rn.f32 	%f726, %f724, %f1630, %f722;
	fma.rn.f32 	%f728, %f724, %f1631, %f726;
	mul.f32 	%f729, %f728, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f730, %f729;
	add.f32 	%f731, %f724, 0f00000000;
	ex2.approx.f32 	%f732, %f731;
	mul.f32 	%f733, %f730, %f732;
	setp.lt.f32	%p129, %f722, 0fC2D20000;
	selp.f32	%f734, 0f00000000, %f733, %p129;
	setp.gt.f32	%p130, %f722, 0f42D20000;
	selp.f32	%f134, 0f7F800000, %f734, %p130;
	sub.f32 	%f735, %f125, %f134;
	mul.f32 	%f736, %f59, %f735;
	mul.f32 	%f135, %f114, %f736;
	mov.f64 	%fd277, %fd37;
	@!%p6 bra 	BB1_100;
	bra.uni 	BB1_99;

BB1_99:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r338}, %fd37;
	}
	xor.b32  	%r339, %r338, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r340, %temp}, %fd37;
	}
	mov.b64 	%fd277, {%r340, %r339};

BB1_100:
	setp.eq.f32	%p131, %f334, 0f00000000;
	@%p131 bra 	BB1_103;
	bra.uni 	BB1_101;

BB1_103:
	mov.u32 	%r341, 0;
	mov.b64 	%fd277, {%r341, %r88};
	bra.uni 	BB1_104;

BB1_101:
	cvt.f64.f32	%fd259, %f334;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r533}, %fd259;
	}
	setp.gt.s32	%p132, %r533, -1;
	@%p132 bra 	BB1_104;

	mov.f64 	%fd267, 0d4008000000000000;
	cvt.rzi.f64.f64	%fd193, %fd267;
	setp.neu.f64	%p133, %fd193, 0d4008000000000000;
	selp.f64	%fd277, 0dFFF8000000000000, %fd277, %p133;

BB1_104:
	cvt.f64.f32	%fd261, %f334;
	add.f64 	%fd260, %fd261, 0d4008000000000000;
	selp.f64	%fd278, %fd277, %fd260, %p96;
	@%p9 bra 	BB1_112;

	mov.f64 	%fd262, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r535}, %fd262;
	}
	and.b32  	%r534, %r535, 2147483647;
	setp.ne.s32	%p135, %r534, 2146435072;
	@%p135 bra 	BB1_107;

	mov.f64 	%fd266, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r342, %temp}, %fd266;
	}
	setp.eq.s32	%p136, %r342, 0;
	@%p136 bra 	BB1_111;
	bra.uni 	BB1_107;

BB1_111:
	mov.u32 	%r346, 0;
	mov.b64 	%fd278, {%r346, %r91};
	bra.uni 	BB1_112;

BB1_107:
	cvt.f64.f32	%fd263, %f334;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r536}, %fd263;
	}
	and.b32  	%r343, %r536, 2147483647;
	setp.ne.s32	%p137, %r343, 2146435072;
	@%p137 bra 	BB1_108;

	cvt.f64.f32	%fd264, %f334;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r344, %temp}, %fd264;
	}
	setp.ne.s32	%p138, %r344, 0;
	mov.f64 	%fd278, %fd277;
	@%p138 bra 	BB1_112;

	mov.f64 	%fd265, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r542}, %fd265;
	}
	shr.s32 	%r541, %r542, 31;
	and.b32  	%r540, %r541, -2146435072;
	add.s32 	%r539, %r540, 2146435072;
	or.b32  	%r538, %r539, -2147483648;
	selp.b32	%r537, %r538, %r539, %p6;
	mov.u32 	%r345, 0;
	mov.b64 	%fd278, {%r345, %r537};
	bra.uni 	BB1_112;

BB1_108:
	mov.f64 	%fd278, %fd277;

BB1_112:
	cvt.rn.f32.s32	%f1647, %r572;
	cvt.rn.f32.s32	%f1646, %r573;
	mov.f32 	%f1645, 0f35BFBE8E;
	mov.f32 	%f1644, 0f3F317200;
	add.f32 	%f1643, %f1647, 0fBF000000;
	sub.f32 	%f1642, %f1643, %f1789;
	add.f32 	%f1641, %f1647, 0f3F000000;
	sub.f32 	%f1640, %f1641, %f1789;
	mov.f32 	%f1639, 0f00000000;
	mov.f32 	%f1638, 0f3DAAAABD;
	mov.f32 	%f1637, 0f3C4CAF63;
	mov.f32 	%f1636, 0f3B18F0FE;
	mov.f32 	%f1635, 0fB5BFBE8E;
	mov.f32 	%f1634, 0fBF317200;
	mov.f32 	%f1633, 0f40000000;
	setp.eq.f32	%p139, %f334, 0f3F800000;
	selp.f64	%fd198, 0d3FF0000000000000, %fd278, %p139;
	div.rn.f64 	%fd47, %fd36, %fd198;
	mul.f32 	%f741, %f1640, %f125;
	mul.f32 	%f744, %f1642, %f134;
	sub.f32 	%f745, %f741, %f744;
	cvt.f64.f32	%fd199, %f745;
	mul.f64 	%fd200, %fd199, %fd47;
	cvt.f64.f32	%fd201, %f114;
	mul.f64 	%fd202, %fd201, %fd200;
	cvt.rn.f32.f64	%f136, %fd202;
	add.f32 	%f746, %f1646, 0f3F000000;
	sub.f32 	%f137, %f746, %f1788;
	div.rn.f32 	%f138, %f137, %f334;
	abs.f32 	%f139, %f138;
	setp.lt.f32	%p140, %f139, 0f00800000;
	mul.f32 	%f747, %f139, 0f4B800000;
	selp.f32	%f748, 0fC3170000, 0fC2FE0000, %p140;
	selp.f32	%f749, %f747, %f139, %p140;
	mov.b32 	 %r347, %f749;
	and.b32  	%r348, %r347, 8388607;
	or.b32  	%r349, %r348, 1065353216;
	mov.b32 	 %f750, %r349;
	shr.u32 	%r350, %r347, 23;
	cvt.rn.f32.u32	%f751, %r350;
	add.f32 	%f752, %f748, %f751;
	setp.gt.f32	%p141, %f750, 0f3FB504F3;
	mul.f32 	%f753, %f750, 0f3F000000;
	add.f32 	%f754, %f752, 0f3F800000;
	selp.f32	%f755, %f753, %f750, %p141;
	selp.f32	%f756, %f754, %f752, %p141;
	add.f32 	%f757, %f755, 0fBF800000;
	add.f32 	%f738, %f755, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f737,%f738;
	// inline asm
	add.f32 	%f758, %f757, %f757;
	mul.f32 	%f759, %f737, %f758;
	mul.f32 	%f760, %f759, %f759;
	fma.rn.f32 	%f763, %f1636, %f760, %f1637;
	fma.rn.f32 	%f765, %f763, %f760, %f1638;
	mul.rn.f32 	%f766, %f765, %f760;
	mul.rn.f32 	%f767, %f766, %f759;
	sub.f32 	%f768, %f757, %f759;
	neg.f32 	%f769, %f759;
	add.f32 	%f770, %f768, %f768;
	fma.rn.f32 	%f771, %f769, %f757, %f770;
	mul.rn.f32 	%f772, %f737, %f771;
	add.f32 	%f773, %f767, %f759;
	sub.f32 	%f774, %f759, %f773;
	add.f32 	%f775, %f767, %f774;
	add.f32 	%f776, %f772, %f775;
	add.f32 	%f777, %f773, %f776;
	sub.f32 	%f778, %f773, %f777;
	add.f32 	%f779, %f776, %f778;
	mul.rn.f32 	%f781, %f756, %f1644;
	mul.rn.f32 	%f783, %f756, %f1645;
	add.f32 	%f784, %f781, %f777;
	sub.f32 	%f785, %f781, %f784;
	add.f32 	%f786, %f777, %f785;
	add.f32 	%f787, %f779, %f786;
	add.f32 	%f788, %f783, %f787;
	add.f32 	%f789, %f784, %f788;
	sub.f32 	%f790, %f784, %f789;
	add.f32 	%f791, %f788, %f790;
	mul.rn.f32 	%f793, %f1633, %f789;
	neg.f32 	%f794, %f793;
	fma.rn.f32 	%f795, %f1633, %f789, %f794;
	fma.rn.f32 	%f796, %f1633, %f791, %f795;
	fma.rn.f32 	%f798, %f1639, %f789, %f796;
	add.rn.f32 	%f799, %f793, %f798;
	neg.f32 	%f800, %f799;
	add.rn.f32 	%f801, %f793, %f800;
	add.rn.f32 	%f802, %f801, %f798;
	mov.b32 	 %r351, %f799;
	setp.eq.s32	%p142, %r351, 1118925336;
	add.s32 	%r352, %r351, -1;
	mov.b32 	 %f803, %r352;
	add.f32 	%f804, %f802, 0f37000000;
	selp.f32	%f805, %f803, %f799, %p142;
	selp.f32	%f140, %f804, %f802, %p142;
	mul.f32 	%f806, %f805, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f807, %f806;
	fma.rn.f32 	%f809, %f807, %f1634, %f805;
	fma.rn.f32 	%f811, %f807, %f1635, %f809;
	mul.f32 	%f812, %f811, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f813, %f812;
	add.f32 	%f814, %f807, 0f00000000;
	ex2.approx.f32 	%f815, %f814;
	mul.f32 	%f816, %f813, %f815;
	setp.lt.f32	%p143, %f805, 0fC2D20000;
	selp.f32	%f817, 0f00000000, %f816, %p143;
	setp.gt.f32	%p144, %f805, 0f42D20000;
	selp.f32	%f1773, 0f7F800000, %f817, %p144;
	setp.eq.f32	%p145, %f1773, 0f7F800000;
	@%p145 bra 	BB1_114;

	fma.rn.f32 	%f1773, %f1773, %f140, %f1773;

BB1_114:
	setp.lt.f32	%p146, %f138, 0f00000000;
	and.pred  	%p10, %p146, %p83;
	mov.b32 	 %r353, %f1773;
	xor.b32  	%r354, %r353, -2147483648;
	mov.b32 	 %f818, %r354;
	selp.f32	%f1775, %f818, %f1773, %p10;
	setp.eq.f32	%p148, %f138, 0f00000000;
	@%p148 bra 	BB1_117;
	bra.uni 	BB1_115;

BB1_117:
	add.f32 	%f821, %f138, %f138;
	selp.f32	%f1775, %f821, 0f00000000, %p83;
	bra.uni 	BB1_118;

BB1_115:
	setp.geu.f32	%p149, %f138, 0f00000000;
	@%p149 bra 	BB1_118;

	mov.f32 	%f1651, 0f40000000;
	cvt.rzi.f32.f32	%f820, %f1651;
	setp.neu.f32	%p150, %f820, 0f40000000;
	selp.f32	%f1775, 0f7FFFFFFF, %f1775, %p150;

BB1_118:
	abs.f32 	%f1597, %f138;
	add.f32 	%f822, %f1597, 0f40000000;
	mov.b32 	 %r355, %f822;
	setp.lt.s32	%p152, %r355, 2139095040;
	@%p152 bra 	BB1_123;

	abs.f32 	%f1649, %f138;
	setp.gtu.f32	%p153, %f1649, 0f7F800000;
	@%p153 bra 	BB1_122;
	bra.uni 	BB1_120;

BB1_122:
	add.f32 	%f1775, %f138, 0f40000000;
	bra.uni 	BB1_123;

BB1_120:
	abs.f32 	%f1650, %f138;
	setp.neu.f32	%p154, %f1650, 0f7F800000;
	@%p154 bra 	BB1_123;

	selp.f32	%f1775, 0fFF800000, 0f7F800000, %p10;

BB1_123:
	mov.f32 	%f1607, 0f35BFBE8E;
	mov.f32 	%f1606, 0f3F317200;
	cvt.rn.f32.s32	%f1605, %r573;
	mov.f32 	%f1604, 0f00000000;
	mov.f32 	%f1603, 0f3DAAAABD;
	mov.f32 	%f1602, 0f3C4CAF63;
	mov.f32 	%f1601, 0f3B18F0FE;
	mov.f32 	%f1600, 0fB5BFBE8E;
	mov.f32 	%f1599, 0fBF317200;
	mov.f32 	%f1598, 0f40000000;
	mul.f32 	%f825, %f1775, 0fBF000000;
	setp.eq.f32	%p155, %f138, 0f3F800000;
	selp.f32	%f826, 0fBF000000, %f825, %p155;
	mul.f32 	%f827, %f826, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f828, %f827;
	fma.rn.f32 	%f830, %f828, %f1599, %f826;
	fma.rn.f32 	%f832, %f828, %f1600, %f830;
	mul.f32 	%f833, %f832, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f834, %f833;
	add.f32 	%f835, %f828, 0f00000000;
	ex2.approx.f32 	%f836, %f835;
	mul.f32 	%f837, %f834, %f836;
	setp.lt.f32	%p156, %f826, 0fC2D20000;
	selp.f32	%f838, 0f00000000, %f837, %p156;
	setp.gt.f32	%p157, %f826, 0f42D20000;
	selp.f32	%f151, 0f7F800000, %f838, %p157;
	add.f32 	%f839, %f1605, 0fBF000000;
	sub.f32 	%f152, %f839, %f1788;
	div.rn.f32 	%f153, %f152, %f334;
	abs.f32 	%f154, %f153;
	setp.lt.f32	%p158, %f154, 0f00800000;
	mul.f32 	%f840, %f154, 0f4B800000;
	selp.f32	%f841, 0fC3170000, 0fC2FE0000, %p158;
	selp.f32	%f842, %f840, %f154, %p158;
	mov.b32 	 %r356, %f842;
	and.b32  	%r357, %r356, 8388607;
	or.b32  	%r358, %r357, 1065353216;
	mov.b32 	 %f843, %r358;
	shr.u32 	%r359, %r356, 23;
	cvt.rn.f32.u32	%f844, %r359;
	add.f32 	%f845, %f841, %f844;
	setp.gt.f32	%p159, %f843, 0f3FB504F3;
	mul.f32 	%f846, %f843, 0f3F000000;
	add.f32 	%f847, %f845, 0f3F800000;
	selp.f32	%f848, %f846, %f843, %p159;
	selp.f32	%f849, %f847, %f845, %p159;
	add.f32 	%f850, %f848, 0fBF800000;
	add.f32 	%f824, %f848, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f823,%f824;
	// inline asm
	add.f32 	%f851, %f850, %f850;
	mul.f32 	%f852, %f823, %f851;
	mul.f32 	%f853, %f852, %f852;
	fma.rn.f32 	%f856, %f1601, %f853, %f1602;
	fma.rn.f32 	%f858, %f856, %f853, %f1603;
	mul.rn.f32 	%f859, %f858, %f853;
	mul.rn.f32 	%f860, %f859, %f852;
	sub.f32 	%f861, %f850, %f852;
	neg.f32 	%f862, %f852;
	add.f32 	%f863, %f861, %f861;
	fma.rn.f32 	%f864, %f862, %f850, %f863;
	mul.rn.f32 	%f865, %f823, %f864;
	add.f32 	%f866, %f860, %f852;
	sub.f32 	%f867, %f852, %f866;
	add.f32 	%f868, %f860, %f867;
	add.f32 	%f869, %f865, %f868;
	add.f32 	%f870, %f866, %f869;
	sub.f32 	%f871, %f866, %f870;
	add.f32 	%f872, %f869, %f871;
	mul.rn.f32 	%f874, %f849, %f1606;
	mul.rn.f32 	%f876, %f849, %f1607;
	add.f32 	%f877, %f874, %f870;
	sub.f32 	%f878, %f874, %f877;
	add.f32 	%f879, %f870, %f878;
	add.f32 	%f880, %f872, %f879;
	add.f32 	%f881, %f876, %f880;
	add.f32 	%f882, %f877, %f881;
	sub.f32 	%f883, %f877, %f882;
	add.f32 	%f884, %f881, %f883;
	mul.rn.f32 	%f886, %f1598, %f882;
	neg.f32 	%f887, %f886;
	fma.rn.f32 	%f888, %f1598, %f882, %f887;
	fma.rn.f32 	%f889, %f1598, %f884, %f888;
	fma.rn.f32 	%f891, %f1604, %f882, %f889;
	add.rn.f32 	%f892, %f886, %f891;
	neg.f32 	%f893, %f892;
	add.rn.f32 	%f894, %f886, %f893;
	add.rn.f32 	%f895, %f894, %f891;
	mov.b32 	 %r360, %f892;
	setp.eq.s32	%p160, %r360, 1118925336;
	add.s32 	%r361, %r360, -1;
	mov.b32 	 %f896, %r361;
	add.f32 	%f897, %f895, 0f37000000;
	selp.f32	%f898, %f896, %f892, %p160;
	selp.f32	%f155, %f897, %f895, %p160;
	mul.f32 	%f899, %f898, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f900, %f899;
	fma.rn.f32 	%f901, %f900, %f1599, %f898;
	fma.rn.f32 	%f902, %f900, %f1600, %f901;
	mul.f32 	%f903, %f902, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f904, %f903;
	add.f32 	%f905, %f900, 0f00000000;
	ex2.approx.f32 	%f906, %f905;
	mul.f32 	%f907, %f904, %f906;
	setp.lt.f32	%p161, %f898, 0fC2D20000;
	selp.f32	%f908, 0f00000000, %f907, %p161;
	setp.gt.f32	%p162, %f898, 0f42D20000;
	selp.f32	%f1776, 0f7F800000, %f908, %p162;
	setp.eq.f32	%p163, %f1776, 0f7F800000;
	@%p163 bra 	BB1_125;

	fma.rn.f32 	%f1776, %f1776, %f155, %f1776;

BB1_125:
	setp.lt.f32	%p164, %f153, 0f00000000;
	and.pred  	%p11, %p164, %p83;
	mov.b32 	 %r362, %f1776;
	xor.b32  	%r363, %r362, -2147483648;
	mov.b32 	 %f909, %r363;
	selp.f32	%f1778, %f909, %f1776, %p11;
	setp.eq.f32	%p166, %f153, 0f00000000;
	@%p166 bra 	BB1_128;
	bra.uni 	BB1_126;

BB1_128:
	add.f32 	%f912, %f153, %f153;
	selp.f32	%f1778, %f912, 0f00000000, %p83;
	bra.uni 	BB1_129;

BB1_126:
	setp.geu.f32	%p167, %f153, 0f00000000;
	@%p167 bra 	BB1_129;

	mov.f32 	%f1648, 0f40000000;
	cvt.rzi.f32.f32	%f911, %f1648;
	setp.neu.f32	%p168, %f911, 0f40000000;
	selp.f32	%f1778, 0f7FFFFFFF, %f1778, %p168;

BB1_129:
	abs.f32 	%f1652, %f153;
	add.f32 	%f913, %f1652, 0f40000000;
	mov.b32 	 %r364, %f913;
	setp.lt.s32	%p170, %r364, 2139095040;
	@%p170 bra 	BB1_134;

	abs.f32 	%f1656, %f153;
	setp.gtu.f32	%p171, %f1656, 0f7F800000;
	@%p171 bra 	BB1_133;
	bra.uni 	BB1_131;

BB1_133:
	add.f32 	%f1778, %f153, 0f40000000;
	bra.uni 	BB1_134;

BB1_131:
	abs.f32 	%f1657, %f153;
	setp.neu.f32	%p172, %f1657, 0f7F800000;
	@%p172 bra 	BB1_134;

	selp.f32	%f1778, 0fFF800000, 0f7F800000, %p11;

BB1_134:
	cvt.rn.f32.s32	%f1655, %r573;
	add.f32 	%f1654, %f1655, 0fBF000000;
	sub.f32 	%f1653, %f1654, %f1788;
	cvt.rn.f32.s32	%f1613, %r573;
	add.f32 	%f1612, %f1613, 0f3F000000;
	sub.f32 	%f1611, %f1612, %f1788;
	mov.f32 	%f1779, 0f00000000;
	mov.f32 	%f1609, 0fB5BFBE8E;
	mov.f32 	%f1608, 0fBF317200;
	mul.f32 	%f915, %f1778, 0fBF000000;
	setp.eq.f32	%p173, %f153, 0f3F800000;
	selp.f32	%f916, 0fBF000000, %f915, %p173;
	mul.f32 	%f917, %f916, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f918, %f917;
	fma.rn.f32 	%f920, %f918, %f1608, %f916;
	fma.rn.f32 	%f922, %f918, %f1609, %f920;
	mul.f32 	%f923, %f922, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f924, %f923;
	add.f32 	%f925, %f918, 0f00000000;
	ex2.approx.f32 	%f926, %f925;
	mul.f32 	%f927, %f924, %f926;
	setp.lt.f32	%p174, %f916, 0fC2D20000;
	selp.f32	%f928, 0f00000000, %f927, %p174;
	setp.gt.f32	%p175, %f916, 0f42D20000;
	selp.f32	%f929, 0f7F800000, %f928, %p175;
	sub.f32 	%f930, %f151, %f929;
	mul.f32 	%f931, %f59, %f930;
	mul.f32 	%f166, %f101, %f931;
	mul.f32 	%f932, %f1653, %f929;
	mul.f32 	%f933, %f1611, %f151;
	sub.f32 	%f934, %f933, %f932;
	cvt.f64.f32	%fd203, %f934;
	mul.f64 	%fd204, %fd47, %fd203;
	cvt.f64.f32	%fd205, %f101;
	mul.f64 	%fd48, %fd205, %fd204;
	mul.f32 	%f167, %f101, %f114;
	setp.leu.f32	%p176, %f115, 0f3C23D70A;
	@%p176 bra 	BB1_136;

	div.rn.f32 	%f935, %f116, %f115;
	add.f32 	%f1779, %f935, 0fBF800000;

BB1_136:
	mov.f32 	%f1780, 0f00000000;
	@%p176 bra 	BB1_154;

	setp.eq.s64	%p178, %rd6, -9223372036854775808;
	cvt.f64.f32	%fd49, %f115;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r96}, %fd49;
	}
	abs.f64 	%fd50, %fd49;
	// Callseq Start 10
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd50;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd191;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd280, [retval0+0];
	
	//{
	}// Callseq End 10
	setp.lt.s32	%p179, %r96, 0;
	and.pred  	%p12, %p179, %p178;
	@!%p12 bra 	BB1_139;
	bra.uni 	BB1_138;

BB1_138:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r365}, %fd280;
	}
	xor.b32  	%r366, %r365, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r367, %temp}, %fd280;
	}
	mov.b64 	%fd280, {%r367, %r366};

BB1_139:
	setp.eq.f32	%p180, %f115, 0f00000000;
	@%p180 bra 	BB1_142;
	bra.uni 	BB1_140;

BB1_142:
	setp.lt.s32	%p183, %r93, 0;
	mov.u32 	%r368, 0;
	selp.b32	%r369, %r96, 0, %p178;
	or.b32  	%r370, %r369, 2146435072;
	selp.b32	%r371, %r370, %r369, %p183;
	mov.b64 	%fd280, {%r368, %r371};
	bra.uni 	BB1_143;

BB1_140:
	setp.gt.s32	%p181, %r96, -1;
	@%p181 bra 	BB1_143;

	cvt.rzi.f64.f64	%fd208, %fd191;
	setp.neu.f64	%p182, %fd208, 0d4000000000000000;
	selp.f64	%fd280, 0dFFF8000000000000, %fd280, %p182;

BB1_143:
	add.f64 	%fd281, %fd49, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r372}, %fd281;
	}
	and.b32  	%r373, %r372, 2146435072;
	setp.ne.s32	%p185, %r373, 2146435072;
	@%p185 bra 	BB1_144;

	setp.gtu.f64	%p186, %fd50, 0d7FF0000000000000;
	@%p186 bra 	BB1_153;

	and.b32  	%r374, %r93, 2147483647;
	setp.ne.s32	%p187, %r374, 2146435072;
	@%p187 bra 	BB1_148;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r375, %temp}, %fd191;
	}
	setp.eq.s32	%p188, %r375, 0;
	@%p188 bra 	BB1_152;
	bra.uni 	BB1_148;

BB1_152:
	setp.lt.s32	%p191, %r93, 0;
	mov.u32 	%r381, 0;
	setp.gt.f64	%p192, %fd50, 0d3FF0000000000000;
	selp.b32	%r382, 2146435072, 0, %p192;
	xor.b32  	%r383, %r382, 2146435072;
	selp.b32	%r384, %r383, %r382, %p191;
	setp.eq.f32	%p193, %f115, 0fBF800000;
	selp.b32	%r385, 1072693248, %r384, %p193;
	mov.b64 	%fd281, {%r381, %r385};
	bra.uni 	BB1_153;

BB1_144:
	mov.f64 	%fd281, %fd280;

BB1_153:
	setp.eq.f32	%p194, %f115, 0f3F800000;
	selp.f64	%fd210, 0d3FF0000000000000, %fd281, %p194;
	cvt.f64.f32	%fd211, %f116;
	div.rn.f64 	%fd212, %fd211, %fd210;
	cvt.rn.f32.f64	%f1780, %fd212;

BB1_154:
	mov.f32 	%f937, 0f47C35000;
	min.f32 	%f938, %f1780, %f937;
	cvt.f64.f32	%fd61, %f938;
	min.f32 	%f172, %f1779, %f937;
	fma.rn.f32 	%f1761, %f172, %f135, %f1761;
	cvt.f64.f32	%fd62, %f135;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r97}, %fd62;
	}
	abs.f64 	%fd63, %fd62;
	// Callseq Start 11
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd63;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd191;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd283, [retval0+0];
	
	//{
	}// Callseq End 11
	setp.lt.s32	%p195, %r97, 0;
	setp.eq.s64	%p196, %rd6, -9223372036854775808;
	and.pred  	%p13, %p195, %p196;
	@!%p13 bra 	BB1_156;
	bra.uni 	BB1_155;

BB1_155:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r386}, %fd283;
	}
	xor.b32  	%r387, %r386, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r388, %temp}, %fd283;
	}
	mov.b64 	%fd283, {%r388, %r387};

BB1_156:
	setp.eq.f32	%p197, %f135, 0f00000000;
	@%p197 bra 	BB1_159;
	bra.uni 	BB1_157;

BB1_159:
	setp.lt.s32	%p200, %r93, 0;
	mov.u32 	%r389, 0;
	selp.b32	%r390, %r97, 0, %p196;
	or.b32  	%r391, %r390, 2146435072;
	selp.b32	%r392, %r391, %r390, %p200;
	mov.b64 	%fd283, {%r389, %r392};
	bra.uni 	BB1_160;

BB1_157:
	setp.gt.s32	%p198, %r97, -1;
	@%p198 bra 	BB1_160;

	cvt.rzi.f64.f64	%fd215, %fd191;
	setp.neu.f64	%p199, %fd215, 0d4000000000000000;
	selp.f64	%fd283, 0dFFF8000000000000, %fd283, %p199;

BB1_160:
	add.f64 	%fd284, %fd62, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r393}, %fd284;
	}
	and.b32  	%r394, %r393, 2146435072;
	setp.ne.s32	%p202, %r394, 2146435072;
	@%p202 bra 	BB1_161;

	setp.gtu.f64	%p203, %fd63, 0d7FF0000000000000;
	@%p203 bra 	BB1_170;

	and.b32  	%r395, %r93, 2147483647;
	setp.ne.s32	%p204, %r395, 2146435072;
	@%p204 bra 	BB1_165;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r396, %temp}, %fd191;
	}
	setp.eq.s32	%p205, %r396, 0;
	@%p205 bra 	BB1_169;
	bra.uni 	BB1_165;

BB1_169:
	setp.lt.s32	%p208, %r93, 0;
	mov.u32 	%r402, 0;
	setp.gt.f64	%p209, %fd63, 0d3FF0000000000000;
	selp.b32	%r403, 2146435072, 0, %p209;
	xor.b32  	%r404, %r403, 2146435072;
	selp.b32	%r405, %r404, %r403, %p208;
	setp.eq.f32	%p210, %f135, 0fBF800000;
	selp.b32	%r406, 1072693248, %r405, %p210;
	mov.b64 	%fd284, {%r402, %r406};
	bra.uni 	BB1_170;

BB1_161:
	mov.f64 	%fd284, %fd283;

BB1_170:
	setp.eq.f32	%p211, %f135, 0f3F800000;
	selp.f64	%fd217, 0d3FF0000000000000, %fd284, %p211;
	mul.f64 	%fd218, %fd61, %fd217;
	mul.f32 	%f939, %f172, %f136;
	cvt.f64.f32	%fd219, %f939;
	sub.f64 	%fd220, %fd219, %fd218;
	cvt.f64.f32	%fd221, %f1764;
	add.f64 	%fd222, %fd221, %fd220;
	cvt.rn.f32.f64	%f1764, %fd222;
	fma.rn.f32 	%f1760, %f172, %f166, %f1760;
	cvt.f64.f32	%fd74, %f166;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r98}, %fd74;
	}
	abs.f64 	%fd75, %fd74;
	// Callseq Start 12
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd75;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd191;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd286, [retval0+0];
	
	//{
	}// Callseq End 12
	setp.lt.s32	%p212, %r98, 0;
	and.pred  	%p14, %p212, %p196;
	@!%p14 bra 	BB1_172;
	bra.uni 	BB1_171;

BB1_171:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r407}, %fd286;
	}
	xor.b32  	%r408, %r407, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r409, %temp}, %fd286;
	}
	mov.b64 	%fd286, {%r409, %r408};

BB1_172:
	setp.eq.f32	%p214, %f166, 0f00000000;
	@%p214 bra 	BB1_175;
	bra.uni 	BB1_173;

BB1_175:
	setp.lt.s32	%p217, %r93, 0;
	mov.u32 	%r410, 0;
	selp.b32	%r411, %r98, 0, %p196;
	or.b32  	%r412, %r411, 2146435072;
	selp.b32	%r413, %r412, %r411, %p217;
	mov.b64 	%fd286, {%r410, %r413};
	bra.uni 	BB1_176;

BB1_173:
	setp.gt.s32	%p215, %r98, -1;
	@%p215 bra 	BB1_176;

	cvt.rzi.f64.f64	%fd225, %fd191;
	setp.neu.f64	%p216, %fd225, 0d4000000000000000;
	selp.f64	%fd286, 0dFFF8000000000000, %fd286, %p216;

BB1_176:
	add.f64 	%fd287, %fd74, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r414}, %fd287;
	}
	and.b32  	%r415, %r414, 2146435072;
	setp.ne.s32	%p219, %r415, 2146435072;
	@%p219 bra 	BB1_177;

	setp.gtu.f64	%p220, %fd75, 0d7FF0000000000000;
	@%p220 bra 	BB1_186;

	and.b32  	%r416, %r93, 2147483647;
	setp.ne.s32	%p221, %r416, 2146435072;
	@%p221 bra 	BB1_181;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r417, %temp}, %fd191;
	}
	setp.eq.s32	%p222, %r417, 0;
	@%p222 bra 	BB1_185;
	bra.uni 	BB1_181;

BB1_185:
	setp.lt.s32	%p225, %r93, 0;
	mov.u32 	%r423, 0;
	setp.gt.f64	%p226, %fd75, 0d3FF0000000000000;
	selp.b32	%r424, 2146435072, 0, %p226;
	xor.b32  	%r425, %r424, 2146435072;
	selp.b32	%r426, %r425, %r424, %p225;
	setp.eq.f32	%p227, %f166, 0fBF800000;
	selp.b32	%r427, 1072693248, %r426, %p227;
	mov.b64 	%fd287, {%r423, %r427};
	bra.uni 	BB1_186;

BB1_177:
	mov.f64 	%fd287, %fd286;

BB1_186:
	setp.eq.f32	%p228, %f166, 0f3F800000;
	selp.f64	%fd227, 0d3FF0000000000000, %fd287, %p228;
	mul.f64 	%fd228, %fd61, %fd227;
	cvt.rn.f32.f64	%f940, %fd48;
	mul.f32 	%f941, %f172, %f940;
	cvt.f64.f32	%fd229, %f941;
	sub.f64 	%fd230, %fd229, %fd228;
	cvt.f64.f32	%fd231, %f1763;
	add.f64 	%fd232, %fd231, %fd230;
	cvt.rn.f32.f64	%f1763, %fd232;
	fma.rn.f32 	%f1759, %f172, %f167, %f1759;
	cvt.f64.f32	%fd86, %f167;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r99}, %fd86;
	}
	abs.f64 	%fd87, %fd86;
	// Callseq Start 13
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd87;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd191;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd289, [retval0+0];
	
	//{
	}// Callseq End 13
	setp.lt.s32	%p229, %r99, 0;
	and.pred  	%p15, %p229, %p196;
	@!%p15 bra 	BB1_188;
	bra.uni 	BB1_187;

BB1_187:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r428}, %fd289;
	}
	xor.b32  	%r429, %r428, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r430, %temp}, %fd289;
	}
	mov.b64 	%fd289, {%r430, %r429};

BB1_188:
	setp.eq.f32	%p231, %f167, 0f00000000;
	@%p231 bra 	BB1_191;
	bra.uni 	BB1_189;

BB1_191:
	setp.lt.s32	%p234, %r93, 0;
	mov.u32 	%r431, 0;
	selp.b32	%r432, %r99, 0, %p196;
	or.b32  	%r433, %r432, 2146435072;
	selp.b32	%r434, %r433, %r432, %p234;
	mov.b64 	%fd289, {%r431, %r434};
	bra.uni 	BB1_192;

BB1_189:
	setp.gt.s32	%p232, %r99, -1;
	@%p232 bra 	BB1_192;

	cvt.rzi.f64.f64	%fd235, %fd191;
	setp.neu.f64	%p233, %fd235, 0d4000000000000000;
	selp.f64	%fd289, 0dFFF8000000000000, %fd289, %p233;

BB1_192:
	add.f64 	%fd290, %fd86, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r435}, %fd290;
	}
	and.b32  	%r436, %r435, 2146435072;
	setp.ne.s32	%p236, %r436, 2146435072;
	@%p236 bra 	BB1_193;

	setp.gtu.f64	%p237, %fd87, 0d7FF0000000000000;
	@%p237 bra 	BB1_202;

	and.b32  	%r437, %r93, 2147483647;
	setp.ne.s32	%p238, %r437, 2146435072;
	@%p238 bra 	BB1_197;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r438, %temp}, %fd191;
	}
	setp.eq.s32	%p239, %r438, 0;
	@%p239 bra 	BB1_201;
	bra.uni 	BB1_197;

BB1_201:
	setp.lt.s32	%p242, %r93, 0;
	mov.u32 	%r444, 0;
	setp.gt.f64	%p243, %fd87, 0d3FF0000000000000;
	selp.b32	%r445, 2146435072, 0, %p243;
	xor.b32  	%r446, %r445, 2146435072;
	selp.b32	%r447, %r446, %r445, %p242;
	setp.eq.f32	%p244, %f167, 0fBF800000;
	selp.b32	%r448, 1072693248, %r447, %p244;
	mov.b64 	%fd290, {%r444, %r448};
	bra.uni 	BB1_202;

BB1_193:
	mov.f64 	%fd290, %fd289;

BB1_202:
	setp.eq.f32	%p245, %f167, 0f3F800000;
	selp.f64	%fd237, 0d3FF0000000000000, %fd290, %p245;
	mul.f64 	%fd238, %fd61, %fd237;
	mul.f32 	%f942, %f172, 0f00000000;
	cvt.f64.f32	%fd239, %f942;
	sub.f64 	%fd240, %fd239, %fd238;
	cvt.f64.f32	%fd241, %f1762;
	add.f64 	%fd242, %fd241, %fd240;
	cvt.rn.f32.f64	%f1762, %fd242;
	add.s32 	%r573, %r573, 1;
	setp.lt.s32	%p246, %r573, %r115;
	@%p246 bra 	BB1_78;

	add.s32 	%r572, %r572, 1;
	setp.lt.s32	%p247, %r572, %r115;
	@%p247 bra 	BB1_77;

BB1_204:
	ld.param.u32 	%r529, [_Z18kernel_MLEFit_no_bPffS_iiS_S_S_i_param_4];
	div.rn.f32 	%f943, %f1761, %f1764;
	mov.f32 	%f944, 0fBF800000;
	max.f32 	%f945, %f943, %f944;
	mov.f32 	%f946, 0f3F800000;
	min.f32 	%f947, %f945, %f946;
	div.rn.f32 	%f948, %f1760, %f1763;
	max.f32 	%f949, %f948, %f944;
	min.f32 	%f950, %f949, %f946;
	div.rn.f32 	%f951, %f1759, %f1762;
	mov.f32 	%f952, 0fC2C80000;
	max.f32 	%f953, %f951, %f952;
	mov.f32 	%f954, 0f42C80000;
	min.f32 	%f955, %f953, %f954;
	mul.f32 	%f956, %f955, 0f3F000000;
	setp.lt.s32	%p248, %r571, 2;
	selp.f32	%f957, %f956, %f955, %p248;
	sub.f32 	%f1789, %f1789, %f947;
	sub.f32 	%f1788, %f1788, %f950;
	sub.f32 	%f958, %f1787, %f957;
	max.f32 	%f1787, %f958, %f946;
	add.s32 	%r571, %r571, 1;
	setp.lt.s32	%p249, %r571, %r529;
	@%p249 bra 	BB1_75;

BB1_205:
	mov.f32 	%f1797, 0f00000000;
	mov.f32 	%f1798, %f1797;
	mov.f32 	%f1799, %f1797;
	mov.f32 	%f1800, %f1797;
	mov.f32 	%f1801, %f1797;
	mov.f32 	%f1802, %f1797;
	mov.f32 	%f1820, %f1797;
	@%p23 bra 	BB1_260;

	div.rn.f32 	%f973, %f1787, 0fC0206C98;
	div.rn.f32 	%f191, %f973, %f334;
	mov.u32 	%r449, 0;
	mov.f32 	%f1797, 0f00000000;
	mov.f32 	%f1798, %f1797;
	mov.f32 	%f1799, %f1797;
	mov.f32 	%f1800, %f1797;
	mov.f32 	%f1801, %f1797;
	mov.f32 	%f1802, %f1797;
	mov.f32 	%f1820, %f1797;
	mov.u32 	%r574, %r449;

BB1_207:
	cvt.rn.f32.s32	%f974, %r574;
	sub.f32 	%f975, %f974, %f1789;
	add.f32 	%f976, %f975, 0f3F000000;
	sqrt.rn.f32 	%f199, %f40;
	mul.f32 	%f200, %f976, %f199;
	abs.f32 	%f201, %f200;
	mul.f32 	%f202, %f200, %f200;
	add.f32 	%f977, %f975, 0fBF000000;
	mul.f32 	%f203, %f977, %f199;
	abs.f32 	%f204, %f203;
	mul.f32 	%f205, %f203, %f203;
	add.f32 	%f978, %f974, 0f3F000000;
	sub.f32 	%f979, %f978, %f1789;
	div.rn.f32 	%f206, %f979, %f334;
	mov.f32 	%f980, 0f3F800000;
	cvt.rzi.f32.f32	%f981, %f980;
	add.f32 	%f982, %f981, %f981;
	mov.f32 	%f983, 0f40000000;
	sub.f32 	%f984, %f983, %f982;
	abs.f32 	%f207, %f984;
	setp.eq.f32	%p251, %f207, 0f3F800000;
	abs.f32 	%f208, %f206;
	setp.lt.f32	%p252, %f208, 0f00800000;
	mul.f32 	%f985, %f208, 0f4B800000;
	selp.f32	%f986, 0fC3170000, 0fC2FE0000, %p252;
	selp.f32	%f987, %f985, %f208, %p252;
	mov.b32 	 %r453, %f987;
	and.b32  	%r454, %r453, 8388607;
	or.b32  	%r455, %r454, 1065353216;
	mov.b32 	 %f988, %r455;
	shr.u32 	%r456, %r453, 23;
	cvt.rn.f32.u32	%f989, %r456;
	add.f32 	%f990, %f986, %f989;
	setp.gt.f32	%p253, %f988, 0f3FB504F3;
	mul.f32 	%f991, %f988, 0f3F000000;
	add.f32 	%f992, %f990, 0f3F800000;
	selp.f32	%f993, %f991, %f988, %p253;
	selp.f32	%f994, %f992, %f990, %p253;
	add.f32 	%f209, %f993, 0fBF800000;
	add.f32 	%f210, %f993, 0f3F800000;
	add.f32 	%f211, %f209, %f209;
	mov.f32 	%f995, 0f3F317200;
	mul.rn.f32 	%f212, %f994, %f995;
	mov.f32 	%f996, 0f35BFBE8E;
	mul.rn.f32 	%f213, %f994, %f996;
	setp.lt.f32	%p254, %f206, 0f00000000;
	and.pred  	%p16, %p254, %p251;
	add.f32 	%f997, %f206, %f206;
	selp.f32	%f214, %f997, 0f00000000, %p251;
	add.f32 	%f999, %f974, 0fBF000000;
	sub.f32 	%f1000, %f999, %f1789;
	div.rn.f32 	%f217, %f1000, %f334;
	abs.f32 	%f218, %f217;
	setp.lt.f32	%p255, %f218, 0f00800000;
	mul.f32 	%f1001, %f218, 0f4B800000;
	selp.f32	%f1002, 0fC3170000, 0fC2FE0000, %p255;
	selp.f32	%f1003, %f1001, %f218, %p255;
	mov.b32 	 %r457, %f1003;
	and.b32  	%r458, %r457, 8388607;
	or.b32  	%r459, %r458, 1065353216;
	mov.b32 	 %f1004, %r459;
	shr.u32 	%r460, %r457, 23;
	cvt.rn.f32.u32	%f1005, %r460;
	add.f32 	%f1006, %f1002, %f1005;
	setp.gt.f32	%p256, %f1004, 0f3FB504F3;
	mul.f32 	%f1007, %f1004, 0f3F000000;
	add.f32 	%f1008, %f1006, 0f3F800000;
	selp.f32	%f1009, %f1007, %f1004, %p256;
	selp.f32	%f1010, %f1008, %f1006, %p256;
	add.f32 	%f219, %f1009, 0fBF800000;
	add.f32 	%f220, %f1009, 0f3F800000;
	add.f32 	%f221, %f219, %f219;
	mul.rn.f32 	%f222, %f1010, %f995;
	mul.rn.f32 	%f223, %f1010, %f996;
	setp.lt.f32	%p257, %f217, 0f00000000;
	and.pred  	%p17, %p257, %p251;
	add.f32 	%f1011, %f217, %f217;
	selp.f32	%f224, %f1011, 0f00000000, %p251;
	mov.b32 	 %r461, %f203;
	and.b32  	%r108, %r461, -2147483648;
	mov.b32 	 %r462, %f200;
	and.b32  	%r109, %r462, -2147483648;
	mov.u32 	%r575, %r449;

BB1_208:
	setp.ltu.f32	%p258, %f201, 0f3F800000;
	@%p258 bra 	BB1_210;
	bra.uni 	BB1_209;

BB1_210:
	cvt.rn.f32.s32	%f1711, %r574;
	sub.f32 	%f1710, %f1711, %f1789;
	add.f32 	%f1709, %f1710, 0f3F000000;
	mul.f32 	%f1708, %f1709, %f199;
	mov.f32 	%f1031, 0f3BA0C9F8;
	mov.f32 	%f1032, 0fBA1268FB;
	fma.rn.f32 	%f1033, %f1032, %f202, %f1031;
	mov.f32 	%f1034, 0fBCDABFD4;
	fma.rn.f32 	%f1035, %f1033, %f202, %f1034;
	mov.f32 	%f1036, 0f3DE70331;
	fma.rn.f32 	%f1037, %f1035, %f202, %f1036;
	mov.f32 	%f1038, 0fBEC09330;
	fma.rn.f32 	%f1039, %f1037, %f202, %f1038;
	mov.f32 	%f1040, 0f3F906EBA;
	fma.rn.f32 	%f1041, %f1039, %f202, %f1040;
	mul.f32 	%f1804, %f1708, %f1041;
	bra.uni 	BB1_211;

BB1_209:
	mov.f32 	%f1672, 0f3F800000;
	setp.ltu.f32	%p259, %f201, 0f407AD445;
	mov.f32 	%f1013, 0f3A03BB71;
	mov.f32 	%f1014, 0fB7B730FB;
	fma.rn.f32 	%f1015, %f1014, %f201, %f1013;
	mov.f32 	%f1016, 0fBBACA3B3;
	fma.rn.f32 	%f1017, %f1015, %f201, %f1016;
	mov.f32 	%f1018, 0f3D0A7445;
	fma.rn.f32 	%f1019, %f1017, %f201, %f1018;
	mov.f32 	%f1020, 0fBE1B3B75;
	fma.rn.f32 	%f1021, %f1019, %f201, %f1020;
	mov.f32 	%f1022, 0fBF6B385A;
	fma.rn.f32 	%f1023, %f1021, %f201, %f1022;
	mov.f32 	%f1024, 0fBFD0316E;
	fma.rn.f32 	%f1025, %f1023, %f201, %f1024;
	mov.f32 	%f1026, 0fBA031CCE;
	fma.rn.f32 	%f1027, %f1025, %f201, %f1026;
	ex2.approx.ftz.f32 	%f1028, %f1027;
	sub.f32 	%f1030, %f1672, %f1028;
	mov.b32 	 %r463, %f1030;
	selp.b32	%r464, %r463, 1065353216, %p259;
	or.b32  	%r465, %r464, %r109;
	mov.b32 	 %f1804, %r465;

BB1_211:
	setp.ltu.f32	%p260, %f204, 0f3F800000;
	@%p260 bra 	BB1_213;
	bra.uni 	BB1_212;

BB1_213:
	cvt.rn.f32.s32	%f1707, %r574;
	sub.f32 	%f1706, %f1707, %f1789;
	add.f32 	%f1705, %f1706, 0fBF000000;
	mul.f32 	%f1704, %f1705, %f199;
	mov.f32 	%f1060, 0f3BA0C9F8;
	mov.f32 	%f1061, 0fBA1268FB;
	fma.rn.f32 	%f1062, %f1061, %f205, %f1060;
	mov.f32 	%f1063, 0fBCDABFD4;
	fma.rn.f32 	%f1064, %f1062, %f205, %f1063;
	mov.f32 	%f1065, 0f3DE70331;
	fma.rn.f32 	%f1066, %f1064, %f205, %f1065;
	mov.f32 	%f1067, 0fBEC09330;
	fma.rn.f32 	%f1068, %f1066, %f205, %f1067;
	mov.f32 	%f1069, 0f3F906EBA;
	fma.rn.f32 	%f1070, %f1068, %f205, %f1069;
	mul.f32 	%f1805, %f1704, %f1070;
	bra.uni 	BB1_214;

BB1_212:
	mov.f32 	%f1673, 0f3F800000;
	setp.ltu.f32	%p261, %f204, 0f407AD445;
	mov.f32 	%f1042, 0f3A03BB71;
	mov.f32 	%f1043, 0fB7B730FB;
	fma.rn.f32 	%f1044, %f1043, %f204, %f1042;
	mov.f32 	%f1045, 0fBBACA3B3;
	fma.rn.f32 	%f1046, %f1044, %f204, %f1045;
	mov.f32 	%f1047, 0f3D0A7445;
	fma.rn.f32 	%f1048, %f1046, %f204, %f1047;
	mov.f32 	%f1049, 0fBE1B3B75;
	fma.rn.f32 	%f1050, %f1048, %f204, %f1049;
	mov.f32 	%f1051, 0fBF6B385A;
	fma.rn.f32 	%f1052, %f1050, %f204, %f1051;
	mov.f32 	%f1053, 0fBFD0316E;
	fma.rn.f32 	%f1054, %f1052, %f204, %f1053;
	mov.f32 	%f1055, 0fBA031CCE;
	fma.rn.f32 	%f1056, %f1054, %f204, %f1055;
	ex2.approx.ftz.f32 	%f1057, %f1056;
	sub.f32 	%f1059, %f1673, %f1057;
	mov.b32 	 %r466, %f1059;
	selp.b32	%r467, %r466, 1065353216, %p261;
	or.b32  	%r468, %r467, %r108;
	mov.b32 	 %f1805, %r468;

BB1_214:
	sub.f32 	%f1071, %f1804, %f1805;
	mul.f32 	%f240, %f1071, 0f3F000000;
	cvt.rn.f32.s32	%f241, %r575;
	sub.f32 	%f242, %f241, %f1788;
	add.f32 	%f1072, %f242, 0f3F000000;
	mul.f32 	%f243, %f1072, %f199;
	abs.f32 	%f244, %f243;
	setp.ltu.f32	%p262, %f244, 0f3F800000;
	@%p262 bra 	BB1_216;
	bra.uni 	BB1_215;

BB1_216:
	mul.f32 	%f1091, %f243, %f243;
	mov.f32 	%f1092, 0f3BA0C9F8;
	mov.f32 	%f1093, 0fBA1268FB;
	fma.rn.f32 	%f1094, %f1093, %f1091, %f1092;
	mov.f32 	%f1095, 0fBCDABFD4;
	fma.rn.f32 	%f1096, %f1094, %f1091, %f1095;
	mov.f32 	%f1097, 0f3DE70331;
	fma.rn.f32 	%f1098, %f1096, %f1091, %f1097;
	mov.f32 	%f1099, 0fBEC09330;
	fma.rn.f32 	%f1100, %f1098, %f1091, %f1099;
	mov.f32 	%f1101, 0f3F906EBA;
	fma.rn.f32 	%f1102, %f1100, %f1091, %f1101;
	mul.f32 	%f1806, %f243, %f1102;
	bra.uni 	BB1_217;

BB1_215:
	mov.f32 	%f1674, 0f3F800000;
	mov.f32 	%f1073, 0f3A03BB71;
	mov.f32 	%f1074, 0fB7B730FB;
	fma.rn.f32 	%f1075, %f1074, %f244, %f1073;
	mov.f32 	%f1076, 0fBBACA3B3;
	fma.rn.f32 	%f1077, %f1075, %f244, %f1076;
	mov.f32 	%f1078, 0f3D0A7445;
	fma.rn.f32 	%f1079, %f1077, %f244, %f1078;
	mov.f32 	%f1080, 0fBE1B3B75;
	fma.rn.f32 	%f1081, %f1079, %f244, %f1080;
	mov.f32 	%f1082, 0fBF6B385A;
	fma.rn.f32 	%f1083, %f1081, %f244, %f1082;
	mov.f32 	%f1084, 0fBFD0316E;
	fma.rn.f32 	%f1085, %f1083, %f244, %f1084;
	mov.f32 	%f1086, 0fBA031CCE;
	fma.rn.f32 	%f1087, %f1085, %f244, %f1086;
	ex2.approx.ftz.f32 	%f1088, %f1087;
	sub.f32 	%f1090, %f1674, %f1088;
	mov.b32 	 %r469, %f1090;
	setp.ltu.f32	%p263, %f244, 0f407AD445;
	selp.b32	%r470, %r469, 1065353216, %p263;
	mov.b32 	 %r471, %f243;
	and.b32  	%r472, %r471, -2147483648;
	or.b32  	%r473, %r470, %r472;
	mov.b32 	 %f1806, %r473;

BB1_217:
	add.f32 	%f1103, %f242, 0fBF000000;
	mul.f32 	%f248, %f1103, %f199;
	abs.f32 	%f249, %f248;
	setp.ltu.f32	%p264, %f249, 0f3F800000;
	@%p264 bra 	BB1_219;
	bra.uni 	BB1_218;

BB1_219:
	mul.f32 	%f1122, %f248, %f248;
	mov.f32 	%f1123, 0f3BA0C9F8;
	mov.f32 	%f1124, 0fBA1268FB;
	fma.rn.f32 	%f1125, %f1124, %f1122, %f1123;
	mov.f32 	%f1126, 0fBCDABFD4;
	fma.rn.f32 	%f1127, %f1125, %f1122, %f1126;
	mov.f32 	%f1128, 0f3DE70331;
	fma.rn.f32 	%f1129, %f1127, %f1122, %f1128;
	mov.f32 	%f1130, 0fBEC09330;
	fma.rn.f32 	%f1131, %f1129, %f1122, %f1130;
	mov.f32 	%f1132, 0f3F906EBA;
	fma.rn.f32 	%f1133, %f1131, %f1122, %f1132;
	mul.f32 	%f1807, %f248, %f1133;
	bra.uni 	BB1_220;

BB1_218:
	mov.f32 	%f1675, 0f3F800000;
	mov.f32 	%f1104, 0f3A03BB71;
	mov.f32 	%f1105, 0fB7B730FB;
	fma.rn.f32 	%f1106, %f1105, %f249, %f1104;
	mov.f32 	%f1107, 0fBBACA3B3;
	fma.rn.f32 	%f1108, %f1106, %f249, %f1107;
	mov.f32 	%f1109, 0f3D0A7445;
	fma.rn.f32 	%f1110, %f1108, %f249, %f1109;
	mov.f32 	%f1111, 0fBE1B3B75;
	fma.rn.f32 	%f1112, %f1110, %f249, %f1111;
	mov.f32 	%f1113, 0fBF6B385A;
	fma.rn.f32 	%f1114, %f1112, %f249, %f1113;
	mov.f32 	%f1115, 0fBFD0316E;
	fma.rn.f32 	%f1116, %f1114, %f249, %f1115;
	mov.f32 	%f1117, 0fBA031CCE;
	fma.rn.f32 	%f1118, %f1116, %f249, %f1117;
	ex2.approx.ftz.f32 	%f1119, %f1118;
	sub.f32 	%f1121, %f1675, %f1119;
	mov.b32 	 %r474, %f1121;
	setp.ltu.f32	%p265, %f249, 0f407AD445;
	selp.b32	%r475, %r474, 1065353216, %p265;
	mov.b32 	 %r476, %f248;
	and.b32  	%r477, %r476, -2147483648;
	or.b32  	%r478, %r475, %r477;
	mov.b32 	 %f1807, %r478;

BB1_220:
	mov.f32 	%f1676, 0f40000000;
	mul.lo.s32 	%r547, %r115, %r115;
	mov.u32 	%r546, %tid.x;
	mul.lo.s32 	%r545, %r546, %r547;
	add.s32 	%r544, %r574, %r545;
	sub.f32 	%f1136, %f1806, %f1807;
	mul.f32 	%f253, %f1136, 0f3F000000;
	mad.lo.s32 	%r479, %r575, %r115, %r544;
	shl.b32 	%r480, %r479, 2;
	mov.u32 	%r481, _ZZ18kernel_MLEFit_no_bPffS_iiS_S_S_iE4s_bg;
	add.s32 	%r482, %r481, %r480;
	mul.f32 	%f1137, %f240, %f1787;
	ld.shared.f32 	%f1138, [%r482];
	fma.rn.f32 	%f254, %f253, %f1137, %f1138;
	mov.u32 	%r483, _ZZ18kernel_MLEFit_no_bPffS_iiS_S_S_iE6s_data;
	add.s32 	%r484, %r483, %r480;
	ld.shared.f32 	%f255, [%r484];
	// inline asm
	rcp.approx.ftz.f32 %f1134,%f210;
	// inline asm
	mul.f32 	%f1139, %f1134, %f211;
	mul.f32 	%f1140, %f1139, %f1139;
	mov.f32 	%f1141, 0f3C4CAF63;
	mov.f32 	%f1142, 0f3B18F0FE;
	fma.rn.f32 	%f1143, %f1142, %f1140, %f1141;
	mov.f32 	%f1144, 0f3DAAAABD;
	fma.rn.f32 	%f1145, %f1143, %f1140, %f1144;
	mul.rn.f32 	%f1146, %f1145, %f1140;
	mul.rn.f32 	%f1147, %f1146, %f1139;
	sub.f32 	%f1148, %f209, %f1139;
	neg.f32 	%f1149, %f1139;
	add.f32 	%f1150, %f1148, %f1148;
	fma.rn.f32 	%f1151, %f1149, %f209, %f1150;
	mul.rn.f32 	%f1152, %f1134, %f1151;
	add.f32 	%f1153, %f1147, %f1139;
	sub.f32 	%f1154, %f1139, %f1153;
	add.f32 	%f1155, %f1147, %f1154;
	add.f32 	%f1156, %f1152, %f1155;
	add.f32 	%f1157, %f1153, %f1156;
	sub.f32 	%f1158, %f1153, %f1157;
	add.f32 	%f1159, %f1156, %f1158;
	add.f32 	%f1160, %f212, %f1157;
	sub.f32 	%f1161, %f212, %f1160;
	add.f32 	%f1162, %f1157, %f1161;
	add.f32 	%f1163, %f1159, %f1162;
	add.f32 	%f1164, %f213, %f1163;
	add.f32 	%f1165, %f1160, %f1164;
	sub.f32 	%f1166, %f1160, %f1165;
	add.f32 	%f1167, %f1164, %f1166;
	mul.rn.f32 	%f1169, %f1676, %f1165;
	neg.f32 	%f1170, %f1169;
	fma.rn.f32 	%f1171, %f1676, %f1165, %f1170;
	fma.rn.f32 	%f1172, %f1676, %f1167, %f1171;
	mov.f32 	%f1173, 0f00000000;
	fma.rn.f32 	%f1174, %f1173, %f1165, %f1172;
	add.rn.f32 	%f1175, %f1169, %f1174;
	neg.f32 	%f1176, %f1175;
	add.rn.f32 	%f1177, %f1169, %f1176;
	add.rn.f32 	%f1178, %f1177, %f1174;
	mov.b32 	 %r485, %f1175;
	setp.eq.s32	%p266, %r485, 1118925336;
	add.s32 	%r486, %r485, -1;
	mov.b32 	 %f1179, %r486;
	add.f32 	%f1180, %f1178, 0f37000000;
	selp.f32	%f1181, %f1179, %f1175, %p266;
	selp.f32	%f256, %f1180, %f1178, %p266;
	mul.f32 	%f1182, %f1181, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1183, %f1182;
	mov.f32 	%f1184, 0fBF317200;
	fma.rn.f32 	%f1185, %f1183, %f1184, %f1181;
	mov.f32 	%f1186, 0fB5BFBE8E;
	fma.rn.f32 	%f1187, %f1183, %f1186, %f1185;
	mul.f32 	%f1188, %f1187, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1189, %f1188;
	add.f32 	%f1190, %f1183, 0f00000000;
	ex2.approx.f32 	%f1191, %f1190;
	mul.f32 	%f1192, %f1189, %f1191;
	setp.lt.f32	%p267, %f1181, 0fC2D20000;
	selp.f32	%f1193, 0f00000000, %f1192, %p267;
	setp.gt.f32	%p268, %f1181, 0f42D20000;
	selp.f32	%f1808, 0f7F800000, %f1193, %p268;
	setp.eq.f32	%p269, %f1808, 0f7F800000;
	@%p269 bra 	BB1_222;

	fma.rn.f32 	%f1808, %f1808, %f256, %f1808;

BB1_222:
	setp.geu.f32	%p339, %f206, 0f00000000;
	mov.b32 	 %r487, %f1808;
	xor.b32  	%r488, %r487, -2147483648;
	mov.b32 	 %f1194, %r488;
	selp.f32	%f260, %f1194, %f1808, %p16;
	setp.eq.f32	%p270, %f206, 0f00000000;
	selp.f32	%f1809, %f214, %f260, %p270;
	@%p339 bra 	BB1_224;

	mov.f32 	%f1677, 0f40000000;
	cvt.rzi.f32.f32	%f1196, %f1677;
	setp.neu.f32	%p271, %f1196, 0f40000000;
	selp.f32	%f1809, 0f7FFFFFFF, %f260, %p271;

BB1_224:
	abs.f32 	%f1688, %f206;
	mov.f32 	%f1687, 0f00000000;
	mov.f32 	%f1686, 0f3DAAAABD;
	mov.f32 	%f1685, 0f3C4CAF63;
	mov.f32 	%f1684, 0f3B18F0FE;
	mov.f32 	%f1683, 0fB5BFBE8E;
	mov.f32 	%f1682, 0fBF317200;
	add.f32 	%f1681, %f1688, 0f40000000;
	mov.b32 	 %r548, %f1681;
	selp.f32	%f1680, 0fFF800000, 0f7F800000, %p16;
	add.f32 	%f1679, %f206, 0f40000000;
	mov.f32 	%f1678, 0f40000000;
	setp.gtu.f32	%p272, %f1688, 0f7F800000;
	selp.f32	%f1199, %f1679, %f1809, %p272;
	setp.neu.f32	%p273, %f1688, 0f7F800000;
	selp.f32	%f1200, %f1199, %f1680, %p273;
	setp.gt.s32	%p274, %r548, 2139095039;
	selp.f32	%f1201, %f1200, %f1809, %p274;
	mul.f32 	%f1202, %f1201, 0fBF000000;
	setp.eq.f32	%p275, %f206, 0f3F800000;
	selp.f32	%f1203, 0fBF000000, %f1202, %p275;
	mul.f32 	%f1204, %f1203, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1205, %f1204;
	fma.rn.f32 	%f1207, %f1205, %f1682, %f1203;
	fma.rn.f32 	%f1209, %f1205, %f1683, %f1207;
	mul.f32 	%f1210, %f1209, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1211, %f1210;
	add.f32 	%f1212, %f1205, 0f00000000;
	ex2.approx.f32 	%f1213, %f1212;
	mul.f32 	%f1214, %f1211, %f1213;
	setp.lt.f32	%p276, %f1203, 0fC2D20000;
	selp.f32	%f1215, 0f00000000, %f1214, %p276;
	setp.gt.f32	%p277, %f1203, 0f42D20000;
	selp.f32	%f264, 0f7F800000, %f1215, %p277;
	// inline asm
	rcp.approx.ftz.f32 %f1197,%f220;
	// inline asm
	mul.f32 	%f1216, %f1197, %f221;
	mul.f32 	%f1217, %f1216, %f1216;
	fma.rn.f32 	%f1220, %f1684, %f1217, %f1685;
	fma.rn.f32 	%f1222, %f1220, %f1217, %f1686;
	mul.rn.f32 	%f1223, %f1222, %f1217;
	mul.rn.f32 	%f1224, %f1223, %f1216;
	sub.f32 	%f1225, %f219, %f1216;
	neg.f32 	%f1226, %f1216;
	add.f32 	%f1227, %f1225, %f1225;
	fma.rn.f32 	%f1228, %f1226, %f219, %f1227;
	mul.rn.f32 	%f1229, %f1197, %f1228;
	add.f32 	%f1230, %f1224, %f1216;
	sub.f32 	%f1231, %f1216, %f1230;
	add.f32 	%f1232, %f1224, %f1231;
	add.f32 	%f1233, %f1229, %f1232;
	add.f32 	%f1234, %f1230, %f1233;
	sub.f32 	%f1235, %f1230, %f1234;
	add.f32 	%f1236, %f1233, %f1235;
	add.f32 	%f1237, %f222, %f1234;
	sub.f32 	%f1238, %f222, %f1237;
	add.f32 	%f1239, %f1234, %f1238;
	add.f32 	%f1240, %f1236, %f1239;
	add.f32 	%f1241, %f223, %f1240;
	add.f32 	%f1242, %f1237, %f1241;
	sub.f32 	%f1243, %f1237, %f1242;
	add.f32 	%f1244, %f1241, %f1243;
	mul.rn.f32 	%f1246, %f1678, %f1242;
	neg.f32 	%f1247, %f1246;
	fma.rn.f32 	%f1248, %f1678, %f1242, %f1247;
	fma.rn.f32 	%f1249, %f1678, %f1244, %f1248;
	fma.rn.f32 	%f1251, %f1687, %f1242, %f1249;
	add.rn.f32 	%f1252, %f1246, %f1251;
	neg.f32 	%f1253, %f1252;
	add.rn.f32 	%f1254, %f1246, %f1253;
	add.rn.f32 	%f1255, %f1254, %f1251;
	mov.b32 	 %r489, %f1252;
	setp.eq.s32	%p278, %r489, 1118925336;
	add.s32 	%r490, %r489, -1;
	mov.b32 	 %f1256, %r490;
	add.f32 	%f1257, %f1255, 0f37000000;
	selp.f32	%f1258, %f1256, %f1252, %p278;
	selp.f32	%f265, %f1257, %f1255, %p278;
	mul.f32 	%f1259, %f1258, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1260, %f1259;
	fma.rn.f32 	%f1261, %f1260, %f1682, %f1258;
	fma.rn.f32 	%f1262, %f1260, %f1683, %f1261;
	mul.f32 	%f1263, %f1262, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1264, %f1263;
	add.f32 	%f1265, %f1260, 0f00000000;
	ex2.approx.f32 	%f1266, %f1265;
	mul.f32 	%f1267, %f1264, %f1266;
	setp.lt.f32	%p279, %f1258, 0fC2D20000;
	selp.f32	%f1268, 0f00000000, %f1267, %p279;
	setp.gt.f32	%p280, %f1258, 0f42D20000;
	selp.f32	%f1810, 0f7F800000, %f1268, %p280;
	setp.eq.f32	%p281, %f1810, 0f7F800000;
	@%p281 bra 	BB1_226;

	fma.rn.f32 	%f1810, %f1810, %f265, %f1810;

BB1_226:
	setp.geu.f32	%p340, %f217, 0f00000000;
	mov.b32 	 %r491, %f1810;
	xor.b32  	%r492, %r491, -2147483648;
	mov.b32 	 %f1269, %r492;
	selp.f32	%f269, %f1269, %f1810, %p17;
	setp.eq.f32	%p282, %f217, 0f00000000;
	selp.f32	%f1811, %f224, %f269, %p282;
	@%p340 bra 	BB1_228;

	mov.f32 	%f1689, 0f40000000;
	cvt.rzi.f32.f32	%f1271, %f1689;
	setp.neu.f32	%p283, %f1271, 0f40000000;
	selp.f32	%f1811, 0f7FFFFFFF, %f269, %p283;

BB1_228:
	abs.f32 	%f1703, %f217;
	mov.f32 	%f1702, 0f35BFBE8E;
	mov.f32 	%f1701, 0f3F317200;
	cvt.rn.f32.s32	%f1700, %r575;
	add.f32 	%f1699, %f1703, 0f40000000;
	mov.b32 	 %r549, %f1699;
	selp.f32	%f1698, 0fFF800000, 0f7F800000, %p17;
	add.f32 	%f1697, %f217, 0f40000000;
	mov.f32 	%f1696, 0f00000000;
	mov.f32 	%f1695, 0f3DAAAABD;
	mov.f32 	%f1694, 0f3C4CAF63;
	mov.f32 	%f1693, 0f3B18F0FE;
	mov.f32 	%f1692, 0fB5BFBE8E;
	mov.f32 	%f1691, 0fBF317200;
	mov.f32 	%f1690, 0f40000000;
	setp.gtu.f32	%p284, %f1703, 0f7F800000;
	selp.f32	%f1274, %f1697, %f1811, %p284;
	setp.neu.f32	%p285, %f1703, 0f7F800000;
	selp.f32	%f1275, %f1274, %f1698, %p285;
	setp.gt.s32	%p286, %r549, 2139095039;
	selp.f32	%f1276, %f1275, %f1811, %p286;
	mul.f32 	%f1277, %f1276, 0fBF000000;
	setp.eq.f32	%p287, %f217, 0f3F800000;
	selp.f32	%f1278, 0fBF000000, %f1277, %p287;
	mul.f32 	%f1279, %f1278, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1280, %f1279;
	fma.rn.f32 	%f1282, %f1280, %f1691, %f1278;
	fma.rn.f32 	%f1284, %f1280, %f1692, %f1282;
	mul.f32 	%f1285, %f1284, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1286, %f1285;
	add.f32 	%f1287, %f1280, 0f00000000;
	ex2.approx.f32 	%f1288, %f1287;
	mul.f32 	%f1289, %f1286, %f1288;
	setp.lt.f32	%p288, %f1278, 0fC2D20000;
	selp.f32	%f1290, 0f00000000, %f1289, %p288;
	setp.gt.f32	%p289, %f1278, 0f42D20000;
	selp.f32	%f1291, 0f7F800000, %f1290, %p289;
	sub.f32 	%f1292, %f264, %f1291;
	mul.f32 	%f1293, %f191, %f1292;
	mul.f32 	%f273, %f253, %f1293;
	add.f32 	%f1294, %f1700, 0f3F000000;
	sub.f32 	%f1295, %f1294, %f1788;
	div.rn.f32 	%f274, %f1295, %f334;
	abs.f32 	%f275, %f274;
	setp.lt.f32	%p290, %f275, 0f00800000;
	mul.f32 	%f1296, %f275, 0f4B800000;
	selp.f32	%f1297, 0fC3170000, 0fC2FE0000, %p290;
	selp.f32	%f1298, %f1296, %f275, %p290;
	mov.b32 	 %r493, %f1298;
	and.b32  	%r494, %r493, 8388607;
	or.b32  	%r495, %r494, 1065353216;
	mov.b32 	 %f1299, %r495;
	shr.u32 	%r496, %r493, 23;
	cvt.rn.f32.u32	%f1300, %r496;
	add.f32 	%f1301, %f1297, %f1300;
	setp.gt.f32	%p291, %f1299, 0f3FB504F3;
	mul.f32 	%f1302, %f1299, 0f3F000000;
	add.f32 	%f1303, %f1301, 0f3F800000;
	selp.f32	%f1304, %f1302, %f1299, %p291;
	selp.f32	%f1305, %f1303, %f1301, %p291;
	add.f32 	%f1306, %f1304, 0fBF800000;
	add.f32 	%f1273, %f1304, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1272,%f1273;
	// inline asm
	add.f32 	%f1307, %f1306, %f1306;
	mul.f32 	%f1308, %f1272, %f1307;
	mul.f32 	%f1309, %f1308, %f1308;
	fma.rn.f32 	%f1312, %f1693, %f1309, %f1694;
	fma.rn.f32 	%f1314, %f1312, %f1309, %f1695;
	mul.rn.f32 	%f1315, %f1314, %f1309;
	mul.rn.f32 	%f1316, %f1315, %f1308;
	sub.f32 	%f1317, %f1306, %f1308;
	neg.f32 	%f1318, %f1308;
	add.f32 	%f1319, %f1317, %f1317;
	fma.rn.f32 	%f1320, %f1318, %f1306, %f1319;
	mul.rn.f32 	%f1321, %f1272, %f1320;
	add.f32 	%f1322, %f1316, %f1308;
	sub.f32 	%f1323, %f1308, %f1322;
	add.f32 	%f1324, %f1316, %f1323;
	add.f32 	%f1325, %f1321, %f1324;
	add.f32 	%f1326, %f1322, %f1325;
	sub.f32 	%f1327, %f1322, %f1326;
	add.f32 	%f1328, %f1325, %f1327;
	mul.rn.f32 	%f1330, %f1305, %f1701;
	mul.rn.f32 	%f1332, %f1305, %f1702;
	add.f32 	%f1333, %f1330, %f1326;
	sub.f32 	%f1334, %f1330, %f1333;
	add.f32 	%f1335, %f1326, %f1334;
	add.f32 	%f1336, %f1328, %f1335;
	add.f32 	%f1337, %f1332, %f1336;
	add.f32 	%f1338, %f1333, %f1337;
	sub.f32 	%f1339, %f1333, %f1338;
	add.f32 	%f1340, %f1337, %f1339;
	mul.rn.f32 	%f1342, %f1690, %f1338;
	neg.f32 	%f1343, %f1342;
	fma.rn.f32 	%f1344, %f1690, %f1338, %f1343;
	fma.rn.f32 	%f1345, %f1690, %f1340, %f1344;
	fma.rn.f32 	%f1347, %f1696, %f1338, %f1345;
	add.rn.f32 	%f1348, %f1342, %f1347;
	neg.f32 	%f1349, %f1348;
	add.rn.f32 	%f1350, %f1342, %f1349;
	add.rn.f32 	%f1351, %f1350, %f1347;
	mov.b32 	 %r497, %f1348;
	setp.eq.s32	%p292, %r497, 1118925336;
	add.s32 	%r498, %r497, -1;
	mov.b32 	 %f1352, %r498;
	add.f32 	%f1353, %f1351, 0f37000000;
	selp.f32	%f1354, %f1352, %f1348, %p292;
	selp.f32	%f276, %f1353, %f1351, %p292;
	mul.f32 	%f1355, %f1354, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1356, %f1355;
	fma.rn.f32 	%f1357, %f1356, %f1691, %f1354;
	fma.rn.f32 	%f1358, %f1356, %f1692, %f1357;
	mul.f32 	%f1359, %f1358, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1360, %f1359;
	add.f32 	%f1361, %f1356, 0f00000000;
	ex2.approx.f32 	%f1362, %f1361;
	mul.f32 	%f1363, %f1360, %f1362;
	setp.lt.f32	%p293, %f1354, 0fC2D20000;
	selp.f32	%f1364, 0f00000000, %f1363, %p293;
	setp.gt.f32	%p294, %f1354, 0f42D20000;
	selp.f32	%f1812, 0f7F800000, %f1364, %p294;
	setp.eq.f32	%p295, %f1812, 0f7F800000;
	@%p295 bra 	BB1_230;

	fma.rn.f32 	%f1812, %f1812, %f276, %f1812;

BB1_230:
	setp.lt.f32	%p296, %f274, 0f00000000;
	and.pred  	%p20, %p296, %p251;
	mov.b32 	 %r499, %f1812;
	xor.b32  	%r500, %r499, -2147483648;
	mov.b32 	 %f1365, %r500;
	selp.f32	%f1814, %f1365, %f1812, %p20;
	setp.eq.f32	%p298, %f274, 0f00000000;
	@%p298 bra 	BB1_233;
	bra.uni 	BB1_231;

BB1_233:
	add.f32 	%f1368, %f274, %f274;
	selp.f32	%f1814, %f1368, 0f00000000, %p251;
	bra.uni 	BB1_234;

BB1_231:
	setp.geu.f32	%p299, %f274, 0f00000000;
	@%p299 bra 	BB1_234;

	mov.f32 	%f1715, 0f40000000;
	cvt.rzi.f32.f32	%f1367, %f1715;
	setp.neu.f32	%p300, %f1367, 0f40000000;
	selp.f32	%f1814, 0f7FFFFFFF, %f1814, %p300;

BB1_234:
	abs.f32 	%f1658, %f274;
	add.f32 	%f1369, %f1658, 0f40000000;
	mov.b32 	 %r501, %f1369;
	setp.lt.s32	%p302, %r501, 2139095040;
	@%p302 bra 	BB1_239;

	abs.f32 	%f1713, %f274;
	setp.gtu.f32	%p303, %f1713, 0f7F800000;
	@%p303 bra 	BB1_238;
	bra.uni 	BB1_236;

BB1_238:
	add.f32 	%f1814, %f274, 0f40000000;
	bra.uni 	BB1_239;

BB1_236:
	abs.f32 	%f1714, %f274;
	setp.neu.f32	%p304, %f1714, 0f7F800000;
	@%p304 bra 	BB1_239;

	selp.f32	%f1814, 0fFF800000, 0f7F800000, %p20;

BB1_239:
	mov.f32 	%f1668, 0f35BFBE8E;
	mov.f32 	%f1667, 0f3F317200;
	cvt.rn.f32.s32	%f1666, %r575;
	mov.f32 	%f1665, 0f00000000;
	mov.f32 	%f1664, 0f3DAAAABD;
	mov.f32 	%f1663, 0f3C4CAF63;
	mov.f32 	%f1662, 0f3B18F0FE;
	mov.f32 	%f1661, 0fB5BFBE8E;
	mov.f32 	%f1660, 0fBF317200;
	mov.f32 	%f1659, 0f40000000;
	mul.f32 	%f1372, %f1814, 0fBF000000;
	setp.eq.f32	%p305, %f274, 0f3F800000;
	selp.f32	%f1373, 0fBF000000, %f1372, %p305;
	mul.f32 	%f1374, %f1373, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1375, %f1374;
	fma.rn.f32 	%f1377, %f1375, %f1660, %f1373;
	fma.rn.f32 	%f1379, %f1375, %f1661, %f1377;
	mul.f32 	%f1380, %f1379, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1381, %f1380;
	add.f32 	%f1382, %f1375, 0f00000000;
	ex2.approx.f32 	%f1383, %f1382;
	mul.f32 	%f1384, %f1381, %f1383;
	setp.lt.f32	%p306, %f1373, 0fC2D20000;
	selp.f32	%f1385, 0f00000000, %f1384, %p306;
	setp.gt.f32	%p307, %f1373, 0f42D20000;
	selp.f32	%f287, 0f7F800000, %f1385, %p307;
	add.f32 	%f1386, %f1666, 0fBF000000;
	sub.f32 	%f1387, %f1386, %f1788;
	div.rn.f32 	%f288, %f1387, %f334;
	abs.f32 	%f289, %f288;
	setp.lt.f32	%p308, %f289, 0f00800000;
	mul.f32 	%f1388, %f289, 0f4B800000;
	selp.f32	%f1389, 0fC3170000, 0fC2FE0000, %p308;
	selp.f32	%f1390, %f1388, %f289, %p308;
	mov.b32 	 %r502, %f1390;
	and.b32  	%r503, %r502, 8388607;
	or.b32  	%r504, %r503, 1065353216;
	mov.b32 	 %f1391, %r504;
	shr.u32 	%r505, %r502, 23;
	cvt.rn.f32.u32	%f1392, %r505;
	add.f32 	%f1393, %f1389, %f1392;
	setp.gt.f32	%p309, %f1391, 0f3FB504F3;
	mul.f32 	%f1394, %f1391, 0f3F000000;
	add.f32 	%f1395, %f1393, 0f3F800000;
	selp.f32	%f1396, %f1394, %f1391, %p309;
	selp.f32	%f1397, %f1395, %f1393, %p309;
	add.f32 	%f1398, %f1396, 0fBF800000;
	add.f32 	%f1371, %f1396, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1370,%f1371;
	// inline asm
	add.f32 	%f1399, %f1398, %f1398;
	mul.f32 	%f1400, %f1370, %f1399;
	mul.f32 	%f1401, %f1400, %f1400;
	fma.rn.f32 	%f1404, %f1662, %f1401, %f1663;
	fma.rn.f32 	%f1406, %f1404, %f1401, %f1664;
	mul.rn.f32 	%f1407, %f1406, %f1401;
	mul.rn.f32 	%f1408, %f1407, %f1400;
	sub.f32 	%f1409, %f1398, %f1400;
	neg.f32 	%f1410, %f1400;
	add.f32 	%f1411, %f1409, %f1409;
	fma.rn.f32 	%f1412, %f1410, %f1398, %f1411;
	mul.rn.f32 	%f1413, %f1370, %f1412;
	add.f32 	%f1414, %f1408, %f1400;
	sub.f32 	%f1415, %f1400, %f1414;
	add.f32 	%f1416, %f1408, %f1415;
	add.f32 	%f1417, %f1413, %f1416;
	add.f32 	%f1418, %f1414, %f1417;
	sub.f32 	%f1419, %f1414, %f1418;
	add.f32 	%f1420, %f1417, %f1419;
	mul.rn.f32 	%f1422, %f1397, %f1667;
	mul.rn.f32 	%f1424, %f1397, %f1668;
	add.f32 	%f1425, %f1422, %f1418;
	sub.f32 	%f1426, %f1422, %f1425;
	add.f32 	%f1427, %f1418, %f1426;
	add.f32 	%f1428, %f1420, %f1427;
	add.f32 	%f1429, %f1424, %f1428;
	add.f32 	%f1430, %f1425, %f1429;
	sub.f32 	%f1431, %f1425, %f1430;
	add.f32 	%f1432, %f1429, %f1431;
	mul.rn.f32 	%f1434, %f1659, %f1430;
	neg.f32 	%f1435, %f1434;
	fma.rn.f32 	%f1436, %f1659, %f1430, %f1435;
	fma.rn.f32 	%f1437, %f1659, %f1432, %f1436;
	fma.rn.f32 	%f1439, %f1665, %f1430, %f1437;
	add.rn.f32 	%f1440, %f1434, %f1439;
	neg.f32 	%f1441, %f1440;
	add.rn.f32 	%f1442, %f1434, %f1441;
	add.rn.f32 	%f1443, %f1442, %f1439;
	mov.b32 	 %r506, %f1440;
	setp.eq.s32	%p310, %r506, 1118925336;
	add.s32 	%r507, %r506, -1;
	mov.b32 	 %f1444, %r507;
	add.f32 	%f1445, %f1443, 0f37000000;
	selp.f32	%f1446, %f1444, %f1440, %p310;
	selp.f32	%f290, %f1445, %f1443, %p310;
	mul.f32 	%f1447, %f1446, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1448, %f1447;
	fma.rn.f32 	%f1449, %f1448, %f1660, %f1446;
	fma.rn.f32 	%f1450, %f1448, %f1661, %f1449;
	mul.f32 	%f1451, %f1450, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1452, %f1451;
	add.f32 	%f1453, %f1448, 0f00000000;
	ex2.approx.f32 	%f1454, %f1453;
	mul.f32 	%f1455, %f1452, %f1454;
	setp.lt.f32	%p311, %f1446, 0fC2D20000;
	selp.f32	%f1456, 0f00000000, %f1455, %p311;
	setp.gt.f32	%p312, %f1446, 0f42D20000;
	selp.f32	%f1815, 0f7F800000, %f1456, %p312;
	setp.eq.f32	%p313, %f1815, 0f7F800000;
	@%p313 bra 	BB1_241;

	fma.rn.f32 	%f1815, %f1815, %f290, %f1815;

BB1_241:
	setp.lt.f32	%p314, %f288, 0f00000000;
	and.pred  	%p21, %p314, %p251;
	mov.b32 	 %r508, %f1815;
	xor.b32  	%r509, %r508, -2147483648;
	mov.b32 	 %f1457, %r509;
	selp.f32	%f1817, %f1457, %f1815, %p21;
	setp.eq.f32	%p316, %f288, 0f00000000;
	@%p316 bra 	BB1_244;
	bra.uni 	BB1_242;

BB1_244:
	add.f32 	%f1460, %f288, %f288;
	selp.f32	%f1817, %f1460, 0f00000000, %p251;
	bra.uni 	BB1_245;

BB1_242:
	setp.geu.f32	%p317, %f288, 0f00000000;
	@%p317 bra 	BB1_245;

	mov.f32 	%f1712, 0f40000000;
	cvt.rzi.f32.f32	%f1459, %f1712;
	setp.neu.f32	%p318, %f1459, 0f40000000;
	selp.f32	%f1817, 0f7FFFFFFF, %f1817, %p318;

BB1_245:
	abs.f32 	%f1716, %f288;
	add.f32 	%f1461, %f1716, 0f40000000;
	mov.b32 	 %r510, %f1461;
	setp.lt.s32	%p320, %r510, 2139095040;
	@%p320 bra 	BB1_250;

	abs.f32 	%f1717, %f288;
	setp.gtu.f32	%p321, %f1717, 0f7F800000;
	@%p321 bra 	BB1_249;
	bra.uni 	BB1_247;

BB1_249:
	add.f32 	%f1817, %f288, 0f40000000;
	bra.uni 	BB1_250;

BB1_247:
	abs.f32 	%f1718, %f288;
	setp.neu.f32	%p322, %f1718, 0f7F800000;
	@%p322 bra 	BB1_250;

	selp.f32	%f1817, 0fFF800000, 0f7F800000, %p21;

BB1_250:
	mov.f32 	%f1670, 0fB5BFBE8E;
	mov.f32 	%f1669, 0fBF317200;
	mul.f32 	%f1462, %f1817, 0fBF000000;
	setp.eq.f32	%p323, %f288, 0f3F800000;
	selp.f32	%f1463, 0fBF000000, %f1462, %p323;
	mul.f32 	%f1464, %f1463, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1465, %f1464;
	fma.rn.f32 	%f1467, %f1465, %f1669, %f1463;
	fma.rn.f32 	%f1469, %f1465, %f1670, %f1467;
	mul.f32 	%f1470, %f1469, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1471, %f1470;
	add.f32 	%f1472, %f1465, 0f00000000;
	ex2.approx.f32 	%f1473, %f1472;
	mul.f32 	%f1474, %f1471, %f1473;
	setp.lt.f32	%p324, %f1463, 0fC2D20000;
	selp.f32	%f1475, 0f00000000, %f1474, %p324;
	setp.gt.f32	%p325, %f1463, 0f42D20000;
	selp.f32	%f1476, 0f7F800000, %f1475, %p325;
	sub.f32 	%f1477, %f287, %f1476;
	mul.f32 	%f1478, %f191, %f1477;
	mul.f32 	%f1479, %f240, %f1478;
	mul.f32 	%f1480, %f273, %f273;
	div.rn.f32 	%f1481, %f1480, %f254;
	add.f32 	%f1802, %f1481, %f1802;
	mul.f32 	%f1482, %f1479, %f273;
	div.rn.f32 	%f1483, %f1482, %f254;
	add.f32 	%f1801, %f1483, %f1801;
	mul.f32 	%f1484, %f240, %f253;
	mul.f32 	%f1485, %f1484, %f273;
	div.rn.f32 	%f1486, %f1485, %f254;
	add.f32 	%f1800, %f1486, %f1800;
	mul.f32 	%f1487, %f1479, %f1479;
	div.rn.f32 	%f1488, %f1487, %f254;
	add.f32 	%f1799, %f1488, %f1799;
	mul.f32 	%f1489, %f1484, %f1479;
	div.rn.f32 	%f1490, %f1489, %f254;
	add.f32 	%f1798, %f1490, %f1798;
	mul.f32 	%f1491, %f1484, %f1484;
	div.rn.f32 	%f1492, %f1491, %f254;
	add.f32 	%f1797, %f1492, %f1797;
	setp.leu.f32	%p326, %f254, 0f00000000;
	@%p326 bra 	BB1_258;

	setp.gt.f32	%p327, %f255, 0f00000000;
	@%p327 bra 	BB1_253;
	bra.uni 	BB1_252;

BB1_253:
	setp.lt.f32	%p328, %f254, 0f00800000;
	mul.f32 	%f1493, %f254, 0f4B000000;
	selp.f32	%f308, %f1493, %f254, %p328;
	selp.f32	%f1494, 0fC1B80000, 0f00000000, %p328;
	mov.b32 	 %r511, %f308;
	add.s32 	%r512, %r511, -1059760811;
	and.b32  	%r513, %r512, -8388608;
	sub.s32 	%r514, %r511, %r513;
	mov.b32 	 %f1495, %r514;
	cvt.rn.f32.s32	%f1496, %r513;
	mov.f32 	%f1497, 0f34000000;
	fma.rn.f32 	%f1498, %f1496, %f1497, %f1494;
	add.f32 	%f1499, %f1495, 0fBF800000;
	mov.f32 	%f1500, 0f3E1039F6;
	mov.f32 	%f1501, 0fBE055027;
	fma.rn.f32 	%f1502, %f1501, %f1499, %f1500;
	mov.f32 	%f1503, 0fBDF8CDCC;
	fma.rn.f32 	%f1504, %f1502, %f1499, %f1503;
	mov.f32 	%f1505, 0f3E0F2955;
	fma.rn.f32 	%f1506, %f1504, %f1499, %f1505;
	mov.f32 	%f1507, 0fBE2AD8B9;
	fma.rn.f32 	%f1508, %f1506, %f1499, %f1507;
	mov.f32 	%f1509, 0f3E4CED0B;
	fma.rn.f32 	%f1510, %f1508, %f1499, %f1509;
	mov.f32 	%f1511, 0fBE7FFF22;
	fma.rn.f32 	%f1512, %f1510, %f1499, %f1511;
	mov.f32 	%f1513, 0f3EAAAA78;
	fma.rn.f32 	%f1514, %f1512, %f1499, %f1513;
	mov.f32 	%f1515, 0fBF000000;
	fma.rn.f32 	%f1516, %f1514, %f1499, %f1515;
	mul.f32 	%f1517, %f1499, %f1516;
	fma.rn.f32 	%f1518, %f1517, %f1499, %f1499;
	mov.f32 	%f1519, 0f3F317218;
	fma.rn.f32 	%f1818, %f1498, %f1519, %f1518;
	setp.lt.u32	%p329, %r511, 2139095040;
	@%p329 bra 	BB1_255;

	mov.f32 	%f1520, 0f7F800000;
	fma.rn.f32 	%f1818, %f308, %f1520, %f1520;

BB1_255:
	setp.eq.f32	%p330, %f308, 0f00000000;
	selp.f32	%f1521, 0fFF800000, %f1818, %p330;
	mul.f32 	%f1522, %f255, %f1521;
	sub.f32 	%f312, %f1522, %f254;
	mul.f32 	%f1523, %f255, 0f4B000000;
	setp.lt.f32	%p331, %f255, 0f00800000;
	selp.f32	%f313, %f1523, %f255, %p331;
	selp.f32	%f1524, 0fC1B80000, 0f00000000, %p331;
	mov.b32 	 %r515, %f313;
	add.s32 	%r516, %r515, -1059760811;
	and.b32  	%r517, %r516, -8388608;
	sub.s32 	%r518, %r515, %r517;
	mov.b32 	 %f1525, %r518;
	cvt.rn.f32.s32	%f1526, %r517;
	fma.rn.f32 	%f1528, %f1526, %f1497, %f1524;
	add.f32 	%f1529, %f1525, 0fBF800000;
	fma.rn.f32 	%f1532, %f1501, %f1529, %f1500;
	fma.rn.f32 	%f1534, %f1532, %f1529, %f1503;
	fma.rn.f32 	%f1536, %f1534, %f1529, %f1505;
	fma.rn.f32 	%f1538, %f1536, %f1529, %f1507;
	fma.rn.f32 	%f1540, %f1538, %f1529, %f1509;
	fma.rn.f32 	%f1542, %f1540, %f1529, %f1511;
	fma.rn.f32 	%f1544, %f1542, %f1529, %f1513;
	fma.rn.f32 	%f1546, %f1544, %f1529, %f1515;
	mul.f32 	%f1547, %f1529, %f1546;
	fma.rn.f32 	%f1548, %f1547, %f1529, %f1529;
	fma.rn.f32 	%f1819, %f1528, %f1519, %f1548;
	setp.lt.u32	%p332, %r515, 2139095040;
	@%p332 bra 	BB1_257;

	mov.f32 	%f1550, 0f7F800000;
	fma.rn.f32 	%f1819, %f313, %f1550, %f1550;

BB1_257:
	setp.eq.f32	%p333, %f313, 0f00000000;
	selp.f32	%f1551, 0fFF800000, %f1819, %p333;
	mul.f32 	%f1552, %f255, %f1551;
	sub.f32 	%f1553, %f312, %f1552;
	add.f32 	%f1554, %f255, %f1553;
	add.f32 	%f1820, %f1820, %f1554;
	bra.uni 	BB1_258;

BB1_252:
	sub.f32 	%f1820, %f1820, %f254;

BB1_258:
	add.s32 	%r575, %r575, 1;
	setp.lt.s32	%p334, %r575, %r115;
	@%p334 bra 	BB1_208;

	st.local.f32 	[%rd3], %f1802;
	st.local.f32 	[%rd3+4], %f1801;
	st.local.f32 	[%rd3+12], %f1801;
	st.local.f32 	[%rd3+8], %f1800;
	st.local.f32 	[%rd3+24], %f1800;
	st.local.f32 	[%rd3+16], %f1799;
	st.local.f32 	[%rd3+20], %f1798;
	st.local.f32 	[%rd3+28], %f1798;
	st.local.f32 	[%rd3+32], %f1797;
	add.s32 	%r574, %r574, 1;
	setp.lt.s32	%p335, %r574, %r115;
	@%p335 bra 	BB1_207;

BB1_260:
	mov.f32 	%f1828, 0f00000000;
	mov.u32 	%r576, 0;
	rcp.rn.f32 	%f326, %f1802;
	mul.f32 	%f327, %f326, %f1801;
	st.local.f32 	[%rd3+4], %f327;
	mul.f32 	%f328, %f326, %f1800;
	st.local.f32 	[%rd3+8], %f328;
	ld.local.f32 	%f1556, [%rd3+12];
	ld.local.f32 	%f1557, [%rd3+4];
	fma.rn.f32 	%f1558, %f1557, %f1556, 0f00000000;
	sub.f32 	%f1559, %f1799, %f1558;
	ld.local.f32 	%f1560, [%rd3+24];
	st.local.f32 	[%rd3+16], %f1559;
	fma.rn.f32 	%f1561, %f328, %f1801, 0f00000000;
	rcp.rn.f32 	%f329, %f1559;
	sub.f32 	%f1562, %f1798, %f1561;
	mul.f32 	%f330, %f329, %f1562;
	st.local.f32 	[%rd3+20], %f330;
	ld.local.f32 	%f1563, [%rd3+4];
	fma.rn.f32 	%f1564, %f1563, %f1560, 0f00000000;
	sub.f32 	%f331, %f1798, %f1564;
	st.local.f32 	[%rd3+28], %f331;
	add.s64 	%rd59, %rd3, 24;
	add.s64 	%rd58, %rd3, 8;
	bra.uni 	BB1_261;

BB1_264:
	add.s32 	%r576, %r576, 1;
	add.s64 	%rd59, %rd59, 4;
	add.s64 	%rd58, %rd58, 12;

BB1_261:
	ld.local.f32 	%f1565, [%rd59];
	ld.local.f32 	%f1566, [%rd58];
	fma.rn.f32 	%f1828, %f1566, %f1565, %f1828;
	setp.lt.s32	%p336, %r576, 1;
	@%p336 bra 	BB1_264;

	mov.u32 	%r543, %tid.x;
	ld.param.u64 	%rd57, [_Z18kernel_MLEFit_no_bPffS_iiS_S_S_i_param_7];
	ld.param.u64 	%rd56, [_Z18kernel_MLEFit_no_bPffS_iiS_S_S_i_param_6];
	ld.param.u32 	%r528, [_Z18kernel_MLEFit_no_bPffS_iiS_S_S_i_param_8];
	ld.param.u64 	%rd55, [_Z18kernel_MLEFit_no_bPffS_iiS_S_S_i_param_5];
	mov.u32 	%r527, %ntid.x;
	mov.u32 	%r526, %ctaid.x;
	sub.f32 	%f1567, %f1797, %f1828;
	st.local.f32 	[%rd3+32], %f1567;
	add.f32 	%f1568, %f327, 0f00000000;
	mov.f32 	%f1569, 0f00000000;
	sub.f32 	%f1570, %f1569, %f1568;
	add.f32 	%f1571, %f328, 0f00000000;
	fma.rn.f32 	%f1572, %f330, %f1570, %f1571;
	sub.f32 	%f1573, %f1569, %f1572;
	div.rn.f32 	%f1574, %f1573, %f1567;
	fma.rn.f32 	%f1575, %f331, %f1574, 0f00000000;
	sub.f32 	%f1576, %f1570, %f1575;
	mul.f32 	%f1577, %f329, %f1576;
	fma.rn.f32 	%f1578, %f1801, %f1577, 0f00000000;
	fma.rn.f32 	%f1579, %f1800, %f1574, %f1578;
	mov.f32 	%f1580, 0f3F800000;
	sub.f32 	%f1581, %f1580, %f1579;
	mul.f32 	%f1582, %f326, %f1581;
	fma.rn.f32 	%f1583, %f327, 0f00000000, 0f00000000;
	sub.f32 	%f1584, %f1580, %f1583;
	fma.rn.f32 	%f1585, %f328, 0f00000000, 0f00000000;
	fma.rn.f32 	%f1586, %f330, %f1584, %f1585;
	sub.f32 	%f1587, %f1569, %f1586;
	div.rn.f32 	%f1588, %f1587, %f1567;
	fma.rn.f32 	%f1589, %f331, %f1588, 0f00000000;
	sub.f32 	%f1590, %f1584, %f1589;
	mul.f32 	%f1591, %f329, %f1590;
	sub.f32 	%f1592, %f1569, %f1583;
	fma.rn.f32 	%f1593, %f330, %f1592, %f1585;
	sub.f32 	%f1594, %f1580, %f1593;
	div.rn.f32 	%f1595, %f1594, %f1567;
	mad.lo.s32 	%r523, %r527, %r526, %r543;
	cvta.to.global.u64 	%rd43, %rd55;
	mul.wide.s32 	%rd44, %r523, 4;
	add.s64 	%rd45, %rd43, %rd44;
	st.global.f32 	[%rd45], %f1789;
	shl.b32 	%r524, %r528, 2;
	cvt.s64.s32	%rd46, %r524;
	add.s64 	%rd47, %rd45, %rd46;
	st.global.f32 	[%rd47], %f1788;
	add.s64 	%rd48, %rd47, %rd46;
	st.global.f32 	[%rd48], %f1787;
	cvta.to.global.u64 	%rd49, %rd56;
	add.s64 	%rd50, %rd49, %rd44;
	st.global.f32 	[%rd50], %f1582;
	add.s64 	%rd51, %rd50, %rd46;
	st.global.f32 	[%rd51], %f1591;
	add.s64 	%rd52, %rd51, %rd46;
	st.global.f32 	[%rd52], %f1595;
	cvta.to.global.u64 	%rd53, %rd57;
	add.s64 	%rd54, %rd53, %rd44;
	st.global.f32 	[%rd54], %f1820;

BB1_263:
	ret;
}

	// .globl	_Z19kernel_MLEFit_sigmaPffiiS_S_S_i
.visible .entry _Z19kernel_MLEFit_sigmaPffiiS_S_S_i(
	.param .u64 _Z19kernel_MLEFit_sigmaPffiiS_S_S_i_param_0,
	.param .f32 _Z19kernel_MLEFit_sigmaPffiiS_S_S_i_param_1,
	.param .u32 _Z19kernel_MLEFit_sigmaPffiiS_S_S_i_param_2,
	.param .u32 _Z19kernel_MLEFit_sigmaPffiiS_S_S_i_param_3,
	.param .u64 _Z19kernel_MLEFit_sigmaPffiiS_S_S_i_param_4,
	.param .u64 _Z19kernel_MLEFit_sigmaPffiiS_S_S_i_param_5,
	.param .u64 _Z19kernel_MLEFit_sigmaPffiiS_S_S_i_param_6,
	.param .u32 _Z19kernel_MLEFit_sigmaPffiiS_S_S_i_param_7
)
{
	.local .align 4 .b8 	__local_depot2[100];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<581>;
	.reg .f32 	%f<2818>;
	.reg .b32 	%r<736>;
	.reg .f64 	%fd<448>;
	.reg .b64 	%rd<97>;
	// demoted variable
	.shared .align 4 .b8 _ZZ19kernel_MLEFit_sigmaPffiiS_S_S_iE6s_data[15488];

	mov.u64 	%SPL, __local_depot2;
	ld.param.u64 	%rd46, [_Z19kernel_MLEFit_sigmaPffiiS_S_S_i_param_0];
	ld.param.f32 	%f2732, [_Z19kernel_MLEFit_sigmaPffiiS_S_S_i_param_1];
	ld.param.u32 	%r135, [_Z19kernel_MLEFit_sigmaPffiiS_S_S_i_param_2];
	ld.param.u32 	%r136, [_Z19kernel_MLEFit_sigmaPffiiS_S_S_i_param_3];
	ld.param.u32 	%r137, [_Z19kernel_MLEFit_sigmaPffiiS_S_S_i_param_7];
	cvta.to.global.u64 	%rd1, %rd46;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mul.lo.s32 	%r3, %r1, %r2;
	mov.u32 	%r4, %tid.x;
	add.s32 	%r138, %r3, %r4;
	setp.ge.s32	%p31, %r138, %r137;
	@%p31 bra 	BB2_437;

	mov.u64 	%rd48, 0;
	st.local.u32 	[%rd2+4], %rd48;
	st.local.u32 	[%rd2], %rd48;
	st.local.u32 	[%rd2+12], %rd48;
	st.local.u32 	[%rd2+8], %rd48;
	st.local.u32 	[%rd2+20], %rd48;
	st.local.u32 	[%rd2+16], %rd48;
	st.local.u32 	[%rd2+28], %rd48;
	st.local.u32 	[%rd2+24], %rd48;
	st.local.u32 	[%rd2+36], %rd48;
	st.local.u32 	[%rd2+32], %rd48;
	st.local.u32 	[%rd2+44], %rd48;
	st.local.u32 	[%rd2+40], %rd48;
	st.local.u32 	[%rd2+52], %rd48;
	st.local.u32 	[%rd2+48], %rd48;
	st.local.u32 	[%rd2+60], %rd48;
	st.local.u32 	[%rd2+56], %rd48;
	st.local.u32 	[%rd2+68], %rd48;
	st.local.u32 	[%rd2+64], %rd48;
	st.local.u32 	[%rd2+76], %rd48;
	st.local.u32 	[%rd2+72], %rd48;
	st.local.u32 	[%rd2+84], %rd48;
	st.local.u32 	[%rd2+80], %rd48;
	st.local.u32 	[%rd2+92], %rd48;
	st.local.u32 	[%rd2+88], %rd48;
	mov.u32 	%r139, 0;
	st.local.u32 	[%rd2+96], %r139;
	mul.lo.s32 	%r5, %r135, %r135;
	mul.lo.s32 	%r6, %r4, %r5;
	setp.lt.s32	%p32, %r135, 1;
	@%p32 bra 	BB2_13;

	mad.lo.s32 	%r7, %r3, %r5, %r6;
	and.b32  	%r8, %r135, 3;
	mul.lo.s32 	%r9, %r4, %r135;
	mad.lo.s32 	%r141, %r2, %r1, %r4;
	mul.lo.s32 	%r10, %r135, %r141;
	shl.b32 	%r11, %r135, 2;
	mov.u32 	%r140, 0;
	mov.u32 	%r708, %r140;

BB2_3:
	add.s32 	%r14, %r7, %r708;
	add.s32 	%r15, %r708, %r6;
	setp.eq.s32	%p33, %r8, 0;
	mov.u32 	%r714, %r140;
	@%p33 bra 	BB2_9;

	setp.eq.s32	%p34, %r8, 1;
	mov.u32 	%r710, %r140;
	@%p34 bra 	BB2_8;

	setp.eq.s32	%p35, %r8, 2;
	mov.u32 	%r709, %r140;
	@%p35 bra 	BB2_7;

	mul.wide.s32 	%rd49, %r14, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.f32 	%f549, [%rd50];
	shl.b32 	%r146, %r15, 2;
	mov.u32 	%r147, _ZZ19kernel_MLEFit_sigmaPffiiS_S_S_iE6s_data;
	add.s32 	%r148, %r147, %r146;
	st.shared.f32 	[%r148], %f549;
	mov.u32 	%r709, 1;

BB2_7:
	neg.s32 	%r149, %r709;
	and.b32  	%r150, %r149, %r135;
	add.s32 	%r151, %r14, %r150;
	mul.wide.s32 	%rd51, %r151, 4;
	add.s64 	%rd52, %rd1, %rd51;
	ld.global.f32 	%f550, [%rd52];
	add.s32 	%r152, %r15, %r150;
	shl.b32 	%r153, %r152, 2;
	mov.u32 	%r154, _ZZ19kernel_MLEFit_sigmaPffiiS_S_S_iE6s_data;
	add.s32 	%r155, %r154, %r153;
	st.shared.f32 	[%r155], %f550;
	add.s32 	%r710, %r709, 1;

BB2_8:
	mul.lo.s32 	%r156, %r710, %r135;
	add.s32 	%r157, %r14, %r156;
	mul.wide.s32 	%rd53, %r157, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.global.f32 	%f551, [%rd54];
	add.s32 	%r158, %r15, %r156;
	shl.b32 	%r159, %r158, 2;
	mov.u32 	%r160, _ZZ19kernel_MLEFit_sigmaPffiiS_S_S_iE6s_data;
	add.s32 	%r161, %r160, %r159;
	st.shared.f32 	[%r161], %f551;
	add.s32 	%r714, %r710, 1;

BB2_9:
	setp.lt.u32	%p36, %r135, 4;
	@%p36 bra 	BB2_12;

	add.s32 	%r162, %r9, %r714;
	mad.lo.s32 	%r163, %r135, %r162, %r708;
	shl.b32 	%r164, %r163, 2;
	mov.u32 	%r165, _ZZ19kernel_MLEFit_sigmaPffiiS_S_S_iE6s_data;
	add.s32 	%r713, %r165, %r164;
	add.s32 	%r166, %r10, %r714;
	mad.lo.s32 	%r712, %r135, %r166, %r708;

BB2_11:
	mul.wide.s32 	%rd55, %r712, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.global.f32 	%f552, [%rd56];
	st.shared.f32 	[%r713], %f552;
	cvt.s64.s32	%rd57, %r11;
	add.s64 	%rd58, %rd56, %rd57;
	ld.global.f32 	%f553, [%rd58];
	add.s32 	%r167, %r713, %r11;
	st.shared.f32 	[%r167], %f553;
	add.s64 	%rd59, %rd58, %rd57;
	ld.global.f32 	%f554, [%rd59];
	add.s32 	%r168, %r167, %r11;
	st.shared.f32 	[%r168], %f554;
	add.s64 	%rd60, %rd59, %rd57;
	ld.global.f32 	%f555, [%rd60];
	add.s32 	%r169, %r168, %r11;
	add.s32 	%r713, %r169, %r11;
	st.shared.f32 	[%r169], %f555;
	add.s32 	%r712, %r712, %r11;
	add.s32 	%r714, %r714, 4;
	setp.lt.s32	%p37, %r714, %r135;
	@%p37 bra 	BB2_11;

BB2_12:
	add.s32 	%r708, %r708, 1;
	setp.lt.s32	%p38, %r708, %r135;
	@%p38 bra 	BB2_3;

BB2_13:
	mov.f32 	%f558, 0f00000000;
	mov.f32 	%f2655, %f558;
	mov.f32 	%f2656, %f558;
	mov.f32 	%f2657, %f558;
	@%p32 bra 	BB2_28;

	and.b32  	%r31, %r135, 3;
	mul.lo.s32 	%r32, %r4, %r135;
	shl.b32 	%r33, %r135, 2;
	mov.f32 	%f561, 0f00000000;
	mov.u32 	%r170, 0;
	mov.u32 	%r715, %r170;
	mov.f32 	%f2655, %f561;
	mov.f32 	%f2656, %f561;
	mov.f32 	%f2657, %f561;

BB2_15:
	add.s32 	%r35, %r715, %r6;
	cvt.rn.f32.s32	%f4, %r715;
	setp.eq.s32	%p40, %r31, 0;
	@%p40 bra 	BB2_16;

	setp.eq.s32	%p41, %r31, 1;
	@%p41 bra 	BB2_18;
	bra.uni 	BB2_19;

BB2_18:
	mov.u32 	%r717, %r170;
	bra.uni 	BB2_23;

BB2_16:
	mov.u32 	%r720, %r170;
	mov.f32 	%f2646, %f2655;
	mov.f32 	%f2647, %f2656;
	mov.f32 	%f2648, %f2657;
	mov.f32 	%f2655, %f561;
	mov.f32 	%f2656, %f561;
	mov.f32 	%f2657, %f561;
	bra.uni 	BB2_24;

BB2_19:
	setp.eq.s32	%p42, %r31, 2;
	@%p42 bra 	BB2_20;
	bra.uni 	BB2_21;

BB2_20:
	mov.u32 	%r716, %r170;
	bra.uni 	BB2_22;

BB2_21:
	shl.b32 	%r175, %r35, 2;
	mov.u32 	%r176, _ZZ19kernel_MLEFit_sigmaPffiiS_S_S_iE6s_data;
	add.s32 	%r177, %r176, %r175;
	ld.shared.f32 	%f565, [%r177];
	fma.rn.f32 	%f2657, %f4, %f565, %f2657;
	fma.rn.f32 	%f2656, %f565, 0f00000000, %f2656;
	add.f32 	%f2655, %f2655, %f565;
	mov.u32 	%r716, 1;

BB2_22:
	neg.s32 	%r178, %r716;
	and.b32  	%r179, %r178, %r135;
	add.s32 	%r180, %r35, %r179;
	shl.b32 	%r181, %r180, 2;
	mov.u32 	%r182, _ZZ19kernel_MLEFit_sigmaPffiiS_S_S_iE6s_data;
	add.s32 	%r183, %r182, %r181;
	ld.shared.f32 	%f566, [%r183];
	fma.rn.f32 	%f2657, %f4, %f566, %f2657;
	cvt.rn.f32.s32	%f567, %r716;
	fma.rn.f32 	%f2656, %f567, %f566, %f2656;
	add.f32 	%f2655, %f2655, %f566;
	add.s32 	%r717, %r716, 1;

BB2_23:
	mad.lo.s32 	%r184, %r717, %r135, %r35;
	shl.b32 	%r185, %r184, 2;
	mov.u32 	%r186, _ZZ19kernel_MLEFit_sigmaPffiiS_S_S_iE6s_data;
	add.s32 	%r187, %r186, %r185;
	ld.shared.f32 	%f568, [%r187];
	fma.rn.f32 	%f2648, %f4, %f568, %f2657;
	cvt.rn.f32.s32	%f569, %r717;
	fma.rn.f32 	%f2647, %f569, %f568, %f2656;
	add.f32 	%f2646, %f2655, %f568;
	add.s32 	%r720, %r717, 1;
	mov.f32 	%f2655, %f2646;
	mov.f32 	%f2656, %f2647;
	mov.f32 	%f2657, %f2648;

BB2_24:
	setp.lt.u32	%p43, %r135, 4;
	@%p43 bra 	BB2_27;

	add.s32 	%r188, %r32, %r720;
	mad.lo.s32 	%r189, %r135, %r188, %r715;
	shl.b32 	%r190, %r189, 2;
	mov.u32 	%r191, _ZZ19kernel_MLEFit_sigmaPffiiS_S_S_iE6s_data;
	add.s32 	%r719, %r191, %r190;
	mov.f32 	%f2655, %f2646;
	mov.f32 	%f2656, %f2647;
	mov.f32 	%f2657, %f2648;

BB2_26:
	ld.shared.f32 	%f570, [%r719];
	fma.rn.f32 	%f571, %f4, %f570, %f2657;
	cvt.rn.f32.s32	%f572, %r720;
	fma.rn.f32 	%f573, %f572, %f570, %f2656;
	add.f32 	%f574, %f2655, %f570;
	add.s32 	%r192, %r719, %r33;
	ld.shared.f32 	%f575, [%r192];
	fma.rn.f32 	%f576, %f4, %f575, %f571;
	add.s32 	%r193, %r720, 1;
	cvt.rn.f32.s32	%f577, %r193;
	fma.rn.f32 	%f578, %f577, %f575, %f573;
	add.f32 	%f579, %f574, %f575;
	add.s32 	%r194, %r192, %r33;
	ld.shared.f32 	%f580, [%r194];
	fma.rn.f32 	%f581, %f4, %f580, %f576;
	add.s32 	%r195, %r720, 2;
	cvt.rn.f32.s32	%f582, %r195;
	fma.rn.f32 	%f583, %f582, %f580, %f578;
	add.f32 	%f584, %f579, %f580;
	add.s32 	%r196, %r194, %r33;
	add.s32 	%r719, %r196, %r33;
	ld.shared.f32 	%f585, [%r196];
	fma.rn.f32 	%f2657, %f4, %f585, %f581;
	add.s32 	%r197, %r720, 3;
	cvt.rn.f32.s32	%f586, %r197;
	fma.rn.f32 	%f2656, %f586, %f585, %f583;
	add.f32 	%f2655, %f584, %f585;
	add.s32 	%r720, %r720, 4;
	setp.lt.s32	%p44, %r720, %r135;
	@%p44 bra 	BB2_26;

BB2_27:
	add.s32 	%r715, %r715, 1;
	setp.lt.s32	%p45, %r715, %r135;
	@%p45 bra 	BB2_15;

BB2_28:
	div.rn.f32 	%f2736, %f2657, %f2655;
	div.rn.f32 	%f2735, %f2656, %f2655;
	mov.f32 	%f2663, 0f51BA43B7;
	mov.f32 	%f2664, %f558;
	@%p32 bra 	BB2_73;

	mov.f32 	%f591, 0f3F000000;
	div.rn.f32 	%f592, %f591, %f2732;
	div.rn.f32 	%f593, %f592, %f2732;
	cvt.f64.f32	%fd1, %f593;
	mov.f32 	%f2664, 0f00000000;
	mov.u32 	%r198, 0;
	mov.f32 	%f2663, 0f51BA43B7;
	mov.u32 	%r721, %r198;

BB2_30:
	mov.u32 	%r722, %r198;

BB2_31:
	mov.f32 	%f2667, 0f00000000;
	mov.f32 	%f2668, %f2667;
	mov.u32 	%r723, %r198;

BB2_32:
	sub.s32 	%r202, %r723, %r721;
	cvt.rn.f32.s32	%f46, %r202;
	cvt.f64.f32	%fd2, %f46;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd2;
	}
	mov.f64 	%fd178, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r51}, %fd178;
	}
	bfe.u32 	%r203, %r51, 20, 11;
	add.s32 	%r204, %r203, -1012;
	mov.u64 	%rd61, 4611686018427387904;
	shl.b64 	%rd4, %rd61, %r204;
	setp.eq.s64	%p47, %rd4, -9223372036854775808;
	abs.f64 	%fd179, %fd2;
	// Callseq Start 14
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd179;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd178;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd3, [retval0+0];
	
	//{
	}// Callseq End 14
	setp.lt.s32	%p48, %r50, 0;
	and.pred  	%p1, %p48, %p47;
	selp.b32	%r205, %r50, 0, %p47;
	setp.lt.s32	%p49, %r51, 0;
	or.b32  	%r206, %r205, 2146435072;
	selp.b32	%r52, %r206, %r205, %p49;
	add.f64 	%fd4, %fd2, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r207}, %fd4;
	}
	and.b32  	%r53, %r207, 2146435072;
	setp.gtu.f64	%p50, %fd179, 0d7FF0000000000000;
	and.b32  	%r54, %r51, 2147483647;
	setp.gt.f64	%p51, %fd179, 0d3FF0000000000000;
	selp.b32	%r208, 2146435072, 0, %p51;
	xor.b32  	%r209, %r208, 2146435072;
	selp.b32	%r210, %r209, %r208, %p49;
	setp.eq.f32	%p52, %f46, 0fBF800000;
	selp.b32	%r55, 1072693248, %r210, %p52;
	and.b32  	%r56, %r50, 2147483647;
	shr.s32 	%r211, %r51, 31;
	and.b32  	%r212, %r211, -2146435072;
	add.s32 	%r57, %r212, 2146435072;
	or.b32  	%r58, %r57, -2147483648;
	selp.b32	%r59, %r58, %r57, %p1;
	mad.lo.s32 	%r60, %r723, %r135, %r6;
	setp.ne.s32	%p53, %r53, 2146435072;
	or.pred  	%p2, %p53, %p50;
	mov.u32 	%r724, %r198;
	bra.uni 	BB2_33;

BB2_61:
	and.b32  	%r244, %r65, 2147483647;
	setp.ne.s32	%p77, %r244, 2146435072;
	@%p77 bra 	BB2_62;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r245, %temp}, %fd19;
	}
	setp.ne.s32	%p78, %r245, 0;
	mov.f64 	%fd410, %fd409;
	@%p78 bra 	BB2_66;

	selp.b32	%r246, %r58, %r57, %p3;
	mov.u32 	%r247, 0;
	mov.b64 	%fd410, {%r247, %r246};
	bra.uni 	BB2_66;

BB2_62:
	mov.f64 	%fd410, %fd409;
	bra.uni 	BB2_66;

BB2_33:
	mov.f64 	%fd405, %fd3;
	@!%p1 bra 	BB2_35;
	bra.uni 	BB2_34;

BB2_34:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r213}, %fd3;
	}
	xor.b32  	%r214, %r213, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r215, %temp}, %fd3;
	}
	mov.b64 	%fd405, {%r215, %r214};

BB2_35:
	setp.eq.f32	%p54, %f46, 0f00000000;
	@%p54 bra 	BB2_38;
	bra.uni 	BB2_36;

BB2_38:
	mov.u32 	%r216, 0;
	mov.b64 	%fd405, {%r216, %r52};
	bra.uni 	BB2_39;

BB2_36:
	setp.gt.s32	%p55, %r50, -1;
	@%p55 bra 	BB2_39;

	cvt.rzi.f64.f64	%fd181, %fd178;
	setp.neu.f64	%p56, %fd181, 0d4000000000000000;
	selp.f64	%fd405, 0dFFF8000000000000, %fd405, %p56;

BB2_39:
	selp.f64	%fd406, %fd405, %fd4, %p53;
	@%p2 bra 	BB2_47;

	setp.ne.s32	%p58, %r54, 2146435072;
	@%p58 bra 	BB2_42;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r217, %temp}, %fd178;
	}
	setp.eq.s32	%p59, %r217, 0;
	@%p59 bra 	BB2_46;
	bra.uni 	BB2_42;

BB2_46:
	mov.u32 	%r220, 0;
	mov.b64 	%fd406, {%r220, %r55};
	bra.uni 	BB2_47;

BB2_42:
	setp.ne.s32	%p60, %r56, 2146435072;
	@%p60 bra 	BB2_43;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r218, %temp}, %fd2;
	}
	setp.ne.s32	%p61, %r218, 0;
	mov.f64 	%fd406, %fd405;
	@%p61 bra 	BB2_47;

	mov.u32 	%r219, 0;
	mov.b64 	%fd406, {%r219, %r59};
	bra.uni 	BB2_47;

BB2_43:
	mov.f64 	%fd406, %fd405;

BB2_47:
	setp.eq.f32	%p62, %f46, 0f3F800000;
	selp.f64	%fd183, 0d3FF0000000000000, %fd406, %p62;
	mul.f64 	%fd14, %fd1, %fd183;
	neg.f64 	%fd184, %fd14;
	mov.f64 	%fd185, 0d4338000000000000;
	mov.f64 	%fd186, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd187, %fd184, %fd186, %fd185;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r62, %temp}, %fd187;
	}
	mov.f64 	%fd188, 0dC338000000000000;
	add.rn.f64 	%fd189, %fd187, %fd188;
	mov.f64 	%fd190, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd191, %fd189, %fd190, %fd184;
	mov.f64 	%fd192, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd193, %fd189, %fd192, %fd191;
	mov.f64 	%fd194, 0d3E928AF3FCA213EA;
	mov.f64 	%fd195, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd196, %fd195, %fd193, %fd194;
	mov.f64 	%fd197, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd198, %fd196, %fd193, %fd197;
	mov.f64 	%fd199, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd200, %fd198, %fd193, %fd199;
	mov.f64 	%fd201, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd202, %fd200, %fd193, %fd201;
	mov.f64 	%fd203, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd204, %fd202, %fd193, %fd203;
	mov.f64 	%fd205, 0d3F81111111122322;
	fma.rn.f64 	%fd206, %fd204, %fd193, %fd205;
	mov.f64 	%fd207, 0d3FA55555555502A1;
	fma.rn.f64 	%fd208, %fd206, %fd193, %fd207;
	mov.f64 	%fd209, 0d3FC5555555555511;
	fma.rn.f64 	%fd210, %fd208, %fd193, %fd209;
	mov.f64 	%fd211, 0d3FE000000000000B;
	fma.rn.f64 	%fd212, %fd210, %fd193, %fd211;
	mov.f64 	%fd213, 0d3FF0000000000000;
	fma.rn.f64 	%fd214, %fd212, %fd193, %fd213;
	fma.rn.f64 	%fd215, %fd214, %fd193, %fd213;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r63, %temp}, %fd215;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r64}, %fd215;
	}
	shl.b32 	%r221, %r62, 20;
	add.s32 	%r222, %r64, %r221;
	mov.b64 	%fd407, {%r63, %r222};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r223}, %fd184;
	}
	mov.b32 	 %f596, %r223;
	abs.f32 	%f49, %f596;
	setp.lt.f32	%p63, %f49, 0f4086232B;
	@%p63 bra 	BB2_50;

	setp.gt.f64	%p64, %fd14, 0d8000000000000000;
	mov.f64 	%fd216, 0d7FF0000000000000;
	sub.f64 	%fd217, %fd216, %fd14;
	selp.f64	%fd407, 0d0000000000000000, %fd217, %p64;
	setp.geu.f32	%p65, %f49, 0f40874800;
	@%p65 bra 	BB2_50;

	shr.u32 	%r224, %r62, 31;
	add.s32 	%r225, %r62, %r224;
	shr.s32 	%r226, %r225, 1;
	shl.b32 	%r227, %r226, 20;
	add.s32 	%r228, %r227, %r64;
	mov.b64 	%fd218, {%r63, %r228};
	sub.s32 	%r229, %r62, %r226;
	shl.b32 	%r230, %r229, 20;
	add.s32 	%r231, %r230, 1072693248;
	mov.u32 	%r232, 0;
	mov.b64 	%fd219, {%r232, %r231};
	mul.f64 	%fd407, %fd218, %fd219;

BB2_50:
	sub.s32 	%r233, %r722, %r724;
	cvt.rn.f32.s32	%f50, %r233;
	cvt.f64.f32	%fd19, %f50;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd19;
	}
	abs.f64 	%fd20, %fd19;
	// Callseq Start 15
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd20;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd178;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd409, [retval0+0];
	
	//{
	}// Callseq End 15
	setp.lt.s32	%p66, %r65, 0;
	and.pred  	%p3, %p66, %p47;
	@!%p3 bra 	BB2_52;
	bra.uni 	BB2_51;

BB2_51:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r234}, %fd409;
	}
	xor.b32  	%r235, %r234, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r236, %temp}, %fd409;
	}
	mov.b64 	%fd409, {%r236, %r235};

BB2_52:
	setp.eq.f32	%p68, %f50, 0f00000000;
	@%p68 bra 	BB2_55;
	bra.uni 	BB2_53;

BB2_55:
	mov.u32 	%r237, 0;
	selp.b32	%r238, %r65, 0, %p47;
	or.b32  	%r239, %r238, 2146435072;
	selp.b32	%r240, %r239, %r238, %p49;
	mov.b64 	%fd409, {%r237, %r240};
	bra.uni 	BB2_56;

BB2_53:
	setp.gt.s32	%p69, %r65, -1;
	@%p69 bra 	BB2_56;

	cvt.rzi.f64.f64	%fd222, %fd178;
	setp.neu.f64	%p70, %fd222, 0d4000000000000000;
	selp.f64	%fd409, 0dFFF8000000000000, %fd409, %p70;

BB2_56:
	add.f64 	%fd410, %fd19, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r241}, %fd410;
	}
	and.b32  	%r242, %r241, 2146435072;
	setp.ne.s32	%p73, %r242, 2146435072;
	@%p73 bra 	BB2_57;

	setp.gtu.f64	%p74, %fd20, 0d7FF0000000000000;
	@%p74 bra 	BB2_66;

	setp.ne.s32	%p75, %r54, 2146435072;
	@%p75 bra 	BB2_61;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r243, %temp}, %fd178;
	}
	setp.eq.s32	%p76, %r243, 0;
	@%p76 bra 	BB2_65;
	bra.uni 	BB2_61;

BB2_65:
	mov.u32 	%r248, 0;
	setp.gt.f64	%p80, %fd20, 0d3FF0000000000000;
	selp.b32	%r249, 2146435072, 0, %p80;
	xor.b32  	%r250, %r249, 2146435072;
	selp.b32	%r251, %r250, %r249, %p49;
	setp.eq.f32	%p81, %f50, 0fBF800000;
	selp.b32	%r252, 1072693248, %r251, %p81;
	mov.b64 	%fd410, {%r248, %r252};
	bra.uni 	BB2_66;

BB2_57:
	mov.f64 	%fd410, %fd409;

BB2_66:
	setp.eq.f32	%p82, %f50, 0f3F800000;
	selp.f64	%fd224, 0d3FF0000000000000, %fd410, %p82;
	mul.f64 	%fd31, %fd1, %fd224;
	neg.f64 	%fd225, %fd31;
	fma.rn.f64 	%fd228, %fd225, %fd186, %fd185;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r66, %temp}, %fd228;
	}
	add.rn.f64 	%fd230, %fd228, %fd188;
	fma.rn.f64 	%fd232, %fd230, %fd190, %fd225;
	fma.rn.f64 	%fd234, %fd230, %fd192, %fd232;
	fma.rn.f64 	%fd237, %fd195, %fd234, %fd194;
	fma.rn.f64 	%fd239, %fd237, %fd234, %fd197;
	fma.rn.f64 	%fd241, %fd239, %fd234, %fd199;
	fma.rn.f64 	%fd243, %fd241, %fd234, %fd201;
	fma.rn.f64 	%fd245, %fd243, %fd234, %fd203;
	fma.rn.f64 	%fd247, %fd245, %fd234, %fd205;
	fma.rn.f64 	%fd249, %fd247, %fd234, %fd207;
	fma.rn.f64 	%fd251, %fd249, %fd234, %fd209;
	fma.rn.f64 	%fd253, %fd251, %fd234, %fd211;
	fma.rn.f64 	%fd255, %fd253, %fd234, %fd213;
	fma.rn.f64 	%fd256, %fd255, %fd234, %fd213;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r67, %temp}, %fd256;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r68}, %fd256;
	}
	shl.b32 	%r253, %r66, 20;
	add.s32 	%r254, %r68, %r253;
	mov.b64 	%fd411, {%r67, %r254};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r255}, %fd225;
	}
	mov.b32 	 %f597, %r255;
	abs.f32 	%f51, %f597;
	setp.lt.f32	%p83, %f51, 0f4086232B;
	@%p83 bra 	BB2_69;

	setp.gt.f64	%p84, %fd31, 0d8000000000000000;
	mov.f64 	%fd257, 0d7FF0000000000000;
	sub.f64 	%fd258, %fd257, %fd31;
	selp.f64	%fd411, 0d0000000000000000, %fd258, %p84;
	setp.geu.f32	%p85, %f51, 0f40874800;
	@%p85 bra 	BB2_69;

	shr.u32 	%r256, %r66, 31;
	add.s32 	%r257, %r66, %r256;
	shr.s32 	%r258, %r257, 1;
	shl.b32 	%r259, %r258, 20;
	add.s32 	%r260, %r259, %r68;
	mov.b64 	%fd259, {%r67, %r260};
	sub.s32 	%r261, %r66, %r258;
	shl.b32 	%r262, %r261, 20;
	add.s32 	%r263, %r262, 1072693248;
	mov.u32 	%r264, 0;
	mov.b64 	%fd260, {%r264, %r263};
	mul.f64 	%fd411, %fd259, %fd260;

BB2_69:
	add.s32 	%r265, %r60, %r724;
	shl.b32 	%r266, %r265, 2;
	mov.u32 	%r267, _ZZ19kernel_MLEFit_sigmaPffiiS_S_S_iE6s_data;
	add.s32 	%r268, %r267, %r266;
	ld.shared.f32 	%f598, [%r268];
	cvt.f64.f32	%fd261, %f598;
	mul.f64 	%fd262, %fd407, %fd411;
	cvt.f64.f32	%fd263, %f2668;
	fma.rn.f64 	%fd264, %fd262, %fd261, %fd263;
	cvt.f64.f32	%fd265, %f2667;
	add.f64 	%fd266, %fd265, %fd262;
	cvt.rn.f32.f64	%f2667, %fd266;
	cvt.rn.f32.f64	%f2668, %fd264;
	add.s32 	%r724, %r724, 1;
	setp.lt.s32	%p86, %r724, %r135;
	@%p86 bra 	BB2_33;

	add.s32 	%r723, %r723, 1;
	setp.lt.s32	%p87, %r723, %r135;
	@%p87 bra 	BB2_32;

	div.rn.f32 	%f599, %f2668, %f2667;
	max.f32 	%f2664, %f2664, %f599;
	min.f32 	%f2663, %f2663, %f599;
	add.s32 	%r722, %r722, 1;
	setp.lt.s32	%p88, %r722, %r135;
	@%p88 bra 	BB2_31;

	add.s32 	%r721, %r721, 1;
	setp.lt.s32	%p89, %r721, %r135;
	@%p89 bra 	BB2_30;

BB2_73:
	sub.f32 	%f600, %f2664, %f2663;
	add.f32 	%f601, %f600, %f600;
	mul.f32 	%f602, %f601, 0f40490FD8;
	mul.f32 	%f603, %f602, %f2732;
	mul.f32 	%f604, %f603, %f2732;
	max.f32 	%f2734, %f558, %f604;
	setp.lt.s32	%p90, %r136, 1;
	@%p90 bra 	BB2_339;

	cvt.rn.f32.s32	%f59, %r135;
	mov.u32 	%r725, 0;

BB2_75:
	mov.f32 	%f2686, 0f00000000;
	mov.f32 	%f2687, %f2686;
	mov.f32 	%f2688, %f2686;
	mov.f32 	%f2689, %f2686;
	mov.f32 	%f2690, %f2686;
	mov.f32 	%f2691, %f2686;
	mov.f32 	%f2692, %f2686;
	mov.f32 	%f2693, %f2686;
	mov.f32 	%f2694, %f2686;
	mov.f32 	%f2695, %f2686;
	@%p32 bra 	BB2_338;

	mov.f32 	%f626, 0f3F000000;
	div.rn.f32 	%f627, %f626, %f2732;
	div.rn.f32 	%f65, %f627, %f2732;
	neg.f32 	%f628, %f2734;
	div.rn.f32 	%f629, %f628, 0f40206C98;
	div.rn.f32 	%f66, %f629, %f2732;
	cvt.f64.f32	%fd36, %f629;
	cvt.f64.f32	%fd267, %f2732;
	add.f64 	%fd37, %fd267, 0d4008000000000000;
	div.rn.f32 	%f67, %f66, %f2732;
	mov.f32 	%f630, 0fC0000000;
	div.rn.f32 	%f68, %f630, %f2732;
	div.rn.f32 	%f631, %f2734, 0f40206C98;
	cvt.f64.f32	%fd38, %f631;
	mov.u32 	%r726, 0;
	mov.f32 	%f2686, 0f00000000;
	mov.f32 	%f2687, %f2686;
	mov.f32 	%f2688, %f2686;
	mov.f32 	%f2689, %f2686;
	mov.f32 	%f2690, %f2686;
	mov.f32 	%f2691, %f2686;
	mov.f32 	%f2692, %f2686;
	mov.f32 	%f2693, %f2686;
	mov.f32 	%f2694, %f2686;
	mov.f32 	%f2695, %f2686;

BB2_77:
	cvt.f64.f32	%fd401, %f2732;
	mov.u32 	%r727, 0;
	cvt.rn.f32.s32	%f79, %r726;
	sub.f32 	%f80, %f79, %f2736;
	add.f32 	%f81, %f80, 0f3F000000;
	sqrt.rn.f32 	%f82, %f65;
	mul.f32 	%f83, %f81, %f82;
	abs.f32 	%f84, %f83;
	mul.f32 	%f85, %f83, %f83;
	add.f32 	%f86, %f80, 0fBF000000;
	mul.f32 	%f87, %f86, %f82;
	abs.f32 	%f88, %f87;
	mul.f32 	%f89, %f87, %f87;
	add.f32 	%f632, %f79, 0f3F000000;
	sub.f32 	%f633, %f632, %f2736;
	div.rn.f32 	%f90, %f633, %f2732;
	mov.f32 	%f634, 0f3F800000;
	cvt.rzi.f32.f32	%f635, %f634;
	add.f32 	%f636, %f635, %f635;
	mov.f32 	%f637, 0f40000000;
	sub.f32 	%f638, %f637, %f636;
	abs.f32 	%f91, %f638;
	setp.eq.f32	%p92, %f91, 0f3F800000;
	abs.f32 	%f92, %f90;
	setp.lt.f32	%p93, %f92, 0f00800000;
	mul.f32 	%f639, %f92, 0f4B800000;
	selp.f32	%f640, 0fC3170000, 0fC2FE0000, %p93;
	selp.f32	%f641, %f639, %f92, %p93;
	mov.b32 	 %r274, %f641;
	and.b32  	%r275, %r274, 8388607;
	or.b32  	%r276, %r275, 1065353216;
	mov.b32 	 %f642, %r276;
	shr.u32 	%r277, %r274, 23;
	cvt.rn.f32.u32	%f643, %r277;
	add.f32 	%f644, %f640, %f643;
	setp.gt.f32	%p94, %f642, 0f3FB504F3;
	mul.f32 	%f645, %f642, 0f3F000000;
	add.f32 	%f646, %f644, 0f3F800000;
	selp.f32	%f647, %f645, %f642, %p94;
	selp.f32	%f648, %f646, %f644, %p94;
	add.f32 	%f93, %f647, 0fBF800000;
	add.f32 	%f94, %f647, 0f3F800000;
	add.f32 	%f95, %f93, %f93;
	mov.f32 	%f649, 0f3F317200;
	mul.rn.f32 	%f96, %f648, %f649;
	mov.f32 	%f650, 0f35BFBE8E;
	mul.rn.f32 	%f97, %f648, %f650;
	setp.lt.f32	%p95, %f90, 0f00000000;
	and.pred  	%p4, %p95, %p92;
	add.f32 	%f651, %f90, %f90;
	selp.f32	%f98, %f651, 0f00000000, %p92;
	add.f32 	%f653, %f79, 0fBF000000;
	sub.f32 	%f654, %f653, %f2736;
	div.rn.f32 	%f99, %f654, %f2732;
	abs.f32 	%f100, %f99;
	setp.lt.f32	%p96, %f100, 0f00800000;
	mul.f32 	%f655, %f100, 0f4B800000;
	selp.f32	%f656, 0fC3170000, 0fC2FE0000, %p96;
	selp.f32	%f657, %f655, %f100, %p96;
	mov.b32 	 %r278, %f657;
	and.b32  	%r279, %r278, 8388607;
	or.b32  	%r280, %r279, 1065353216;
	mov.b32 	 %f658, %r280;
	shr.u32 	%r281, %r278, 23;
	cvt.rn.f32.u32	%f659, %r281;
	add.f32 	%f660, %f656, %f659;
	setp.gt.f32	%p97, %f658, 0f3FB504F3;
	mul.f32 	%f661, %f658, 0f3F000000;
	add.f32 	%f662, %f660, 0f3F800000;
	selp.f32	%f663, %f661, %f658, %p97;
	selp.f32	%f664, %f662, %f660, %p97;
	add.f32 	%f101, %f663, 0fBF800000;
	add.f32 	%f102, %f663, 0f3F800000;
	add.f32 	%f103, %f101, %f101;
	mul.rn.f32 	%f104, %f664, %f649;
	mul.rn.f32 	%f105, %f664, %f650;
	setp.lt.f32	%p98, %f99, 0f00000000;
	and.pred  	%p5, %p98, %p92;
	add.f32 	%f665, %f99, %f99;
	selp.f32	%f106, %f665, 0f00000000, %p92;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd401;
	}
	mov.f64 	%fd269, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r79}, %fd269;
	}
	bfe.u32 	%r282, %r79, 20, 11;
	add.s32 	%r283, %r282, -1012;
	mov.u64 	%rd62, 4613937818241073152;
	shl.b64 	%rd5, %rd62, %r283;
	setp.eq.s64	%p99, %rd5, -9223372036854775808;
	abs.f64 	%fd270, %fd401;
	// Callseq Start 16
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd270;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd269;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd39, [retval0+0];
	
	//{
	}// Callseq End 16
	setp.lt.s32	%p100, %r78, 0;
	and.pred  	%p6, %p100, %p99;
	selp.b32	%r284, %r78, 0, %p99;
	setp.lt.s32	%p101, %r79, 0;
	or.b32  	%r285, %r284, 2146435072;
	selp.b32	%r80, %r285, %r284, %p101;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r286}, %fd37;
	}
	and.b32  	%r81, %r286, 2146435072;
	setp.gtu.f64	%p102, %fd270, 0d7FF0000000000000;
	setp.gt.f64	%p103, %fd270, 0d3FF0000000000000;
	selp.b32	%r287, 2146435072, 0, %p103;
	xor.b32  	%r288, %r287, 2146435072;
	selp.b32	%r289, %r288, %r287, %p101;
	setp.eq.f32	%p104, %f2732, 0fBF800000;
	selp.b32	%r82, 1072693248, %r289, %p104;
	shr.s32 	%r290, %r79, 31;
	and.b32  	%r291, %r290, -2146435072;
	add.s32 	%r83, %r291, 2146435072;
	or.b32  	%r84, %r83, -2147483648;
	mov.f64 	%fd271, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r292}, %fd271;
	}
	bfe.u32 	%r293, %r292, 20, 11;
	add.s32 	%r294, %r293, -1012;
	mov.u64 	%rd63, 4617315517961601024;
	shl.b64 	%rd64, %rd63, %r294;
	setp.eq.s64	%p105, %rd64, -9223372036854775808;
	// Callseq Start 17
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd270;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd271;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd40, [retval0+0];
	
	//{
	}// Callseq End 17
	and.pred  	%p7, %p100, %p105;
	selp.b32	%r295, %r78, 0, %p105;
	setp.lt.s32	%p106, %r292, 0;
	or.b32  	%r296, %r295, 2146435072;
	selp.b32	%r85, %r296, %r295, %p106;
	add.f64 	%fd272, %fd401, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r297}, %fd272;
	}
	and.b32  	%r86, %r297, 2146435072;
	selp.b32	%r298, %r288, %r287, %p106;
	selp.b32	%r88, 1072693248, %r298, %p104;
	cvt.f64.f32	%fd273, %f81;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r90}, %fd273;
	}
	abs.f64 	%fd274, %fd273;
	// Callseq Start 18
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd274;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd269;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd41, [retval0+0];
	
	//{
	}// Callseq End 18
	setp.lt.s32	%p107, %r90, 0;
	and.pred  	%p8, %p107, %p99;
	add.f64 	%fd42, %fd273, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r303}, %fd42;
	}
	and.b32  	%r91, %r303, 2146435072;
	setp.gtu.f64	%p108, %fd274, 0d7FF0000000000000;
	setp.gt.f64	%p109, %fd274, 0d3FF0000000000000;
	selp.b32	%r304, 2146435072, 0, %p109;
	xor.b32  	%r305, %r304, 2146435072;
	selp.b32	%r306, %r305, %r304, %p101;
	setp.eq.f32	%p110, %f81, 0fBF800000;
	selp.b32	%r92, 1072693248, %r306, %p110;
	cvt.f64.f32	%fd275, %f86;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r93}, %fd275;
	}
	abs.f64 	%fd276, %fd275;
	// Callseq Start 19
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd276;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd269;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd43, [retval0+0];
	
	//{
	}// Callseq End 19
	setp.lt.s32	%p111, %r93, 0;
	and.pred  	%p9, %p111, %p99;
	add.f64 	%fd44, %fd275, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r307}, %fd44;
	}
	and.b32  	%r94, %r307, 2146435072;
	setp.gtu.f64	%p112, %fd276, 0d7FF0000000000000;
	setp.gt.f64	%p113, %fd276, 0d3FF0000000000000;
	selp.b32	%r308, 2146435072, 0, %p113;
	xor.b32  	%r309, %r308, 2146435072;
	selp.b32	%r310, %r309, %r308, %p101;
	setp.eq.f32	%p114, %f86, 0fBF800000;
	selp.b32	%r95, 1072693248, %r310, %p114;
	mov.f64 	%fd277, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r96}, %fd277;
	}
	bfe.u32 	%r311, %r96, 20, 11;
	add.s32 	%r312, %r311, -1012;
	mov.u64 	%rd65, 4611686018427387904;
	shl.b64 	%rd6, %rd65, %r312;
	shr.s32 	%r313, %r96, 31;
	and.b32  	%r314, %r313, -2146435072;
	add.s32 	%r97, %r314, 2146435072;
	setp.ne.s32	%p115, %r81, 2146435072;
	or.pred  	%p12, %p115, %p102;
	setp.ne.s32	%p116, %r86, 2146435072;
	or.pred  	%p13, %p116, %p102;
	setp.ne.s32	%p117, %r91, 2146435072;
	or.pred  	%p14, %p117, %p108;
	setp.ne.s32	%p118, %r94, 2146435072;
	or.pred  	%p15, %p118, %p112;
	bra.uni 	BB2_78;

BB2_231:
	and.b32  	%r453, %r101, 2147483647;
	setp.ne.s32	%p299, %r453, 2146435072;
	@%p299 bra 	BB2_232;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r454, %temp}, %fd92;
	}
	setp.ne.s32	%p300, %r454, 0;
	mov.f64 	%fd429, %fd428;
	@%p300 bra 	BB2_236;

	selp.b32	%r455, %r84, %r83, %p18;
	mov.u32 	%r456, 0;
	mov.b64 	%fd429, {%r456, %r455};
	bra.uni 	BB2_236;

BB2_247:
	and.b32  	%r473, %r102, 2147483647;
	setp.ne.s32	%p316, %r473, 2146435072;
	@%p316 bra 	BB2_248;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r474, %temp}, %fd105;
	}
	setp.ne.s32	%p317, %r474, 0;
	mov.f64 	%fd432, %fd431;
	@%p317 bra 	BB2_252;

	selp.b32	%r475, %r84, %r83, %p19;
	mov.u32 	%r476, 0;
	mov.b64 	%fd432, {%r476, %r475};
	bra.uni 	BB2_252;

BB2_283:
	and.b32  	%r514, %r104, 2147483647;
	setp.ne.s32	%p352, %r514, 2146435072;
	@%p352 bra 	BB2_284;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r515, %temp}, %fd130;
	}
	setp.ne.s32	%p353, %r515, 0;
	mov.f64 	%fd438, %fd437;
	@%p353 bra 	BB2_288;

	or.b32  	%r516, %r97, -2147483648;
	selp.b32	%r517, %r516, %r97, %p21;
	mov.u32 	%r518, 0;
	mov.b64 	%fd438, {%r518, %r517};
	bra.uni 	BB2_288;

BB2_299:
	and.b32  	%r535, %r105, 2147483647;
	setp.ne.s32	%p369, %r535, 2146435072;
	@%p369 bra 	BB2_300;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r536, %temp}, %fd142;
	}
	setp.ne.s32	%p370, %r536, 0;
	mov.f64 	%fd441, %fd440;
	@%p370 bra 	BB2_304;

	or.b32  	%r537, %r97, -2147483648;
	selp.b32	%r538, %r537, %r97, %p22;
	mov.u32 	%r539, 0;
	mov.b64 	%fd441, {%r539, %r538};
	bra.uni 	BB2_304;

BB2_315:
	and.b32  	%r556, %r106, 2147483647;
	setp.ne.s32	%p386, %r556, 2146435072;
	@%p386 bra 	BB2_316;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r557, %temp}, %fd154;
	}
	setp.ne.s32	%p387, %r557, 0;
	mov.f64 	%fd444, %fd443;
	@%p387 bra 	BB2_320;

	or.b32  	%r558, %r97, -2147483648;
	selp.b32	%r559, %r558, %r97, %p23;
	mov.u32 	%r560, 0;
	mov.b64 	%fd444, {%r560, %r559};
	bra.uni 	BB2_320;

BB2_331:
	and.b32  	%r577, %r107, 2147483647;
	setp.ne.s32	%p403, %r577, 2146435072;
	@%p403 bra 	BB2_332;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r578, %temp}, %fd166;
	}
	setp.ne.s32	%p404, %r578, 0;
	mov.f64 	%fd447, %fd446;
	@%p404 bra 	BB2_336;

	or.b32  	%r579, %r97, -2147483648;
	selp.b32	%r580, %r579, %r97, %p24;
	mov.u32 	%r581, 0;
	mov.b64 	%fd447, {%r581, %r580};
	bra.uni 	BB2_336;

BB2_266:
	and.b32  	%r493, %r103, 2147483647;
	setp.ne.s32	%p335, %r493, 2146435072;
	@%p335 bra 	BB2_267;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r494, %temp}, %fd117;
	}
	setp.ne.s32	%p336, %r494, 0;
	mov.f64 	%fd435, %fd434;
	@%p336 bra 	BB2_271;

	or.b32  	%r495, %r97, -2147483648;
	selp.b32	%r496, %r495, %r97, %p20;
	mov.u32 	%r497, 0;
	mov.b64 	%fd435, {%r497, %r496};
	bra.uni 	BB2_271;

BB2_232:
	mov.f64 	%fd429, %fd428;
	bra.uni 	BB2_236;

BB2_248:
	mov.f64 	%fd432, %fd431;
	bra.uni 	BB2_252;

BB2_284:
	mov.f64 	%fd438, %fd437;
	bra.uni 	BB2_288;

BB2_300:
	mov.f64 	%fd441, %fd440;
	bra.uni 	BB2_304;

BB2_316:
	mov.f64 	%fd444, %fd443;
	bra.uni 	BB2_320;

BB2_332:
	mov.f64 	%fd447, %fd446;
	bra.uni 	BB2_336;

BB2_267:
	mov.f64 	%fd435, %fd434;
	bra.uni 	BB2_271;

BB2_78:
	setp.ltu.f32	%p119, %f84, 0f3F800000;
	@%p119 bra 	BB2_80;
	bra.uni 	BB2_79;

BB2_80:
	mov.f32 	%f685, 0f3BA0C9F8;
	mov.f32 	%f686, 0fBA1268FB;
	fma.rn.f32 	%f687, %f686, %f85, %f685;
	mov.f32 	%f688, 0fBCDABFD4;
	fma.rn.f32 	%f689, %f687, %f85, %f688;
	mov.f32 	%f690, 0f3DE70331;
	fma.rn.f32 	%f691, %f689, %f85, %f690;
	mov.f32 	%f692, 0fBEC09330;
	fma.rn.f32 	%f693, %f691, %f85, %f692;
	mov.f32 	%f694, 0f3F906EBA;
	fma.rn.f32 	%f695, %f693, %f85, %f694;
	mul.f32 	%f2696, %f83, %f695;
	bra.uni 	BB2_81;

BB2_79:
	mov.f32 	%f2595, 0f3F800000;
	setp.ltu.f32	%p120, %f84, 0f407AD445;
	mov.f32 	%f667, 0f3A03BB71;
	mov.f32 	%f668, 0fB7B730FB;
	fma.rn.f32 	%f669, %f668, %f84, %f667;
	mov.f32 	%f670, 0fBBACA3B3;
	fma.rn.f32 	%f671, %f669, %f84, %f670;
	mov.f32 	%f672, 0f3D0A7445;
	fma.rn.f32 	%f673, %f671, %f84, %f672;
	mov.f32 	%f674, 0fBE1B3B75;
	fma.rn.f32 	%f675, %f673, %f84, %f674;
	mov.f32 	%f676, 0fBF6B385A;
	fma.rn.f32 	%f677, %f675, %f84, %f676;
	mov.f32 	%f678, 0fBFD0316E;
	fma.rn.f32 	%f679, %f677, %f84, %f678;
	mov.f32 	%f680, 0fBA031CCE;
	fma.rn.f32 	%f681, %f679, %f84, %f680;
	ex2.approx.ftz.f32 	%f682, %f681;
	sub.f32 	%f684, %f2595, %f682;
	mov.b32 	 %r315, %f684;
	selp.b32	%r316, %r315, 1065353216, %p120;
	mov.b32 	 %r317, %f83;
	and.b32  	%r318, %r317, -2147483648;
	or.b32  	%r319, %r316, %r318;
	mov.b32 	 %f2696, %r319;

BB2_81:
	setp.ltu.f32	%p121, %f88, 0f3F800000;
	@%p121 bra 	BB2_83;
	bra.uni 	BB2_82;

BB2_83:
	mov.f32 	%f714, 0f3BA0C9F8;
	mov.f32 	%f715, 0fBA1268FB;
	fma.rn.f32 	%f716, %f715, %f89, %f714;
	mov.f32 	%f717, 0fBCDABFD4;
	fma.rn.f32 	%f718, %f716, %f89, %f717;
	mov.f32 	%f719, 0f3DE70331;
	fma.rn.f32 	%f720, %f718, %f89, %f719;
	mov.f32 	%f721, 0fBEC09330;
	fma.rn.f32 	%f722, %f720, %f89, %f721;
	mov.f32 	%f723, 0f3F906EBA;
	fma.rn.f32 	%f724, %f722, %f89, %f723;
	mul.f32 	%f2697, %f87, %f724;
	bra.uni 	BB2_84;

BB2_82:
	mov.f32 	%f2596, 0f3F800000;
	setp.ltu.f32	%p122, %f88, 0f407AD445;
	mov.f32 	%f696, 0f3A03BB71;
	mov.f32 	%f697, 0fB7B730FB;
	fma.rn.f32 	%f698, %f697, %f88, %f696;
	mov.f32 	%f699, 0fBBACA3B3;
	fma.rn.f32 	%f700, %f698, %f88, %f699;
	mov.f32 	%f701, 0f3D0A7445;
	fma.rn.f32 	%f702, %f700, %f88, %f701;
	mov.f32 	%f703, 0fBE1B3B75;
	fma.rn.f32 	%f704, %f702, %f88, %f703;
	mov.f32 	%f705, 0fBF6B385A;
	fma.rn.f32 	%f706, %f704, %f88, %f705;
	mov.f32 	%f707, 0fBFD0316E;
	fma.rn.f32 	%f708, %f706, %f88, %f707;
	mov.f32 	%f709, 0fBA031CCE;
	fma.rn.f32 	%f710, %f708, %f88, %f709;
	ex2.approx.ftz.f32 	%f711, %f710;
	sub.f32 	%f713, %f2596, %f711;
	mov.b32 	 %r320, %f713;
	selp.b32	%r321, %r320, 1065353216, %p122;
	mov.b32 	 %r322, %f87;
	and.b32  	%r323, %r322, -2147483648;
	or.b32  	%r324, %r321, %r323;
	mov.b32 	 %f2697, %r324;

BB2_84:
	sub.f32 	%f725, %f2696, %f2697;
	mul.f32 	%f123, %f725, 0f3F000000;
	cvt.rn.f32.s32	%f124, %r727;
	sub.f32 	%f125, %f124, %f2735;
	add.f32 	%f126, %f125, 0f3F000000;
	mul.f32 	%f127, %f126, %f82;
	abs.f32 	%f128, %f127;
	setp.ltu.f32	%p123, %f128, 0f3F800000;
	@%p123 bra 	BB2_86;
	bra.uni 	BB2_85;

BB2_86:
	mul.f32 	%f744, %f127, %f127;
	mov.f32 	%f745, 0f3BA0C9F8;
	mov.f32 	%f746, 0fBA1268FB;
	fma.rn.f32 	%f747, %f746, %f744, %f745;
	mov.f32 	%f748, 0fBCDABFD4;
	fma.rn.f32 	%f749, %f747, %f744, %f748;
	mov.f32 	%f750, 0f3DE70331;
	fma.rn.f32 	%f751, %f749, %f744, %f750;
	mov.f32 	%f752, 0fBEC09330;
	fma.rn.f32 	%f753, %f751, %f744, %f752;
	mov.f32 	%f754, 0f3F906EBA;
	fma.rn.f32 	%f755, %f753, %f744, %f754;
	mul.f32 	%f2698, %f127, %f755;
	bra.uni 	BB2_87;

BB2_85:
	mov.f32 	%f2597, 0f3F800000;
	mov.f32 	%f726, 0f3A03BB71;
	mov.f32 	%f727, 0fB7B730FB;
	fma.rn.f32 	%f728, %f727, %f128, %f726;
	mov.f32 	%f729, 0fBBACA3B3;
	fma.rn.f32 	%f730, %f728, %f128, %f729;
	mov.f32 	%f731, 0f3D0A7445;
	fma.rn.f32 	%f732, %f730, %f128, %f731;
	mov.f32 	%f733, 0fBE1B3B75;
	fma.rn.f32 	%f734, %f732, %f128, %f733;
	mov.f32 	%f735, 0fBF6B385A;
	fma.rn.f32 	%f736, %f734, %f128, %f735;
	mov.f32 	%f737, 0fBFD0316E;
	fma.rn.f32 	%f738, %f736, %f128, %f737;
	mov.f32 	%f739, 0fBA031CCE;
	fma.rn.f32 	%f740, %f738, %f128, %f739;
	ex2.approx.ftz.f32 	%f741, %f740;
	sub.f32 	%f743, %f2597, %f741;
	mov.b32 	 %r325, %f743;
	setp.ltu.f32	%p124, %f128, 0f407AD445;
	selp.b32	%r326, %r325, 1065353216, %p124;
	mov.b32 	 %r327, %f127;
	and.b32  	%r328, %r327, -2147483648;
	or.b32  	%r329, %r326, %r328;
	mov.b32 	 %f2698, %r329;

BB2_87:
	add.f32 	%f132, %f125, 0fBF000000;
	mul.f32 	%f133, %f132, %f82;
	abs.f32 	%f134, %f133;
	setp.ltu.f32	%p125, %f134, 0f3F800000;
	@%p125 bra 	BB2_89;
	bra.uni 	BB2_88;

BB2_89:
	mul.f32 	%f774, %f133, %f133;
	mov.f32 	%f775, 0f3BA0C9F8;
	mov.f32 	%f776, 0fBA1268FB;
	fma.rn.f32 	%f777, %f776, %f774, %f775;
	mov.f32 	%f778, 0fBCDABFD4;
	fma.rn.f32 	%f779, %f777, %f774, %f778;
	mov.f32 	%f780, 0f3DE70331;
	fma.rn.f32 	%f781, %f779, %f774, %f780;
	mov.f32 	%f782, 0fBEC09330;
	fma.rn.f32 	%f783, %f781, %f774, %f782;
	mov.f32 	%f784, 0f3F906EBA;
	fma.rn.f32 	%f785, %f783, %f774, %f784;
	mul.f32 	%f2699, %f133, %f785;
	bra.uni 	BB2_90;

BB2_88:
	mov.f32 	%f2598, 0f3F800000;
	mov.f32 	%f756, 0f3A03BB71;
	mov.f32 	%f757, 0fB7B730FB;
	fma.rn.f32 	%f758, %f757, %f134, %f756;
	mov.f32 	%f759, 0fBBACA3B3;
	fma.rn.f32 	%f760, %f758, %f134, %f759;
	mov.f32 	%f761, 0f3D0A7445;
	fma.rn.f32 	%f762, %f760, %f134, %f761;
	mov.f32 	%f763, 0fBE1B3B75;
	fma.rn.f32 	%f764, %f762, %f134, %f763;
	mov.f32 	%f765, 0fBF6B385A;
	fma.rn.f32 	%f766, %f764, %f134, %f765;
	mov.f32 	%f767, 0fBFD0316E;
	fma.rn.f32 	%f768, %f766, %f134, %f767;
	mov.f32 	%f769, 0fBA031CCE;
	fma.rn.f32 	%f770, %f768, %f134, %f769;
	ex2.approx.ftz.f32 	%f771, %f770;
	sub.f32 	%f773, %f2598, %f771;
	mov.b32 	 %r330, %f773;
	setp.ltu.f32	%p126, %f134, 0f407AD445;
	selp.b32	%r331, %r330, 1065353216, %p126;
	mov.b32 	 %r332, %f133;
	and.b32  	%r333, %r332, -2147483648;
	or.b32  	%r334, %r331, %r333;
	mov.b32 	 %f2699, %r334;

BB2_90:
	mul.lo.s32 	%r701, %r135, %r135;
	mad.lo.s32 	%r700, %r4, %r701, %r726;
	sub.f32 	%f788, %f2698, %f2699;
	mul.f32 	%f138, %f788, 0f3F000000;
	mul.f32 	%f789, %f123, %f2734;
	fma.rn.f32 	%f139, %f138, %f789, %f2663;
	mad.lo.s32 	%r335, %r727, %r135, %r700;
	shl.b32 	%r336, %r335, 2;
	mov.u32 	%r337, _ZZ19kernel_MLEFit_sigmaPffiiS_S_S_iE6s_data;
	add.s32 	%r338, %r337, %r336;
	ld.shared.f32 	%f140, [%r338];
	// inline asm
	rcp.approx.ftz.f32 %f786,%f94;
	// inline asm
	mul.f32 	%f790, %f786, %f95;
	mul.f32 	%f791, %f790, %f790;
	mov.f32 	%f792, 0f3C4CAF63;
	mov.f32 	%f793, 0f3B18F0FE;
	fma.rn.f32 	%f794, %f793, %f791, %f792;
	mov.f32 	%f795, 0f3DAAAABD;
	fma.rn.f32 	%f796, %f794, %f791, %f795;
	mul.rn.f32 	%f797, %f796, %f791;
	mul.rn.f32 	%f798, %f797, %f790;
	sub.f32 	%f799, %f93, %f790;
	neg.f32 	%f800, %f790;
	add.f32 	%f801, %f799, %f799;
	fma.rn.f32 	%f802, %f800, %f93, %f801;
	mul.rn.f32 	%f803, %f786, %f802;
	add.f32 	%f804, %f798, %f790;
	sub.f32 	%f805, %f790, %f804;
	add.f32 	%f806, %f798, %f805;
	add.f32 	%f807, %f803, %f806;
	add.f32 	%f808, %f804, %f807;
	sub.f32 	%f809, %f804, %f808;
	add.f32 	%f810, %f807, %f809;
	add.f32 	%f811, %f96, %f808;
	sub.f32 	%f812, %f96, %f811;
	add.f32 	%f813, %f808, %f812;
	add.f32 	%f814, %f810, %f813;
	add.f32 	%f815, %f97, %f814;
	add.f32 	%f816, %f811, %f815;
	sub.f32 	%f817, %f811, %f816;
	add.f32 	%f818, %f815, %f817;
	mul.rn.f32 	%f820, %f637, %f816;
	neg.f32 	%f821, %f820;
	fma.rn.f32 	%f822, %f637, %f816, %f821;
	fma.rn.f32 	%f823, %f637, %f818, %f822;
	mov.f32 	%f824, 0f00000000;
	fma.rn.f32 	%f825, %f824, %f816, %f823;
	add.rn.f32 	%f826, %f820, %f825;
	neg.f32 	%f827, %f826;
	add.rn.f32 	%f828, %f820, %f827;
	add.rn.f32 	%f829, %f828, %f825;
	mov.b32 	 %r339, %f826;
	setp.eq.s32	%p127, %r339, 1118925336;
	add.s32 	%r340, %r339, -1;
	mov.b32 	 %f830, %r340;
	add.f32 	%f831, %f829, 0f37000000;
	selp.f32	%f832, %f830, %f826, %p127;
	selp.f32	%f141, %f831, %f829, %p127;
	mul.f32 	%f833, %f832, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f834, %f833;
	mov.f32 	%f835, 0fBF317200;
	fma.rn.f32 	%f836, %f834, %f835, %f832;
	mov.f32 	%f837, 0fB5BFBE8E;
	fma.rn.f32 	%f838, %f834, %f837, %f836;
	mul.f32 	%f839, %f838, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f840, %f839;
	add.f32 	%f841, %f834, 0f00000000;
	ex2.approx.f32 	%f842, %f841;
	mul.f32 	%f843, %f840, %f842;
	setp.lt.f32	%p128, %f832, 0fC2D20000;
	selp.f32	%f844, 0f00000000, %f843, %p128;
	setp.gt.f32	%p129, %f832, 0f42D20000;
	selp.f32	%f2700, 0f7F800000, %f844, %p129;
	setp.eq.f32	%p130, %f2700, 0f7F800000;
	@%p130 bra 	BB2_92;

	fma.rn.f32 	%f2700, %f2700, %f141, %f2700;

BB2_92:
	setp.geu.f32	%p576, %f90, 0f00000000;
	mov.b32 	 %r341, %f2700;
	xor.b32  	%r342, %r341, -2147483648;
	mov.b32 	 %f845, %r342;
	selp.f32	%f145, %f845, %f2700, %p4;
	setp.eq.f32	%p131, %f90, 0f00000000;
	selp.f32	%f2701, %f98, %f145, %p131;
	@%p576 bra 	BB2_94;

	cvt.rzi.f32.f32	%f847, %f637;
	setp.neu.f32	%p132, %f847, 0f40000000;
	selp.f32	%f2701, 0f7FFFFFFF, %f145, %p132;

BB2_94:
	abs.f32 	%f2604, %f90;
	add.f32 	%f2603, %f2604, 0f40000000;
	mov.b32 	 %r702, %f2603;
	mov.f32 	%f2602, 0f00000000;
	mov.f32 	%f2601, 0f3DAAAABD;
	mov.f32 	%f2600, 0f3C4CAF63;
	mov.f32 	%f2599, 0f3B18F0FE;
	add.f32 	%f850, %f90, 0f40000000;
	setp.gtu.f32	%p133, %f2604, 0f7F800000;
	selp.f32	%f851, %f850, %f2701, %p133;
	selp.f32	%f852, 0fFF800000, 0f7F800000, %p4;
	setp.neu.f32	%p134, %f2604, 0f7F800000;
	selp.f32	%f853, %f851, %f852, %p134;
	setp.gt.s32	%p135, %r702, 2139095039;
	selp.f32	%f854, %f853, %f2701, %p135;
	mul.f32 	%f855, %f854, 0fBF000000;
	setp.eq.f32	%p136, %f90, 0f3F800000;
	selp.f32	%f856, 0fBF000000, %f855, %p136;
	mul.f32 	%f857, %f856, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f858, %f857;
	fma.rn.f32 	%f860, %f858, %f835, %f856;
	fma.rn.f32 	%f862, %f858, %f837, %f860;
	mul.f32 	%f863, %f862, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f864, %f863;
	add.f32 	%f865, %f858, 0f00000000;
	ex2.approx.f32 	%f866, %f865;
	mul.f32 	%f867, %f864, %f866;
	setp.lt.f32	%p137, %f856, 0fC2D20000;
	selp.f32	%f868, 0f00000000, %f867, %p137;
	setp.gt.f32	%p138, %f856, 0f42D20000;
	selp.f32	%f149, 0f7F800000, %f868, %p138;
	// inline asm
	rcp.approx.ftz.f32 %f848,%f102;
	// inline asm
	mul.f32 	%f869, %f848, %f103;
	mul.f32 	%f870, %f869, %f869;
	fma.rn.f32 	%f873, %f2599, %f870, %f2600;
	fma.rn.f32 	%f875, %f873, %f870, %f2601;
	mul.rn.f32 	%f876, %f875, %f870;
	mul.rn.f32 	%f877, %f876, %f869;
	sub.f32 	%f878, %f101, %f869;
	neg.f32 	%f879, %f869;
	add.f32 	%f880, %f878, %f878;
	fma.rn.f32 	%f881, %f879, %f101, %f880;
	mul.rn.f32 	%f882, %f848, %f881;
	add.f32 	%f883, %f877, %f869;
	sub.f32 	%f884, %f869, %f883;
	add.f32 	%f885, %f877, %f884;
	add.f32 	%f886, %f882, %f885;
	add.f32 	%f887, %f883, %f886;
	sub.f32 	%f888, %f883, %f887;
	add.f32 	%f889, %f886, %f888;
	add.f32 	%f890, %f104, %f887;
	sub.f32 	%f891, %f104, %f890;
	add.f32 	%f892, %f887, %f891;
	add.f32 	%f893, %f889, %f892;
	add.f32 	%f894, %f105, %f893;
	add.f32 	%f895, %f890, %f894;
	sub.f32 	%f896, %f890, %f895;
	add.f32 	%f897, %f894, %f896;
	mul.rn.f32 	%f899, %f637, %f895;
	neg.f32 	%f900, %f899;
	fma.rn.f32 	%f901, %f637, %f895, %f900;
	fma.rn.f32 	%f902, %f637, %f897, %f901;
	fma.rn.f32 	%f904, %f2602, %f895, %f902;
	add.rn.f32 	%f905, %f899, %f904;
	neg.f32 	%f906, %f905;
	add.rn.f32 	%f907, %f899, %f906;
	add.rn.f32 	%f908, %f907, %f904;
	mov.b32 	 %r343, %f905;
	setp.eq.s32	%p139, %r343, 1118925336;
	add.s32 	%r344, %r343, -1;
	mov.b32 	 %f909, %r344;
	add.f32 	%f910, %f908, 0f37000000;
	selp.f32	%f911, %f909, %f905, %p139;
	selp.f32	%f150, %f910, %f908, %p139;
	mul.f32 	%f912, %f911, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f913, %f912;
	fma.rn.f32 	%f914, %f913, %f835, %f911;
	fma.rn.f32 	%f915, %f913, %f837, %f914;
	mul.f32 	%f916, %f915, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f917, %f916;
	add.f32 	%f918, %f913, 0f00000000;
	ex2.approx.f32 	%f919, %f918;
	mul.f32 	%f920, %f917, %f919;
	setp.lt.f32	%p140, %f911, 0fC2D20000;
	selp.f32	%f921, 0f00000000, %f920, %p140;
	setp.gt.f32	%p141, %f911, 0f42D20000;
	selp.f32	%f2702, 0f7F800000, %f921, %p141;
	setp.eq.f32	%p142, %f2702, 0f7F800000;
	@%p142 bra 	BB2_96;

	fma.rn.f32 	%f2702, %f2702, %f150, %f2702;

BB2_96:
	setp.geu.f32	%p577, %f99, 0f00000000;
	mov.b32 	 %r345, %f2702;
	xor.b32  	%r346, %r345, -2147483648;
	mov.b32 	 %f922, %r346;
	selp.f32	%f154, %f922, %f2702, %p5;
	setp.eq.f32	%p143, %f99, 0f00000000;
	selp.f32	%f2703, %f106, %f154, %p143;
	@%p577 bra 	BB2_98;

	cvt.rzi.f32.f32	%f924, %f637;
	setp.neu.f32	%p144, %f924, 0f40000000;
	selp.f32	%f2703, 0f7FFFFFFF, %f154, %p144;

BB2_98:
	abs.f32 	%f2606, %f99;
	add.f32 	%f2605, %f2606, 0f40000000;
	mov.b32 	 %r703, %f2605;
	add.f32 	%f925, %f99, 0f40000000;
	setp.gtu.f32	%p145, %f2606, 0f7F800000;
	selp.f32	%f926, %f925, %f2703, %p145;
	selp.f32	%f927, 0fFF800000, 0f7F800000, %p5;
	setp.neu.f32	%p146, %f2606, 0f7F800000;
	selp.f32	%f928, %f926, %f927, %p146;
	setp.gt.s32	%p147, %r703, 2139095039;
	selp.f32	%f929, %f928, %f2703, %p147;
	mul.f32 	%f930, %f929, 0fBF000000;
	setp.eq.f32	%p148, %f99, 0f3F800000;
	selp.f32	%f931, 0fBF000000, %f930, %p148;
	mul.f32 	%f932, %f931, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f933, %f932;
	fma.rn.f32 	%f935, %f933, %f835, %f931;
	fma.rn.f32 	%f937, %f933, %f837, %f935;
	mul.f32 	%f938, %f937, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f939, %f938;
	add.f32 	%f940, %f933, 0f00000000;
	ex2.approx.f32 	%f941, %f940;
	mul.f32 	%f942, %f939, %f941;
	setp.lt.f32	%p149, %f931, 0fC2D20000;
	selp.f32	%f943, 0f00000000, %f942, %p149;
	setp.gt.f32	%p150, %f931, 0f42D20000;
	selp.f32	%f158, 0f7F800000, %f943, %p150;
	sub.f32 	%f944, %f149, %f158;
	mul.f32 	%f945, %f66, %f944;
	mul.f32 	%f159, %f138, %f945;
	mov.f64 	%fd413, %fd39;
	@!%p6 bra 	BB2_100;
	bra.uni 	BB2_99;

BB2_99:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r347}, %fd39;
	}
	xor.b32  	%r348, %r347, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r349, %temp}, %fd39;
	}
	mov.b64 	%fd413, {%r349, %r348};

BB2_100:
	setp.eq.f32	%p151, %f2732, 0f00000000;
	@%p151 bra 	BB2_103;
	bra.uni 	BB2_101;

BB2_103:
	mov.u32 	%r350, 0;
	mov.b64 	%fd413, {%r350, %r80};
	bra.uni 	BB2_104;

BB2_101:
	setp.gt.s32	%p152, %r78, -1;
	@%p152 bra 	BB2_104;

	cvt.rzi.f64.f64	%fd279, %fd269;
	setp.neu.f64	%p153, %fd279, 0d4008000000000000;
	selp.f64	%fd413, 0dFFF8000000000000, %fd413, %p153;

BB2_104:
	selp.f64	%fd414, %fd413, %fd37, %p115;
	@%p12 bra 	BB2_112;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r704}, %fd269;
	}
	and.b32  	%r351, %r704, 2147483647;
	setp.ne.s32	%p155, %r351, 2146435072;
	@%p155 bra 	BB2_107;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r352, %temp}, %fd269;
	}
	setp.eq.s32	%p156, %r352, 0;
	@%p156 bra 	BB2_111;
	bra.uni 	BB2_107;

BB2_111:
	mov.u32 	%r358, 0;
	mov.b64 	%fd414, {%r358, %r82};
	bra.uni 	BB2_112;

BB2_107:
	and.b32  	%r353, %r78, 2147483647;
	setp.ne.s32	%p157, %r353, 2146435072;
	@%p157 bra 	BB2_108;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r354, %temp}, %fd267;
	}
	setp.ne.s32	%p158, %r354, 0;
	mov.f64 	%fd414, %fd413;
	@%p158 bra 	BB2_112;

	selp.b32	%r356, %r84, %r83, %p6;
	mov.u32 	%r357, 0;
	mov.b64 	%fd414, {%r357, %r356};
	bra.uni 	BB2_112;

BB2_108:
	mov.f64 	%fd414, %fd413;

BB2_112:
	cvt.rn.f32.s32	%f2618, %r726;
	cvt.rn.f32.s32	%f2617, %r727;
	mov.f32 	%f2616, 0f35BFBE8E;
	mov.f32 	%f2615, 0f3F317200;
	add.f32 	%f2614, %f2618, 0fBF000000;
	sub.f32 	%f2613, %f2614, %f2736;
	add.f32 	%f2612, %f2618, 0f3F000000;
	sub.f32 	%f2611, %f2612, %f2736;
	mov.f32 	%f2610, 0f00000000;
	mov.f32 	%f2609, 0f3DAAAABD;
	mov.f32 	%f2608, 0f3C4CAF63;
	mov.f32 	%f2607, 0f3B18F0FE;
	setp.eq.f32	%p159, %f2732, 0f3F800000;
	selp.f64	%fd282, 0d3FF0000000000000, %fd414, %p159;
	div.rn.f64 	%fd283, %fd36, %fd282;
	mul.f32 	%f950, %f2611, %f149;
	mul.f32 	%f953, %f2613, %f158;
	sub.f32 	%f954, %f950, %f953;
	cvt.f64.f32	%fd284, %f954;
	mul.f64 	%fd285, %fd284, %fd283;
	cvt.f64.f32	%fd286, %f138;
	mul.f64 	%fd287, %fd286, %fd285;
	cvt.rn.f32.f64	%f160, %fd287;
	add.f32 	%f955, %f2617, 0f3F000000;
	sub.f32 	%f161, %f955, %f2735;
	div.rn.f32 	%f162, %f161, %f2732;
	abs.f32 	%f163, %f162;
	setp.lt.f32	%p160, %f163, 0f00800000;
	mul.f32 	%f956, %f163, 0f4B800000;
	selp.f32	%f957, 0fC3170000, 0fC2FE0000, %p160;
	selp.f32	%f958, %f956, %f163, %p160;
	mov.b32 	 %r359, %f958;
	and.b32  	%r360, %r359, 8388607;
	or.b32  	%r361, %r360, 1065353216;
	mov.b32 	 %f959, %r361;
	shr.u32 	%r362, %r359, 23;
	cvt.rn.f32.u32	%f960, %r362;
	add.f32 	%f961, %f957, %f960;
	setp.gt.f32	%p161, %f959, 0f3FB504F3;
	mul.f32 	%f962, %f959, 0f3F000000;
	add.f32 	%f963, %f961, 0f3F800000;
	selp.f32	%f964, %f962, %f959, %p161;
	selp.f32	%f965, %f963, %f961, %p161;
	add.f32 	%f164, %f964, 0fBF800000;
	add.f32 	%f947, %f964, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f946,%f947;
	// inline asm
	add.f32 	%f166, %f164, %f164;
	mul.f32 	%f966, %f946, %f166;
	mul.f32 	%f967, %f966, %f966;
	fma.rn.f32 	%f970, %f2607, %f967, %f2608;
	fma.rn.f32 	%f972, %f970, %f967, %f2609;
	mul.rn.f32 	%f973, %f972, %f967;
	mul.rn.f32 	%f974, %f973, %f966;
	sub.f32 	%f975, %f164, %f966;
	neg.f32 	%f976, %f966;
	add.f32 	%f977, %f975, %f975;
	fma.rn.f32 	%f978, %f976, %f164, %f977;
	mul.rn.f32 	%f979, %f946, %f978;
	add.f32 	%f980, %f974, %f966;
	sub.f32 	%f981, %f966, %f980;
	add.f32 	%f982, %f974, %f981;
	add.f32 	%f983, %f979, %f982;
	add.f32 	%f984, %f980, %f983;
	sub.f32 	%f985, %f980, %f984;
	add.f32 	%f986, %f983, %f985;
	mul.rn.f32 	%f167, %f965, %f2615;
	mul.rn.f32 	%f168, %f965, %f2616;
	add.f32 	%f989, %f167, %f984;
	sub.f32 	%f990, %f167, %f989;
	add.f32 	%f991, %f984, %f990;
	add.f32 	%f992, %f986, %f991;
	add.f32 	%f993, %f168, %f992;
	add.f32 	%f994, %f989, %f993;
	sub.f32 	%f995, %f989, %f994;
	add.f32 	%f996, %f993, %f995;
	mul.rn.f32 	%f998, %f637, %f994;
	neg.f32 	%f999, %f998;
	fma.rn.f32 	%f1000, %f637, %f994, %f999;
	fma.rn.f32 	%f1001, %f637, %f996, %f1000;
	fma.rn.f32 	%f1003, %f2610, %f994, %f1001;
	add.rn.f32 	%f1004, %f998, %f1003;
	neg.f32 	%f1005, %f1004;
	add.rn.f32 	%f1006, %f998, %f1005;
	add.rn.f32 	%f1007, %f1006, %f1003;
	mov.b32 	 %r363, %f1004;
	setp.eq.s32	%p162, %r363, 1118925336;
	add.s32 	%r364, %r363, -1;
	mov.b32 	 %f1008, %r364;
	add.f32 	%f1009, %f1007, 0f37000000;
	selp.f32	%f1010, %f1008, %f1004, %p162;
	selp.f32	%f169, %f1009, %f1007, %p162;
	mul.f32 	%f1011, %f1010, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1012, %f1011;
	fma.rn.f32 	%f1014, %f1012, %f835, %f1010;
	fma.rn.f32 	%f1016, %f1012, %f837, %f1014;
	mul.f32 	%f1017, %f1016, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1018, %f1017;
	add.f32 	%f1019, %f1012, 0f00000000;
	ex2.approx.f32 	%f1020, %f1019;
	mul.f32 	%f1021, %f1018, %f1020;
	setp.lt.f32	%p163, %f1010, 0fC2D20000;
	selp.f32	%f1022, 0f00000000, %f1021, %p163;
	setp.gt.f32	%p164, %f1010, 0f42D20000;
	selp.f32	%f2704, 0f7F800000, %f1022, %p164;
	setp.eq.f32	%p165, %f2704, 0f7F800000;
	@%p165 bra 	BB2_114;

	fma.rn.f32 	%f2704, %f2704, %f169, %f2704;

BB2_114:
	setp.lt.f32	%p166, %f162, 0f00000000;
	and.pred  	%p16, %p166, %p92;
	mov.b32 	 %r365, %f2704;
	xor.b32  	%r366, %r365, -2147483648;
	mov.b32 	 %f1023, %r366;
	selp.f32	%f2706, %f1023, %f2704, %p16;
	setp.eq.f32	%p168, %f162, 0f00000000;
	@%p168 bra 	BB2_117;
	bra.uni 	BB2_115;

BB2_117:
	add.f32 	%f1026, %f162, %f162;
	selp.f32	%f2706, %f1026, 0f00000000, %p92;
	bra.uni 	BB2_118;

BB2_115:
	setp.geu.f32	%p169, %f162, 0f00000000;
	@%p169 bra 	BB2_118;

	cvt.rzi.f32.f32	%f1025, %f637;
	setp.neu.f32	%p170, %f1025, 0f40000000;
	selp.f32	%f2706, 0f7FFFFFFF, %f2706, %p170;

BB2_118:
	abs.f32 	%f2619, %f162;
	add.f32 	%f1027, %f2619, 0f40000000;
	mov.b32 	 %r99, %f1027;
	setp.lt.s32	%p172, %r99, 2139095040;
	@%p172 bra 	BB2_123;

	abs.f32 	%f2627, %f162;
	setp.gtu.f32	%p173, %f2627, 0f7F800000;
	@%p173 bra 	BB2_122;
	bra.uni 	BB2_120;

BB2_122:
	add.f32 	%f2706, %f162, 0f40000000;
	bra.uni 	BB2_123;

BB2_120:
	abs.f32 	%f2628, %f162;
	setp.neu.f32	%p174, %f2628, 0f7F800000;
	@%p174 bra 	BB2_123;

	selp.f32	%f2706, 0fFF800000, 0f7F800000, %p16;

BB2_123:
	cvt.rn.f32.s32	%f2626, %r727;
	mov.f32 	%f2625, 0f35BFBE8E;
	mov.f32 	%f2624, 0f3F317200;
	mov.f32 	%f2623, 0f00000000;
	mov.f32 	%f2622, 0f3DAAAABD;
	mov.f32 	%f2621, 0f3C4CAF63;
	mov.f32 	%f2620, 0f3B18F0FE;
	mul.f32 	%f1030, %f2706, 0fBF000000;
	setp.eq.f32	%p175, %f162, 0f3F800000;
	selp.f32	%f1031, 0fBF000000, %f1030, %p175;
	mul.f32 	%f1032, %f1031, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1033, %f1032;
	fma.rn.f32 	%f1035, %f1033, %f835, %f1031;
	fma.rn.f32 	%f1037, %f1033, %f837, %f1035;
	mul.f32 	%f1038, %f1037, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1039, %f1038;
	add.f32 	%f1040, %f1033, 0f00000000;
	ex2.approx.f32 	%f1041, %f1040;
	mul.f32 	%f1042, %f1039, %f1041;
	setp.lt.f32	%p176, %f1031, 0fC2D20000;
	selp.f32	%f1043, 0f00000000, %f1042, %p176;
	setp.gt.f32	%p177, %f1031, 0f42D20000;
	selp.f32	%f180, 0f7F800000, %f1043, %p177;
	add.f32 	%f1044, %f2626, 0fBF000000;
	sub.f32 	%f181, %f1044, %f2735;
	div.rn.f32 	%f182, %f181, %f2732;
	abs.f32 	%f183, %f182;
	setp.lt.f32	%p178, %f183, 0f00800000;
	mul.f32 	%f1045, %f183, 0f4B800000;
	selp.f32	%f1046, 0fC3170000, 0fC2FE0000, %p178;
	selp.f32	%f1047, %f1045, %f183, %p178;
	mov.b32 	 %r367, %f1047;
	and.b32  	%r368, %r367, 8388607;
	or.b32  	%r369, %r368, 1065353216;
	mov.b32 	 %f1048, %r369;
	shr.u32 	%r370, %r367, 23;
	cvt.rn.f32.u32	%f1049, %r370;
	add.f32 	%f1050, %f1046, %f1049;
	setp.gt.f32	%p179, %f1048, 0f3FB504F3;
	mul.f32 	%f1051, %f1048, 0f3F000000;
	add.f32 	%f1052, %f1050, 0f3F800000;
	selp.f32	%f1053, %f1051, %f1048, %p179;
	selp.f32	%f1054, %f1052, %f1050, %p179;
	add.f32 	%f184, %f1053, 0fBF800000;
	add.f32 	%f1029, %f1053, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1028,%f1029;
	// inline asm
	add.f32 	%f186, %f184, %f184;
	mul.f32 	%f1055, %f1028, %f186;
	mul.f32 	%f1056, %f1055, %f1055;
	fma.rn.f32 	%f1059, %f2620, %f1056, %f2621;
	fma.rn.f32 	%f1061, %f1059, %f1056, %f2622;
	mul.rn.f32 	%f1062, %f1061, %f1056;
	mul.rn.f32 	%f1063, %f1062, %f1055;
	sub.f32 	%f1064, %f184, %f1055;
	neg.f32 	%f1065, %f1055;
	add.f32 	%f1066, %f1064, %f1064;
	fma.rn.f32 	%f1067, %f1065, %f184, %f1066;
	mul.rn.f32 	%f1068, %f1028, %f1067;
	add.f32 	%f1069, %f1063, %f1055;
	sub.f32 	%f1070, %f1055, %f1069;
	add.f32 	%f1071, %f1063, %f1070;
	add.f32 	%f1072, %f1068, %f1071;
	add.f32 	%f1073, %f1069, %f1072;
	sub.f32 	%f1074, %f1069, %f1073;
	add.f32 	%f1075, %f1072, %f1074;
	mul.rn.f32 	%f187, %f1054, %f2624;
	mul.rn.f32 	%f188, %f1054, %f2625;
	add.f32 	%f1078, %f187, %f1073;
	sub.f32 	%f1079, %f187, %f1078;
	add.f32 	%f1080, %f1073, %f1079;
	add.f32 	%f1081, %f1075, %f1080;
	add.f32 	%f1082, %f188, %f1081;
	add.f32 	%f1083, %f1078, %f1082;
	sub.f32 	%f1084, %f1078, %f1083;
	add.f32 	%f1085, %f1082, %f1084;
	mul.rn.f32 	%f1087, %f637, %f1083;
	neg.f32 	%f1088, %f1087;
	fma.rn.f32 	%f1089, %f637, %f1083, %f1088;
	fma.rn.f32 	%f1090, %f637, %f1085, %f1089;
	fma.rn.f32 	%f1092, %f2623, %f1083, %f1090;
	add.rn.f32 	%f1093, %f1087, %f1092;
	neg.f32 	%f1094, %f1093;
	add.rn.f32 	%f1095, %f1087, %f1094;
	add.rn.f32 	%f1096, %f1095, %f1092;
	mov.b32 	 %r371, %f1093;
	setp.eq.s32	%p180, %r371, 1118925336;
	add.s32 	%r372, %r371, -1;
	mov.b32 	 %f1097, %r372;
	add.f32 	%f1098, %f1096, 0f37000000;
	selp.f32	%f1099, %f1097, %f1093, %p180;
	selp.f32	%f189, %f1098, %f1096, %p180;
	mul.f32 	%f1100, %f1099, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1101, %f1100;
	fma.rn.f32 	%f1102, %f1101, %f835, %f1099;
	fma.rn.f32 	%f1103, %f1101, %f837, %f1102;
	mul.f32 	%f1104, %f1103, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1105, %f1104;
	add.f32 	%f1106, %f1101, 0f00000000;
	ex2.approx.f32 	%f1107, %f1106;
	mul.f32 	%f1108, %f1105, %f1107;
	setp.lt.f32	%p181, %f1099, 0fC2D20000;
	selp.f32	%f1109, 0f00000000, %f1108, %p181;
	setp.gt.f32	%p182, %f1099, 0f42D20000;
	selp.f32	%f2707, 0f7F800000, %f1109, %p182;
	setp.eq.f32	%p183, %f2707, 0f7F800000;
	@%p183 bra 	BB2_125;

	fma.rn.f32 	%f2707, %f2707, %f189, %f2707;

BB2_125:
	setp.lt.f32	%p184, %f182, 0f00000000;
	and.pred  	%p17, %p184, %p92;
	mov.b32 	 %r373, %f2707;
	xor.b32  	%r374, %r373, -2147483648;
	mov.b32 	 %f1110, %r374;
	selp.f32	%f2709, %f1110, %f2707, %p17;
	setp.eq.f32	%p186, %f182, 0f00000000;
	@%p186 bra 	BB2_128;
	bra.uni 	BB2_126;

BB2_128:
	add.f32 	%f1113, %f182, %f182;
	selp.f32	%f2709, %f1113, 0f00000000, %p92;
	bra.uni 	BB2_129;

BB2_126:
	setp.geu.f32	%p187, %f182, 0f00000000;
	@%p187 bra 	BB2_129;

	cvt.rzi.f32.f32	%f1112, %f637;
	setp.neu.f32	%p188, %f1112, 0f40000000;
	selp.f32	%f2709, 0f7FFFFFFF, %f2709, %p188;

BB2_129:
	abs.f32 	%f2555, %f182;
	add.f32 	%f1114, %f2555, 0f40000000;
	mov.b32 	 %r100, %f1114;
	setp.lt.s32	%p190, %r100, 2139095040;
	@%p190 bra 	BB2_134;

	abs.f32 	%f2633, %f182;
	setp.gtu.f32	%p191, %f2633, 0f7F800000;
	@%p191 bra 	BB2_133;
	bra.uni 	BB2_131;

BB2_133:
	add.f32 	%f2709, %f182, 0f40000000;
	bra.uni 	BB2_134;

BB2_131:
	abs.f32 	%f2634, %f182;
	setp.neu.f32	%p192, %f2634, 0f7F800000;
	@%p192 bra 	BB2_134;

	selp.f32	%f2709, 0fFF800000, 0f7F800000, %p17;

BB2_134:
	mul.f32 	%f1115, %f2709, 0fBF000000;
	setp.eq.f32	%p193, %f182, 0f3F800000;
	selp.f32	%f1116, 0fBF000000, %f1115, %p193;
	mul.f32 	%f1117, %f1116, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1118, %f1117;
	fma.rn.f32 	%f1120, %f1118, %f835, %f1116;
	fma.rn.f32 	%f1122, %f1118, %f837, %f1120;
	mul.f32 	%f1123, %f1122, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1124, %f1123;
	add.f32 	%f1125, %f1118, 0f00000000;
	ex2.approx.f32 	%f1126, %f1125;
	mul.f32 	%f1127, %f1124, %f1126;
	setp.lt.f32	%p194, %f1116, 0fC2D20000;
	selp.f32	%f1128, 0f00000000, %f1127, %p194;
	setp.gt.f32	%p195, %f1116, 0f42D20000;
	selp.f32	%f200, 0f7F800000, %f1128, %p195;
	sub.f32 	%f1129, %f180, %f200;
	mul.f32 	%f1130, %f66, %f1129;
	mul.f32 	%f201, %f123, %f1130;
	mov.f64 	%fd416, %fd39;
	@!%p6 bra 	BB2_136;
	bra.uni 	BB2_135;

BB2_135:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r375}, %fd39;
	}
	xor.b32  	%r376, %r375, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r377, %temp}, %fd39;
	}
	mov.b64 	%fd416, {%r377, %r376};

BB2_136:
	setp.eq.f32	%p557, %f2732, 0f00000000;
	@%p557 bra 	BB2_139;
	bra.uni 	BB2_137;

BB2_139:
	mov.u32 	%r378, 0;
	mov.b64 	%fd416, {%r378, %r80};
	bra.uni 	BB2_140;

BB2_137:
	setp.gt.s32	%p197, %r78, -1;
	@%p197 bra 	BB2_140;

	cvt.rzi.f64.f64	%fd289, %fd269;
	setp.neu.f64	%p198, %fd289, 0d4008000000000000;
	selp.f64	%fd416, 0dFFF8000000000000, %fd416, %p198;

BB2_140:
	selp.f64	%fd417, %fd416, %fd37, %p115;
	@%p12 bra 	BB2_148;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r680}, %fd269;
	}
	and.b32  	%r379, %r680, 2147483647;
	setp.ne.s32	%p200, %r379, 2146435072;
	@%p200 bra 	BB2_143;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r380, %temp}, %fd269;
	}
	setp.eq.s32	%p201, %r380, 0;
	@%p201 bra 	BB2_147;
	bra.uni 	BB2_143;

BB2_147:
	mov.u32 	%r386, 0;
	mov.b64 	%fd417, {%r386, %r82};
	bra.uni 	BB2_148;

BB2_143:
	and.b32  	%r381, %r78, 2147483647;
	setp.ne.s32	%p202, %r381, 2146435072;
	@%p202 bra 	BB2_144;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r382, %temp}, %fd267;
	}
	setp.ne.s32	%p203, %r382, 0;
	mov.f64 	%fd417, %fd416;
	@%p203 bra 	BB2_148;

	selp.b32	%r384, %r84, %r83, %p6;
	mov.u32 	%r385, 0;
	mov.b64 	%fd417, {%r385, %r384};
	bra.uni 	BB2_148;

BB2_144:
	mov.f64 	%fd417, %fd416;

BB2_148:
	cvt.rn.f32.s32	%f2564, %r727;
	add.f32 	%f2563, %f2564, 0f3F000000;
	sub.f32 	%f2562, %f2563, %f2735;
	add.f32 	%f2561, %f2564, 0fBF000000;
	sub.f32 	%f2560, %f2561, %f2735;
	setp.eq.f32	%p558, %f2732, 0f3F800000;
	mov.f32 	%f2559, 0f00000000;
	mov.f32 	%f2558, 0f3DAAAABD;
	mov.f32 	%f2557, 0f3C4CAF63;
	mov.f32 	%f2556, 0f3B18F0FE;
	selp.f64	%fd292, 0d3FF0000000000000, %fd417, %p558;
	div.rn.f64 	%fd293, %fd36, %fd292;
	mul.f32 	%f1133, %f2560, %f200;
	mul.f32 	%f1134, %f2562, %f180;
	sub.f32 	%f1135, %f1134, %f1133;
	cvt.f64.f32	%fd294, %f1135;
	mul.f64 	%fd295, %fd294, %fd293;
	cvt.f64.f32	%fd296, %f123;
	mul.f64 	%fd297, %fd296, %fd295;
	cvt.rn.f32.f64	%f202, %fd297;
	// inline asm
	rcp.approx.ftz.f32 %f1131,%f94;
	// inline asm
	mul.f32 	%f1136, %f1131, %f95;
	mul.f32 	%f1137, %f1136, %f1136;
	fma.rn.f32 	%f1140, %f2556, %f1137, %f2557;
	fma.rn.f32 	%f1142, %f1140, %f1137, %f2558;
	mul.rn.f32 	%f1143, %f1142, %f1137;
	mul.rn.f32 	%f1144, %f1143, %f1136;
	sub.f32 	%f1145, %f93, %f1136;
	neg.f32 	%f1146, %f1136;
	add.f32 	%f1147, %f1145, %f1145;
	fma.rn.f32 	%f1148, %f1146, %f93, %f1147;
	mul.rn.f32 	%f1149, %f1131, %f1148;
	add.f32 	%f1150, %f1144, %f1136;
	sub.f32 	%f1151, %f1136, %f1150;
	add.f32 	%f1152, %f1144, %f1151;
	add.f32 	%f1153, %f1149, %f1152;
	add.f32 	%f1154, %f1150, %f1153;
	sub.f32 	%f1155, %f1150, %f1154;
	add.f32 	%f1156, %f1153, %f1155;
	add.f32 	%f1157, %f96, %f1154;
	sub.f32 	%f1158, %f96, %f1157;
	add.f32 	%f1159, %f1154, %f1158;
	add.f32 	%f1160, %f1156, %f1159;
	add.f32 	%f1161, %f97, %f1160;
	add.f32 	%f1162, %f1157, %f1161;
	sub.f32 	%f1163, %f1157, %f1162;
	add.f32 	%f1164, %f1161, %f1163;
	mul.rn.f32 	%f1166, %f637, %f1162;
	neg.f32 	%f1167, %f1166;
	fma.rn.f32 	%f1168, %f637, %f1162, %f1167;
	fma.rn.f32 	%f1169, %f637, %f1164, %f1168;
	fma.rn.f32 	%f1171, %f2559, %f1162, %f1169;
	add.rn.f32 	%f1172, %f1166, %f1171;
	neg.f32 	%f1173, %f1172;
	add.rn.f32 	%f1174, %f1166, %f1173;
	add.rn.f32 	%f1175, %f1174, %f1171;
	mov.b32 	 %r387, %f1172;
	setp.eq.s32	%p205, %r387, 1118925336;
	add.s32 	%r388, %r387, -1;
	mov.b32 	 %f1176, %r388;
	add.f32 	%f1177, %f1175, 0f37000000;
	selp.f32	%f1178, %f1176, %f1172, %p205;
	selp.f32	%f203, %f1177, %f1175, %p205;
	mul.f32 	%f1179, %f1178, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1180, %f1179;
	fma.rn.f32 	%f1182, %f1180, %f835, %f1178;
	fma.rn.f32 	%f1184, %f1180, %f837, %f1182;
	mul.f32 	%f1185, %f1184, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1186, %f1185;
	add.f32 	%f1187, %f1180, 0f00000000;
	ex2.approx.f32 	%f1188, %f1187;
	mul.f32 	%f1189, %f1186, %f1188;
	setp.lt.f32	%p206, %f1178, 0fC2D20000;
	selp.f32	%f1190, 0f00000000, %f1189, %p206;
	setp.gt.f32	%p207, %f1178, 0f42D20000;
	selp.f32	%f2710, 0f7F800000, %f1190, %p207;
	setp.eq.f32	%p208, %f2710, 0f7F800000;
	@%p208 bra 	BB2_150;

	fma.rn.f32 	%f2710, %f2710, %f203, %f2710;

BB2_150:
	setp.eq.f32	%p560, %f90, 0f00000000;
	setp.geu.f32	%p559, %f90, 0f00000000;
	mov.b32 	 %r389, %f2710;
	xor.b32  	%r390, %r389, -2147483648;
	mov.b32 	 %f1191, %r390;
	selp.f32	%f207, %f1191, %f2710, %p4;
	selp.f32	%f2711, %f98, %f207, %p560;
	@%p559 bra 	BB2_152;

	cvt.rzi.f32.f32	%f1193, %f637;
	setp.neu.f32	%p210, %f1193, 0f40000000;
	selp.f32	%f2711, 0f7FFFFFFF, %f207, %p210;

BB2_152:
	abs.f32 	%f2572, %f90;
	setp.eq.f32	%p564, %f90, 0f3F800000;
	add.f32 	%f2571, %f2572, 0f40000000;
	mov.b32 	 %r681, %f2571;
	setp.gt.s32	%p563, %r681, 2139095039;
	setp.neu.f32	%p562, %f2572, 0f7F800000;
	selp.f32	%f2570, 0fFF800000, 0f7F800000, %p4;
	setp.gtu.f32	%p561, %f2572, 0f7F800000;
	add.f32 	%f2569, %f90, 0f40000000;
	mov.f32 	%f2568, 0f00000000;
	mov.f32 	%f2567, 0f3DAAAABD;
	mov.f32 	%f2566, 0f3C4CAF63;
	mov.f32 	%f2565, 0f3B18F0FE;
	selp.f32	%f1197, %f2569, %f2711, %p561;
	selp.f32	%f1199, %f1197, %f2570, %p562;
	selp.f32	%f1200, %f1199, %f2711, %p563;
	mul.f32 	%f1201, %f1200, 0fBF000000;
	selp.f32	%f1202, 0fBF000000, %f1201, %p564;
	mul.f32 	%f1203, %f1202, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1204, %f1203;
	fma.rn.f32 	%f1206, %f1204, %f835, %f1202;
	fma.rn.f32 	%f1208, %f1204, %f837, %f1206;
	mul.f32 	%f1209, %f1208, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1210, %f1209;
	add.f32 	%f1211, %f1204, 0f00000000;
	ex2.approx.f32 	%f1212, %f1211;
	mul.f32 	%f1213, %f1210, %f1212;
	setp.lt.f32	%p215, %f1202, 0fC2D20000;
	selp.f32	%f1214, 0f00000000, %f1213, %p215;
	setp.gt.f32	%p216, %f1202, 0f42D20000;
	selp.f32	%f211, 0f7F800000, %f1214, %p216;
	// inline asm
	rcp.approx.ftz.f32 %f1194,%f102;
	// inline asm
	mul.f32 	%f1215, %f1194, %f103;
	mul.f32 	%f1216, %f1215, %f1215;
	fma.rn.f32 	%f1219, %f2565, %f1216, %f2566;
	fma.rn.f32 	%f1221, %f1219, %f1216, %f2567;
	mul.rn.f32 	%f1222, %f1221, %f1216;
	mul.rn.f32 	%f1223, %f1222, %f1215;
	sub.f32 	%f1224, %f101, %f1215;
	neg.f32 	%f1225, %f1215;
	add.f32 	%f1226, %f1224, %f1224;
	fma.rn.f32 	%f1227, %f1225, %f101, %f1226;
	mul.rn.f32 	%f1228, %f1194, %f1227;
	add.f32 	%f1229, %f1223, %f1215;
	sub.f32 	%f1230, %f1215, %f1229;
	add.f32 	%f1231, %f1223, %f1230;
	add.f32 	%f1232, %f1228, %f1231;
	add.f32 	%f1233, %f1229, %f1232;
	sub.f32 	%f1234, %f1229, %f1233;
	add.f32 	%f1235, %f1232, %f1234;
	add.f32 	%f1236, %f104, %f1233;
	sub.f32 	%f1237, %f104, %f1236;
	add.f32 	%f1238, %f1233, %f1237;
	add.f32 	%f1239, %f1235, %f1238;
	add.f32 	%f1240, %f105, %f1239;
	add.f32 	%f1241, %f1236, %f1240;
	sub.f32 	%f1242, %f1236, %f1241;
	add.f32 	%f1243, %f1240, %f1242;
	mul.rn.f32 	%f1245, %f637, %f1241;
	neg.f32 	%f1246, %f1245;
	fma.rn.f32 	%f1247, %f637, %f1241, %f1246;
	fma.rn.f32 	%f1248, %f637, %f1243, %f1247;
	fma.rn.f32 	%f1250, %f2568, %f1241, %f1248;
	add.rn.f32 	%f1251, %f1245, %f1250;
	neg.f32 	%f1252, %f1251;
	add.rn.f32 	%f1253, %f1245, %f1252;
	add.rn.f32 	%f1254, %f1253, %f1250;
	mov.b32 	 %r391, %f1251;
	setp.eq.s32	%p217, %r391, 1118925336;
	add.s32 	%r392, %r391, -1;
	mov.b32 	 %f1255, %r392;
	add.f32 	%f1256, %f1254, 0f37000000;
	selp.f32	%f1257, %f1255, %f1251, %p217;
	selp.f32	%f212, %f1256, %f1254, %p217;
	mul.f32 	%f1258, %f1257, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1259, %f1258;
	fma.rn.f32 	%f1260, %f1259, %f835, %f1257;
	fma.rn.f32 	%f1261, %f1259, %f837, %f1260;
	mul.f32 	%f1262, %f1261, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1263, %f1262;
	add.f32 	%f1264, %f1259, 0f00000000;
	ex2.approx.f32 	%f1265, %f1264;
	mul.f32 	%f1266, %f1263, %f1265;
	setp.lt.f32	%p218, %f1257, 0fC2D20000;
	selp.f32	%f1267, 0f00000000, %f1266, %p218;
	setp.gt.f32	%p219, %f1257, 0f42D20000;
	selp.f32	%f2712, 0f7F800000, %f1267, %p219;
	setp.eq.f32	%p220, %f2712, 0f7F800000;
	@%p220 bra 	BB2_154;

	fma.rn.f32 	%f2712, %f2712, %f212, %f2712;

BB2_154:
	setp.eq.f32	%p566, %f99, 0f00000000;
	setp.geu.f32	%p565, %f99, 0f00000000;
	mov.b32 	 %r393, %f2712;
	xor.b32  	%r394, %r393, -2147483648;
	mov.b32 	 %f1268, %r394;
	selp.f32	%f216, %f1268, %f2712, %p5;
	selp.f32	%f2713, %f106, %f216, %p566;
	@%p565 bra 	BB2_156;

	cvt.rzi.f32.f32	%f1270, %f637;
	setp.neu.f32	%p222, %f1270, 0f40000000;
	selp.f32	%f2713, 0f7FFFFFFF, %f216, %p222;

BB2_156:
	abs.f32 	%f2576, %f99;
	setp.eq.f32	%p570, %f99, 0f3F800000;
	add.f32 	%f2575, %f2576, 0f40000000;
	mov.b32 	 %r682, %f2575;
	setp.gt.s32	%p569, %r682, 2139095039;
	setp.neu.f32	%p568, %f2576, 0f7F800000;
	selp.f32	%f2574, 0fFF800000, 0f7F800000, %p5;
	setp.gtu.f32	%p567, %f2576, 0f7F800000;
	add.f32 	%f2573, %f99, 0f40000000;
	selp.f32	%f1272, %f2573, %f2713, %p567;
	selp.f32	%f1274, %f1272, %f2574, %p568;
	selp.f32	%f1275, %f1274, %f2713, %p569;
	mul.f32 	%f1276, %f1275, 0fBF000000;
	selp.f32	%f1277, 0fBF000000, %f1276, %p570;
	mul.f32 	%f1278, %f1277, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1279, %f1278;
	fma.rn.f32 	%f1281, %f1279, %f835, %f1277;
	fma.rn.f32 	%f1283, %f1279, %f837, %f1281;
	mul.f32 	%f1284, %f1283, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1285, %f1284;
	add.f32 	%f1286, %f1279, 0f00000000;
	ex2.approx.f32 	%f1287, %f1286;
	mul.f32 	%f1288, %f1285, %f1287;
	setp.lt.f32	%p227, %f1277, 0fC2D20000;
	selp.f32	%f1289, 0f00000000, %f1288, %p227;
	setp.gt.f32	%p228, %f1277, 0f42D20000;
	selp.f32	%f220, 0f7F800000, %f1289, %p228;
	mul.f32 	%f1290, %f86, %f220;
	mul.f32 	%f1291, %f81, %f211;
	sub.f32 	%f1292, %f1291, %f1290;
	mul.f32 	%f1293, %f67, %f1292;
	mul.f32 	%f221, %f138, %f1293;
	mov.f64 	%fd419, %fd40;
	@!%p7 bra 	BB2_158;
	bra.uni 	BB2_157;

BB2_157:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r395}, %fd40;
	}
	xor.b32  	%r396, %r395, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r397, %temp}, %fd40;
	}
	mov.b64 	%fd419, {%r397, %r396};

BB2_158:
	setp.eq.f32	%p571, %f2732, 0f00000000;
	@%p571 bra 	BB2_161;
	bra.uni 	BB2_159;

BB2_161:
	mov.u32 	%r398, 0;
	mov.b64 	%fd419, {%r398, %r85};
	bra.uni 	BB2_162;

BB2_159:
	setp.gt.s32	%p230, %r78, -1;
	@%p230 bra 	BB2_162;

	mov.f64 	%fd402, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd299, %fd402;
	setp.neu.f64	%p231, %fd299, 0d4014000000000000;
	selp.f64	%fd419, 0dFFF8000000000000, %fd419, %p231;

BB2_162:
	cvt.f64.f32	%fd394, %f2732;
	add.f64 	%fd393, %fd394, 0d4014000000000000;
	selp.f64	%fd420, %fd419, %fd393, %p116;
	@%p13 bra 	BB2_170;

	mov.f64 	%fd395, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r684}, %fd395;
	}
	and.b32  	%r683, %r684, 2147483647;
	setp.ne.s32	%p233, %r683, 2146435072;
	@%p233 bra 	BB2_165;

	mov.f64 	%fd397, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r399, %temp}, %fd397;
	}
	setp.eq.s32	%p234, %r399, 0;
	@%p234 bra 	BB2_169;
	bra.uni 	BB2_165;

BB2_169:
	mov.u32 	%r403, 0;
	mov.b64 	%fd420, {%r403, %r88};
	bra.uni 	BB2_170;

BB2_165:
	and.b32  	%r400, %r78, 2147483647;
	setp.ne.s32	%p235, %r400, 2146435072;
	@%p235 bra 	BB2_166;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r401, %temp}, %fd267;
	}
	setp.ne.s32	%p236, %r401, 0;
	mov.f64 	%fd420, %fd419;
	@%p236 bra 	BB2_170;

	mov.f64 	%fd396, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r690}, %fd396;
	}
	shr.s32 	%r689, %r690, 31;
	and.b32  	%r688, %r689, -2146435072;
	add.s32 	%r687, %r688, 2146435072;
	or.b32  	%r686, %r687, -2147483648;
	selp.b32	%r685, %r686, %r687, %p7;
	mov.u32 	%r402, 0;
	mov.b64 	%fd420, {%r402, %r685};
	bra.uni 	BB2_170;

BB2_166:
	mov.f64 	%fd420, %fd419;

BB2_170:
	setp.eq.f32	%p572, %f2732, 0f3F800000;
	selp.f64	%fd304, 0d3FF0000000000000, %fd420, %p572;
	div.rn.f64 	%fd72, %fd38, %fd304;
	mov.f64 	%fd422, %fd41;
	@!%p8 bra 	BB2_172;
	bra.uni 	BB2_171;

BB2_171:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r404}, %fd41;
	}
	xor.b32  	%r405, %r404, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r406, %temp}, %fd41;
	}
	mov.b64 	%fd422, {%r406, %r405};

BB2_172:
	setp.eq.f32	%p238, %f81, 0f00000000;
	@%p238 bra 	BB2_175;
	bra.uni 	BB2_173;

BB2_175:
	mov.u32 	%r407, 0;
	selp.b32	%r408, %r90, 0, %p99;
	or.b32  	%r409, %r408, 2146435072;
	selp.b32	%r410, %r409, %r408, %p101;
	mov.b64 	%fd422, {%r407, %r410};
	bra.uni 	BB2_176;

BB2_173:
	setp.gt.s32	%p239, %r90, -1;
	@%p239 bra 	BB2_176;

	cvt.rzi.f64.f64	%fd306, %fd269;
	setp.neu.f64	%p240, %fd306, 0d4008000000000000;
	selp.f64	%fd422, 0dFFF8000000000000, %fd422, %p240;

BB2_176:
	selp.f64	%fd423, %fd422, %fd42, %p117;
	@%p14 bra 	BB2_184;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r691}, %fd269;
	}
	and.b32  	%r411, %r691, 2147483647;
	setp.ne.s32	%p244, %r411, 2146435072;
	@%p244 bra 	BB2_179;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r412, %temp}, %fd269;
	}
	setp.eq.s32	%p245, %r412, 0;
	@%p245 bra 	BB2_183;
	bra.uni 	BB2_179;

BB2_183:
	mov.u32 	%r418, 0;
	mov.b64 	%fd423, {%r418, %r92};
	bra.uni 	BB2_184;

BB2_179:
	and.b32  	%r413, %r90, 2147483647;
	setp.ne.s32	%p246, %r413, 2146435072;
	@%p246 bra 	BB2_180;

	cvt.rn.f32.s32	%f2579, %r726;
	sub.f32 	%f2578, %f2579, %f2736;
	add.f32 	%f2577, %f2578, 0f3F000000;
	cvt.f64.f32	%fd398, %f2577;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r414, %temp}, %fd398;
	}
	setp.ne.s32	%p247, %r414, 0;
	mov.f64 	%fd423, %fd422;
	@%p247 bra 	BB2_184;

	selp.b32	%r416, %r84, %r83, %p8;
	mov.u32 	%r417, 0;
	mov.b64 	%fd423, {%r417, %r416};
	bra.uni 	BB2_184;

BB2_180:
	mov.f64 	%fd423, %fd422;

BB2_184:
	setp.eq.f32	%p248, %f81, 0f3F800000;
	selp.f64	%fd309, 0d3FF0000000000000, %fd423, %p248;
	cvt.f64.f32	%fd310, %f211;
	mul.f64 	%fd82, %fd310, %fd309;
	mov.f64 	%fd425, %fd43;
	@!%p9 bra 	BB2_186;
	bra.uni 	BB2_185;

BB2_185:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r419}, %fd43;
	}
	xor.b32  	%r420, %r419, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r421, %temp}, %fd43;
	}
	mov.b64 	%fd425, {%r421, %r420};

BB2_186:
	setp.eq.f32	%p249, %f86, 0f00000000;
	@%p249 bra 	BB2_189;
	bra.uni 	BB2_187;

BB2_189:
	mov.u32 	%r422, 0;
	selp.b32	%r423, %r93, 0, %p99;
	or.b32  	%r424, %r423, 2146435072;
	selp.b32	%r425, %r424, %r423, %p101;
	mov.b64 	%fd425, {%r422, %r425};
	bra.uni 	BB2_190;

BB2_187:
	setp.gt.s32	%p250, %r93, -1;
	@%p250 bra 	BB2_190;

	cvt.rzi.f64.f64	%fd312, %fd269;
	setp.neu.f64	%p251, %fd312, 0d4008000000000000;
	selp.f64	%fd425, 0dFFF8000000000000, %fd425, %p251;

BB2_190:
	selp.f64	%fd426, %fd425, %fd44, %p118;
	@%p15 bra 	BB2_198;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r692}, %fd269;
	}
	and.b32  	%r426, %r692, 2147483647;
	setp.ne.s32	%p255, %r426, 2146435072;
	@%p255 bra 	BB2_193;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r427, %temp}, %fd269;
	}
	setp.eq.s32	%p256, %r427, 0;
	@%p256 bra 	BB2_197;
	bra.uni 	BB2_193;

BB2_197:
	mov.u32 	%r433, 0;
	mov.b64 	%fd426, {%r433, %r95};
	bra.uni 	BB2_198;

BB2_193:
	and.b32  	%r428, %r93, 2147483647;
	setp.ne.s32	%p257, %r428, 2146435072;
	@%p257 bra 	BB2_194;

	cvt.rn.f32.s32	%f2582, %r726;
	sub.f32 	%f2581, %f2582, %f2736;
	add.f32 	%f2580, %f2581, 0fBF000000;
	cvt.f64.f32	%fd399, %f2580;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r429, %temp}, %fd399;
	}
	setp.ne.s32	%p258, %r429, 0;
	mov.f64 	%fd426, %fd425;
	@%p258 bra 	BB2_198;

	selp.b32	%r431, %r84, %r83, %p9;
	mov.u32 	%r432, 0;
	mov.b64 	%fd426, {%r432, %r431};
	bra.uni 	BB2_198;

BB2_194:
	mov.f64 	%fd426, %fd425;

BB2_198:
	cvt.f64.f32	%fd400, %f138;
	mov.f32 	%f2586, 0f00000000;
	mov.f32 	%f2585, 0f3DAAAABD;
	mov.f32 	%f2584, 0f3C4CAF63;
	mov.f32 	%f2583, 0f3B18F0FE;
	setp.eq.f32	%p259, %f86, 0f3F800000;
	selp.f64	%fd315, 0d3FF0000000000000, %fd426, %p259;
	cvt.f64.f32	%fd316, %f220;
	mul.f64 	%fd317, %fd316, %fd315;
	sub.f64 	%fd318, %fd82, %fd317;
	mul.f64 	%fd319, %fd72, %fd318;
	mul.f64 	%fd321, %fd400, %fd319;
	mul.f32 	%f1298, %f68, %f221;
	cvt.f64.f32	%fd322, %f1298;
	sub.f64 	%fd323, %fd322, %fd321;
	cvt.rn.f32.f64	%f222, %fd323;
	// inline asm
	rcp.approx.ftz.f32 %f1296,%f947;
	// inline asm
	mul.f32 	%f1299, %f1296, %f166;
	mul.f32 	%f1300, %f1299, %f1299;
	fma.rn.f32 	%f1303, %f2583, %f1300, %f2584;
	fma.rn.f32 	%f1305, %f1303, %f1300, %f2585;
	mul.rn.f32 	%f1306, %f1305, %f1300;
	mul.rn.f32 	%f1307, %f1306, %f1299;
	sub.f32 	%f1308, %f164, %f1299;
	neg.f32 	%f1309, %f1299;
	add.f32 	%f1310, %f1308, %f1308;
	fma.rn.f32 	%f1311, %f1309, %f164, %f1310;
	mul.rn.f32 	%f1312, %f1296, %f1311;
	add.f32 	%f1313, %f1307, %f1299;
	sub.f32 	%f1314, %f1299, %f1313;
	add.f32 	%f1315, %f1307, %f1314;
	add.f32 	%f1316, %f1312, %f1315;
	add.f32 	%f1317, %f1313, %f1316;
	sub.f32 	%f1318, %f1313, %f1317;
	add.f32 	%f1319, %f1316, %f1318;
	add.f32 	%f1320, %f167, %f1317;
	sub.f32 	%f1321, %f167, %f1320;
	add.f32 	%f1322, %f1317, %f1321;
	add.f32 	%f1323, %f1319, %f1322;
	add.f32 	%f1324, %f168, %f1323;
	add.f32 	%f1325, %f1320, %f1324;
	sub.f32 	%f1326, %f1320, %f1325;
	add.f32 	%f1327, %f1324, %f1326;
	mul.rn.f32 	%f1329, %f637, %f1325;
	neg.f32 	%f1330, %f1329;
	fma.rn.f32 	%f1331, %f637, %f1325, %f1330;
	fma.rn.f32 	%f1332, %f637, %f1327, %f1331;
	fma.rn.f32 	%f1334, %f2586, %f1325, %f1332;
	add.rn.f32 	%f1335, %f1329, %f1334;
	neg.f32 	%f1336, %f1335;
	add.rn.f32 	%f1337, %f1329, %f1336;
	add.rn.f32 	%f1338, %f1337, %f1334;
	mov.b32 	 %r434, %f1335;
	setp.eq.s32	%p260, %r434, 1118925336;
	add.s32 	%r435, %r434, -1;
	mov.b32 	 %f1339, %r435;
	add.f32 	%f1340, %f1338, 0f37000000;
	selp.f32	%f1341, %f1339, %f1335, %p260;
	selp.f32	%f223, %f1340, %f1338, %p260;
	mul.f32 	%f1342, %f1341, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1343, %f1342;
	fma.rn.f32 	%f1345, %f1343, %f835, %f1341;
	fma.rn.f32 	%f1347, %f1343, %f837, %f1345;
	mul.f32 	%f1348, %f1347, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1349, %f1348;
	add.f32 	%f1350, %f1343, 0f00000000;
	ex2.approx.f32 	%f1351, %f1350;
	mul.f32 	%f1352, %f1349, %f1351;
	setp.lt.f32	%p261, %f1341, 0fC2D20000;
	selp.f32	%f1353, 0f00000000, %f1352, %p261;
	setp.gt.f32	%p262, %f1341, 0f42D20000;
	selp.f32	%f2714, 0f7F800000, %f1353, %p262;
	setp.eq.f32	%p263, %f2714, 0f7F800000;
	@%p263 bra 	BB2_200;

	fma.rn.f32 	%f2714, %f2714, %f223, %f2714;

BB2_200:
	setp.eq.f32	%p573, %f162, 0f00000000;
	mov.b32 	 %r436, %f2714;
	xor.b32  	%r437, %r436, -2147483648;
	mov.b32 	 %f1354, %r437;
	selp.f32	%f2716, %f1354, %f2714, %p16;
	@%p573 bra 	BB2_203;
	bra.uni 	BB2_201;

BB2_203:
	add.f32 	%f1357, %f162, %f162;
	selp.f32	%f2716, %f1357, 0f00000000, %p92;
	bra.uni 	BB2_204;

BB2_201:
	setp.geu.f32	%p265, %f162, 0f00000000;
	@%p265 bra 	BB2_204;

	cvt.rzi.f32.f32	%f1356, %f637;
	setp.neu.f32	%p266, %f1356, 0f40000000;
	selp.f32	%f2716, 0f7FFFFFFF, %f2716, %p266;

BB2_204:
	abs.f32 	%f2588, %f162;
	add.f32 	%f2587, %f2588, 0f40000000;
	mov.b32 	 %r693, %f2587;
	setp.lt.s32	%p574, %r693, 2139095040;
	@%p574 bra 	BB2_209;

	abs.f32 	%f2631, %f162;
	setp.gtu.f32	%p269, %f2631, 0f7F800000;
	@%p269 bra 	BB2_208;
	bra.uni 	BB2_206;

BB2_208:
	add.f32 	%f2716, %f162, 0f40000000;
	bra.uni 	BB2_209;

BB2_206:
	abs.f32 	%f2632, %f162;
	setp.neu.f32	%p270, %f2632, 0f7F800000;
	@%p270 bra 	BB2_209;

	selp.f32	%f2716, 0fFF800000, 0f7F800000, %p16;

BB2_209:
	setp.eq.f32	%p575, %f162, 0f3F800000;
	mov.f32 	%f2592, 0f00000000;
	mov.f32 	%f2591, 0f3DAAAABD;
	mov.f32 	%f2590, 0f3C4CAF63;
	mov.f32 	%f2589, 0f3B18F0FE;
	mul.f32 	%f1360, %f2716, 0fBF000000;
	selp.f32	%f1361, 0fBF000000, %f1360, %p575;
	mul.f32 	%f1362, %f1361, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1363, %f1362;
	fma.rn.f32 	%f1365, %f1363, %f835, %f1361;
	fma.rn.f32 	%f1367, %f1363, %f837, %f1365;
	mul.f32 	%f1368, %f1367, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1369, %f1368;
	add.f32 	%f1370, %f1363, 0f00000000;
	ex2.approx.f32 	%f1371, %f1370;
	mul.f32 	%f1372, %f1369, %f1371;
	setp.lt.f32	%p272, %f1361, 0fC2D20000;
	selp.f32	%f1373, 0f00000000, %f1372, %p272;
	setp.gt.f32	%p273, %f1361, 0f42D20000;
	selp.f32	%f234, 0f7F800000, %f1373, %p273;
	// inline asm
	rcp.approx.ftz.f32 %f1358,%f1029;
	// inline asm
	mul.f32 	%f1374, %f1358, %f186;
	mul.f32 	%f1375, %f1374, %f1374;
	fma.rn.f32 	%f1378, %f2589, %f1375, %f2590;
	fma.rn.f32 	%f1380, %f1378, %f1375, %f2591;
	mul.rn.f32 	%f1381, %f1380, %f1375;
	mul.rn.f32 	%f1382, %f1381, %f1374;
	sub.f32 	%f1383, %f184, %f1374;
	neg.f32 	%f1384, %f1374;
	add.f32 	%f1385, %f1383, %f1383;
	fma.rn.f32 	%f1386, %f1384, %f184, %f1385;
	mul.rn.f32 	%f1387, %f1358, %f1386;
	add.f32 	%f1388, %f1382, %f1374;
	sub.f32 	%f1389, %f1374, %f1388;
	add.f32 	%f1390, %f1382, %f1389;
	add.f32 	%f1391, %f1387, %f1390;
	add.f32 	%f1392, %f1388, %f1391;
	sub.f32 	%f1393, %f1388, %f1392;
	add.f32 	%f1394, %f1391, %f1393;
	add.f32 	%f1395, %f187, %f1392;
	sub.f32 	%f1396, %f187, %f1395;
	add.f32 	%f1397, %f1392, %f1396;
	add.f32 	%f1398, %f1394, %f1397;
	add.f32 	%f1399, %f188, %f1398;
	add.f32 	%f1400, %f1395, %f1399;
	sub.f32 	%f1401, %f1395, %f1400;
	add.f32 	%f1402, %f1399, %f1401;
	mul.rn.f32 	%f1404, %f637, %f1400;
	neg.f32 	%f1405, %f1404;
	fma.rn.f32 	%f1406, %f637, %f1400, %f1405;
	fma.rn.f32 	%f1407, %f637, %f1402, %f1406;
	fma.rn.f32 	%f1409, %f2592, %f1400, %f1407;
	add.rn.f32 	%f1410, %f1404, %f1409;
	neg.f32 	%f1411, %f1410;
	add.rn.f32 	%f1412, %f1404, %f1411;
	add.rn.f32 	%f1413, %f1412, %f1409;
	mov.b32 	 %r438, %f1410;
	setp.eq.s32	%p274, %r438, 1118925336;
	add.s32 	%r439, %r438, -1;
	mov.b32 	 %f1414, %r439;
	add.f32 	%f1415, %f1413, 0f37000000;
	selp.f32	%f1416, %f1414, %f1410, %p274;
	selp.f32	%f235, %f1415, %f1413, %p274;
	mul.f32 	%f1417, %f1416, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1418, %f1417;
	fma.rn.f32 	%f1419, %f1418, %f835, %f1416;
	fma.rn.f32 	%f1420, %f1418, %f837, %f1419;
	mul.f32 	%f1421, %f1420, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1422, %f1421;
	add.f32 	%f1423, %f1418, 0f00000000;
	ex2.approx.f32 	%f1424, %f1423;
	mul.f32 	%f1425, %f1422, %f1424;
	setp.lt.f32	%p275, %f1416, 0fC2D20000;
	selp.f32	%f1426, 0f00000000, %f1425, %p275;
	setp.gt.f32	%p276, %f1416, 0f42D20000;
	selp.f32	%f2717, 0f7F800000, %f1426, %p276;
	setp.eq.f32	%p277, %f2717, 0f7F800000;
	@%p277 bra 	BB2_211;

	fma.rn.f32 	%f2717, %f2717, %f235, %f2717;

BB2_211:
	setp.eq.f32	%p578, %f182, 0f00000000;
	mov.b32 	 %r440, %f2717;
	xor.b32  	%r441, %r440, -2147483648;
	mov.b32 	 %f1427, %r441;
	selp.f32	%f2719, %f1427, %f2717, %p17;
	@%p578 bra 	BB2_214;
	bra.uni 	BB2_212;

BB2_214:
	add.f32 	%f1430, %f182, %f182;
	selp.f32	%f2719, %f1430, 0f00000000, %p92;
	bra.uni 	BB2_215;

BB2_212:
	setp.geu.f32	%p279, %f182, 0f00000000;
	@%p279 bra 	BB2_215;

	cvt.rzi.f32.f32	%f1429, %f637;
	setp.neu.f32	%p280, %f1429, 0f40000000;
	selp.f32	%f2719, 0f7FFFFFFF, %f2719, %p280;

BB2_215:
	abs.f32 	%f2636, %f182;
	add.f32 	%f2635, %f2636, 0f40000000;
	mov.b32 	 %r707, %f2635;
	setp.lt.s32	%p579, %r707, 2139095040;
	@%p579 bra 	BB2_220;

	abs.f32 	%f2629, %f182;
	setp.gtu.f32	%p283, %f2629, 0f7F800000;
	@%p283 bra 	BB2_219;
	bra.uni 	BB2_217;

BB2_219:
	add.f32 	%f2719, %f182, 0f40000000;
	bra.uni 	BB2_220;

BB2_217:
	abs.f32 	%f2630, %f182;
	setp.neu.f32	%p284, %f2630, 0f7F800000;
	@%p284 bra 	BB2_220;

	selp.f32	%f2719, 0fFF800000, 0f7F800000, %p17;

BB2_220:
	setp.eq.f32	%p580, %f182, 0f3F800000;
	mul.f32 	%f1431, %f2719, 0fBF000000;
	selp.f32	%f1432, 0fBF000000, %f1431, %p580;
	mul.f32 	%f1433, %f1432, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1434, %f1433;
	fma.rn.f32 	%f1436, %f1434, %f835, %f1432;
	fma.rn.f32 	%f1438, %f1434, %f837, %f1436;
	mul.f32 	%f1439, %f1438, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1440, %f1439;
	add.f32 	%f1441, %f1434, 0f00000000;
	ex2.approx.f32 	%f1442, %f1441;
	mul.f32 	%f1443, %f1440, %f1442;
	setp.lt.f32	%p286, %f1432, 0fC2D20000;
	selp.f32	%f1444, 0f00000000, %f1443, %p286;
	setp.gt.f32	%p287, %f1432, 0f42D20000;
	selp.f32	%f246, 0f7F800000, %f1444, %p287;
	cvt.f64.f32	%fd92, %f126;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r101}, %fd92;
	}
	abs.f64 	%fd93, %fd92;
	// Callseq Start 20
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd93;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd269;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd428, [retval0+0];
	
	//{
	}// Callseq End 20
	setp.lt.s32	%p288, %r101, 0;
	and.pred  	%p18, %p288, %p99;
	@!%p18 bra 	BB2_222;
	bra.uni 	BB2_221;

BB2_221:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r442}, %fd428;
	}
	xor.b32  	%r443, %r442, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r444, %temp}, %fd428;
	}
	mov.b64 	%fd428, {%r444, %r443};

BB2_222:
	setp.eq.f32	%p290, %f126, 0f00000000;
	@%p290 bra 	BB2_225;
	bra.uni 	BB2_223;

BB2_225:
	mov.u32 	%r445, 0;
	selp.b32	%r446, %r101, 0, %p99;
	or.b32  	%r447, %r446, 2146435072;
	selp.b32	%r448, %r447, %r446, %p101;
	mov.b64 	%fd428, {%r445, %r448};
	bra.uni 	BB2_226;

BB2_223:
	setp.gt.s32	%p291, %r101, -1;
	@%p291 bra 	BB2_226;

	cvt.rzi.f64.f64	%fd326, %fd269;
	setp.neu.f64	%p292, %fd326, 0d4008000000000000;
	selp.f64	%fd428, 0dFFF8000000000000, %fd428, %p292;

BB2_226:
	add.f64 	%fd429, %fd92, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r449}, %fd429;
	}
	and.b32  	%r450, %r449, 2146435072;
	setp.ne.s32	%p295, %r450, 2146435072;
	@%p295 bra 	BB2_227;

	setp.gtu.f64	%p296, %fd93, 0d7FF0000000000000;
	@%p296 bra 	BB2_236;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r706}, %fd269;
	}
	and.b32  	%r451, %r706, 2147483647;
	setp.ne.s32	%p297, %r451, 2146435072;
	@%p297 bra 	BB2_231;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r452, %temp}, %fd269;
	}
	setp.eq.s32	%p298, %r452, 0;
	@%p298 bra 	BB2_235;
	bra.uni 	BB2_231;

BB2_235:
	mov.u32 	%r457, 0;
	setp.gt.f64	%p302, %fd93, 0d3FF0000000000000;
	selp.b32	%r458, 2146435072, 0, %p302;
	xor.b32  	%r459, %r458, 2146435072;
	selp.b32	%r460, %r459, %r458, %p101;
	setp.eq.f32	%p303, %f126, 0fBF800000;
	selp.b32	%r461, 1072693248, %r460, %p303;
	mov.b64 	%fd429, {%r457, %r461};
	bra.uni 	BB2_236;

BB2_227:
	mov.f64 	%fd429, %fd428;

BB2_236:
	mul.f32 	%f1445, %f126, %f234;
	mul.f32 	%f1446, %f132, %f246;
	sub.f32 	%f1447, %f1445, %f1446;
	mul.f32 	%f1448, %f67, %f1447;
	mul.f32 	%f247, %f123, %f1448;
	setp.eq.f32	%p304, %f126, 0f3F800000;
	selp.f64	%fd328, 0d3FF0000000000000, %fd429, %p304;
	cvt.f64.f32	%fd329, %f234;
	mul.f64 	%fd104, %fd329, %fd328;
	cvt.f64.f32	%fd105, %f132;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r102}, %fd105;
	}
	abs.f64 	%fd106, %fd105;
	// Callseq Start 21
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd106;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd269;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd431, [retval0+0];
	
	//{
	}// Callseq End 21
	setp.lt.s32	%p305, %r102, 0;
	and.pred  	%p19, %p305, %p99;
	@!%p19 bra 	BB2_238;
	bra.uni 	BB2_237;

BB2_237:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r462}, %fd431;
	}
	xor.b32  	%r463, %r462, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r464, %temp}, %fd431;
	}
	mov.b64 	%fd431, {%r464, %r463};

BB2_238:
	setp.eq.f32	%p307, %f132, 0f00000000;
	@%p307 bra 	BB2_241;
	bra.uni 	BB2_239;

BB2_241:
	mov.u32 	%r465, 0;
	selp.b32	%r466, %r102, 0, %p99;
	or.b32  	%r467, %r466, 2146435072;
	selp.b32	%r468, %r467, %r466, %p101;
	mov.b64 	%fd431, {%r465, %r468};
	bra.uni 	BB2_242;

BB2_239:
	setp.gt.s32	%p308, %r102, -1;
	@%p308 bra 	BB2_242;

	cvt.rzi.f64.f64	%fd332, %fd269;
	setp.neu.f64	%p309, %fd332, 0d4008000000000000;
	selp.f64	%fd431, 0dFFF8000000000000, %fd431, %p309;

BB2_242:
	add.f64 	%fd432, %fd105, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r469}, %fd432;
	}
	and.b32  	%r470, %r469, 2146435072;
	setp.ne.s32	%p312, %r470, 2146435072;
	@%p312 bra 	BB2_243;

	setp.gtu.f64	%p313, %fd106, 0d7FF0000000000000;
	@%p313 bra 	BB2_252;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r705}, %fd269;
	}
	and.b32  	%r471, %r705, 2147483647;
	setp.ne.s32	%p314, %r471, 2146435072;
	@%p314 bra 	BB2_247;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r472, %temp}, %fd269;
	}
	setp.eq.s32	%p315, %r472, 0;
	@%p315 bra 	BB2_251;
	bra.uni 	BB2_247;

BB2_251:
	mov.u32 	%r477, 0;
	setp.gt.f64	%p319, %fd106, 0d3FF0000000000000;
	selp.b32	%r478, 2146435072, 0, %p319;
	xor.b32  	%r479, %r478, 2146435072;
	selp.b32	%r480, %r479, %r478, %p101;
	setp.eq.f32	%p320, %f132, 0fBF800000;
	selp.b32	%r481, 1072693248, %r480, %p320;
	mov.b64 	%fd432, {%r477, %r481};
	bra.uni 	BB2_252;

BB2_243:
	mov.f64 	%fd432, %fd431;

BB2_252:
	cvt.f64.f32	%fd403, %f123;
	mov.f32 	%f2720, 0f00000000;
	setp.eq.f32	%p321, %f132, 0f3F800000;
	selp.f64	%fd334, 0d3FF0000000000000, %fd432, %p321;
	cvt.f64.f32	%fd335, %f246;
	mul.f64 	%fd336, %fd335, %fd334;
	sub.f64 	%fd337, %fd104, %fd336;
	mul.f64 	%fd338, %fd72, %fd337;
	mul.f64 	%fd340, %fd403, %fd338;
	mul.f32 	%f1450, %f68, %f247;
	cvt.f64.f32	%fd341, %f1450;
	sub.f64 	%fd342, %fd341, %fd340;
	cvt.rn.f32.f64	%f1451, %fd342;
	add.f32 	%f248, %f221, %f247;
	add.f32 	%f249, %f222, %f1451;
	mul.f32 	%f250, %f123, %f138;
	setp.leu.f32	%p322, %f139, 0f3C23D70A;
	@%p322 bra 	BB2_254;

	div.rn.f32 	%f1452, %f140, %f139;
	add.f32 	%f2720, %f1452, 0fBF800000;

BB2_254:
	mov.f32 	%f2721, 0f00000000;
	@%p322 bra 	BB2_272;

	setp.eq.s64	%p324, %rd6, -9223372036854775808;
	cvt.f64.f32	%fd117, %f139;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r103}, %fd117;
	}
	abs.f64 	%fd118, %fd117;
	// Callseq Start 22
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd118;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd434, [retval0+0];
	
	//{
	}// Callseq End 22
	setp.lt.s32	%p325, %r103, 0;
	and.pred  	%p20, %p325, %p324;
	@!%p20 bra 	BB2_257;
	bra.uni 	BB2_256;

BB2_256:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r482}, %fd434;
	}
	xor.b32  	%r483, %r482, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r484, %temp}, %fd434;
	}
	mov.b64 	%fd434, {%r484, %r483};

BB2_257:
	setp.eq.f32	%p326, %f139, 0f00000000;
	@%p326 bra 	BB2_260;
	bra.uni 	BB2_258;

BB2_260:
	setp.lt.s32	%p329, %r96, 0;
	mov.u32 	%r485, 0;
	selp.b32	%r486, %r103, 0, %p324;
	or.b32  	%r487, %r486, 2146435072;
	selp.b32	%r488, %r487, %r486, %p329;
	mov.b64 	%fd434, {%r485, %r488};
	bra.uni 	BB2_261;

BB2_258:
	setp.gt.s32	%p327, %r103, -1;
	@%p327 bra 	BB2_261;

	cvt.rzi.f64.f64	%fd345, %fd277;
	setp.neu.f64	%p328, %fd345, 0d4000000000000000;
	selp.f64	%fd434, 0dFFF8000000000000, %fd434, %p328;

BB2_261:
	add.f64 	%fd435, %fd117, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r489}, %fd435;
	}
	and.b32  	%r490, %r489, 2146435072;
	setp.ne.s32	%p331, %r490, 2146435072;
	@%p331 bra 	BB2_262;

	setp.gtu.f64	%p332, %fd118, 0d7FF0000000000000;
	@%p332 bra 	BB2_271;

	and.b32  	%r491, %r96, 2147483647;
	setp.ne.s32	%p333, %r491, 2146435072;
	@%p333 bra 	BB2_266;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r492, %temp}, %fd277;
	}
	setp.eq.s32	%p334, %r492, 0;
	@%p334 bra 	BB2_270;
	bra.uni 	BB2_266;

BB2_270:
	setp.lt.s32	%p337, %r96, 0;
	mov.u32 	%r498, 0;
	setp.gt.f64	%p338, %fd118, 0d3FF0000000000000;
	selp.b32	%r499, 2146435072, 0, %p338;
	xor.b32  	%r500, %r499, 2146435072;
	selp.b32	%r501, %r500, %r499, %p337;
	setp.eq.f32	%p339, %f139, 0fBF800000;
	selp.b32	%r502, 1072693248, %r501, %p339;
	mov.b64 	%fd435, {%r498, %r502};
	bra.uni 	BB2_271;

BB2_262:
	mov.f64 	%fd435, %fd434;

BB2_271:
	setp.eq.f32	%p340, %f139, 0f3F800000;
	selp.f64	%fd347, 0d3FF0000000000000, %fd435, %p340;
	cvt.f64.f32	%fd348, %f140;
	div.rn.f64 	%fd349, %fd348, %fd347;
	cvt.rn.f32.f64	%f2721, %fd349;

BB2_272:
	mov.f32 	%f1454, 0f47C35000;
	min.f32 	%f1455, %f2721, %f1454;
	cvt.f64.f32	%fd129, %f1455;
	min.f32 	%f255, %f2720, %f1454;
	fma.rn.f32 	%f2690, %f255, %f159, %f2690;
	cvt.f64.f32	%fd130, %f159;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r104}, %fd130;
	}
	abs.f64 	%fd131, %fd130;
	// Callseq Start 23
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd131;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd437, [retval0+0];
	
	//{
	}// Callseq End 23
	setp.lt.s32	%p341, %r104, 0;
	setp.eq.s64	%p342, %rd6, -9223372036854775808;
	and.pred  	%p21, %p341, %p342;
	@!%p21 bra 	BB2_274;
	bra.uni 	BB2_273;

BB2_273:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r503}, %fd437;
	}
	xor.b32  	%r504, %r503, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r505, %temp}, %fd437;
	}
	mov.b64 	%fd437, {%r505, %r504};

BB2_274:
	setp.eq.f32	%p343, %f159, 0f00000000;
	@%p343 bra 	BB2_277;
	bra.uni 	BB2_275;

BB2_277:
	setp.lt.s32	%p346, %r96, 0;
	mov.u32 	%r506, 0;
	selp.b32	%r507, %r104, 0, %p342;
	or.b32  	%r508, %r507, 2146435072;
	selp.b32	%r509, %r508, %r507, %p346;
	mov.b64 	%fd437, {%r506, %r509};
	bra.uni 	BB2_278;

BB2_275:
	setp.gt.s32	%p344, %r104, -1;
	@%p344 bra 	BB2_278;

	cvt.rzi.f64.f64	%fd352, %fd277;
	setp.neu.f64	%p345, %fd352, 0d4000000000000000;
	selp.f64	%fd437, 0dFFF8000000000000, %fd437, %p345;

BB2_278:
	add.f64 	%fd438, %fd130, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r510}, %fd438;
	}
	and.b32  	%r511, %r510, 2146435072;
	setp.ne.s32	%p348, %r511, 2146435072;
	@%p348 bra 	BB2_279;

	setp.gtu.f64	%p349, %fd131, 0d7FF0000000000000;
	@%p349 bra 	BB2_288;

	and.b32  	%r512, %r96, 2147483647;
	setp.ne.s32	%p350, %r512, 2146435072;
	@%p350 bra 	BB2_283;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r513, %temp}, %fd277;
	}
	setp.eq.s32	%p351, %r513, 0;
	@%p351 bra 	BB2_287;
	bra.uni 	BB2_283;

BB2_287:
	setp.lt.s32	%p354, %r96, 0;
	mov.u32 	%r519, 0;
	setp.gt.f64	%p355, %fd131, 0d3FF0000000000000;
	selp.b32	%r520, 2146435072, 0, %p355;
	xor.b32  	%r521, %r520, 2146435072;
	selp.b32	%r522, %r521, %r520, %p354;
	setp.eq.f32	%p356, %f159, 0fBF800000;
	selp.b32	%r523, 1072693248, %r522, %p356;
	mov.b64 	%fd438, {%r519, %r523};
	bra.uni 	BB2_288;

BB2_279:
	mov.f64 	%fd438, %fd437;

BB2_288:
	setp.eq.f32	%p357, %f159, 0f3F800000;
	selp.f64	%fd354, 0d3FF0000000000000, %fd438, %p357;
	mul.f64 	%fd355, %fd129, %fd354;
	mul.f32 	%f1456, %f255, %f160;
	cvt.f64.f32	%fd356, %f1456;
	sub.f64 	%fd357, %fd356, %fd355;
	cvt.f64.f32	%fd358, %f2695;
	add.f64 	%fd359, %fd358, %fd357;
	cvt.rn.f32.f64	%f2695, %fd359;
	fma.rn.f32 	%f2689, %f255, %f201, %f2689;
	cvt.f64.f32	%fd142, %f201;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r105}, %fd142;
	}
	abs.f64 	%fd143, %fd142;
	// Callseq Start 24
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd143;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd440, [retval0+0];
	
	//{
	}// Callseq End 24
	setp.lt.s32	%p358, %r105, 0;
	and.pred  	%p22, %p358, %p342;
	@!%p22 bra 	BB2_290;
	bra.uni 	BB2_289;

BB2_289:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r524}, %fd440;
	}
	xor.b32  	%r525, %r524, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r526, %temp}, %fd440;
	}
	mov.b64 	%fd440, {%r526, %r525};

BB2_290:
	setp.eq.f32	%p360, %f201, 0f00000000;
	@%p360 bra 	BB2_293;
	bra.uni 	BB2_291;

BB2_293:
	setp.lt.s32	%p363, %r96, 0;
	mov.u32 	%r527, 0;
	selp.b32	%r528, %r105, 0, %p342;
	or.b32  	%r529, %r528, 2146435072;
	selp.b32	%r530, %r529, %r528, %p363;
	mov.b64 	%fd440, {%r527, %r530};
	bra.uni 	BB2_294;

BB2_291:
	setp.gt.s32	%p361, %r105, -1;
	@%p361 bra 	BB2_294;

	cvt.rzi.f64.f64	%fd362, %fd277;
	setp.neu.f64	%p362, %fd362, 0d4000000000000000;
	selp.f64	%fd440, 0dFFF8000000000000, %fd440, %p362;

BB2_294:
	add.f64 	%fd441, %fd142, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r531}, %fd441;
	}
	and.b32  	%r532, %r531, 2146435072;
	setp.ne.s32	%p365, %r532, 2146435072;
	@%p365 bra 	BB2_295;

	setp.gtu.f64	%p366, %fd143, 0d7FF0000000000000;
	@%p366 bra 	BB2_304;

	and.b32  	%r533, %r96, 2147483647;
	setp.ne.s32	%p367, %r533, 2146435072;
	@%p367 bra 	BB2_299;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r534, %temp}, %fd277;
	}
	setp.eq.s32	%p368, %r534, 0;
	@%p368 bra 	BB2_303;
	bra.uni 	BB2_299;

BB2_303:
	setp.lt.s32	%p371, %r96, 0;
	mov.u32 	%r540, 0;
	setp.gt.f64	%p372, %fd143, 0d3FF0000000000000;
	selp.b32	%r541, 2146435072, 0, %p372;
	xor.b32  	%r542, %r541, 2146435072;
	selp.b32	%r543, %r542, %r541, %p371;
	setp.eq.f32	%p373, %f201, 0fBF800000;
	selp.b32	%r544, 1072693248, %r543, %p373;
	mov.b64 	%fd441, {%r540, %r544};
	bra.uni 	BB2_304;

BB2_295:
	mov.f64 	%fd441, %fd440;

BB2_304:
	setp.eq.f32	%p374, %f201, 0f3F800000;
	selp.f64	%fd364, 0d3FF0000000000000, %fd441, %p374;
	mul.f64 	%fd365, %fd129, %fd364;
	mul.f32 	%f1457, %f255, %f202;
	cvt.f64.f32	%fd366, %f1457;
	sub.f64 	%fd367, %fd366, %fd365;
	cvt.f64.f32	%fd368, %f2694;
	add.f64 	%fd369, %fd368, %fd367;
	cvt.rn.f32.f64	%f2694, %fd369;
	fma.rn.f32 	%f2688, %f255, %f250, %f2688;
	cvt.f64.f32	%fd154, %f250;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r106}, %fd154;
	}
	abs.f64 	%fd155, %fd154;
	// Callseq Start 25
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd155;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd443, [retval0+0];
	
	//{
	}// Callseq End 25
	setp.lt.s32	%p375, %r106, 0;
	and.pred  	%p23, %p375, %p342;
	@!%p23 bra 	BB2_306;
	bra.uni 	BB2_305;

BB2_305:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r545}, %fd443;
	}
	xor.b32  	%r546, %r545, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r547, %temp}, %fd443;
	}
	mov.b64 	%fd443, {%r547, %r546};

BB2_306:
	setp.eq.f32	%p377, %f250, 0f00000000;
	@%p377 bra 	BB2_309;
	bra.uni 	BB2_307;

BB2_309:
	setp.lt.s32	%p380, %r96, 0;
	mov.u32 	%r548, 0;
	selp.b32	%r549, %r106, 0, %p342;
	or.b32  	%r550, %r549, 2146435072;
	selp.b32	%r551, %r550, %r549, %p380;
	mov.b64 	%fd443, {%r548, %r551};
	bra.uni 	BB2_310;

BB2_307:
	setp.gt.s32	%p378, %r106, -1;
	@%p378 bra 	BB2_310;

	cvt.rzi.f64.f64	%fd372, %fd277;
	setp.neu.f64	%p379, %fd372, 0d4000000000000000;
	selp.f64	%fd443, 0dFFF8000000000000, %fd443, %p379;

BB2_310:
	add.f64 	%fd444, %fd154, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r552}, %fd444;
	}
	and.b32  	%r553, %r552, 2146435072;
	setp.ne.s32	%p382, %r553, 2146435072;
	@%p382 bra 	BB2_311;

	setp.gtu.f64	%p383, %fd155, 0d7FF0000000000000;
	@%p383 bra 	BB2_320;

	and.b32  	%r554, %r96, 2147483647;
	setp.ne.s32	%p384, %r554, 2146435072;
	@%p384 bra 	BB2_315;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r555, %temp}, %fd277;
	}
	setp.eq.s32	%p385, %r555, 0;
	@%p385 bra 	BB2_319;
	bra.uni 	BB2_315;

BB2_319:
	setp.lt.s32	%p388, %r96, 0;
	mov.u32 	%r561, 0;
	setp.gt.f64	%p389, %fd155, 0d3FF0000000000000;
	selp.b32	%r562, 2146435072, 0, %p389;
	xor.b32  	%r563, %r562, 2146435072;
	selp.b32	%r564, %r563, %r562, %p388;
	setp.eq.f32	%p390, %f250, 0fBF800000;
	selp.b32	%r565, 1072693248, %r564, %p390;
	mov.b64 	%fd444, {%r561, %r565};
	bra.uni 	BB2_320;

BB2_311:
	mov.f64 	%fd444, %fd443;

BB2_320:
	mul.f32 	%f1458, %f255, 0f00000000;
	cvt.f64.f32	%fd374, %f1458;
	setp.eq.f32	%p391, %f250, 0f3F800000;
	selp.f64	%fd375, 0d3FF0000000000000, %fd444, %p391;
	mul.f64 	%fd376, %fd129, %fd375;
	sub.f64 	%fd377, %fd374, %fd376;
	cvt.f64.f32	%fd378, %f2693;
	add.f64 	%fd379, %fd378, %fd377;
	cvt.rn.f32.f64	%f2693, %fd379;
	add.f32 	%f2687, %f2687, %f255;
	cvt.f64.f32	%fd380, %f2692;
	sub.f64 	%fd381, %fd374, %fd129;
	add.f64 	%fd382, %fd380, %fd381;
	cvt.rn.f32.f64	%f2692, %fd382;
	fma.rn.f32 	%f2686, %f255, %f248, %f2686;
	mul.f32 	%f265, %f255, %f249;
	cvt.f64.f32	%fd166, %f248;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r107}, %fd166;
	}
	abs.f64 	%fd167, %fd166;
	// Callseq Start 26
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd167;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd446, [retval0+0];
	
	//{
	}// Callseq End 26
	setp.lt.s32	%p392, %r107, 0;
	and.pred  	%p24, %p392, %p342;
	@!%p24 bra 	BB2_322;
	bra.uni 	BB2_321;

BB2_321:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r566}, %fd446;
	}
	xor.b32  	%r567, %r566, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r568, %temp}, %fd446;
	}
	mov.b64 	%fd446, {%r568, %r567};

BB2_322:
	setp.eq.f32	%p394, %f248, 0f00000000;
	@%p394 bra 	BB2_325;
	bra.uni 	BB2_323;

BB2_325:
	setp.lt.s32	%p397, %r96, 0;
	mov.u32 	%r569, 0;
	selp.b32	%r570, %r107, 0, %p342;
	or.b32  	%r571, %r570, 2146435072;
	selp.b32	%r572, %r571, %r570, %p397;
	mov.b64 	%fd446, {%r569, %r572};
	bra.uni 	BB2_326;

BB2_323:
	setp.gt.s32	%p395, %r107, -1;
	@%p395 bra 	BB2_326;

	cvt.rzi.f64.f64	%fd385, %fd277;
	setp.neu.f64	%p396, %fd385, 0d4000000000000000;
	selp.f64	%fd446, 0dFFF8000000000000, %fd446, %p396;

BB2_326:
	add.f64 	%fd447, %fd166, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r573}, %fd447;
	}
	and.b32  	%r574, %r573, 2146435072;
	setp.ne.s32	%p399, %r574, 2146435072;
	@%p399 bra 	BB2_327;

	setp.gtu.f64	%p400, %fd167, 0d7FF0000000000000;
	@%p400 bra 	BB2_336;

	and.b32  	%r575, %r96, 2147483647;
	setp.ne.s32	%p401, %r575, 2146435072;
	@%p401 bra 	BB2_331;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r576, %temp}, %fd277;
	}
	setp.eq.s32	%p402, %r576, 0;
	@%p402 bra 	BB2_335;
	bra.uni 	BB2_331;

BB2_335:
	setp.lt.s32	%p405, %r96, 0;
	mov.u32 	%r582, 0;
	setp.gt.f64	%p406, %fd167, 0d3FF0000000000000;
	selp.b32	%r583, 2146435072, 0, %p406;
	xor.b32  	%r584, %r583, 2146435072;
	selp.b32	%r585, %r584, %r583, %p405;
	setp.eq.f32	%p407, %f248, 0fBF800000;
	selp.b32	%r586, 1072693248, %r585, %p407;
	mov.b64 	%fd447, {%r582, %r586};
	bra.uni 	BB2_336;

BB2_327:
	mov.f64 	%fd447, %fd446;

BB2_336:
	setp.eq.f32	%p408, %f248, 0f3F800000;
	selp.f64	%fd387, 0d3FF0000000000000, %fd447, %p408;
	mul.f64 	%fd388, %fd129, %fd387;
	cvt.f64.f32	%fd389, %f265;
	sub.f64 	%fd390, %fd389, %fd388;
	cvt.f64.f32	%fd391, %f2691;
	add.f64 	%fd392, %fd391, %fd390;
	cvt.rn.f32.f64	%f2691, %fd392;
	add.s32 	%r727, %r727, 1;
	setp.lt.s32	%p409, %r727, %r135;
	@%p409 bra 	BB2_78;

	add.s32 	%r726, %r726, 1;
	setp.lt.s32	%p410, %r726, %r135;
	@%p410 bra 	BB2_77;

BB2_338:
	ld.param.u32 	%r694, [_Z19kernel_MLEFit_sigmaPffiiS_S_S_i_param_3];
	div.rn.f32 	%f1459, %f2690, %f2695;
	mov.f32 	%f1460, 0fBF800000;
	max.f32 	%f1461, %f1459, %f1460;
	mov.f32 	%f1462, 0f3F800000;
	min.f32 	%f1463, %f1461, %f1462;
	div.rn.f32 	%f1464, %f2689, %f2694;
	max.f32 	%f1465, %f1464, %f1460;
	min.f32 	%f1466, %f1465, %f1462;
	div.rn.f32 	%f1467, %f2688, %f2693;
	mov.f32 	%f1468, 0fC2C80000;
	max.f32 	%f1469, %f1467, %f1468;
	mov.f32 	%f1470, 0f42C80000;
	min.f32 	%f1471, %f1469, %f1470;
	div.rn.f32 	%f1472, %f2687, %f2692;
	mov.f32 	%f1473, 0fC0000000;
	max.f32 	%f1474, %f1472, %f1473;
	mov.f32 	%f1475, 0f40000000;
	min.f32 	%f1476, %f1474, %f1475;
	div.rn.f32 	%f1477, %f2686, %f2691;
	mov.f32 	%f1478, 0fBF000000;
	max.f32 	%f1479, %f1477, %f1478;
	mov.f32 	%f1480, 0f3F000000;
	min.f32 	%f1481, %f1479, %f1480;
	mul.f32 	%f1482, %f1471, 0f3F000000;
	setp.lt.s32	%p411, %r725, 5;
	selp.f32	%f1483, %f1482, %f1471, %p411;
	sub.f32 	%f2736, %f2736, %f1463;
	sub.f32 	%f2735, %f2735, %f1466;
	sub.f32 	%f1484, %f2734, %f1483;
	sub.f32 	%f1485, %f2663, %f1476;
	sub.f32 	%f1486, %f2732, %f1481;
	max.f32 	%f2734, %f1484, %f1462;
	mov.f32 	%f1487, 0f3C23D70A;
	max.f32 	%f2663, %f1485, %f1487;
	max.f32 	%f1488, %f1486, %f1480;
	min.f32 	%f2732, %f1488, %f59;
	add.s32 	%r725, %r725, 1;
	setp.lt.s32	%p412, %r725, %r694;
	@%p412 bra 	BB2_75;

BB2_339:
	mov.f32 	%f2812, 0f00000000;
	mov.f32 	%f2753, %f2812;
	mov.f32 	%f2754, %f2812;
	mov.f32 	%f2755, %f2812;
	mov.f32 	%f2756, %f2812;
	mov.f32 	%f2757, %f2812;
	mov.f32 	%f2758, %f2812;
	mov.f32 	%f2759, %f2812;
	mov.f32 	%f2760, %f2812;
	mov.f32 	%f2761, %f2812;
	mov.f32 	%f2762, %f2812;
	mov.f32 	%f2763, %f2812;
	mov.f32 	%f2764, %f2812;
	mov.f32 	%f2765, %f2812;
	mov.f32 	%f2766, %f2812;
	mov.f32 	%f2767, %f2812;
	mov.f32 	%f2795, %f2812;
	@%p32 bra 	BB2_424;

	mov.f32 	%f1521, 0f3F000000;
	div.rn.f32 	%f1522, %f1521, %f2732;
	div.rn.f32 	%f287, %f1522, %f2732;
	div.rn.f32 	%f1523, %f2734, 0fC0206C98;
	div.rn.f32 	%f288, %f1523, %f2732;
	div.rn.f32 	%f289, %f288, %f2732;
	mov.u32 	%r587, 0;
	mov.f32 	%f2753, 0f00000000;
	sqrt.rn.f32 	%f307, %f287;
	mov.f32 	%f2754, %f2753;
	mov.f32 	%f2755, %f2753;
	mov.f32 	%f2756, %f2753;
	mov.f32 	%f2757, %f2753;
	mov.f32 	%f2758, %f2753;
	mov.f32 	%f2759, %f2753;
	mov.f32 	%f2760, %f2753;
	mov.f32 	%f2761, %f2753;
	mov.f32 	%f2762, %f2753;
	mov.f32 	%f2763, %f2753;
	mov.f32 	%f2764, %f2753;
	mov.f32 	%f2765, %f2753;
	mov.f32 	%f2766, %f2753;
	mov.f32 	%f2767, %f2753;
	mov.f32 	%f2795, %f2753;
	mov.u32 	%r728, %r587;

BB2_341:
	cvt.rn.f32.s32	%f1524, %r728;
	sub.f32 	%f1525, %f1524, %f2736;
	add.f32 	%f306, %f1525, 0f3F000000;
	mul.f32 	%f308, %f306, %f307;
	abs.f32 	%f309, %f308;
	mul.f32 	%f310, %f308, %f308;
	add.f32 	%f311, %f1525, 0fBF000000;
	mul.f32 	%f312, %f311, %f307;
	abs.f32 	%f313, %f312;
	mul.f32 	%f314, %f312, %f312;
	add.s32 	%r113, %r728, %r6;
	add.f32 	%f1526, %f1524, 0f3F000000;
	sub.f32 	%f1527, %f1526, %f2736;
	div.rn.f32 	%f315, %f1527, %f2732;
	mov.f32 	%f1528, 0f3F800000;
	cvt.rzi.f32.f32	%f1529, %f1528;
	add.f32 	%f1530, %f1529, %f1529;
	mov.f32 	%f1531, 0f40000000;
	sub.f32 	%f1532, %f1531, %f1530;
	abs.f32 	%f316, %f1532;
	setp.eq.f32	%p414, %f316, 0f3F800000;
	abs.f32 	%f317, %f315;
	setp.lt.f32	%p415, %f317, 0f00800000;
	mul.f32 	%f1533, %f317, 0f4B800000;
	selp.f32	%f1534, 0fC3170000, 0fC2FE0000, %p415;
	selp.f32	%f1535, %f1533, %f317, %p415;
	mov.b32 	 %r591, %f1535;
	and.b32  	%r592, %r591, 8388607;
	or.b32  	%r593, %r592, 1065353216;
	mov.b32 	 %f1536, %r593;
	shr.u32 	%r594, %r591, 23;
	cvt.rn.f32.u32	%f1537, %r594;
	add.f32 	%f1538, %f1534, %f1537;
	setp.gt.f32	%p416, %f1536, 0f3FB504F3;
	mul.f32 	%f1539, %f1536, 0f3F000000;
	add.f32 	%f1540, %f1538, 0f3F800000;
	selp.f32	%f1541, %f1539, %f1536, %p416;
	selp.f32	%f1542, %f1540, %f1538, %p416;
	add.f32 	%f318, %f1541, 0fBF800000;
	add.f32 	%f319, %f1541, 0f3F800000;
	add.f32 	%f320, %f318, %f318;
	mov.f32 	%f1543, 0f3F317200;
	mul.rn.f32 	%f321, %f1542, %f1543;
	mov.f32 	%f1544, 0f35BFBE8E;
	mul.rn.f32 	%f322, %f1542, %f1544;
	setp.lt.f32	%p417, %f315, 0f00000000;
	and.pred  	%p25, %p417, %p414;
	add.f32 	%f1545, %f315, %f315;
	selp.f32	%f323, %f1545, 0f00000000, %p414;
	add.f32 	%f1546, %f317, 0f40000000;
	mov.b32 	 %r114, %f1546;
	add.f32 	%f324, %f315, 0f40000000;
	selp.f32	%f325, 0fFF800000, 0f7F800000, %p25;
	add.f32 	%f1547, %f1524, 0fBF000000;
	sub.f32 	%f1548, %f1547, %f2736;
	div.rn.f32 	%f326, %f1548, %f2732;
	abs.f32 	%f327, %f326;
	setp.lt.f32	%p418, %f327, 0f00800000;
	mul.f32 	%f1549, %f327, 0f4B800000;
	selp.f32	%f1550, 0fC3170000, 0fC2FE0000, %p418;
	selp.f32	%f1551, %f1549, %f327, %p418;
	mov.b32 	 %r595, %f1551;
	and.b32  	%r596, %r595, 8388607;
	or.b32  	%r597, %r596, 1065353216;
	mov.b32 	 %f1552, %r597;
	shr.u32 	%r598, %r595, 23;
	cvt.rn.f32.u32	%f1553, %r598;
	add.f32 	%f1554, %f1550, %f1553;
	setp.gt.f32	%p419, %f1552, 0f3FB504F3;
	mul.f32 	%f1555, %f1552, 0f3F000000;
	add.f32 	%f1556, %f1554, 0f3F800000;
	selp.f32	%f1557, %f1555, %f1552, %p419;
	selp.f32	%f1558, %f1556, %f1554, %p419;
	add.f32 	%f328, %f1557, 0fBF800000;
	add.f32 	%f329, %f1557, 0f3F800000;
	add.f32 	%f330, %f328, %f328;
	mul.rn.f32 	%f331, %f1558, %f1543;
	mul.rn.f32 	%f332, %f1558, %f1544;
	setp.lt.f32	%p420, %f326, 0f00000000;
	and.pred  	%p26, %p420, %p414;
	add.f32 	%f1559, %f326, %f326;
	selp.f32	%f333, %f1559, 0f00000000, %p414;
	add.f32 	%f1560, %f327, 0f40000000;
	mov.b32 	 %r115, %f1560;
	add.f32 	%f334, %f326, 0f40000000;
	selp.f32	%f335, 0fFF800000, 0f7F800000, %p26;
	mov.b32 	 %r599, %f312;
	and.b32  	%r116, %r599, -2147483648;
	mov.b32 	 %r600, %f308;
	and.b32  	%r117, %r600, -2147483648;
	setp.geu.f32	%p27, %f315, 0f00000000;
	setp.geu.f32	%p28, %f326, 0f00000000;
	mov.u32 	%r729, %r587;

BB2_342:
	setp.ltu.f32	%p421, %f309, 0f3F800000;
	@%p421 bra 	BB2_344;
	bra.uni 	BB2_343;

BB2_344:
	mov.f32 	%f1579, 0f3BA0C9F8;
	mov.f32 	%f1580, 0fBA1268FB;
	fma.rn.f32 	%f1581, %f1580, %f310, %f1579;
	mov.f32 	%f1582, 0fBCDABFD4;
	fma.rn.f32 	%f1583, %f1581, %f310, %f1582;
	mov.f32 	%f1584, 0f3DE70331;
	fma.rn.f32 	%f1585, %f1583, %f310, %f1584;
	mov.f32 	%f1586, 0fBEC09330;
	fma.rn.f32 	%f1587, %f1585, %f310, %f1586;
	mov.f32 	%f1588, 0f3F906EBA;
	fma.rn.f32 	%f1589, %f1587, %f310, %f1588;
	mul.f32 	%f2769, %f308, %f1589;
	bra.uni 	BB2_345;

BB2_343:
	setp.ltu.f32	%p422, %f309, 0f407AD445;
	mov.f32 	%f1561, 0f3A03BB71;
	mov.f32 	%f1562, 0fB7B730FB;
	fma.rn.f32 	%f1563, %f1562, %f309, %f1561;
	mov.f32 	%f1564, 0fBBACA3B3;
	fma.rn.f32 	%f1565, %f1563, %f309, %f1564;
	mov.f32 	%f1566, 0f3D0A7445;
	fma.rn.f32 	%f1567, %f1565, %f309, %f1566;
	mov.f32 	%f1568, 0fBE1B3B75;
	fma.rn.f32 	%f1569, %f1567, %f309, %f1568;
	mov.f32 	%f1570, 0fBF6B385A;
	fma.rn.f32 	%f1571, %f1569, %f309, %f1570;
	mov.f32 	%f1572, 0fBFD0316E;
	fma.rn.f32 	%f1573, %f1571, %f309, %f1572;
	mov.f32 	%f1574, 0fBA031CCE;
	fma.rn.f32 	%f1575, %f1573, %f309, %f1574;
	ex2.approx.ftz.f32 	%f1576, %f1575;
	sub.f32 	%f1578, %f1528, %f1576;
	mov.b32 	 %r601, %f1578;
	selp.b32	%r602, %r601, 1065353216, %p422;
	or.b32  	%r603, %r602, %r117;
	mov.b32 	 %f2769, %r603;

BB2_345:
	setp.ltu.f32	%p423, %f313, 0f3F800000;
	@%p423 bra 	BB2_347;
	bra.uni 	BB2_346;

BB2_347:
	mov.f32 	%f1608, 0f3BA0C9F8;
	mov.f32 	%f1609, 0fBA1268FB;
	fma.rn.f32 	%f1610, %f1609, %f314, %f1608;
	mov.f32 	%f1611, 0fBCDABFD4;
	fma.rn.f32 	%f1612, %f1610, %f314, %f1611;
	mov.f32 	%f1613, 0f3DE70331;
	fma.rn.f32 	%f1614, %f1612, %f314, %f1613;
	mov.f32 	%f1615, 0fBEC09330;
	fma.rn.f32 	%f1616, %f1614, %f314, %f1615;
	mov.f32 	%f1617, 0f3F906EBA;
	fma.rn.f32 	%f1618, %f1616, %f314, %f1617;
	mul.f32 	%f2770, %f312, %f1618;
	bra.uni 	BB2_348;

BB2_346:
	setp.ltu.f32	%p424, %f313, 0f407AD445;
	mov.f32 	%f1590, 0f3A03BB71;
	mov.f32 	%f1591, 0fB7B730FB;
	fma.rn.f32 	%f1592, %f1591, %f313, %f1590;
	mov.f32 	%f1593, 0fBBACA3B3;
	fma.rn.f32 	%f1594, %f1592, %f313, %f1593;
	mov.f32 	%f1595, 0f3D0A7445;
	fma.rn.f32 	%f1596, %f1594, %f313, %f1595;
	mov.f32 	%f1597, 0fBE1B3B75;
	fma.rn.f32 	%f1598, %f1596, %f313, %f1597;
	mov.f32 	%f1599, 0fBF6B385A;
	fma.rn.f32 	%f1600, %f1598, %f313, %f1599;
	mov.f32 	%f1601, 0fBFD0316E;
	fma.rn.f32 	%f1602, %f1600, %f313, %f1601;
	mov.f32 	%f1603, 0fBA031CCE;
	fma.rn.f32 	%f1604, %f1602, %f313, %f1603;
	ex2.approx.ftz.f32 	%f1605, %f1604;
	sub.f32 	%f1607, %f1528, %f1605;
	mov.b32 	 %r604, %f1607;
	selp.b32	%r605, %r604, 1065353216, %p424;
	or.b32  	%r606, %r605, %r116;
	mov.b32 	 %f2770, %r606;

BB2_348:
	sub.f32 	%f1619, %f2769, %f2770;
	mul.f32 	%f358, %f1619, 0f3F000000;
	cvt.rn.f32.s32	%f359, %r729;
	sub.f32 	%f360, %f359, %f2735;
	add.f32 	%f361, %f360, 0f3F000000;
	mul.f32 	%f362, %f361, %f307;
	abs.f32 	%f363, %f362;
	setp.ltu.f32	%p425, %f363, 0f3F800000;
	@%p425 bra 	BB2_350;
	bra.uni 	BB2_349;

BB2_350:
	mul.f32 	%f1638, %f362, %f362;
	mov.f32 	%f1639, 0f3BA0C9F8;
	mov.f32 	%f1640, 0fBA1268FB;
	fma.rn.f32 	%f1641, %f1640, %f1638, %f1639;
	mov.f32 	%f1642, 0fBCDABFD4;
	fma.rn.f32 	%f1643, %f1641, %f1638, %f1642;
	mov.f32 	%f1644, 0f3DE70331;
	fma.rn.f32 	%f1645, %f1643, %f1638, %f1644;
	mov.f32 	%f1646, 0fBEC09330;
	fma.rn.f32 	%f1647, %f1645, %f1638, %f1646;
	mov.f32 	%f1648, 0f3F906EBA;
	fma.rn.f32 	%f1649, %f1647, %f1638, %f1648;
	mul.f32 	%f2771, %f362, %f1649;
	bra.uni 	BB2_351;

BB2_349:
	mov.f32 	%f1620, 0f3A03BB71;
	mov.f32 	%f1621, 0fB7B730FB;
	fma.rn.f32 	%f1622, %f1621, %f363, %f1620;
	mov.f32 	%f1623, 0fBBACA3B3;
	fma.rn.f32 	%f1624, %f1622, %f363, %f1623;
	mov.f32 	%f1625, 0f3D0A7445;
	fma.rn.f32 	%f1626, %f1624, %f363, %f1625;
	mov.f32 	%f1627, 0fBE1B3B75;
	fma.rn.f32 	%f1628, %f1626, %f363, %f1627;
	mov.f32 	%f1629, 0fBF6B385A;
	fma.rn.f32 	%f1630, %f1628, %f363, %f1629;
	mov.f32 	%f1631, 0fBFD0316E;
	fma.rn.f32 	%f1632, %f1630, %f363, %f1631;
	mov.f32 	%f1633, 0fBA031CCE;
	fma.rn.f32 	%f1634, %f1632, %f363, %f1633;
	ex2.approx.ftz.f32 	%f1635, %f1634;
	sub.f32 	%f1637, %f1528, %f1635;
	mov.b32 	 %r607, %f1637;
	setp.ltu.f32	%p426, %f363, 0f407AD445;
	selp.b32	%r608, %r607, 1065353216, %p426;
	mov.b32 	 %r609, %f362;
	and.b32  	%r610, %r609, -2147483648;
	or.b32  	%r611, %r608, %r610;
	mov.b32 	 %f2771, %r611;

BB2_351:
	add.f32 	%f367, %f360, 0fBF000000;
	mul.f32 	%f368, %f367, %f307;
	abs.f32 	%f369, %f368;
	setp.ltu.f32	%p427, %f369, 0f3F800000;
	@%p427 bra 	BB2_353;
	bra.uni 	BB2_352;

BB2_353:
	mul.f32 	%f1668, %f368, %f368;
	mov.f32 	%f1669, 0f3BA0C9F8;
	mov.f32 	%f1670, 0fBA1268FB;
	fma.rn.f32 	%f1671, %f1670, %f1668, %f1669;
	mov.f32 	%f1672, 0fBCDABFD4;
	fma.rn.f32 	%f1673, %f1671, %f1668, %f1672;
	mov.f32 	%f1674, 0f3DE70331;
	fma.rn.f32 	%f1675, %f1673, %f1668, %f1674;
	mov.f32 	%f1676, 0fBEC09330;
	fma.rn.f32 	%f1677, %f1675, %f1668, %f1676;
	mov.f32 	%f1678, 0f3F906EBA;
	fma.rn.f32 	%f1679, %f1677, %f1668, %f1678;
	mul.f32 	%f2772, %f368, %f1679;
	bra.uni 	BB2_354;

BB2_352:
	mov.f32 	%f1650, 0f3A03BB71;
	mov.f32 	%f1651, 0fB7B730FB;
	fma.rn.f32 	%f1652, %f1651, %f369, %f1650;
	mov.f32 	%f1653, 0fBBACA3B3;
	fma.rn.f32 	%f1654, %f1652, %f369, %f1653;
	mov.f32 	%f1655, 0f3D0A7445;
	fma.rn.f32 	%f1656, %f1654, %f369, %f1655;
	mov.f32 	%f1657, 0fBE1B3B75;
	fma.rn.f32 	%f1658, %f1656, %f369, %f1657;
	mov.f32 	%f1659, 0fBF6B385A;
	fma.rn.f32 	%f1660, %f1658, %f369, %f1659;
	mov.f32 	%f1661, 0fBFD0316E;
	fma.rn.f32 	%f1662, %f1660, %f369, %f1661;
	mov.f32 	%f1663, 0fBA031CCE;
	fma.rn.f32 	%f1664, %f1662, %f369, %f1663;
	ex2.approx.ftz.f32 	%f1665, %f1664;
	sub.f32 	%f1667, %f1528, %f1665;
	mov.b32 	 %r612, %f1667;
	setp.ltu.f32	%p428, %f369, 0f407AD445;
	selp.b32	%r613, %r612, 1065353216, %p428;
	mov.b32 	 %r614, %f368;
	and.b32  	%r615, %r614, -2147483648;
	or.b32  	%r616, %r613, %r615;
	mov.b32 	 %f2772, %r616;

BB2_354:
	sub.f32 	%f1682, %f2771, %f2772;
	mul.f32 	%f373, %f1682, 0f3F000000;
	mul.f32 	%f1683, %f358, %f2734;
	fma.rn.f32 	%f374, %f373, %f1683, %f2663;
	mad.lo.s32 	%r617, %r729, %r135, %r113;
	shl.b32 	%r618, %r617, 2;
	mov.u32 	%r619, _ZZ19kernel_MLEFit_sigmaPffiiS_S_S_iE6s_data;
	add.s32 	%r620, %r619, %r618;
	ld.shared.f32 	%f375, [%r620];
	// inline asm
	rcp.approx.ftz.f32 %f1680,%f319;
	// inline asm
	mul.f32 	%f1684, %f1680, %f320;
	mul.f32 	%f1685, %f1684, %f1684;
	mov.f32 	%f1686, 0f3C4CAF63;
	mov.f32 	%f1687, 0f3B18F0FE;
	fma.rn.f32 	%f1688, %f1687, %f1685, %f1686;
	mov.f32 	%f1689, 0f3DAAAABD;
	fma.rn.f32 	%f1690, %f1688, %f1685, %f1689;
	mul.rn.f32 	%f1691, %f1690, %f1685;
	mul.rn.f32 	%f1692, %f1691, %f1684;
	sub.f32 	%f1693, %f318, %f1684;
	neg.f32 	%f1694, %f1684;
	add.f32 	%f1695, %f1693, %f1693;
	fma.rn.f32 	%f1696, %f1694, %f318, %f1695;
	mul.rn.f32 	%f1697, %f1680, %f1696;
	add.f32 	%f1698, %f1692, %f1684;
	sub.f32 	%f1699, %f1684, %f1698;
	add.f32 	%f1700, %f1692, %f1699;
	add.f32 	%f1701, %f1697, %f1700;
	add.f32 	%f1702, %f1698, %f1701;
	sub.f32 	%f1703, %f1698, %f1702;
	add.f32 	%f1704, %f1701, %f1703;
	add.f32 	%f1705, %f321, %f1702;
	sub.f32 	%f1706, %f321, %f1705;
	add.f32 	%f1707, %f1702, %f1706;
	add.f32 	%f1708, %f1704, %f1707;
	add.f32 	%f1709, %f322, %f1708;
	add.f32 	%f1710, %f1705, %f1709;
	sub.f32 	%f1711, %f1705, %f1710;
	add.f32 	%f1712, %f1709, %f1711;
	mul.rn.f32 	%f1714, %f1531, %f1710;
	neg.f32 	%f1715, %f1714;
	fma.rn.f32 	%f1716, %f1531, %f1710, %f1715;
	fma.rn.f32 	%f1717, %f1531, %f1712, %f1716;
	mov.f32 	%f1718, 0f00000000;
	fma.rn.f32 	%f1719, %f1718, %f1710, %f1717;
	add.rn.f32 	%f1720, %f1714, %f1719;
	neg.f32 	%f1721, %f1720;
	add.rn.f32 	%f1722, %f1714, %f1721;
	add.rn.f32 	%f1723, %f1722, %f1719;
	mov.b32 	 %r621, %f1720;
	setp.eq.s32	%p429, %r621, 1118925336;
	add.s32 	%r622, %r621, -1;
	mov.b32 	 %f1724, %r622;
	add.f32 	%f1725, %f1723, 0f37000000;
	selp.f32	%f1726, %f1724, %f1720, %p429;
	selp.f32	%f376, %f1725, %f1723, %p429;
	mul.f32 	%f1727, %f1726, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1728, %f1727;
	mov.f32 	%f1729, 0fBF317200;
	fma.rn.f32 	%f1730, %f1728, %f1729, %f1726;
	mov.f32 	%f1731, 0fB5BFBE8E;
	fma.rn.f32 	%f1732, %f1728, %f1731, %f1730;
	mul.f32 	%f1733, %f1732, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1734, %f1733;
	add.f32 	%f1735, %f1728, 0f00000000;
	ex2.approx.f32 	%f1736, %f1735;
	mul.f32 	%f1737, %f1734, %f1736;
	setp.lt.f32	%p430, %f1726, 0fC2D20000;
	selp.f32	%f1738, 0f00000000, %f1737, %p430;
	setp.gt.f32	%p431, %f1726, 0f42D20000;
	selp.f32	%f2773, 0f7F800000, %f1738, %p431;
	setp.eq.f32	%p432, %f2773, 0f7F800000;
	@%p432 bra 	BB2_356;

	fma.rn.f32 	%f2773, %f2773, %f376, %f2773;

BB2_356:
	mov.b32 	 %r623, %f2773;
	xor.b32  	%r624, %r623, -2147483648;
	mov.b32 	 %f1739, %r624;
	selp.f32	%f380, %f1739, %f2773, %p25;
	setp.eq.f32	%p433, %f315, 0f00000000;
	selp.f32	%f2774, %f323, %f380, %p433;
	@%p27 bra 	BB2_358;

	cvt.rzi.f32.f32	%f1741, %f1531;
	setp.neu.f32	%p434, %f1741, 0f40000000;
	selp.f32	%f2774, 0f7FFFFFFF, %f380, %p434;

BB2_358:
	setp.gtu.f32	%p435, %f317, 0f7F800000;
	selp.f32	%f1744, %f324, %f2774, %p435;
	setp.neu.f32	%p436, %f317, 0f7F800000;
	selp.f32	%f1745, %f1744, %f325, %p436;
	setp.gt.s32	%p437, %r114, 2139095039;
	selp.f32	%f1746, %f1745, %f2774, %p437;
	mul.f32 	%f1747, %f1746, 0fBF000000;
	setp.eq.f32	%p438, %f315, 0f3F800000;
	selp.f32	%f1748, 0fBF000000, %f1747, %p438;
	mul.f32 	%f1749, %f1748, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1750, %f1749;
	fma.rn.f32 	%f1752, %f1750, %f1729, %f1748;
	fma.rn.f32 	%f1754, %f1750, %f1731, %f1752;
	mul.f32 	%f1755, %f1754, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1756, %f1755;
	add.f32 	%f1757, %f1750, 0f00000000;
	ex2.approx.f32 	%f1758, %f1757;
	mul.f32 	%f1759, %f1756, %f1758;
	setp.lt.f32	%p439, %f1748, 0fC2D20000;
	selp.f32	%f1760, 0f00000000, %f1759, %p439;
	setp.gt.f32	%p440, %f1748, 0f42D20000;
	selp.f32	%f384, 0f7F800000, %f1760, %p440;
	// inline asm
	rcp.approx.ftz.f32 %f1742,%f329;
	// inline asm
	mul.f32 	%f1761, %f1742, %f330;
	mul.f32 	%f1762, %f1761, %f1761;
	fma.rn.f32 	%f1765, %f1687, %f1762, %f1686;
	fma.rn.f32 	%f1767, %f1765, %f1762, %f1689;
	mul.rn.f32 	%f1768, %f1767, %f1762;
	mul.rn.f32 	%f1769, %f1768, %f1761;
	sub.f32 	%f1770, %f328, %f1761;
	neg.f32 	%f1771, %f1761;
	add.f32 	%f1772, %f1770, %f1770;
	fma.rn.f32 	%f1773, %f1771, %f328, %f1772;
	mul.rn.f32 	%f1774, %f1742, %f1773;
	add.f32 	%f1775, %f1769, %f1761;
	sub.f32 	%f1776, %f1761, %f1775;
	add.f32 	%f1777, %f1769, %f1776;
	add.f32 	%f1778, %f1774, %f1777;
	add.f32 	%f1779, %f1775, %f1778;
	sub.f32 	%f1780, %f1775, %f1779;
	add.f32 	%f1781, %f1778, %f1780;
	add.f32 	%f1782, %f331, %f1779;
	sub.f32 	%f1783, %f331, %f1782;
	add.f32 	%f1784, %f1779, %f1783;
	add.f32 	%f1785, %f1781, %f1784;
	add.f32 	%f1786, %f332, %f1785;
	add.f32 	%f1787, %f1782, %f1786;
	sub.f32 	%f1788, %f1782, %f1787;
	add.f32 	%f1789, %f1786, %f1788;
	mul.rn.f32 	%f1791, %f1531, %f1787;
	neg.f32 	%f1792, %f1791;
	fma.rn.f32 	%f1793, %f1531, %f1787, %f1792;
	fma.rn.f32 	%f1794, %f1531, %f1789, %f1793;
	fma.rn.f32 	%f1796, %f1718, %f1787, %f1794;
	add.rn.f32 	%f1797, %f1791, %f1796;
	neg.f32 	%f1798, %f1797;
	add.rn.f32 	%f1799, %f1791, %f1798;
	add.rn.f32 	%f1800, %f1799, %f1796;
	mov.b32 	 %r625, %f1797;
	setp.eq.s32	%p441, %r625, 1118925336;
	add.s32 	%r626, %r625, -1;
	mov.b32 	 %f1801, %r626;
	add.f32 	%f1802, %f1800, 0f37000000;
	selp.f32	%f1803, %f1801, %f1797, %p441;
	selp.f32	%f385, %f1802, %f1800, %p441;
	mul.f32 	%f1804, %f1803, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1805, %f1804;
	fma.rn.f32 	%f1806, %f1805, %f1729, %f1803;
	fma.rn.f32 	%f1807, %f1805, %f1731, %f1806;
	mul.f32 	%f1808, %f1807, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1809, %f1808;
	add.f32 	%f1810, %f1805, 0f00000000;
	ex2.approx.f32 	%f1811, %f1810;
	mul.f32 	%f1812, %f1809, %f1811;
	setp.lt.f32	%p442, %f1803, 0fC2D20000;
	selp.f32	%f1813, 0f00000000, %f1812, %p442;
	setp.gt.f32	%p443, %f1803, 0f42D20000;
	selp.f32	%f2775, 0f7F800000, %f1813, %p443;
	setp.eq.f32	%p444, %f2775, 0f7F800000;
	@%p444 bra 	BB2_360;

	fma.rn.f32 	%f2775, %f2775, %f385, %f2775;

BB2_360:
	mov.b32 	 %r627, %f2775;
	xor.b32  	%r628, %r627, -2147483648;
	mov.b32 	 %f1814, %r628;
	selp.f32	%f389, %f1814, %f2775, %p26;
	setp.eq.f32	%p445, %f326, 0f00000000;
	selp.f32	%f2776, %f333, %f389, %p445;
	@%p28 bra 	BB2_362;

	cvt.rzi.f32.f32	%f1816, %f1531;
	setp.neu.f32	%p446, %f1816, 0f40000000;
	selp.f32	%f2776, 0f7FFFFFFF, %f389, %p446;

BB2_362:
	setp.gtu.f32	%p447, %f327, 0f7F800000;
	selp.f32	%f1819, %f334, %f2776, %p447;
	setp.neu.f32	%p448, %f327, 0f7F800000;
	selp.f32	%f1820, %f1819, %f335, %p448;
	setp.gt.s32	%p449, %r115, 2139095039;
	selp.f32	%f1821, %f1820, %f2776, %p449;
	mul.f32 	%f1822, %f1821, 0fBF000000;
	setp.eq.f32	%p450, %f326, 0f3F800000;
	selp.f32	%f1823, 0fBF000000, %f1822, %p450;
	mul.f32 	%f1824, %f1823, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1825, %f1824;
	fma.rn.f32 	%f1827, %f1825, %f1729, %f1823;
	fma.rn.f32 	%f1829, %f1825, %f1731, %f1827;
	mul.f32 	%f1830, %f1829, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1831, %f1830;
	add.f32 	%f1832, %f1825, 0f00000000;
	ex2.approx.f32 	%f1833, %f1832;
	mul.f32 	%f1834, %f1831, %f1833;
	setp.lt.f32	%p451, %f1823, 0fC2D20000;
	selp.f32	%f1835, 0f00000000, %f1834, %p451;
	setp.gt.f32	%p452, %f1823, 0f42D20000;
	selp.f32	%f1836, 0f7F800000, %f1835, %p452;
	sub.f32 	%f1837, %f384, %f1836;
	mul.f32 	%f1838, %f288, %f1837;
	mul.f32 	%f393, %f373, %f1838;
	add.f32 	%f1839, %f359, 0f3F000000;
	sub.f32 	%f1840, %f1839, %f2735;
	div.rn.f32 	%f394, %f1840, %f2732;
	abs.f32 	%f395, %f394;
	setp.lt.f32	%p453, %f395, 0f00800000;
	mul.f32 	%f1841, %f395, 0f4B800000;
	selp.f32	%f1842, 0fC3170000, 0fC2FE0000, %p453;
	selp.f32	%f1843, %f1841, %f395, %p453;
	mov.b32 	 %r629, %f1843;
	and.b32  	%r630, %r629, 8388607;
	or.b32  	%r631, %r630, 1065353216;
	mov.b32 	 %f1844, %r631;
	shr.u32 	%r632, %r629, 23;
	cvt.rn.f32.u32	%f1845, %r632;
	add.f32 	%f1846, %f1842, %f1845;
	setp.gt.f32	%p454, %f1844, 0f3FB504F3;
	mul.f32 	%f1847, %f1844, 0f3F000000;
	add.f32 	%f1848, %f1846, 0f3F800000;
	selp.f32	%f1849, %f1847, %f1844, %p454;
	selp.f32	%f1850, %f1848, %f1846, %p454;
	add.f32 	%f396, %f1849, 0fBF800000;
	add.f32 	%f1818, %f1849, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1817,%f1818;
	// inline asm
	add.f32 	%f398, %f396, %f396;
	mul.f32 	%f1851, %f1817, %f398;
	mul.f32 	%f1852, %f1851, %f1851;
	fma.rn.f32 	%f1855, %f1687, %f1852, %f1686;
	fma.rn.f32 	%f1857, %f1855, %f1852, %f1689;
	mul.rn.f32 	%f1858, %f1857, %f1852;
	mul.rn.f32 	%f1859, %f1858, %f1851;
	sub.f32 	%f1860, %f396, %f1851;
	neg.f32 	%f1861, %f1851;
	add.f32 	%f1862, %f1860, %f1860;
	fma.rn.f32 	%f1863, %f1861, %f396, %f1862;
	mul.rn.f32 	%f1864, %f1817, %f1863;
	add.f32 	%f1865, %f1859, %f1851;
	sub.f32 	%f1866, %f1851, %f1865;
	add.f32 	%f1867, %f1859, %f1866;
	add.f32 	%f1868, %f1864, %f1867;
	add.f32 	%f1869, %f1865, %f1868;
	sub.f32 	%f1870, %f1865, %f1869;
	add.f32 	%f1871, %f1868, %f1870;
	mul.rn.f32 	%f399, %f1850, %f1543;
	mul.rn.f32 	%f400, %f1850, %f1544;
	add.f32 	%f1874, %f399, %f1869;
	sub.f32 	%f1875, %f399, %f1874;
	add.f32 	%f1876, %f1869, %f1875;
	add.f32 	%f1877, %f1871, %f1876;
	add.f32 	%f1878, %f400, %f1877;
	add.f32 	%f1879, %f1874, %f1878;
	sub.f32 	%f1880, %f1874, %f1879;
	add.f32 	%f1881, %f1878, %f1880;
	mul.rn.f32 	%f1883, %f1531, %f1879;
	neg.f32 	%f1884, %f1883;
	fma.rn.f32 	%f1885, %f1531, %f1879, %f1884;
	fma.rn.f32 	%f1886, %f1531, %f1881, %f1885;
	fma.rn.f32 	%f1888, %f1718, %f1879, %f1886;
	add.rn.f32 	%f1889, %f1883, %f1888;
	neg.f32 	%f1890, %f1889;
	add.rn.f32 	%f1891, %f1883, %f1890;
	add.rn.f32 	%f1892, %f1891, %f1888;
	mov.b32 	 %r633, %f1889;
	setp.eq.s32	%p455, %r633, 1118925336;
	add.s32 	%r634, %r633, -1;
	mov.b32 	 %f1893, %r634;
	add.f32 	%f1894, %f1892, 0f37000000;
	selp.f32	%f1895, %f1893, %f1889, %p455;
	selp.f32	%f401, %f1894, %f1892, %p455;
	mul.f32 	%f1896, %f1895, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1897, %f1896;
	fma.rn.f32 	%f1898, %f1897, %f1729, %f1895;
	fma.rn.f32 	%f1899, %f1897, %f1731, %f1898;
	mul.f32 	%f1900, %f1899, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1901, %f1900;
	add.f32 	%f1902, %f1897, 0f00000000;
	ex2.approx.f32 	%f1903, %f1902;
	mul.f32 	%f1904, %f1901, %f1903;
	setp.lt.f32	%p456, %f1895, 0fC2D20000;
	selp.f32	%f1905, 0f00000000, %f1904, %p456;
	setp.gt.f32	%p457, %f1895, 0f42D20000;
	selp.f32	%f2777, 0f7F800000, %f1905, %p457;
	setp.eq.f32	%p458, %f2777, 0f7F800000;
	@%p458 bra 	BB2_364;

	fma.rn.f32 	%f2777, %f2777, %f401, %f2777;

BB2_364:
	setp.lt.f32	%p459, %f394, 0f00000000;
	and.pred  	%p29, %p459, %p414;
	mov.b32 	 %r635, %f2777;
	xor.b32  	%r636, %r635, -2147483648;
	mov.b32 	 %f1906, %r636;
	selp.f32	%f2779, %f1906, %f2777, %p29;
	setp.eq.f32	%p461, %f394, 0f00000000;
	@%p461 bra 	BB2_367;
	bra.uni 	BB2_365;

BB2_367:
	add.f32 	%f1909, %f394, %f394;
	selp.f32	%f2779, %f1909, 0f00000000, %p414;
	bra.uni 	BB2_368;

BB2_365:
	setp.geu.f32	%p462, %f394, 0f00000000;
	@%p462 bra 	BB2_368;

	cvt.rzi.f32.f32	%f1908, %f1531;
	setp.neu.f32	%p463, %f1908, 0f40000000;
	selp.f32	%f2779, 0f7FFFFFFF, %f2779, %p463;

BB2_368:
	add.f32 	%f1910, %f395, 0f40000000;
	mov.b32 	 %r119, %f1910;
	setp.lt.s32	%p465, %r119, 2139095040;
	@%p465 bra 	BB2_373;

	setp.gtu.f32	%p466, %f395, 0f7F800000;
	@%p466 bra 	BB2_372;
	bra.uni 	BB2_370;

BB2_372:
	add.f32 	%f2779, %f394, 0f40000000;
	bra.uni 	BB2_373;

BB2_370:
	setp.neu.f32	%p467, %f395, 0f7F800000;
	@%p467 bra 	BB2_373;

	selp.f32	%f2779, 0fFF800000, 0f7F800000, %p29;

BB2_373:
	mul.f32 	%f1913, %f2779, 0fBF000000;
	setp.eq.f32	%p468, %f394, 0f3F800000;
	selp.f32	%f1914, 0fBF000000, %f1913, %p468;
	mul.f32 	%f1915, %f1914, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1916, %f1915;
	fma.rn.f32 	%f1918, %f1916, %f1729, %f1914;
	fma.rn.f32 	%f1920, %f1916, %f1731, %f1918;
	mul.f32 	%f1921, %f1920, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1922, %f1921;
	add.f32 	%f1923, %f1916, 0f00000000;
	ex2.approx.f32 	%f1924, %f1923;
	mul.f32 	%f1925, %f1922, %f1924;
	setp.lt.f32	%p469, %f1914, 0fC2D20000;
	selp.f32	%f1926, 0f00000000, %f1925, %p469;
	setp.gt.f32	%p470, %f1914, 0f42D20000;
	selp.f32	%f412, 0f7F800000, %f1926, %p470;
	add.f32 	%f1927, %f359, 0fBF000000;
	sub.f32 	%f1928, %f1927, %f2735;
	div.rn.f32 	%f413, %f1928, %f2732;
	abs.f32 	%f414, %f413;
	setp.lt.f32	%p471, %f414, 0f00800000;
	mul.f32 	%f1929, %f414, 0f4B800000;
	selp.f32	%f1930, 0fC3170000, 0fC2FE0000, %p471;
	selp.f32	%f1931, %f1929, %f414, %p471;
	mov.b32 	 %r637, %f1931;
	and.b32  	%r638, %r637, 8388607;
	or.b32  	%r639, %r638, 1065353216;
	mov.b32 	 %f1932, %r639;
	shr.u32 	%r640, %r637, 23;
	cvt.rn.f32.u32	%f1933, %r640;
	add.f32 	%f1934, %f1930, %f1933;
	setp.gt.f32	%p472, %f1932, 0f3FB504F3;
	mul.f32 	%f1935, %f1932, 0f3F000000;
	add.f32 	%f1936, %f1934, 0f3F800000;
	selp.f32	%f1937, %f1935, %f1932, %p472;
	selp.f32	%f1938, %f1936, %f1934, %p472;
	add.f32 	%f415, %f1937, 0fBF800000;
	add.f32 	%f1912, %f1937, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1911,%f1912;
	// inline asm
	add.f32 	%f417, %f415, %f415;
	mul.f32 	%f1939, %f1911, %f417;
	mul.f32 	%f1940, %f1939, %f1939;
	fma.rn.f32 	%f1943, %f1687, %f1940, %f1686;
	fma.rn.f32 	%f1945, %f1943, %f1940, %f1689;
	mul.rn.f32 	%f1946, %f1945, %f1940;
	mul.rn.f32 	%f1947, %f1946, %f1939;
	sub.f32 	%f1948, %f415, %f1939;
	neg.f32 	%f1949, %f1939;
	add.f32 	%f1950, %f1948, %f1948;
	fma.rn.f32 	%f1951, %f1949, %f415, %f1950;
	mul.rn.f32 	%f1952, %f1911, %f1951;
	add.f32 	%f1953, %f1947, %f1939;
	sub.f32 	%f1954, %f1939, %f1953;
	add.f32 	%f1955, %f1947, %f1954;
	add.f32 	%f1956, %f1952, %f1955;
	add.f32 	%f1957, %f1953, %f1956;
	sub.f32 	%f1958, %f1953, %f1957;
	add.f32 	%f1959, %f1956, %f1958;
	mul.rn.f32 	%f418, %f1938, %f1543;
	mul.rn.f32 	%f419, %f1938, %f1544;
	add.f32 	%f1962, %f418, %f1957;
	sub.f32 	%f1963, %f418, %f1962;
	add.f32 	%f1964, %f1957, %f1963;
	add.f32 	%f1965, %f1959, %f1964;
	add.f32 	%f1966, %f419, %f1965;
	add.f32 	%f1967, %f1962, %f1966;
	sub.f32 	%f1968, %f1962, %f1967;
	add.f32 	%f1969, %f1966, %f1968;
	mul.rn.f32 	%f1971, %f1531, %f1967;
	neg.f32 	%f1972, %f1971;
	fma.rn.f32 	%f1973, %f1531, %f1967, %f1972;
	fma.rn.f32 	%f1974, %f1531, %f1969, %f1973;
	fma.rn.f32 	%f1976, %f1718, %f1967, %f1974;
	add.rn.f32 	%f1977, %f1971, %f1976;
	neg.f32 	%f1978, %f1977;
	add.rn.f32 	%f1979, %f1971, %f1978;
	add.rn.f32 	%f1980, %f1979, %f1976;
	mov.b32 	 %r641, %f1977;
	setp.eq.s32	%p473, %r641, 1118925336;
	add.s32 	%r642, %r641, -1;
	mov.b32 	 %f1981, %r642;
	add.f32 	%f1982, %f1980, 0f37000000;
	selp.f32	%f1983, %f1981, %f1977, %p473;
	selp.f32	%f420, %f1982, %f1980, %p473;
	mul.f32 	%f1984, %f1983, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1985, %f1984;
	fma.rn.f32 	%f1986, %f1985, %f1729, %f1983;
	fma.rn.f32 	%f1987, %f1985, %f1731, %f1986;
	mul.f32 	%f1988, %f1987, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1989, %f1988;
	add.f32 	%f1990, %f1985, 0f00000000;
	ex2.approx.f32 	%f1991, %f1990;
	mul.f32 	%f1992, %f1989, %f1991;
	setp.lt.f32	%p474, %f1983, 0fC2D20000;
	selp.f32	%f1993, 0f00000000, %f1992, %p474;
	setp.gt.f32	%p475, %f1983, 0f42D20000;
	selp.f32	%f2780, 0f7F800000, %f1993, %p475;
	setp.eq.f32	%p476, %f2780, 0f7F800000;
	@%p476 bra 	BB2_375;

	fma.rn.f32 	%f2780, %f2780, %f420, %f2780;

BB2_375:
	setp.lt.f32	%p477, %f413, 0f00000000;
	and.pred  	%p30, %p477, %p414;
	mov.b32 	 %r643, %f2780;
	xor.b32  	%r644, %r643, -2147483648;
	mov.b32 	 %f1994, %r644;
	selp.f32	%f2782, %f1994, %f2780, %p30;
	setp.eq.f32	%p479, %f413, 0f00000000;
	@%p479 bra 	BB2_378;
	bra.uni 	BB2_376;

BB2_378:
	add.f32 	%f1997, %f413, %f413;
	selp.f32	%f2782, %f1997, 0f00000000, %p414;
	bra.uni 	BB2_379;

BB2_376:
	setp.geu.f32	%p480, %f413, 0f00000000;
	@%p480 bra 	BB2_379;

	cvt.rzi.f32.f32	%f1996, %f1531;
	setp.neu.f32	%p481, %f1996, 0f40000000;
	selp.f32	%f2782, 0f7FFFFFFF, %f2782, %p481;

BB2_379:
	add.f32 	%f1998, %f414, 0f40000000;
	mov.b32 	 %r120, %f1998;
	setp.lt.s32	%p483, %r120, 2139095040;
	@%p483 bra 	BB2_384;

	setp.gtu.f32	%p484, %f414, 0f7F800000;
	@%p484 bra 	BB2_383;
	bra.uni 	BB2_381;

BB2_383:
	add.f32 	%f2782, %f413, 0f40000000;
	bra.uni 	BB2_384;

BB2_381:
	setp.neu.f32	%p485, %f414, 0f7F800000;
	@%p485 bra 	BB2_384;

	selp.f32	%f2782, 0fFF800000, 0f7F800000, %p30;

BB2_384:
	mul.f32 	%f2001, %f2782, 0fBF000000;
	setp.eq.f32	%p486, %f413, 0f3F800000;
	selp.f32	%f2002, 0fBF000000, %f2001, %p486;
	mul.f32 	%f2003, %f2002, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2004, %f2003;
	fma.rn.f32 	%f2006, %f2004, %f1729, %f2002;
	fma.rn.f32 	%f2008, %f2004, %f1731, %f2006;
	mul.f32 	%f2009, %f2008, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2010, %f2009;
	add.f32 	%f2011, %f2004, 0f00000000;
	ex2.approx.f32 	%f2012, %f2011;
	mul.f32 	%f2013, %f2010, %f2012;
	setp.lt.f32	%p487, %f2002, 0fC2D20000;
	selp.f32	%f2014, 0f00000000, %f2013, %p487;
	setp.gt.f32	%p488, %f2002, 0f42D20000;
	selp.f32	%f2015, 0f7F800000, %f2014, %p488;
	sub.f32 	%f2016, %f412, %f2015;
	mul.f32 	%f2017, %f288, %f2016;
	mul.f32 	%f431, %f358, %f2017;
	// inline asm
	rcp.approx.ftz.f32 %f1999,%f319;
	// inline asm
	mul.f32 	%f2018, %f1999, %f320;
	mul.f32 	%f2019, %f2018, %f2018;
	fma.rn.f32 	%f2022, %f1687, %f2019, %f1686;
	fma.rn.f32 	%f2024, %f2022, %f2019, %f1689;
	mul.rn.f32 	%f2025, %f2024, %f2019;
	mul.rn.f32 	%f2026, %f2025, %f2018;
	sub.f32 	%f2027, %f318, %f2018;
	neg.f32 	%f2028, %f2018;
	add.f32 	%f2029, %f2027, %f2027;
	fma.rn.f32 	%f2030, %f2028, %f318, %f2029;
	mul.rn.f32 	%f2031, %f1999, %f2030;
	add.f32 	%f2032, %f2026, %f2018;
	sub.f32 	%f2033, %f2018, %f2032;
	add.f32 	%f2034, %f2026, %f2033;
	add.f32 	%f2035, %f2031, %f2034;
	add.f32 	%f2036, %f2032, %f2035;
	sub.f32 	%f2037, %f2032, %f2036;
	add.f32 	%f2038, %f2035, %f2037;
	add.f32 	%f2039, %f321, %f2036;
	sub.f32 	%f2040, %f321, %f2039;
	add.f32 	%f2041, %f2036, %f2040;
	add.f32 	%f2042, %f2038, %f2041;
	add.f32 	%f2043, %f322, %f2042;
	add.f32 	%f2044, %f2039, %f2043;
	sub.f32 	%f2045, %f2039, %f2044;
	add.f32 	%f2046, %f2043, %f2045;
	mul.rn.f32 	%f2048, %f1531, %f2044;
	neg.f32 	%f2049, %f2048;
	fma.rn.f32 	%f2050, %f1531, %f2044, %f2049;
	fma.rn.f32 	%f2051, %f1531, %f2046, %f2050;
	fma.rn.f32 	%f2053, %f1718, %f2044, %f2051;
	add.rn.f32 	%f2054, %f2048, %f2053;
	neg.f32 	%f2055, %f2054;
	add.rn.f32 	%f2056, %f2048, %f2055;
	add.rn.f32 	%f2057, %f2056, %f2053;
	mov.b32 	 %r645, %f2054;
	setp.eq.s32	%p489, %r645, 1118925336;
	add.s32 	%r646, %r645, -1;
	mov.b32 	 %f2058, %r646;
	add.f32 	%f2059, %f2057, 0f37000000;
	selp.f32	%f2060, %f2058, %f2054, %p489;
	selp.f32	%f432, %f2059, %f2057, %p489;
	mul.f32 	%f2061, %f2060, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2062, %f2061;
	fma.rn.f32 	%f2063, %f2062, %f1729, %f2060;
	fma.rn.f32 	%f2064, %f2062, %f1731, %f2063;
	mul.f32 	%f2065, %f2064, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2066, %f2065;
	add.f32 	%f2067, %f2062, 0f00000000;
	ex2.approx.f32 	%f2068, %f2067;
	mul.f32 	%f2069, %f2066, %f2068;
	setp.lt.f32	%p490, %f2060, 0fC2D20000;
	selp.f32	%f2070, 0f00000000, %f2069, %p490;
	setp.gt.f32	%p491, %f2060, 0f42D20000;
	selp.f32	%f2783, 0f7F800000, %f2070, %p491;
	setp.eq.f32	%p492, %f2783, 0f7F800000;
	@%p492 bra 	BB2_386;

	fma.rn.f32 	%f2783, %f2783, %f432, %f2783;

BB2_386:
	mov.b32 	 %r647, %f2783;
	xor.b32  	%r648, %r647, -2147483648;
	mov.b32 	 %f2071, %r648;
	selp.f32	%f436, %f2071, %f2783, %p25;
	selp.f32	%f2784, %f323, %f436, %p433;
	@%p27 bra 	BB2_388;

	cvt.rzi.f32.f32	%f2073, %f1531;
	setp.neu.f32	%p494, %f2073, 0f40000000;
	selp.f32	%f2784, 0f7FFFFFFF, %f436, %p494;

BB2_388:
	selp.f32	%f2076, %f324, %f2784, %p435;
	selp.f32	%f2077, %f2076, %f325, %p436;
	selp.f32	%f2078, %f2077, %f2784, %p437;
	mul.f32 	%f2079, %f2078, 0fBF000000;
	selp.f32	%f2080, 0fBF000000, %f2079, %p438;
	mul.f32 	%f2081, %f2080, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2082, %f2081;
	fma.rn.f32 	%f2084, %f2082, %f1729, %f2080;
	fma.rn.f32 	%f2086, %f2082, %f1731, %f2084;
	mul.f32 	%f2087, %f2086, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2088, %f2087;
	add.f32 	%f2089, %f2082, 0f00000000;
	ex2.approx.f32 	%f2090, %f2089;
	mul.f32 	%f2091, %f2088, %f2090;
	setp.lt.f32	%p499, %f2080, 0fC2D20000;
	selp.f32	%f2092, 0f00000000, %f2091, %p499;
	setp.gt.f32	%p500, %f2080, 0f42D20000;
	selp.f32	%f440, 0f7F800000, %f2092, %p500;
	// inline asm
	rcp.approx.ftz.f32 %f2074,%f329;
	// inline asm
	mul.f32 	%f2093, %f2074, %f330;
	mul.f32 	%f2094, %f2093, %f2093;
	fma.rn.f32 	%f2097, %f1687, %f2094, %f1686;
	fma.rn.f32 	%f2099, %f2097, %f2094, %f1689;
	mul.rn.f32 	%f2100, %f2099, %f2094;
	mul.rn.f32 	%f2101, %f2100, %f2093;
	sub.f32 	%f2102, %f328, %f2093;
	neg.f32 	%f2103, %f2093;
	add.f32 	%f2104, %f2102, %f2102;
	fma.rn.f32 	%f2105, %f2103, %f328, %f2104;
	mul.rn.f32 	%f2106, %f2074, %f2105;
	add.f32 	%f2107, %f2101, %f2093;
	sub.f32 	%f2108, %f2093, %f2107;
	add.f32 	%f2109, %f2101, %f2108;
	add.f32 	%f2110, %f2106, %f2109;
	add.f32 	%f2111, %f2107, %f2110;
	sub.f32 	%f2112, %f2107, %f2111;
	add.f32 	%f2113, %f2110, %f2112;
	add.f32 	%f2114, %f331, %f2111;
	sub.f32 	%f2115, %f331, %f2114;
	add.f32 	%f2116, %f2111, %f2115;
	add.f32 	%f2117, %f2113, %f2116;
	add.f32 	%f2118, %f332, %f2117;
	add.f32 	%f2119, %f2114, %f2118;
	sub.f32 	%f2120, %f2114, %f2119;
	add.f32 	%f2121, %f2118, %f2120;
	mul.rn.f32 	%f2123, %f1531, %f2119;
	neg.f32 	%f2124, %f2123;
	fma.rn.f32 	%f2125, %f1531, %f2119, %f2124;
	fma.rn.f32 	%f2126, %f1531, %f2121, %f2125;
	fma.rn.f32 	%f2128, %f1718, %f2119, %f2126;
	add.rn.f32 	%f2129, %f2123, %f2128;
	neg.f32 	%f2130, %f2129;
	add.rn.f32 	%f2131, %f2123, %f2130;
	add.rn.f32 	%f2132, %f2131, %f2128;
	mov.b32 	 %r649, %f2129;
	setp.eq.s32	%p501, %r649, 1118925336;
	add.s32 	%r650, %r649, -1;
	mov.b32 	 %f2133, %r650;
	add.f32 	%f2134, %f2132, 0f37000000;
	selp.f32	%f2135, %f2133, %f2129, %p501;
	selp.f32	%f441, %f2134, %f2132, %p501;
	mul.f32 	%f2136, %f2135, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2137, %f2136;
	fma.rn.f32 	%f2138, %f2137, %f1729, %f2135;
	fma.rn.f32 	%f2139, %f2137, %f1731, %f2138;
	mul.f32 	%f2140, %f2139, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2141, %f2140;
	add.f32 	%f2142, %f2137, 0f00000000;
	ex2.approx.f32 	%f2143, %f2142;
	mul.f32 	%f2144, %f2141, %f2143;
	setp.lt.f32	%p502, %f2135, 0fC2D20000;
	selp.f32	%f2145, 0f00000000, %f2144, %p502;
	setp.gt.f32	%p503, %f2135, 0f42D20000;
	selp.f32	%f2785, 0f7F800000, %f2145, %p503;
	setp.eq.f32	%p504, %f2785, 0f7F800000;
	@%p504 bra 	BB2_390;

	fma.rn.f32 	%f2785, %f2785, %f441, %f2785;

BB2_390:
	mov.b32 	 %r651, %f2785;
	xor.b32  	%r652, %r651, -2147483648;
	mov.b32 	 %f2146, %r652;
	selp.f32	%f445, %f2146, %f2785, %p26;
	selp.f32	%f2786, %f333, %f445, %p445;
	@%p28 bra 	BB2_392;

	cvt.rzi.f32.f32	%f2148, %f1531;
	setp.neu.f32	%p506, %f2148, 0f40000000;
	selp.f32	%f2786, 0f7FFFFFFF, %f445, %p506;

BB2_392:
	selp.f32	%f2151, %f334, %f2786, %p447;
	selp.f32	%f2152, %f2151, %f335, %p448;
	selp.f32	%f2153, %f2152, %f2786, %p449;
	mul.f32 	%f2154, %f2153, 0fBF000000;
	selp.f32	%f2155, 0fBF000000, %f2154, %p450;
	mul.f32 	%f2156, %f2155, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2157, %f2156;
	fma.rn.f32 	%f2159, %f2157, %f1729, %f2155;
	fma.rn.f32 	%f2161, %f2157, %f1731, %f2159;
	mul.f32 	%f2162, %f2161, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2163, %f2162;
	add.f32 	%f2164, %f2157, 0f00000000;
	ex2.approx.f32 	%f2165, %f2164;
	mul.f32 	%f2166, %f2163, %f2165;
	setp.lt.f32	%p511, %f2155, 0fC2D20000;
	selp.f32	%f2167, 0f00000000, %f2166, %p511;
	setp.gt.f32	%p512, %f2155, 0f42D20000;
	selp.f32	%f2168, 0f7F800000, %f2167, %p512;
	mul.f32 	%f2169, %f311, %f2168;
	mul.f32 	%f2170, %f306, %f440;
	sub.f32 	%f2171, %f2170, %f2169;
	mul.f32 	%f2172, %f289, %f2171;
	mul.f32 	%f449, %f373, %f2172;
	// inline asm
	rcp.approx.ftz.f32 %f2149,%f1818;
	// inline asm
	mul.f32 	%f2173, %f2149, %f398;
	mul.f32 	%f2174, %f2173, %f2173;
	fma.rn.f32 	%f2177, %f1687, %f2174, %f1686;
	fma.rn.f32 	%f2179, %f2177, %f2174, %f1689;
	mul.rn.f32 	%f2180, %f2179, %f2174;
	mul.rn.f32 	%f2181, %f2180, %f2173;
	sub.f32 	%f2182, %f396, %f2173;
	neg.f32 	%f2183, %f2173;
	add.f32 	%f2184, %f2182, %f2182;
	fma.rn.f32 	%f2185, %f2183, %f396, %f2184;
	mul.rn.f32 	%f2186, %f2149, %f2185;
	add.f32 	%f2187, %f2181, %f2173;
	sub.f32 	%f2188, %f2173, %f2187;
	add.f32 	%f2189, %f2181, %f2188;
	add.f32 	%f2190, %f2186, %f2189;
	add.f32 	%f2191, %f2187, %f2190;
	sub.f32 	%f2192, %f2187, %f2191;
	add.f32 	%f2193, %f2190, %f2192;
	add.f32 	%f2194, %f399, %f2191;
	sub.f32 	%f2195, %f399, %f2194;
	add.f32 	%f2196, %f2191, %f2195;
	add.f32 	%f2197, %f2193, %f2196;
	add.f32 	%f2198, %f400, %f2197;
	add.f32 	%f2199, %f2194, %f2198;
	sub.f32 	%f2200, %f2194, %f2199;
	add.f32 	%f2201, %f2198, %f2200;
	mul.rn.f32 	%f2203, %f1531, %f2199;
	neg.f32 	%f2204, %f2203;
	fma.rn.f32 	%f2205, %f1531, %f2199, %f2204;
	fma.rn.f32 	%f2206, %f1531, %f2201, %f2205;
	fma.rn.f32 	%f2208, %f1718, %f2199, %f2206;
	add.rn.f32 	%f2209, %f2203, %f2208;
	neg.f32 	%f2210, %f2209;
	add.rn.f32 	%f2211, %f2203, %f2210;
	add.rn.f32 	%f2212, %f2211, %f2208;
	mov.b32 	 %r653, %f2209;
	setp.eq.s32	%p513, %r653, 1118925336;
	add.s32 	%r654, %r653, -1;
	mov.b32 	 %f2213, %r654;
	add.f32 	%f2214, %f2212, 0f37000000;
	selp.f32	%f2215, %f2213, %f2209, %p513;
	selp.f32	%f450, %f2214, %f2212, %p513;
	mul.f32 	%f2216, %f2215, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2217, %f2216;
	fma.rn.f32 	%f2218, %f2217, %f1729, %f2215;
	fma.rn.f32 	%f2219, %f2217, %f1731, %f2218;
	mul.f32 	%f2220, %f2219, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2221, %f2220;
	add.f32 	%f2222, %f2217, 0f00000000;
	ex2.approx.f32 	%f2223, %f2222;
	mul.f32 	%f2224, %f2221, %f2223;
	setp.lt.f32	%p514, %f2215, 0fC2D20000;
	selp.f32	%f2225, 0f00000000, %f2224, %p514;
	setp.gt.f32	%p515, %f2215, 0f42D20000;
	selp.f32	%f2787, 0f7F800000, %f2225, %p515;
	setp.eq.f32	%p516, %f2787, 0f7F800000;
	@%p516 bra 	BB2_394;

	fma.rn.f32 	%f2787, %f2787, %f450, %f2787;

BB2_394:
	mov.b32 	 %r655, %f2787;
	xor.b32  	%r656, %r655, -2147483648;
	mov.b32 	 %f2226, %r656;
	selp.f32	%f2789, %f2226, %f2787, %p29;
	@%p461 bra 	BB2_397;
	bra.uni 	BB2_395;

BB2_397:
	add.f32 	%f2229, %f394, %f394;
	selp.f32	%f2789, %f2229, 0f00000000, %p414;
	bra.uni 	BB2_398;

BB2_395:
	setp.geu.f32	%p518, %f394, 0f00000000;
	@%p518 bra 	BB2_398;

	cvt.rzi.f32.f32	%f2228, %f1531;
	setp.neu.f32	%p519, %f2228, 0f40000000;
	selp.f32	%f2789, 0f7FFFFFFF, %f2789, %p519;

BB2_398:
	@%p465 bra 	BB2_403;

	setp.gtu.f32	%p522, %f395, 0f7F800000;
	@%p522 bra 	BB2_402;
	bra.uni 	BB2_400;

BB2_402:
	add.f32 	%f2789, %f394, 0f40000000;
	bra.uni 	BB2_403;

BB2_400:
	setp.neu.f32	%p523, %f395, 0f7F800000;
	@%p523 bra 	BB2_403;

	selp.f32	%f2789, 0fFF800000, 0f7F800000, %p29;

BB2_403:
	mul.f32 	%f2232, %f2789, 0fBF000000;
	selp.f32	%f2233, 0fBF000000, %f2232, %p468;
	mul.f32 	%f2234, %f2233, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2235, %f2234;
	fma.rn.f32 	%f2237, %f2235, %f1729, %f2233;
	fma.rn.f32 	%f2239, %f2235, %f1731, %f2237;
	mul.f32 	%f2240, %f2239, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2241, %f2240;
	add.f32 	%f2242, %f2235, 0f00000000;
	ex2.approx.f32 	%f2243, %f2242;
	mul.f32 	%f2244, %f2241, %f2243;
	setp.lt.f32	%p525, %f2233, 0fC2D20000;
	selp.f32	%f2245, 0f00000000, %f2244, %p525;
	setp.gt.f32	%p526, %f2233, 0f42D20000;
	selp.f32	%f461, 0f7F800000, %f2245, %p526;
	// inline asm
	rcp.approx.ftz.f32 %f2230,%f1912;
	// inline asm
	mul.f32 	%f2246, %f2230, %f417;
	mul.f32 	%f2247, %f2246, %f2246;
	fma.rn.f32 	%f2250, %f1687, %f2247, %f1686;
	fma.rn.f32 	%f2252, %f2250, %f2247, %f1689;
	mul.rn.f32 	%f2253, %f2252, %f2247;
	mul.rn.f32 	%f2254, %f2253, %f2246;
	sub.f32 	%f2255, %f415, %f2246;
	neg.f32 	%f2256, %f2246;
	add.f32 	%f2257, %f2255, %f2255;
	fma.rn.f32 	%f2258, %f2256, %f415, %f2257;
	mul.rn.f32 	%f2259, %f2230, %f2258;
	add.f32 	%f2260, %f2254, %f2246;
	sub.f32 	%f2261, %f2246, %f2260;
	add.f32 	%f2262, %f2254, %f2261;
	add.f32 	%f2263, %f2259, %f2262;
	add.f32 	%f2264, %f2260, %f2263;
	sub.f32 	%f2265, %f2260, %f2264;
	add.f32 	%f2266, %f2263, %f2265;
	add.f32 	%f2267, %f418, %f2264;
	sub.f32 	%f2268, %f418, %f2267;
	add.f32 	%f2269, %f2264, %f2268;
	add.f32 	%f2270, %f2266, %f2269;
	add.f32 	%f2271, %f419, %f2270;
	add.f32 	%f2272, %f2267, %f2271;
	sub.f32 	%f2273, %f2267, %f2272;
	add.f32 	%f2274, %f2271, %f2273;
	mul.rn.f32 	%f2276, %f1531, %f2272;
	neg.f32 	%f2277, %f2276;
	fma.rn.f32 	%f2278, %f1531, %f2272, %f2277;
	fma.rn.f32 	%f2279, %f1531, %f2274, %f2278;
	fma.rn.f32 	%f2281, %f1718, %f2272, %f2279;
	add.rn.f32 	%f2282, %f2276, %f2281;
	neg.f32 	%f2283, %f2282;
	add.rn.f32 	%f2284, %f2276, %f2283;
	add.rn.f32 	%f2285, %f2284, %f2281;
	mov.b32 	 %r657, %f2282;
	setp.eq.s32	%p527, %r657, 1118925336;
	add.s32 	%r658, %r657, -1;
	mov.b32 	 %f2286, %r658;
	add.f32 	%f2287, %f2285, 0f37000000;
	selp.f32	%f2288, %f2286, %f2282, %p527;
	selp.f32	%f462, %f2287, %f2285, %p527;
	mul.f32 	%f2289, %f2288, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2290, %f2289;
	fma.rn.f32 	%f2291, %f2290, %f1729, %f2288;
	fma.rn.f32 	%f2292, %f2290, %f1731, %f2291;
	mul.f32 	%f2293, %f2292, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2294, %f2293;
	add.f32 	%f2295, %f2290, 0f00000000;
	ex2.approx.f32 	%f2296, %f2295;
	mul.f32 	%f2297, %f2294, %f2296;
	setp.lt.f32	%p528, %f2288, 0fC2D20000;
	selp.f32	%f2298, 0f00000000, %f2297, %p528;
	setp.gt.f32	%p529, %f2288, 0f42D20000;
	selp.f32	%f2790, 0f7F800000, %f2298, %p529;
	setp.eq.f32	%p530, %f2790, 0f7F800000;
	@%p530 bra 	BB2_405;

	fma.rn.f32 	%f2790, %f2790, %f462, %f2790;

BB2_405:
	mov.b32 	 %r659, %f2790;
	xor.b32  	%r660, %r659, -2147483648;
	mov.b32 	 %f2299, %r660;
	selp.f32	%f2792, %f2299, %f2790, %p30;
	@%p479 bra 	BB2_408;
	bra.uni 	BB2_406;

BB2_408:
	add.f32 	%f2302, %f413, %f413;
	selp.f32	%f2792, %f2302, 0f00000000, %p414;
	bra.uni 	BB2_409;

BB2_406:
	setp.geu.f32	%p532, %f413, 0f00000000;
	@%p532 bra 	BB2_409;

	cvt.rzi.f32.f32	%f2301, %f1531;
	setp.neu.f32	%p533, %f2301, 0f40000000;
	selp.f32	%f2792, 0f7FFFFFFF, %f2792, %p533;

BB2_409:
	@%p483 bra 	BB2_414;

	setp.gtu.f32	%p536, %f414, 0f7F800000;
	@%p536 bra 	BB2_413;
	bra.uni 	BB2_411;

BB2_413:
	add.f32 	%f2792, %f413, 0f40000000;
	bra.uni 	BB2_414;

BB2_411:
	setp.neu.f32	%p537, %f414, 0f7F800000;
	@%p537 bra 	BB2_414;

	selp.f32	%f2792, 0fFF800000, 0f7F800000, %p30;

BB2_414:
	mul.f32 	%f2303, %f2792, 0fBF000000;
	selp.f32	%f2304, 0fBF000000, %f2303, %p486;
	mul.f32 	%f2305, %f2304, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2306, %f2305;
	fma.rn.f32 	%f2308, %f2306, %f1729, %f2304;
	fma.rn.f32 	%f2310, %f2306, %f1731, %f2308;
	mul.f32 	%f2311, %f2310, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2312, %f2311;
	add.f32 	%f2313, %f2306, 0f00000000;
	ex2.approx.f32 	%f2314, %f2313;
	mul.f32 	%f2315, %f2312, %f2314;
	setp.lt.f32	%p539, %f2304, 0fC2D20000;
	selp.f32	%f2316, 0f00000000, %f2315, %p539;
	setp.gt.f32	%p540, %f2304, 0f42D20000;
	selp.f32	%f2317, 0f7F800000, %f2316, %p540;
	mul.f32 	%f2318, %f367, %f2317;
	mul.f32 	%f2319, %f361, %f461;
	sub.f32 	%f2320, %f2319, %f2318;
	mul.f32 	%f2321, %f289, %f2320;
	fma.rn.f32 	%f2322, %f358, %f2321, %f449;
	mul.f32 	%f2323, %f393, %f393;
	div.rn.f32 	%f2324, %f2323, %f374;
	add.f32 	%f2767, %f2324, %f2767;
	mul.f32 	%f2325, %f431, %f393;
	div.rn.f32 	%f2326, %f2325, %f374;
	add.f32 	%f2766, %f2326, %f2766;
	mul.f32 	%f2327, %f358, %f373;
	mul.f32 	%f2328, %f2327, %f393;
	div.rn.f32 	%f2329, %f2328, %f374;
	add.f32 	%f2765, %f2329, %f2765;
	div.rn.f32 	%f2330, %f393, %f374;
	add.f32 	%f2764, %f2330, %f2764;
	mul.f32 	%f2331, %f2322, %f393;
	div.rn.f32 	%f2332, %f2331, %f374;
	add.f32 	%f2763, %f2332, %f2763;
	mul.f32 	%f2333, %f431, %f431;
	div.rn.f32 	%f2334, %f2333, %f374;
	add.f32 	%f2762, %f2334, %f2762;
	mul.f32 	%f2335, %f2327, %f431;
	div.rn.f32 	%f2336, %f2335, %f374;
	add.f32 	%f2761, %f2336, %f2761;
	div.rn.f32 	%f2337, %f431, %f374;
	add.f32 	%f2760, %f2337, %f2760;
	mul.f32 	%f2338, %f2322, %f431;
	div.rn.f32 	%f2339, %f2338, %f374;
	add.f32 	%f2759, %f2339, %f2759;
	mul.f32 	%f2340, %f2327, %f2327;
	div.rn.f32 	%f2341, %f2340, %f374;
	add.f32 	%f2758, %f2341, %f2758;
	div.rn.f32 	%f2342, %f2327, %f374;
	add.f32 	%f2757, %f2342, %f2757;
	mul.f32 	%f2343, %f2322, %f2327;
	div.rn.f32 	%f2344, %f2343, %f374;
	add.f32 	%f2756, %f2344, %f2756;
	rcp.rn.f32 	%f2345, %f374;
	add.f32 	%f2755, %f2345, %f2755;
	div.rn.f32 	%f2346, %f2322, %f374;
	add.f32 	%f2754, %f2346, %f2754;
	mul.f32 	%f2347, %f2322, %f2322;
	div.rn.f32 	%f2348, %f2347, %f374;
	add.f32 	%f2753, %f2348, %f2753;
	setp.leu.f32	%p541, %f374, 0f00000000;
	@%p541 bra 	BB2_422;

	setp.gt.f32	%p542, %f375, 0f00000000;
	@%p542 bra 	BB2_417;
	bra.uni 	BB2_416;

BB2_417:
	setp.lt.f32	%p543, %f374, 0f00800000;
	mul.f32 	%f2349, %f374, 0f4B000000;
	selp.f32	%f489, %f2349, %f374, %p543;
	selp.f32	%f2350, 0fC1B80000, 0f00000000, %p543;
	mov.b32 	 %r661, %f489;
	add.s32 	%r662, %r661, -1059760811;
	and.b32  	%r663, %r662, -8388608;
	sub.s32 	%r664, %r661, %r663;
	mov.b32 	 %f2351, %r664;
	cvt.rn.f32.s32	%f2352, %r663;
	mov.f32 	%f2353, 0f34000000;
	fma.rn.f32 	%f2354, %f2352, %f2353, %f2350;
	add.f32 	%f2355, %f2351, 0fBF800000;
	mov.f32 	%f2356, 0f3E1039F6;
	mov.f32 	%f2357, 0fBE055027;
	fma.rn.f32 	%f2358, %f2357, %f2355, %f2356;
	mov.f32 	%f2359, 0fBDF8CDCC;
	fma.rn.f32 	%f2360, %f2358, %f2355, %f2359;
	mov.f32 	%f2361, 0f3E0F2955;
	fma.rn.f32 	%f2362, %f2360, %f2355, %f2361;
	mov.f32 	%f2363, 0fBE2AD8B9;
	fma.rn.f32 	%f2364, %f2362, %f2355, %f2363;
	mov.f32 	%f2365, 0f3E4CED0B;
	fma.rn.f32 	%f2366, %f2364, %f2355, %f2365;
	mov.f32 	%f2367, 0fBE7FFF22;
	fma.rn.f32 	%f2368, %f2366, %f2355, %f2367;
	mov.f32 	%f2369, 0f3EAAAA78;
	fma.rn.f32 	%f2370, %f2368, %f2355, %f2369;
	mov.f32 	%f2371, 0fBF000000;
	fma.rn.f32 	%f2372, %f2370, %f2355, %f2371;
	mul.f32 	%f2373, %f2355, %f2372;
	fma.rn.f32 	%f2374, %f2373, %f2355, %f2355;
	mov.f32 	%f2375, 0f3F317218;
	fma.rn.f32 	%f2793, %f2354, %f2375, %f2374;
	setp.lt.u32	%p544, %r661, 2139095040;
	@%p544 bra 	BB2_419;

	mov.f32 	%f2376, 0f7F800000;
	fma.rn.f32 	%f2793, %f489, %f2376, %f2376;

BB2_419:
	setp.eq.f32	%p545, %f489, 0f00000000;
	selp.f32	%f2377, 0fFF800000, %f2793, %p545;
	mul.f32 	%f2378, %f375, %f2377;
	sub.f32 	%f493, %f2378, %f374;
	mul.f32 	%f2379, %f375, 0f4B000000;
	setp.lt.f32	%p546, %f375, 0f00800000;
	selp.f32	%f494, %f2379, %f375, %p546;
	selp.f32	%f2380, 0fC1B80000, 0f00000000, %p546;
	mov.b32 	 %r665, %f494;
	add.s32 	%r666, %r665, -1059760811;
	and.b32  	%r667, %r666, -8388608;
	sub.s32 	%r668, %r665, %r667;
	mov.b32 	 %f2381, %r668;
	cvt.rn.f32.s32	%f2382, %r667;
	fma.rn.f32 	%f2384, %f2382, %f2353, %f2380;
	add.f32 	%f2385, %f2381, 0fBF800000;
	fma.rn.f32 	%f2388, %f2357, %f2385, %f2356;
	fma.rn.f32 	%f2390, %f2388, %f2385, %f2359;
	fma.rn.f32 	%f2392, %f2390, %f2385, %f2361;
	fma.rn.f32 	%f2394, %f2392, %f2385, %f2363;
	fma.rn.f32 	%f2396, %f2394, %f2385, %f2365;
	fma.rn.f32 	%f2398, %f2396, %f2385, %f2367;
	fma.rn.f32 	%f2400, %f2398, %f2385, %f2369;
	fma.rn.f32 	%f2402, %f2400, %f2385, %f2371;
	mul.f32 	%f2403, %f2385, %f2402;
	fma.rn.f32 	%f2404, %f2403, %f2385, %f2385;
	fma.rn.f32 	%f2794, %f2384, %f2375, %f2404;
	setp.lt.u32	%p547, %r665, 2139095040;
	@%p547 bra 	BB2_421;

	mov.f32 	%f2406, 0f7F800000;
	fma.rn.f32 	%f2794, %f494, %f2406, %f2406;

BB2_421:
	setp.eq.f32	%p548, %f494, 0f00000000;
	selp.f32	%f2407, 0fFF800000, %f2794, %p548;
	mul.f32 	%f2408, %f375, %f2407;
	sub.f32 	%f2409, %f493, %f2408;
	add.f32 	%f2410, %f375, %f2409;
	add.f32 	%f2795, %f2795, %f2410;
	bra.uni 	BB2_422;

BB2_416:
	sub.f32 	%f2795, %f2795, %f374;

BB2_422:
	add.s32 	%r729, %r729, 1;
	setp.lt.s32	%p549, %r729, %r135;
	@%p549 bra 	BB2_342;

	st.local.f32 	[%rd2], %f2767;
	st.local.f32 	[%rd2+4], %f2766;
	st.local.f32 	[%rd2+20], %f2766;
	st.local.f32 	[%rd2+8], %f2765;
	st.local.f32 	[%rd2+40], %f2765;
	st.local.f32 	[%rd2+12], %f2764;
	st.local.f32 	[%rd2+60], %f2764;
	st.local.f32 	[%rd2+16], %f2763;
	st.local.f32 	[%rd2+80], %f2763;
	st.local.f32 	[%rd2+24], %f2762;
	st.local.f32 	[%rd2+28], %f2761;
	st.local.f32 	[%rd2+44], %f2761;
	st.local.f32 	[%rd2+32], %f2760;
	st.local.f32 	[%rd2+64], %f2760;
	st.local.f32 	[%rd2+36], %f2759;
	st.local.f32 	[%rd2+84], %f2759;
	st.local.f32 	[%rd2+48], %f2758;
	st.local.f32 	[%rd2+52], %f2757;
	st.local.f32 	[%rd2+68], %f2757;
	st.local.f32 	[%rd2+56], %f2756;
	st.local.f32 	[%rd2+88], %f2756;
	st.local.f32 	[%rd2+72], %f2755;
	st.local.f32 	[%rd2+76], %f2754;
	st.local.f32 	[%rd2+92], %f2754;
	st.local.f32 	[%rd2+96], %f2753;
	add.s32 	%r728, %r728, 1;
	setp.lt.s32	%p550, %r728, %r135;
	@%p550 bra 	BB2_341;

BB2_424:
	mov.u32 	%r730, 0;
	rcp.rn.f32 	%f516, %f2767;
	mul.f32 	%f517, %f516, %f2766;
	st.local.f32 	[%rd2+4], %f517;
	mul.f32 	%f518, %f516, %f2765;
	st.local.f32 	[%rd2+8], %f518;
	mul.f32 	%f519, %f516, %f2764;
	st.local.f32 	[%rd2+12], %f519;
	mul.f32 	%f520, %f516, %f2763;
	st.local.f32 	[%rd2+16], %f520;
	ld.local.f32 	%f2412, [%rd2+20];
	ld.local.f32 	%f2413, [%rd2+4];
	fma.rn.f32 	%f2414, %f2413, %f2412, 0f00000000;
	sub.f32 	%f2415, %f2762, %f2414;
	ld.local.f32 	%f2416, [%rd2+40];
	st.local.f32 	[%rd2+24], %f2415;
	fma.rn.f32 	%f2417, %f518, %f2766, 0f00000000;
	rcp.rn.f32 	%f521, %f2415;
	sub.f32 	%f2418, %f2761, %f2417;
	mul.f32 	%f522, %f521, %f2418;
	st.local.f32 	[%rd2+28], %f522;
	fma.rn.f32 	%f2419, %f519, %f2766, 0f00000000;
	sub.f32 	%f2420, %f2760, %f2419;
	mul.f32 	%f523, %f521, %f2420;
	st.local.f32 	[%rd2+32], %f523;
	fma.rn.f32 	%f2421, %f520, %f2766, 0f00000000;
	sub.f32 	%f2422, %f2759, %f2421;
	mul.f32 	%f524, %f521, %f2422;
	st.local.f32 	[%rd2+36], %f524;
	ld.local.f32 	%f2423, [%rd2+4];
	fma.rn.f32 	%f2424, %f2423, %f2416, 0f00000000;
	sub.f32 	%f525, %f2761, %f2424;
	st.local.f32 	[%rd2+44], %f525;
	add.s64 	%rd86, %rd2, 40;
	add.s64 	%rd85, %rd2, 8;
	bra.uni 	BB2_425;

BB2_443:
	add.s32 	%r730, %r730, 1;
	add.s64 	%rd86, %rd86, 4;
	add.s64 	%rd85, %rd85, 20;

BB2_425:
	ld.local.f32 	%f2425, [%rd86];
	ld.local.f32 	%f2426, [%rd85];
	fma.rn.f32 	%f2812, %f2426, %f2425, %f2812;
	setp.lt.s32	%p551, %r730, 1;
	@%p551 bra 	BB2_443;

	sub.f32 	%f2428, %f2758, %f2812;
	st.local.f32 	[%rd2+48], %f2428;
	fma.rn.f32 	%f2429, %f519, %f2765, 0f00000000;
	fma.rn.f32 	%f2430, %f523, %f525, %f2429;
	rcp.rn.f32 	%f528, %f2428;
	sub.f32 	%f2431, %f2757, %f2430;
	mul.f32 	%f529, %f528, %f2431;
	st.local.f32 	[%rd2+52], %f529;
	fma.rn.f32 	%f2432, %f520, %f2765, 0f00000000;
	fma.rn.f32 	%f2433, %f524, %f525, %f2432;
	sub.f32 	%f2434, %f2756, %f2433;
	mul.f32 	%f530, %f528, %f2434;
	st.local.f32 	[%rd2+56], %f530;
	ld.local.f32 	%f2435, [%rd2+60];
	ld.local.f32 	%f2436, [%rd2+4];
	fma.rn.f32 	%f2437, %f2436, %f2435, 0f00000000;
	sub.f32 	%f531, %f2760, %f2437;
	st.local.f32 	[%rd2+64], %f531;
	add.s64 	%rd88, %rd2, 60;
	add.s64 	%rd87, %rd2, 8;
	mov.u32 	%r731, 0;
	mov.f32 	%f2813, 0f00000000;
	bra.uni 	BB2_427;

BB2_442:
	add.s32 	%r731, %r731, 1;
	add.s64 	%rd88, %rd88, 4;
	add.s64 	%rd87, %rd87, 20;

BB2_427:
	ld.local.f32 	%f2438, [%rd88];
	ld.local.f32 	%f2439, [%rd87];
	fma.rn.f32 	%f2813, %f2439, %f2438, %f2813;
	setp.lt.s32	%p552, %r731, 1;
	@%p552 bra 	BB2_442;

	sub.f32 	%f534, %f2757, %f2813;
	st.local.f32 	[%rd2+68], %f534;
	add.s64 	%rd90, %rd2, 60;
	add.s64 	%rd89, %rd2, 12;
	mov.u32 	%r732, 0;
	mov.f32 	%f2814, 0f00000000;
	bra.uni 	BB2_429;

BB2_441:
	add.s32 	%r732, %r732, 1;
	add.s64 	%rd90, %rd90, 4;
	add.s64 	%rd89, %rd89, 20;

BB2_429:
	ld.local.f32 	%f2441, [%rd90];
	ld.local.f32 	%f2442, [%rd89];
	fma.rn.f32 	%f2814, %f2442, %f2441, %f2814;
	setp.lt.s32	%p553, %r732, 2;
	@%p553 bra 	BB2_441;

	sub.f32 	%f2444, %f2755, %f2814;
	st.local.f32 	[%rd2+72], %f2444;
	fma.rn.f32 	%f2445, %f520, %f2764, 0f00000000;
	fma.rn.f32 	%f2446, %f524, %f531, %f2445;
	fma.rn.f32 	%f2447, %f530, %f534, %f2446;
	rcp.rn.f32 	%f537, %f2444;
	sub.f32 	%f2448, %f2754, %f2447;
	mul.f32 	%f538, %f537, %f2448;
	st.local.f32 	[%rd2+76], %f538;
	ld.local.f32 	%f2449, [%rd2+80];
	ld.local.f32 	%f2450, [%rd2+4];
	fma.rn.f32 	%f2451, %f2450, %f2449, 0f00000000;
	sub.f32 	%f539, %f2759, %f2451;
	st.local.f32 	[%rd2+84], %f539;
	add.s64 	%rd92, %rd2, 80;
	add.s64 	%rd91, %rd2, 8;
	mov.u32 	%r733, 0;
	mov.f32 	%f2815, 0f00000000;
	bra.uni 	BB2_431;

BB2_440:
	add.s32 	%r733, %r733, 1;
	add.s64 	%rd92, %rd92, 4;
	add.s64 	%rd91, %rd91, 20;

BB2_431:
	ld.local.f32 	%f2452, [%rd92];
	ld.local.f32 	%f2453, [%rd91];
	fma.rn.f32 	%f2815, %f2453, %f2452, %f2815;
	setp.lt.s32	%p554, %r733, 1;
	@%p554 bra 	BB2_440;

	sub.f32 	%f542, %f2756, %f2815;
	st.local.f32 	[%rd2+88], %f542;
	add.s64 	%rd94, %rd2, 80;
	add.s64 	%rd93, %rd2, 12;
	mov.u32 	%r734, 0;
	mov.f32 	%f2816, 0f00000000;
	bra.uni 	BB2_433;

BB2_439:
	add.s32 	%r734, %r734, 1;
	add.s64 	%rd94, %rd94, 4;
	add.s64 	%rd93, %rd93, 20;

BB2_433:
	ld.local.f32 	%f2455, [%rd94];
	ld.local.f32 	%f2456, [%rd93];
	fma.rn.f32 	%f2816, %f2456, %f2455, %f2816;
	setp.lt.s32	%p555, %r734, 2;
	@%p555 bra 	BB2_439;

	sub.f32 	%f545, %f2754, %f2816;
	st.local.f32 	[%rd2+92], %f545;
	add.s64 	%rd96, %rd2, 80;
	add.s64 	%rd95, %rd2, 16;
	mov.u32 	%r735, 0;
	mov.f32 	%f2817, 0f00000000;
	bra.uni 	BB2_435;

BB2_438:
	add.s32 	%r735, %r735, 1;
	add.s64 	%rd96, %rd96, 4;
	add.s64 	%rd95, %rd95, 20;

BB2_435:
	ld.local.f32 	%f2458, [%rd96];
	ld.local.f32 	%f2459, [%rd95];
	fma.rn.f32 	%f2817, %f2459, %f2458, %f2817;
	setp.lt.s32	%p556, %r735, 3;
	@%p556 bra 	BB2_438;

	ld.param.u64 	%rd84, [_Z19kernel_MLEFit_sigmaPffiiS_S_S_i_param_6];
	ld.param.u64 	%rd83, [_Z19kernel_MLEFit_sigmaPffiiS_S_S_i_param_5];
	ld.param.u32 	%r698, [_Z19kernel_MLEFit_sigmaPffiiS_S_S_i_param_7];
	ld.param.u64 	%rd82, [_Z19kernel_MLEFit_sigmaPffiiS_S_S_i_param_4];
	mov.u32 	%r697, %ntid.x;
	mov.u32 	%r696, %ctaid.x;
	sub.f32 	%f2460, %f2753, %f2817;
	st.local.f32 	[%rd2+96], %f2460;
	add.f32 	%f2461, %f517, 0f00000000;
	mov.f32 	%f2462, 0f00000000;
	sub.f32 	%f2463, %f2462, %f2461;
	add.f32 	%f2464, %f518, 0f00000000;
	fma.rn.f32 	%f2465, %f522, %f2463, %f2464;
	sub.f32 	%f2466, %f2462, %f2465;
	add.f32 	%f2467, %f519, 0f00000000;
	fma.rn.f32 	%f2468, %f523, %f2463, %f2467;
	fma.rn.f32 	%f2469, %f529, %f2466, %f2468;
	sub.f32 	%f2470, %f2462, %f2469;
	add.f32 	%f2471, %f520, 0f00000000;
	fma.rn.f32 	%f2472, %f524, %f2463, %f2471;
	fma.rn.f32 	%f2473, %f530, %f2466, %f2472;
	fma.rn.f32 	%f2474, %f538, %f2470, %f2473;
	sub.f32 	%f2475, %f2462, %f2474;
	div.rn.f32 	%f2476, %f2475, %f2460;
	fma.rn.f32 	%f2477, %f545, %f2476, 0f00000000;
	sub.f32 	%f2478, %f2470, %f2477;
	mul.f32 	%f2479, %f537, %f2478;
	fma.rn.f32 	%f2480, %f534, %f2479, 0f00000000;
	fma.rn.f32 	%f2481, %f542, %f2476, %f2480;
	sub.f32 	%f2482, %f2466, %f2481;
	mul.f32 	%f2483, %f528, %f2482;
	fma.rn.f32 	%f2484, %f525, %f2483, 0f00000000;
	fma.rn.f32 	%f2485, %f531, %f2479, %f2484;
	fma.rn.f32 	%f2486, %f539, %f2476, %f2485;
	sub.f32 	%f2487, %f2463, %f2486;
	mul.f32 	%f2488, %f521, %f2487;
	fma.rn.f32 	%f2489, %f2766, %f2488, 0f00000000;
	fma.rn.f32 	%f2490, %f2765, %f2483, %f2489;
	fma.rn.f32 	%f2491, %f2764, %f2479, %f2490;
	fma.rn.f32 	%f2492, %f2763, %f2476, %f2491;
	mov.f32 	%f2493, 0f3F800000;
	sub.f32 	%f2494, %f2493, %f2492;
	mul.f32 	%f2495, %f516, %f2494;
	fma.rn.f32 	%f2496, %f517, 0f00000000, 0f00000000;
	sub.f32 	%f2497, %f2493, %f2496;
	fma.rn.f32 	%f2498, %f518, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2499, %f522, %f2497, %f2498;
	sub.f32 	%f2500, %f2462, %f2499;
	fma.rn.f32 	%f2501, %f519, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2502, %f523, %f2497, %f2501;
	fma.rn.f32 	%f2503, %f529, %f2500, %f2502;
	sub.f32 	%f2504, %f2462, %f2503;
	fma.rn.f32 	%f2505, %f520, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2506, %f524, %f2497, %f2505;
	fma.rn.f32 	%f2507, %f530, %f2500, %f2506;
	fma.rn.f32 	%f2508, %f538, %f2504, %f2507;
	sub.f32 	%f2509, %f2462, %f2508;
	div.rn.f32 	%f2510, %f2509, %f2460;
	fma.rn.f32 	%f2511, %f545, %f2510, 0f00000000;
	sub.f32 	%f2512, %f2504, %f2511;
	mul.f32 	%f2513, %f537, %f2512;
	fma.rn.f32 	%f2514, %f534, %f2513, 0f00000000;
	fma.rn.f32 	%f2515, %f542, %f2510, %f2514;
	sub.f32 	%f2516, %f2500, %f2515;
	mul.f32 	%f2517, %f528, %f2516;
	fma.rn.f32 	%f2518, %f525, %f2517, 0f00000000;
	fma.rn.f32 	%f2519, %f531, %f2513, %f2518;
	fma.rn.f32 	%f2520, %f539, %f2510, %f2519;
	sub.f32 	%f2521, %f2497, %f2520;
	mul.f32 	%f2522, %f521, %f2521;
	sub.f32 	%f2523, %f2462, %f2496;
	fma.rn.f32 	%f2524, %f522, %f2523, %f2498;
	sub.f32 	%f2525, %f2493, %f2524;
	fma.rn.f32 	%f2526, %f523, %f2523, %f2501;
	fma.rn.f32 	%f2527, %f529, %f2525, %f2526;
	sub.f32 	%f2528, %f2462, %f2527;
	fma.rn.f32 	%f2529, %f524, %f2523, %f2505;
	fma.rn.f32 	%f2530, %f530, %f2525, %f2529;
	fma.rn.f32 	%f2531, %f538, %f2528, %f2530;
	sub.f32 	%f2532, %f2462, %f2531;
	div.rn.f32 	%f2533, %f2532, %f2460;
	fma.rn.f32 	%f2534, %f545, %f2533, 0f00000000;
	sub.f32 	%f2535, %f2528, %f2534;
	mul.f32 	%f2536, %f537, %f2535;
	fma.rn.f32 	%f2537, %f534, %f2536, 0f00000000;
	fma.rn.f32 	%f2538, %f542, %f2533, %f2537;
	sub.f32 	%f2539, %f2525, %f2538;
	mul.f32 	%f2540, %f528, %f2539;
	sub.f32 	%f2541, %f2462, %f2524;
	fma.rn.f32 	%f2542, %f529, %f2541, %f2526;
	sub.f32 	%f2543, %f2493, %f2542;
	fma.rn.f32 	%f2544, %f530, %f2541, %f2529;
	fma.rn.f32 	%f2545, %f538, %f2543, %f2544;
	sub.f32 	%f2546, %f2462, %f2545;
	div.rn.f32 	%f2547, %f2546, %f2460;
	fma.rn.f32 	%f2548, %f545, %f2547, 0f00000000;
	sub.f32 	%f2549, %f2543, %f2548;
	mul.f32 	%f2550, %f537, %f2549;
	sub.f32 	%f2551, %f2462, %f2542;
	fma.rn.f32 	%f2552, %f538, %f2551, %f2544;
	sub.f32 	%f2553, %f2493, %f2552;
	div.rn.f32 	%f2554, %f2553, %f2460;
	mad.lo.s32 	%r678, %r697, %r696, %r4;
	cvta.to.global.u64 	%rd66, %rd82;
	mul.wide.s32 	%rd67, %r678, 4;
	add.s64 	%rd68, %rd66, %rd67;
	st.global.f32 	[%rd68], %f2736;
	shl.b32 	%r679, %r698, 2;
	cvt.s64.s32	%rd69, %r679;
	add.s64 	%rd70, %rd68, %rd69;
	st.global.f32 	[%rd70], %f2735;
	add.s64 	%rd71, %rd70, %rd69;
	st.global.f32 	[%rd71], %f2734;
	add.s64 	%rd72, %rd71, %rd69;
	st.global.f32 	[%rd72], %f2663;
	add.s64 	%rd73, %rd72, %rd69;
	st.global.f32 	[%rd73], %f2732;
	cvta.to.global.u64 	%rd74, %rd83;
	add.s64 	%rd75, %rd74, %rd67;
	st.global.f32 	[%rd75], %f2495;
	add.s64 	%rd76, %rd75, %rd69;
	st.global.f32 	[%rd76], %f2522;
	add.s64 	%rd77, %rd76, %rd69;
	st.global.f32 	[%rd77], %f2540;
	add.s64 	%rd78, %rd77, %rd69;
	st.global.f32 	[%rd78], %f2550;
	add.s64 	%rd79, %rd78, %rd69;
	st.global.f32 	[%rd79], %f2554;
	cvta.to.global.u64 	%rd80, %rd84;
	add.s64 	%rd81, %rd80, %rd67;
	st.global.f32 	[%rd81], %f2795;

BB2_437:
	ret;
}

	// .globl	_Z25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_i
.visible .entry _Z25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_i(
	.param .u64 _Z25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_i_param_0,
	.param .f32 _Z25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_i_param_1,
	.param .u64 _Z25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_i_param_2,
	.param .u32 _Z25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_i_param_3,
	.param .u32 _Z25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_i_param_4,
	.param .u64 _Z25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_i_param_5,
	.param .u64 _Z25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_i_param_6,
	.param .u64 _Z25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_i_param_7,
	.param .u64 _Z25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_i_param_8,
	.param .u32 _Z25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_i_param_9
)
{
	.local .align 4 .b8 	__local_depot3[100];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<582>;
	.reg .f32 	%f<2874>;
	.reg .b32 	%r<757>;
	.reg .f64 	%fd<448>;
	.reg .b64 	%rd<114>;
	// demoted variable
	.shared .align 4 .b8 _ZZ25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_iE6s_data[15488];
	// demoted variable
	.shared .align 4 .b8 _ZZ25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_iE5s_var[15488];

	mov.u64 	%SPL, __local_depot3;
	ld.param.u64 	%rd48, [_Z25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_i_param_0];
	ld.param.f32 	%f2783, [_Z25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_i_param_1];
	ld.param.u64 	%rd49, [_Z25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_i_param_2];
	ld.param.u32 	%r138, [_Z25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_i_param_3];
	ld.param.u32 	%r139, [_Z25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_i_param_4];
	ld.param.u32 	%r140, [_Z25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_i_param_9];
	cvta.to.global.u64 	%rd1, %rd49;
	cvta.to.global.u64 	%rd2, %rd48;
	add.u64 	%rd3, %SPL, 0;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mul.lo.s32 	%r3, %r1, %r2;
	mov.u32 	%r4, %tid.x;
	add.s32 	%r141, %r3, %r4;
	setp.ge.s32	%p31, %r141, %r140;
	@%p31 bra 	BB3_439;

	mov.u64 	%rd51, 0;
	st.local.u32 	[%rd3+4], %rd51;
	st.local.u32 	[%rd3], %rd51;
	st.local.u32 	[%rd3+12], %rd51;
	st.local.u32 	[%rd3+8], %rd51;
	st.local.u32 	[%rd3+20], %rd51;
	st.local.u32 	[%rd3+16], %rd51;
	st.local.u32 	[%rd3+28], %rd51;
	st.local.u32 	[%rd3+24], %rd51;
	st.local.u32 	[%rd3+36], %rd51;
	st.local.u32 	[%rd3+32], %rd51;
	st.local.u32 	[%rd3+44], %rd51;
	st.local.u32 	[%rd3+40], %rd51;
	st.local.u32 	[%rd3+52], %rd51;
	st.local.u32 	[%rd3+48], %rd51;
	st.local.u32 	[%rd3+60], %rd51;
	st.local.u32 	[%rd3+56], %rd51;
	st.local.u32 	[%rd3+68], %rd51;
	st.local.u32 	[%rd3+64], %rd51;
	st.local.u32 	[%rd3+76], %rd51;
	st.local.u32 	[%rd3+72], %rd51;
	st.local.u32 	[%rd3+84], %rd51;
	st.local.u32 	[%rd3+80], %rd51;
	st.local.u32 	[%rd3+92], %rd51;
	st.local.u32 	[%rd3+88], %rd51;
	mov.u32 	%r142, 0;
	st.local.u32 	[%rd3+96], %r142;
	mul.lo.s32 	%r5, %r138, %r138;
	mul.lo.s32 	%r6, %r4, %r5;
	setp.lt.s32	%p32, %r138, 1;
	@%p32 bra 	BB3_13;

	mad.lo.s32 	%r7, %r3, %r5, %r6;
	and.b32  	%r8, %r138, 3;
	mad.lo.s32 	%r144, %r2, %r1, %r4;
	mul.lo.s32 	%r9, %r138, %r144;
	shl.b32 	%r10, %r138, 2;
	mul.lo.s32 	%r12, %r4, %r138;
	mov.u32 	%r143, 0;
	mov.u32 	%r728, %r143;

BB3_3:
	add.s32 	%r14, %r7, %r728;
	add.s32 	%r15, %r728, %r6;
	setp.eq.s32	%p33, %r8, 0;
	mov.u32 	%r733, %r143;
	@%p33 bra 	BB3_9;

	setp.eq.s32	%p34, %r8, 1;
	mov.u32 	%r730, %r143;
	@%p34 bra 	BB3_8;

	setp.eq.s32	%p35, %r8, 2;
	mov.u32 	%r729, %r143;
	@%p35 bra 	BB3_7;

	mul.wide.s32 	%rd52, %r14, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.f32 	%f574, [%rd53];
	shl.b32 	%r149, %r15, 2;
	mov.u32 	%r150, _ZZ25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_iE6s_data;
	add.s32 	%r151, %r150, %r149;
	st.shared.f32 	[%r151], %f574;
	add.s64 	%rd54, %rd1, %rd52;
	ld.global.f32 	%f575, [%rd54];
	mov.u32 	%r152, _ZZ25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_iE5s_var;
	add.s32 	%r153, %r152, %r149;
	st.shared.f32 	[%r153], %f575;
	mov.u32 	%r729, 1;

BB3_7:
	neg.s32 	%r154, %r729;
	and.b32  	%r155, %r154, %r138;
	add.s32 	%r156, %r14, %r155;
	mul.wide.s32 	%rd55, %r156, 4;
	add.s64 	%rd56, %rd2, %rd55;
	ld.global.f32 	%f576, [%rd56];
	add.s32 	%r157, %r15, %r155;
	shl.b32 	%r158, %r157, 2;
	mov.u32 	%r159, _ZZ25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_iE6s_data;
	add.s32 	%r160, %r159, %r158;
	st.shared.f32 	[%r160], %f576;
	add.s64 	%rd57, %rd1, %rd55;
	ld.global.f32 	%f577, [%rd57];
	mov.u32 	%r161, _ZZ25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_iE5s_var;
	add.s32 	%r162, %r161, %r158;
	st.shared.f32 	[%r162], %f577;
	add.s32 	%r730, %r729, 1;

BB3_8:
	mul.lo.s32 	%r163, %r730, %r138;
	add.s32 	%r164, %r14, %r163;
	mul.wide.s32 	%rd58, %r164, 4;
	add.s64 	%rd59, %rd2, %rd58;
	ld.global.f32 	%f578, [%rd59];
	add.s32 	%r165, %r15, %r163;
	shl.b32 	%r166, %r165, 2;
	mov.u32 	%r167, _ZZ25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_iE6s_data;
	add.s32 	%r168, %r167, %r166;
	st.shared.f32 	[%r168], %f578;
	add.s64 	%rd60, %rd1, %rd58;
	ld.global.f32 	%f579, [%rd60];
	mov.u32 	%r169, _ZZ25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_iE5s_var;
	add.s32 	%r170, %r169, %r166;
	st.shared.f32 	[%r170], %f579;
	add.s32 	%r733, %r730, 1;

BB3_9:
	setp.lt.u32	%p36, %r138, 4;
	@%p36 bra 	BB3_12;

	add.s32 	%r171, %r9, %r733;
	mad.lo.s32 	%r732, %r138, %r171, %r728;
	add.s32 	%r172, %r12, %r733;
	mul.lo.s32 	%r173, %r138, %r172;
	shl.b32 	%r174, %r728, 2;
	mov.u32 	%r175, _ZZ25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_iE6s_data;
	add.s32 	%r176, %r175, %r174;
	shl.b32 	%r177, %r173, 2;
	add.s32 	%r734, %r176, %r177;
	mov.u32 	%r178, _ZZ25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_iE5s_var;
	add.s32 	%r179, %r178, %r174;
	add.s32 	%r735, %r179, %r177;

BB3_11:
	mul.wide.s32 	%rd61, %r732, 4;
	add.s64 	%rd62, %rd2, %rd61;
	ld.global.f32 	%f580, [%rd62];
	st.shared.f32 	[%r734], %f580;
	add.s64 	%rd63, %rd1, %rd61;
	ld.global.f32 	%f581, [%rd63];
	st.shared.f32 	[%r735], %f581;
	cvt.s64.s32	%rd64, %r10;
	add.s64 	%rd65, %rd62, %rd64;
	ld.global.f32 	%f582, [%rd65];
	add.s32 	%r180, %r734, %r10;
	st.shared.f32 	[%r180], %f582;
	add.s64 	%rd66, %rd63, %rd64;
	ld.global.f32 	%f583, [%rd66];
	add.s32 	%r181, %r735, %r10;
	st.shared.f32 	[%r181], %f583;
	add.s64 	%rd67, %rd65, %rd64;
	ld.global.f32 	%f584, [%rd67];
	add.s32 	%r182, %r180, %r10;
	st.shared.f32 	[%r182], %f584;
	add.s64 	%rd68, %rd66, %rd64;
	ld.global.f32 	%f585, [%rd68];
	add.s32 	%r183, %r181, %r10;
	st.shared.f32 	[%r183], %f585;
	add.s64 	%rd69, %rd67, %rd64;
	ld.global.f32 	%f586, [%rd69];
	add.s32 	%r184, %r182, %r10;
	add.s32 	%r734, %r184, %r10;
	st.shared.f32 	[%r184], %f586;
	add.s64 	%rd70, %rd68, %rd64;
	ld.global.f32 	%f587, [%rd70];
	add.s32 	%r185, %r183, %r10;
	add.s32 	%r735, %r185, %r10;
	st.shared.f32 	[%r185], %f587;
	add.s32 	%r732, %r732, %r10;
	add.s32 	%r733, %r733, 4;
	setp.lt.s32	%p37, %r733, %r138;
	@%p37 bra 	BB3_11;

BB3_12:
	add.s32 	%r728, %r728, 1;
	setp.lt.s32	%p38, %r728, %r138;
	@%p38 bra 	BB3_3;

BB3_13:
	mov.f32 	%f2784, 0f00000000;
	mov.f32 	%f2696, %f2784;
	mov.f32 	%f2697, %f2784;
	mov.f32 	%f2698, %f2784;
	@%p32 bra 	BB3_28;

	and.b32  	%r34, %r138, 3;
	mul.lo.s32 	%r35, %r4, %r138;
	shl.b32 	%r36, %r138, 2;
	mov.f32 	%f593, 0f00000000;
	mov.u32 	%r186, 0;
	mov.u32 	%r736, %r186;
	mov.f32 	%f2696, %f593;
	mov.f32 	%f2697, %f593;
	mov.f32 	%f2698, %f593;

BB3_15:
	add.s32 	%r38, %r736, %r6;
	cvt.rn.f32.s32	%f4, %r736;
	setp.eq.s32	%p40, %r34, 0;
	@%p40 bra 	BB3_16;

	setp.eq.s32	%p41, %r34, 1;
	@%p41 bra 	BB3_18;
	bra.uni 	BB3_19;

BB3_18:
	mov.u32 	%r738, %r186;
	bra.uni 	BB3_23;

BB3_16:
	mov.u32 	%r741, %r186;
	mov.f32 	%f2687, %f2696;
	mov.f32 	%f2688, %f2697;
	mov.f32 	%f2689, %f2698;
	mov.f32 	%f2696, %f593;
	mov.f32 	%f2697, %f593;
	mov.f32 	%f2698, %f593;
	bra.uni 	BB3_24;

BB3_19:
	setp.eq.s32	%p42, %r34, 2;
	@%p42 bra 	BB3_20;
	bra.uni 	BB3_21;

BB3_20:
	mov.u32 	%r737, %r186;
	bra.uni 	BB3_22;

BB3_21:
	shl.b32 	%r191, %r38, 2;
	mov.u32 	%r192, _ZZ25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_iE6s_data;
	add.s32 	%r193, %r192, %r191;
	ld.shared.f32 	%f597, [%r193];
	fma.rn.f32 	%f2698, %f4, %f597, %f2698;
	fma.rn.f32 	%f2697, %f597, 0f00000000, %f2697;
	add.f32 	%f2696, %f2696, %f597;
	mov.u32 	%r737, 1;

BB3_22:
	neg.s32 	%r194, %r737;
	and.b32  	%r195, %r194, %r138;
	add.s32 	%r196, %r38, %r195;
	shl.b32 	%r197, %r196, 2;
	mov.u32 	%r198, _ZZ25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_iE6s_data;
	add.s32 	%r199, %r198, %r197;
	ld.shared.f32 	%f598, [%r199];
	fma.rn.f32 	%f2698, %f4, %f598, %f2698;
	cvt.rn.f32.s32	%f599, %r737;
	fma.rn.f32 	%f2697, %f599, %f598, %f2697;
	add.f32 	%f2696, %f2696, %f598;
	add.s32 	%r738, %r737, 1;

BB3_23:
	mad.lo.s32 	%r200, %r738, %r138, %r38;
	shl.b32 	%r201, %r200, 2;
	mov.u32 	%r202, _ZZ25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_iE6s_data;
	add.s32 	%r203, %r202, %r201;
	ld.shared.f32 	%f600, [%r203];
	fma.rn.f32 	%f2689, %f4, %f600, %f2698;
	cvt.rn.f32.s32	%f601, %r738;
	fma.rn.f32 	%f2688, %f601, %f600, %f2697;
	add.f32 	%f2687, %f2696, %f600;
	add.s32 	%r741, %r738, 1;
	mov.f32 	%f2696, %f2687;
	mov.f32 	%f2697, %f2688;
	mov.f32 	%f2698, %f2689;

BB3_24:
	setp.lt.u32	%p43, %r138, 4;
	@%p43 bra 	BB3_27;

	add.s32 	%r204, %r35, %r741;
	mad.lo.s32 	%r205, %r138, %r204, %r736;
	shl.b32 	%r206, %r205, 2;
	mov.u32 	%r207, _ZZ25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_iE6s_data;
	add.s32 	%r740, %r207, %r206;
	mov.f32 	%f2696, %f2687;
	mov.f32 	%f2697, %f2688;
	mov.f32 	%f2698, %f2689;

BB3_26:
	ld.shared.f32 	%f602, [%r740];
	fma.rn.f32 	%f603, %f4, %f602, %f2698;
	cvt.rn.f32.s32	%f604, %r741;
	fma.rn.f32 	%f605, %f604, %f602, %f2697;
	add.f32 	%f606, %f2696, %f602;
	add.s32 	%r208, %r740, %r36;
	ld.shared.f32 	%f607, [%r208];
	fma.rn.f32 	%f608, %f4, %f607, %f603;
	add.s32 	%r209, %r741, 1;
	cvt.rn.f32.s32	%f609, %r209;
	fma.rn.f32 	%f610, %f609, %f607, %f605;
	add.f32 	%f611, %f606, %f607;
	add.s32 	%r210, %r208, %r36;
	ld.shared.f32 	%f612, [%r210];
	fma.rn.f32 	%f613, %f4, %f612, %f608;
	add.s32 	%r211, %r741, 2;
	cvt.rn.f32.s32	%f614, %r211;
	fma.rn.f32 	%f615, %f614, %f612, %f610;
	add.f32 	%f616, %f611, %f612;
	add.s32 	%r212, %r210, %r36;
	add.s32 	%r740, %r212, %r36;
	ld.shared.f32 	%f617, [%r212];
	fma.rn.f32 	%f2698, %f4, %f617, %f613;
	add.s32 	%r213, %r741, 3;
	cvt.rn.f32.s32	%f618, %r213;
	fma.rn.f32 	%f2697, %f618, %f617, %f615;
	add.f32 	%f2696, %f616, %f617;
	add.s32 	%r741, %r741, 4;
	setp.lt.s32	%p44, %r741, %r138;
	@%p44 bra 	BB3_26;

BB3_27:
	add.s32 	%r736, %r736, 1;
	setp.lt.s32	%p45, %r736, %r138;
	@%p45 bra 	BB3_15;

BB3_28:
	div.rn.f32 	%f2787, %f2698, %f2696;
	div.rn.f32 	%f2786, %f2697, %f2696;
	mov.f32 	%f621, 0f3F000000;
	div.rn.f32 	%f622, %f621, %f2783;
	div.rn.f32 	%f40, %f622, %f2783;
	mov.f32 	%f2704, 0f51BA43B7;
	mov.f32 	%f2705, %f2784;
	@%p32 bra 	BB3_73;

	cvt.f64.f32	%fd1, %f40;
	mov.f32 	%f2705, 0f00000000;
	mov.u32 	%r214, 0;
	mov.f32 	%f2704, 0f51BA43B7;
	mov.u32 	%r742, %r214;

BB3_30:
	mov.u32 	%r743, %r214;

BB3_31:
	mov.f32 	%f2708, 0f00000000;
	mov.f32 	%f2709, %f2708;
	mov.u32 	%r744, %r214;

BB3_32:
	sub.s32 	%r218, %r744, %r742;
	cvt.rn.f32.s32	%f47, %r218;
	cvt.f64.f32	%fd2, %f47;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r53}, %fd2;
	}
	mov.f64 	%fd178, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r54}, %fd178;
	}
	bfe.u32 	%r219, %r54, 20, 11;
	add.s32 	%r220, %r219, -1012;
	mov.u64 	%rd71, 4611686018427387904;
	shl.b64 	%rd5, %rd71, %r220;
	setp.eq.s64	%p47, %rd5, -9223372036854775808;
	abs.f64 	%fd179, %fd2;
	// Callseq Start 27
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd179;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd178;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd3, [retval0+0];
	
	//{
	}// Callseq End 27
	setp.lt.s32	%p48, %r53, 0;
	and.pred  	%p1, %p48, %p47;
	selp.b32	%r221, %r53, 0, %p47;
	setp.lt.s32	%p49, %r54, 0;
	or.b32  	%r222, %r221, 2146435072;
	selp.b32	%r55, %r222, %r221, %p49;
	add.f64 	%fd4, %fd2, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r223}, %fd4;
	}
	and.b32  	%r56, %r223, 2146435072;
	setp.gtu.f64	%p50, %fd179, 0d7FF0000000000000;
	and.b32  	%r57, %r54, 2147483647;
	setp.gt.f64	%p51, %fd179, 0d3FF0000000000000;
	selp.b32	%r224, 2146435072, 0, %p51;
	xor.b32  	%r225, %r224, 2146435072;
	selp.b32	%r226, %r225, %r224, %p49;
	setp.eq.f32	%p52, %f47, 0fBF800000;
	selp.b32	%r58, 1072693248, %r226, %p52;
	and.b32  	%r59, %r53, 2147483647;
	shr.s32 	%r227, %r54, 31;
	and.b32  	%r228, %r227, -2146435072;
	add.s32 	%r60, %r228, 2146435072;
	or.b32  	%r61, %r60, -2147483648;
	selp.b32	%r62, %r61, %r60, %p1;
	mad.lo.s32 	%r63, %r744, %r138, %r6;
	setp.ne.s32	%p53, %r56, 2146435072;
	or.pred  	%p2, %p53, %p50;
	mov.u32 	%r745, %r214;
	bra.uni 	BB3_33;

BB3_61:
	and.b32  	%r260, %r68, 2147483647;
	setp.ne.s32	%p77, %r260, 2146435072;
	@%p77 bra 	BB3_62;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r261, %temp}, %fd19;
	}
	setp.ne.s32	%p78, %r261, 0;
	mov.f64 	%fd410, %fd409;
	@%p78 bra 	BB3_66;

	selp.b32	%r262, %r61, %r60, %p3;
	mov.u32 	%r263, 0;
	mov.b64 	%fd410, {%r263, %r262};
	bra.uni 	BB3_66;

BB3_62:
	mov.f64 	%fd410, %fd409;
	bra.uni 	BB3_66;

BB3_33:
	mov.f64 	%fd405, %fd3;
	@!%p1 bra 	BB3_35;
	bra.uni 	BB3_34;

BB3_34:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r229}, %fd3;
	}
	xor.b32  	%r230, %r229, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r231, %temp}, %fd3;
	}
	mov.b64 	%fd405, {%r231, %r230};

BB3_35:
	setp.eq.f32	%p54, %f47, 0f00000000;
	@%p54 bra 	BB3_38;
	bra.uni 	BB3_36;

BB3_38:
	mov.u32 	%r232, 0;
	mov.b64 	%fd405, {%r232, %r55};
	bra.uni 	BB3_39;

BB3_36:
	setp.gt.s32	%p55, %r53, -1;
	@%p55 bra 	BB3_39;

	cvt.rzi.f64.f64	%fd181, %fd178;
	setp.neu.f64	%p56, %fd181, 0d4000000000000000;
	selp.f64	%fd405, 0dFFF8000000000000, %fd405, %p56;

BB3_39:
	selp.f64	%fd406, %fd405, %fd4, %p53;
	@%p2 bra 	BB3_47;

	setp.ne.s32	%p58, %r57, 2146435072;
	@%p58 bra 	BB3_42;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r233, %temp}, %fd178;
	}
	setp.eq.s32	%p59, %r233, 0;
	@%p59 bra 	BB3_46;
	bra.uni 	BB3_42;

BB3_46:
	mov.u32 	%r236, 0;
	mov.b64 	%fd406, {%r236, %r58};
	bra.uni 	BB3_47;

BB3_42:
	setp.ne.s32	%p60, %r59, 2146435072;
	@%p60 bra 	BB3_43;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r234, %temp}, %fd2;
	}
	setp.ne.s32	%p61, %r234, 0;
	mov.f64 	%fd406, %fd405;
	@%p61 bra 	BB3_47;

	mov.u32 	%r235, 0;
	mov.b64 	%fd406, {%r235, %r62};
	bra.uni 	BB3_47;

BB3_43:
	mov.f64 	%fd406, %fd405;

BB3_47:
	setp.eq.f32	%p62, %f47, 0f3F800000;
	selp.f64	%fd183, 0d3FF0000000000000, %fd406, %p62;
	mul.f64 	%fd14, %fd1, %fd183;
	neg.f64 	%fd184, %fd14;
	mov.f64 	%fd185, 0d4338000000000000;
	mov.f64 	%fd186, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd187, %fd184, %fd186, %fd185;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r65, %temp}, %fd187;
	}
	mov.f64 	%fd188, 0dC338000000000000;
	add.rn.f64 	%fd189, %fd187, %fd188;
	mov.f64 	%fd190, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd191, %fd189, %fd190, %fd184;
	mov.f64 	%fd192, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd193, %fd189, %fd192, %fd191;
	mov.f64 	%fd194, 0d3E928AF3FCA213EA;
	mov.f64 	%fd195, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd196, %fd195, %fd193, %fd194;
	mov.f64 	%fd197, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd198, %fd196, %fd193, %fd197;
	mov.f64 	%fd199, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd200, %fd198, %fd193, %fd199;
	mov.f64 	%fd201, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd202, %fd200, %fd193, %fd201;
	mov.f64 	%fd203, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd204, %fd202, %fd193, %fd203;
	mov.f64 	%fd205, 0d3F81111111122322;
	fma.rn.f64 	%fd206, %fd204, %fd193, %fd205;
	mov.f64 	%fd207, 0d3FA55555555502A1;
	fma.rn.f64 	%fd208, %fd206, %fd193, %fd207;
	mov.f64 	%fd209, 0d3FC5555555555511;
	fma.rn.f64 	%fd210, %fd208, %fd193, %fd209;
	mov.f64 	%fd211, 0d3FE000000000000B;
	fma.rn.f64 	%fd212, %fd210, %fd193, %fd211;
	mov.f64 	%fd213, 0d3FF0000000000000;
	fma.rn.f64 	%fd214, %fd212, %fd193, %fd213;
	fma.rn.f64 	%fd215, %fd214, %fd193, %fd213;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r66, %temp}, %fd215;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r67}, %fd215;
	}
	shl.b32 	%r237, %r65, 20;
	add.s32 	%r238, %r67, %r237;
	mov.b64 	%fd407, {%r66, %r238};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r239}, %fd184;
	}
	mov.b32 	 %f627, %r239;
	abs.f32 	%f50, %f627;
	setp.lt.f32	%p63, %f50, 0f4086232B;
	@%p63 bra 	BB3_50;

	setp.gt.f64	%p64, %fd14, 0d8000000000000000;
	mov.f64 	%fd216, 0d7FF0000000000000;
	sub.f64 	%fd217, %fd216, %fd14;
	selp.f64	%fd407, 0d0000000000000000, %fd217, %p64;
	setp.geu.f32	%p65, %f50, 0f40874800;
	@%p65 bra 	BB3_50;

	shr.u32 	%r240, %r65, 31;
	add.s32 	%r241, %r65, %r240;
	shr.s32 	%r242, %r241, 1;
	shl.b32 	%r243, %r242, 20;
	add.s32 	%r244, %r243, %r67;
	mov.b64 	%fd218, {%r66, %r244};
	sub.s32 	%r245, %r65, %r242;
	shl.b32 	%r246, %r245, 20;
	add.s32 	%r247, %r246, 1072693248;
	mov.u32 	%r248, 0;
	mov.b64 	%fd219, {%r248, %r247};
	mul.f64 	%fd407, %fd218, %fd219;

BB3_50:
	sub.s32 	%r249, %r743, %r745;
	cvt.rn.f32.s32	%f51, %r249;
	cvt.f64.f32	%fd19, %f51;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r68}, %fd19;
	}
	abs.f64 	%fd20, %fd19;
	// Callseq Start 28
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd20;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd178;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd409, [retval0+0];
	
	//{
	}// Callseq End 28
	setp.lt.s32	%p66, %r68, 0;
	and.pred  	%p3, %p66, %p47;
	@!%p3 bra 	BB3_52;
	bra.uni 	BB3_51;

BB3_51:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r250}, %fd409;
	}
	xor.b32  	%r251, %r250, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r252, %temp}, %fd409;
	}
	mov.b64 	%fd409, {%r252, %r251};

BB3_52:
	setp.eq.f32	%p68, %f51, 0f00000000;
	@%p68 bra 	BB3_55;
	bra.uni 	BB3_53;

BB3_55:
	mov.u32 	%r253, 0;
	selp.b32	%r254, %r68, 0, %p47;
	or.b32  	%r255, %r254, 2146435072;
	selp.b32	%r256, %r255, %r254, %p49;
	mov.b64 	%fd409, {%r253, %r256};
	bra.uni 	BB3_56;

BB3_53:
	setp.gt.s32	%p69, %r68, -1;
	@%p69 bra 	BB3_56;

	cvt.rzi.f64.f64	%fd222, %fd178;
	setp.neu.f64	%p70, %fd222, 0d4000000000000000;
	selp.f64	%fd409, 0dFFF8000000000000, %fd409, %p70;

BB3_56:
	add.f64 	%fd410, %fd19, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r257}, %fd410;
	}
	and.b32  	%r258, %r257, 2146435072;
	setp.ne.s32	%p73, %r258, 2146435072;
	@%p73 bra 	BB3_57;

	setp.gtu.f64	%p74, %fd20, 0d7FF0000000000000;
	@%p74 bra 	BB3_66;

	setp.ne.s32	%p75, %r57, 2146435072;
	@%p75 bra 	BB3_61;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r259, %temp}, %fd178;
	}
	setp.eq.s32	%p76, %r259, 0;
	@%p76 bra 	BB3_65;
	bra.uni 	BB3_61;

BB3_65:
	mov.u32 	%r264, 0;
	setp.gt.f64	%p80, %fd20, 0d3FF0000000000000;
	selp.b32	%r265, 2146435072, 0, %p80;
	xor.b32  	%r266, %r265, 2146435072;
	selp.b32	%r267, %r266, %r265, %p49;
	setp.eq.f32	%p81, %f51, 0fBF800000;
	selp.b32	%r268, 1072693248, %r267, %p81;
	mov.b64 	%fd410, {%r264, %r268};
	bra.uni 	BB3_66;

BB3_57:
	mov.f64 	%fd410, %fd409;

BB3_66:
	setp.eq.f32	%p82, %f51, 0f3F800000;
	selp.f64	%fd224, 0d3FF0000000000000, %fd410, %p82;
	mul.f64 	%fd31, %fd1, %fd224;
	neg.f64 	%fd225, %fd31;
	fma.rn.f64 	%fd228, %fd225, %fd186, %fd185;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r69, %temp}, %fd228;
	}
	add.rn.f64 	%fd230, %fd228, %fd188;
	fma.rn.f64 	%fd232, %fd230, %fd190, %fd225;
	fma.rn.f64 	%fd234, %fd230, %fd192, %fd232;
	fma.rn.f64 	%fd237, %fd195, %fd234, %fd194;
	fma.rn.f64 	%fd239, %fd237, %fd234, %fd197;
	fma.rn.f64 	%fd241, %fd239, %fd234, %fd199;
	fma.rn.f64 	%fd243, %fd241, %fd234, %fd201;
	fma.rn.f64 	%fd245, %fd243, %fd234, %fd203;
	fma.rn.f64 	%fd247, %fd245, %fd234, %fd205;
	fma.rn.f64 	%fd249, %fd247, %fd234, %fd207;
	fma.rn.f64 	%fd251, %fd249, %fd234, %fd209;
	fma.rn.f64 	%fd253, %fd251, %fd234, %fd211;
	fma.rn.f64 	%fd255, %fd253, %fd234, %fd213;
	fma.rn.f64 	%fd256, %fd255, %fd234, %fd213;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r70, %temp}, %fd256;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r71}, %fd256;
	}
	shl.b32 	%r269, %r69, 20;
	add.s32 	%r270, %r71, %r269;
	mov.b64 	%fd411, {%r70, %r270};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r271}, %fd225;
	}
	mov.b32 	 %f628, %r271;
	abs.f32 	%f52, %f628;
	setp.lt.f32	%p83, %f52, 0f4086232B;
	@%p83 bra 	BB3_69;

	setp.gt.f64	%p84, %fd31, 0d8000000000000000;
	mov.f64 	%fd257, 0d7FF0000000000000;
	sub.f64 	%fd258, %fd257, %fd31;
	selp.f64	%fd411, 0d0000000000000000, %fd258, %p84;
	setp.geu.f32	%p85, %f52, 0f40874800;
	@%p85 bra 	BB3_69;

	shr.u32 	%r272, %r69, 31;
	add.s32 	%r273, %r69, %r272;
	shr.s32 	%r274, %r273, 1;
	shl.b32 	%r275, %r274, 20;
	add.s32 	%r276, %r275, %r71;
	mov.b64 	%fd259, {%r70, %r276};
	sub.s32 	%r277, %r69, %r274;
	shl.b32 	%r278, %r277, 20;
	add.s32 	%r279, %r278, 1072693248;
	mov.u32 	%r280, 0;
	mov.b64 	%fd260, {%r280, %r279};
	mul.f64 	%fd411, %fd259, %fd260;

BB3_69:
	add.s32 	%r281, %r63, %r745;
	shl.b32 	%r282, %r281, 2;
	mov.u32 	%r283, _ZZ25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_iE6s_data;
	add.s32 	%r284, %r283, %r282;
	ld.shared.f32 	%f629, [%r284];
	cvt.f64.f32	%fd261, %f629;
	mul.f64 	%fd262, %fd407, %fd411;
	cvt.f64.f32	%fd263, %f2709;
	fma.rn.f64 	%fd264, %fd262, %fd261, %fd263;
	cvt.f64.f32	%fd265, %f2708;
	add.f64 	%fd266, %fd265, %fd262;
	cvt.rn.f32.f64	%f2708, %fd266;
	cvt.rn.f32.f64	%f2709, %fd264;
	add.s32 	%r745, %r745, 1;
	setp.lt.s32	%p86, %r745, %r138;
	@%p86 bra 	BB3_33;

	add.s32 	%r744, %r744, 1;
	setp.lt.s32	%p87, %r744, %r138;
	@%p87 bra 	BB3_32;

	div.rn.f32 	%f630, %f2709, %f2708;
	max.f32 	%f2705, %f2705, %f630;
	min.f32 	%f2704, %f2704, %f630;
	add.s32 	%r743, %r743, 1;
	setp.lt.s32	%p88, %r743, %r138;
	@%p88 bra 	BB3_31;

	add.s32 	%r742, %r742, 1;
	setp.lt.s32	%p89, %r742, %r138;
	@%p89 bra 	BB3_30;

BB3_73:
	sub.f32 	%f633, %f2705, %f2704;
	add.f32 	%f634, %f633, %f633;
	mul.f32 	%f635, %f634, 0f40490FD8;
	mul.f32 	%f636, %f635, %f2783;
	mul.f32 	%f637, %f636, %f2783;
	max.f32 	%f2785, %f2784, %f637;
	setp.lt.s32	%p90, %r139, 1;
	@%p90 bra 	BB3_341;

	cvt.rn.f32.s32	%f640, %r138;
	mul.f32 	%f60, %f640, 0f3F000000;
	mov.u32 	%r746, 0;
	mov.f32 	%f638, 0f00000000;
	mov.f32 	%f2784, %f638;

BB3_75:
	mov.f32 	%f2732, %f638;
	mov.f32 	%f2733, %f638;
	mov.f32 	%f2734, %f638;
	mov.f32 	%f2735, %f638;
	mov.f32 	%f2736, %f638;
	mov.f32 	%f2737, %f638;
	mov.f32 	%f2738, %f638;
	mov.f32 	%f2739, %f638;
	mov.f32 	%f2740, %f638;
	mov.f32 	%f2741, %f638;
	@%p32 bra 	BB3_338;

	div.rn.f32 	%f662, %f621, %f2783;
	div.rn.f32 	%f71, %f662, %f2783;
	neg.f32 	%f663, %f2785;
	div.rn.f32 	%f664, %f663, 0f40206C98;
	div.rn.f32 	%f72, %f664, %f2783;
	cvt.f64.f32	%fd36, %f664;
	cvt.f64.f32	%fd267, %f2783;
	add.f64 	%fd37, %fd267, 0d4008000000000000;
	div.rn.f32 	%f73, %f72, %f2783;
	mov.f32 	%f665, 0fC0000000;
	div.rn.f32 	%f74, %f665, %f2783;
	div.rn.f32 	%f666, %f2785, 0f40206C98;
	cvt.f64.f32	%fd38, %f666;
	mov.u32 	%r747, 0;
	mov.f32 	%f2732, 0f00000000;
	mov.f32 	%f2733, %f2732;
	mov.f32 	%f2734, %f2732;
	mov.f32 	%f2735, %f2732;
	mov.f32 	%f2736, %f2732;
	mov.f32 	%f2737, %f2732;
	mov.f32 	%f2738, %f2732;
	mov.f32 	%f2739, %f2732;
	mov.f32 	%f2740, %f2732;
	mov.f32 	%f2741, %f2732;

BB3_77:
	cvt.f64.f32	%fd401, %f2783;
	mov.u32 	%r748, 0;
	cvt.rn.f32.s32	%f85, %r747;
	sub.f32 	%f86, %f85, %f2787;
	add.f32 	%f87, %f86, 0f3F000000;
	sqrt.rn.f32 	%f88, %f71;
	mul.f32 	%f89, %f87, %f88;
	abs.f32 	%f90, %f89;
	mul.f32 	%f91, %f89, %f89;
	add.f32 	%f92, %f86, 0fBF000000;
	mul.f32 	%f93, %f92, %f88;
	abs.f32 	%f94, %f93;
	mul.f32 	%f95, %f93, %f93;
	add.f32 	%f667, %f85, 0f3F000000;
	sub.f32 	%f668, %f667, %f2787;
	div.rn.f32 	%f96, %f668, %f2783;
	mov.f32 	%f669, 0f3F800000;
	cvt.rzi.f32.f32	%f670, %f669;
	add.f32 	%f671, %f670, %f670;
	mov.f32 	%f672, 0f40000000;
	sub.f32 	%f673, %f672, %f671;
	abs.f32 	%f97, %f673;
	setp.eq.f32	%p92, %f97, 0f3F800000;
	abs.f32 	%f98, %f96;
	setp.lt.f32	%p93, %f98, 0f00800000;
	mul.f32 	%f674, %f98, 0f4B800000;
	selp.f32	%f675, 0fC3170000, 0fC2FE0000, %p93;
	selp.f32	%f676, %f674, %f98, %p93;
	mov.b32 	 %r290, %f676;
	and.b32  	%r291, %r290, 8388607;
	or.b32  	%r292, %r291, 1065353216;
	mov.b32 	 %f677, %r292;
	shr.u32 	%r293, %r290, 23;
	cvt.rn.f32.u32	%f678, %r293;
	add.f32 	%f679, %f675, %f678;
	setp.gt.f32	%p94, %f677, 0f3FB504F3;
	mul.f32 	%f680, %f677, 0f3F000000;
	add.f32 	%f681, %f679, 0f3F800000;
	selp.f32	%f682, %f680, %f677, %p94;
	selp.f32	%f683, %f681, %f679, %p94;
	add.f32 	%f99, %f682, 0fBF800000;
	add.f32 	%f100, %f682, 0f3F800000;
	add.f32 	%f101, %f99, %f99;
	mov.f32 	%f684, 0f3F317200;
	mul.rn.f32 	%f102, %f683, %f684;
	mov.f32 	%f685, 0f35BFBE8E;
	mul.rn.f32 	%f103, %f683, %f685;
	setp.lt.f32	%p95, %f96, 0f00000000;
	and.pred  	%p4, %p95, %p92;
	add.f32 	%f686, %f96, %f96;
	selp.f32	%f104, %f686, 0f00000000, %p92;
	add.f32 	%f688, %f85, 0fBF000000;
	sub.f32 	%f689, %f688, %f2787;
	div.rn.f32 	%f105, %f689, %f2783;
	abs.f32 	%f106, %f105;
	setp.lt.f32	%p96, %f106, 0f00800000;
	mul.f32 	%f690, %f106, 0f4B800000;
	selp.f32	%f691, 0fC3170000, 0fC2FE0000, %p96;
	selp.f32	%f692, %f690, %f106, %p96;
	mov.b32 	 %r294, %f692;
	and.b32  	%r295, %r294, 8388607;
	or.b32  	%r296, %r295, 1065353216;
	mov.b32 	 %f693, %r296;
	shr.u32 	%r297, %r294, 23;
	cvt.rn.f32.u32	%f694, %r297;
	add.f32 	%f695, %f691, %f694;
	setp.gt.f32	%p97, %f693, 0f3FB504F3;
	mul.f32 	%f696, %f693, 0f3F000000;
	add.f32 	%f697, %f695, 0f3F800000;
	selp.f32	%f698, %f696, %f693, %p97;
	selp.f32	%f699, %f697, %f695, %p97;
	add.f32 	%f107, %f698, 0fBF800000;
	add.f32 	%f108, %f698, 0f3F800000;
	add.f32 	%f109, %f107, %f107;
	mul.rn.f32 	%f110, %f699, %f684;
	mul.rn.f32 	%f111, %f699, %f685;
	setp.lt.f32	%p98, %f105, 0f00000000;
	and.pred  	%p5, %p98, %p92;
	add.f32 	%f700, %f105, %f105;
	selp.f32	%f112, %f700, 0f00000000, %p92;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r81}, %fd401;
	}
	mov.f64 	%fd269, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r82}, %fd269;
	}
	bfe.u32 	%r298, %r82, 20, 11;
	add.s32 	%r299, %r298, -1012;
	mov.u64 	%rd72, 4613937818241073152;
	shl.b64 	%rd6, %rd72, %r299;
	setp.eq.s64	%p99, %rd6, -9223372036854775808;
	abs.f64 	%fd270, %fd401;
	// Callseq Start 29
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd270;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd269;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd39, [retval0+0];
	
	//{
	}// Callseq End 29
	setp.lt.s32	%p100, %r81, 0;
	and.pred  	%p6, %p100, %p99;
	selp.b32	%r300, %r81, 0, %p99;
	setp.lt.s32	%p101, %r82, 0;
	or.b32  	%r301, %r300, 2146435072;
	selp.b32	%r83, %r301, %r300, %p101;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r302}, %fd37;
	}
	and.b32  	%r84, %r302, 2146435072;
	setp.gtu.f64	%p102, %fd270, 0d7FF0000000000000;
	setp.gt.f64	%p103, %fd270, 0d3FF0000000000000;
	selp.b32	%r303, 2146435072, 0, %p103;
	xor.b32  	%r304, %r303, 2146435072;
	selp.b32	%r305, %r304, %r303, %p101;
	setp.eq.f32	%p104, %f2783, 0fBF800000;
	selp.b32	%r85, 1072693248, %r305, %p104;
	shr.s32 	%r306, %r82, 31;
	and.b32  	%r307, %r306, -2146435072;
	add.s32 	%r86, %r307, 2146435072;
	or.b32  	%r87, %r86, -2147483648;
	mov.f64 	%fd271, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r308}, %fd271;
	}
	bfe.u32 	%r309, %r308, 20, 11;
	add.s32 	%r310, %r309, -1012;
	mov.u64 	%rd73, 4617315517961601024;
	shl.b64 	%rd74, %rd73, %r310;
	setp.eq.s64	%p105, %rd74, -9223372036854775808;
	// Callseq Start 30
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd270;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd271;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd40, [retval0+0];
	
	//{
	}// Callseq End 30
	and.pred  	%p7, %p100, %p105;
	selp.b32	%r311, %r81, 0, %p105;
	setp.lt.s32	%p106, %r308, 0;
	or.b32  	%r312, %r311, 2146435072;
	selp.b32	%r88, %r312, %r311, %p106;
	add.f64 	%fd272, %fd401, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r313}, %fd272;
	}
	and.b32  	%r89, %r313, 2146435072;
	selp.b32	%r314, %r304, %r303, %p106;
	selp.b32	%r91, 1072693248, %r314, %p104;
	cvt.f64.f32	%fd273, %f87;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r93}, %fd273;
	}
	abs.f64 	%fd274, %fd273;
	// Callseq Start 31
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd274;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd269;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd41, [retval0+0];
	
	//{
	}// Callseq End 31
	setp.lt.s32	%p107, %r93, 0;
	and.pred  	%p8, %p107, %p99;
	add.f64 	%fd42, %fd273, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r319}, %fd42;
	}
	and.b32  	%r94, %r319, 2146435072;
	setp.gtu.f64	%p108, %fd274, 0d7FF0000000000000;
	setp.gt.f64	%p109, %fd274, 0d3FF0000000000000;
	selp.b32	%r320, 2146435072, 0, %p109;
	xor.b32  	%r321, %r320, 2146435072;
	selp.b32	%r322, %r321, %r320, %p101;
	setp.eq.f32	%p110, %f87, 0fBF800000;
	selp.b32	%r95, 1072693248, %r322, %p110;
	cvt.f64.f32	%fd275, %f92;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r96}, %fd275;
	}
	abs.f64 	%fd276, %fd275;
	// Callseq Start 32
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd276;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd269;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd43, [retval0+0];
	
	//{
	}// Callseq End 32
	setp.lt.s32	%p111, %r96, 0;
	and.pred  	%p9, %p111, %p99;
	add.f64 	%fd44, %fd275, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r323}, %fd44;
	}
	and.b32  	%r97, %r323, 2146435072;
	setp.gtu.f64	%p112, %fd276, 0d7FF0000000000000;
	setp.gt.f64	%p113, %fd276, 0d3FF0000000000000;
	selp.b32	%r324, 2146435072, 0, %p113;
	xor.b32  	%r325, %r324, 2146435072;
	selp.b32	%r326, %r325, %r324, %p101;
	setp.eq.f32	%p114, %f92, 0fBF800000;
	selp.b32	%r98, 1072693248, %r326, %p114;
	mov.f64 	%fd277, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r99}, %fd277;
	}
	bfe.u32 	%r327, %r99, 20, 11;
	add.s32 	%r328, %r327, -1012;
	mov.u64 	%rd75, 4611686018427387904;
	shl.b64 	%rd7, %rd75, %r328;
	shr.s32 	%r329, %r99, 31;
	and.b32  	%r330, %r329, -2146435072;
	add.s32 	%r100, %r330, 2146435072;
	setp.ne.s32	%p115, %r84, 2146435072;
	or.pred  	%p12, %p115, %p102;
	setp.ne.s32	%p116, %r89, 2146435072;
	or.pred  	%p13, %p116, %p102;
	setp.ne.s32	%p117, %r94, 2146435072;
	or.pred  	%p14, %p117, %p108;
	setp.ne.s32	%p118, %r97, 2146435072;
	or.pred  	%p15, %p118, %p112;
	bra.uni 	BB3_78;

BB3_231:
	and.b32  	%r471, %r104, 2147483647;
	setp.ne.s32	%p299, %r471, 2146435072;
	@%p299 bra 	BB3_232;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r472, %temp}, %fd92;
	}
	setp.ne.s32	%p300, %r472, 0;
	mov.f64 	%fd429, %fd428;
	@%p300 bra 	BB3_236;

	selp.b32	%r473, %r87, %r86, %p18;
	mov.u32 	%r474, 0;
	mov.b64 	%fd429, {%r474, %r473};
	bra.uni 	BB3_236;

BB3_247:
	and.b32  	%r491, %r105, 2147483647;
	setp.ne.s32	%p316, %r491, 2146435072;
	@%p316 bra 	BB3_248;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r492, %temp}, %fd105;
	}
	setp.ne.s32	%p317, %r492, 0;
	mov.f64 	%fd432, %fd431;
	@%p317 bra 	BB3_252;

	selp.b32	%r493, %r87, %r86, %p19;
	mov.u32 	%r494, 0;
	mov.b64 	%fd432, {%r494, %r493};
	bra.uni 	BB3_252;

BB3_283:
	and.b32  	%r532, %r107, 2147483647;
	setp.ne.s32	%p352, %r532, 2146435072;
	@%p352 bra 	BB3_284;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r533, %temp}, %fd130;
	}
	setp.ne.s32	%p353, %r533, 0;
	mov.f64 	%fd438, %fd437;
	@%p353 bra 	BB3_288;

	or.b32  	%r534, %r100, -2147483648;
	selp.b32	%r535, %r534, %r100, %p21;
	mov.u32 	%r536, 0;
	mov.b64 	%fd438, {%r536, %r535};
	bra.uni 	BB3_288;

BB3_299:
	and.b32  	%r553, %r108, 2147483647;
	setp.ne.s32	%p369, %r553, 2146435072;
	@%p369 bra 	BB3_300;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r554, %temp}, %fd142;
	}
	setp.ne.s32	%p370, %r554, 0;
	mov.f64 	%fd441, %fd440;
	@%p370 bra 	BB3_304;

	or.b32  	%r555, %r100, -2147483648;
	selp.b32	%r556, %r555, %r100, %p22;
	mov.u32 	%r557, 0;
	mov.b64 	%fd441, {%r557, %r556};
	bra.uni 	BB3_304;

BB3_315:
	and.b32  	%r574, %r109, 2147483647;
	setp.ne.s32	%p386, %r574, 2146435072;
	@%p386 bra 	BB3_316;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r575, %temp}, %fd154;
	}
	setp.ne.s32	%p387, %r575, 0;
	mov.f64 	%fd444, %fd443;
	@%p387 bra 	BB3_320;

	or.b32  	%r576, %r100, -2147483648;
	selp.b32	%r577, %r576, %r100, %p23;
	mov.u32 	%r578, 0;
	mov.b64 	%fd444, {%r578, %r577};
	bra.uni 	BB3_320;

BB3_331:
	and.b32  	%r595, %r110, 2147483647;
	setp.ne.s32	%p403, %r595, 2146435072;
	@%p403 bra 	BB3_332;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r596, %temp}, %fd166;
	}
	setp.ne.s32	%p404, %r596, 0;
	mov.f64 	%fd447, %fd446;
	@%p404 bra 	BB3_336;

	or.b32  	%r597, %r100, -2147483648;
	selp.b32	%r598, %r597, %r100, %p24;
	mov.u32 	%r599, 0;
	mov.b64 	%fd447, {%r599, %r598};
	bra.uni 	BB3_336;

BB3_266:
	and.b32  	%r511, %r106, 2147483647;
	setp.ne.s32	%p335, %r511, 2146435072;
	@%p335 bra 	BB3_267;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r512, %temp}, %fd117;
	}
	setp.ne.s32	%p336, %r512, 0;
	mov.f64 	%fd435, %fd434;
	@%p336 bra 	BB3_271;

	or.b32  	%r513, %r100, -2147483648;
	selp.b32	%r514, %r513, %r100, %p20;
	mov.u32 	%r515, 0;
	mov.b64 	%fd435, {%r515, %r514};
	bra.uni 	BB3_271;

BB3_232:
	mov.f64 	%fd429, %fd428;
	bra.uni 	BB3_236;

BB3_248:
	mov.f64 	%fd432, %fd431;
	bra.uni 	BB3_252;

BB3_284:
	mov.f64 	%fd438, %fd437;
	bra.uni 	BB3_288;

BB3_300:
	mov.f64 	%fd441, %fd440;
	bra.uni 	BB3_304;

BB3_316:
	mov.f64 	%fd444, %fd443;
	bra.uni 	BB3_320;

BB3_332:
	mov.f64 	%fd447, %fd446;
	bra.uni 	BB3_336;

BB3_267:
	mov.f64 	%fd435, %fd434;
	bra.uni 	BB3_271;

BB3_78:
	setp.ltu.f32	%p119, %f90, 0f3F800000;
	@%p119 bra 	BB3_80;
	bra.uni 	BB3_79;

BB3_80:
	mov.f32 	%f720, 0f3BA0C9F8;
	mov.f32 	%f721, 0fBA1268FB;
	fma.rn.f32 	%f722, %f721, %f91, %f720;
	mov.f32 	%f723, 0fBCDABFD4;
	fma.rn.f32 	%f724, %f722, %f91, %f723;
	mov.f32 	%f725, 0f3DE70331;
	fma.rn.f32 	%f726, %f724, %f91, %f725;
	mov.f32 	%f727, 0fBEC09330;
	fma.rn.f32 	%f728, %f726, %f91, %f727;
	mov.f32 	%f729, 0f3F906EBA;
	fma.rn.f32 	%f730, %f728, %f91, %f729;
	mul.f32 	%f2742, %f89, %f730;
	bra.uni 	BB3_81;

BB3_79:
	mov.f32 	%f2636, 0f3F800000;
	setp.ltu.f32	%p120, %f90, 0f407AD445;
	mov.f32 	%f702, 0f3A03BB71;
	mov.f32 	%f703, 0fB7B730FB;
	fma.rn.f32 	%f704, %f703, %f90, %f702;
	mov.f32 	%f705, 0fBBACA3B3;
	fma.rn.f32 	%f706, %f704, %f90, %f705;
	mov.f32 	%f707, 0f3D0A7445;
	fma.rn.f32 	%f708, %f706, %f90, %f707;
	mov.f32 	%f709, 0fBE1B3B75;
	fma.rn.f32 	%f710, %f708, %f90, %f709;
	mov.f32 	%f711, 0fBF6B385A;
	fma.rn.f32 	%f712, %f710, %f90, %f711;
	mov.f32 	%f713, 0fBFD0316E;
	fma.rn.f32 	%f714, %f712, %f90, %f713;
	mov.f32 	%f715, 0fBA031CCE;
	fma.rn.f32 	%f716, %f714, %f90, %f715;
	ex2.approx.ftz.f32 	%f717, %f716;
	sub.f32 	%f719, %f2636, %f717;
	mov.b32 	 %r331, %f719;
	selp.b32	%r332, %r331, 1065353216, %p120;
	mov.b32 	 %r333, %f89;
	and.b32  	%r334, %r333, -2147483648;
	or.b32  	%r335, %r332, %r334;
	mov.b32 	 %f2742, %r335;

BB3_81:
	setp.ltu.f32	%p121, %f94, 0f3F800000;
	@%p121 bra 	BB3_83;
	bra.uni 	BB3_82;

BB3_83:
	mov.f32 	%f749, 0f3BA0C9F8;
	mov.f32 	%f750, 0fBA1268FB;
	fma.rn.f32 	%f751, %f750, %f95, %f749;
	mov.f32 	%f752, 0fBCDABFD4;
	fma.rn.f32 	%f753, %f751, %f95, %f752;
	mov.f32 	%f754, 0f3DE70331;
	fma.rn.f32 	%f755, %f753, %f95, %f754;
	mov.f32 	%f756, 0fBEC09330;
	fma.rn.f32 	%f757, %f755, %f95, %f756;
	mov.f32 	%f758, 0f3F906EBA;
	fma.rn.f32 	%f759, %f757, %f95, %f758;
	mul.f32 	%f2743, %f93, %f759;
	bra.uni 	BB3_84;

BB3_82:
	mov.f32 	%f2637, 0f3F800000;
	setp.ltu.f32	%p122, %f94, 0f407AD445;
	mov.f32 	%f731, 0f3A03BB71;
	mov.f32 	%f732, 0fB7B730FB;
	fma.rn.f32 	%f733, %f732, %f94, %f731;
	mov.f32 	%f734, 0fBBACA3B3;
	fma.rn.f32 	%f735, %f733, %f94, %f734;
	mov.f32 	%f736, 0f3D0A7445;
	fma.rn.f32 	%f737, %f735, %f94, %f736;
	mov.f32 	%f738, 0fBE1B3B75;
	fma.rn.f32 	%f739, %f737, %f94, %f738;
	mov.f32 	%f740, 0fBF6B385A;
	fma.rn.f32 	%f741, %f739, %f94, %f740;
	mov.f32 	%f742, 0fBFD0316E;
	fma.rn.f32 	%f743, %f741, %f94, %f742;
	mov.f32 	%f744, 0fBA031CCE;
	fma.rn.f32 	%f745, %f743, %f94, %f744;
	ex2.approx.ftz.f32 	%f746, %f745;
	sub.f32 	%f748, %f2637, %f746;
	mov.b32 	 %r336, %f748;
	selp.b32	%r337, %r336, 1065353216, %p122;
	mov.b32 	 %r338, %f93;
	and.b32  	%r339, %r338, -2147483648;
	or.b32  	%r340, %r337, %r339;
	mov.b32 	 %f2743, %r340;

BB3_84:
	sub.f32 	%f760, %f2742, %f2743;
	mul.f32 	%f129, %f760, 0f3F000000;
	cvt.rn.f32.s32	%f130, %r748;
	sub.f32 	%f131, %f130, %f2786;
	add.f32 	%f132, %f131, 0f3F000000;
	mul.f32 	%f133, %f132, %f88;
	abs.f32 	%f134, %f133;
	setp.ltu.f32	%p123, %f134, 0f3F800000;
	@%p123 bra 	BB3_86;
	bra.uni 	BB3_85;

BB3_86:
	mul.f32 	%f779, %f133, %f133;
	mov.f32 	%f780, 0f3BA0C9F8;
	mov.f32 	%f781, 0fBA1268FB;
	fma.rn.f32 	%f782, %f781, %f779, %f780;
	mov.f32 	%f783, 0fBCDABFD4;
	fma.rn.f32 	%f784, %f782, %f779, %f783;
	mov.f32 	%f785, 0f3DE70331;
	fma.rn.f32 	%f786, %f784, %f779, %f785;
	mov.f32 	%f787, 0fBEC09330;
	fma.rn.f32 	%f788, %f786, %f779, %f787;
	mov.f32 	%f789, 0f3F906EBA;
	fma.rn.f32 	%f790, %f788, %f779, %f789;
	mul.f32 	%f2744, %f133, %f790;
	bra.uni 	BB3_87;

BB3_85:
	mov.f32 	%f2638, 0f3F800000;
	mov.f32 	%f761, 0f3A03BB71;
	mov.f32 	%f762, 0fB7B730FB;
	fma.rn.f32 	%f763, %f762, %f134, %f761;
	mov.f32 	%f764, 0fBBACA3B3;
	fma.rn.f32 	%f765, %f763, %f134, %f764;
	mov.f32 	%f766, 0f3D0A7445;
	fma.rn.f32 	%f767, %f765, %f134, %f766;
	mov.f32 	%f768, 0fBE1B3B75;
	fma.rn.f32 	%f769, %f767, %f134, %f768;
	mov.f32 	%f770, 0fBF6B385A;
	fma.rn.f32 	%f771, %f769, %f134, %f770;
	mov.f32 	%f772, 0fBFD0316E;
	fma.rn.f32 	%f773, %f771, %f134, %f772;
	mov.f32 	%f774, 0fBA031CCE;
	fma.rn.f32 	%f775, %f773, %f134, %f774;
	ex2.approx.ftz.f32 	%f776, %f775;
	sub.f32 	%f778, %f2638, %f776;
	mov.b32 	 %r341, %f778;
	setp.ltu.f32	%p124, %f134, 0f407AD445;
	selp.b32	%r342, %r341, 1065353216, %p124;
	mov.b32 	 %r343, %f133;
	and.b32  	%r344, %r343, -2147483648;
	or.b32  	%r345, %r342, %r344;
	mov.b32 	 %f2744, %r345;

BB3_87:
	add.f32 	%f138, %f131, 0fBF000000;
	mul.f32 	%f139, %f138, %f88;
	abs.f32 	%f140, %f139;
	setp.ltu.f32	%p125, %f140, 0f3F800000;
	@%p125 bra 	BB3_89;
	bra.uni 	BB3_88;

BB3_89:
	mul.f32 	%f809, %f139, %f139;
	mov.f32 	%f810, 0f3BA0C9F8;
	mov.f32 	%f811, 0fBA1268FB;
	fma.rn.f32 	%f812, %f811, %f809, %f810;
	mov.f32 	%f813, 0fBCDABFD4;
	fma.rn.f32 	%f814, %f812, %f809, %f813;
	mov.f32 	%f815, 0f3DE70331;
	fma.rn.f32 	%f816, %f814, %f809, %f815;
	mov.f32 	%f817, 0fBEC09330;
	fma.rn.f32 	%f818, %f816, %f809, %f817;
	mov.f32 	%f819, 0f3F906EBA;
	fma.rn.f32 	%f820, %f818, %f809, %f819;
	mul.f32 	%f2745, %f139, %f820;
	bra.uni 	BB3_90;

BB3_88:
	mov.f32 	%f2639, 0f3F800000;
	mov.f32 	%f791, 0f3A03BB71;
	mov.f32 	%f792, 0fB7B730FB;
	fma.rn.f32 	%f793, %f792, %f140, %f791;
	mov.f32 	%f794, 0fBBACA3B3;
	fma.rn.f32 	%f795, %f793, %f140, %f794;
	mov.f32 	%f796, 0f3D0A7445;
	fma.rn.f32 	%f797, %f795, %f140, %f796;
	mov.f32 	%f798, 0fBE1B3B75;
	fma.rn.f32 	%f799, %f797, %f140, %f798;
	mov.f32 	%f800, 0fBF6B385A;
	fma.rn.f32 	%f801, %f799, %f140, %f800;
	mov.f32 	%f802, 0fBFD0316E;
	fma.rn.f32 	%f803, %f801, %f140, %f802;
	mov.f32 	%f804, 0fBA031CCE;
	fma.rn.f32 	%f805, %f803, %f140, %f804;
	ex2.approx.ftz.f32 	%f806, %f805;
	sub.f32 	%f808, %f2639, %f806;
	mov.b32 	 %r346, %f808;
	setp.ltu.f32	%p126, %f140, 0f407AD445;
	selp.b32	%r347, %r346, 1065353216, %p126;
	mov.b32 	 %r348, %f139;
	and.b32  	%r349, %r348, -2147483648;
	or.b32  	%r350, %r347, %r349;
	mov.b32 	 %f2745, %r350;

BB3_90:
	mul.lo.s32 	%r721, %r138, %r138;
	mad.lo.s32 	%r720, %r4, %r721, %r747;
	sub.f32 	%f823, %f2744, %f2745;
	mul.f32 	%f144, %f823, 0f3F000000;
	mul.f32 	%f824, %f129, %f2785;
	fma.rn.f32 	%f825, %f144, %f824, %f2784;
	mad.lo.s32 	%r351, %r748, %r138, %r720;
	shl.b32 	%r352, %r351, 2;
	mov.u32 	%r353, _ZZ25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_iE5s_var;
	add.s32 	%r354, %r353, %r352;
	ld.shared.f32 	%f826, [%r354];
	add.f32 	%f145, %f826, %f825;
	mov.u32 	%r355, _ZZ25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_iE6s_data;
	add.s32 	%r356, %r355, %r352;
	ld.shared.f32 	%f827, [%r356];
	add.f32 	%f146, %f826, %f827;
	// inline asm
	rcp.approx.ftz.f32 %f821,%f100;
	// inline asm
	mul.f32 	%f828, %f821, %f101;
	mul.f32 	%f829, %f828, %f828;
	mov.f32 	%f830, 0f3C4CAF63;
	mov.f32 	%f831, 0f3B18F0FE;
	fma.rn.f32 	%f832, %f831, %f829, %f830;
	mov.f32 	%f833, 0f3DAAAABD;
	fma.rn.f32 	%f834, %f832, %f829, %f833;
	mul.rn.f32 	%f835, %f834, %f829;
	mul.rn.f32 	%f836, %f835, %f828;
	sub.f32 	%f837, %f99, %f828;
	neg.f32 	%f838, %f828;
	add.f32 	%f839, %f837, %f837;
	fma.rn.f32 	%f840, %f838, %f99, %f839;
	mul.rn.f32 	%f841, %f821, %f840;
	add.f32 	%f842, %f836, %f828;
	sub.f32 	%f843, %f828, %f842;
	add.f32 	%f844, %f836, %f843;
	add.f32 	%f845, %f841, %f844;
	add.f32 	%f846, %f842, %f845;
	sub.f32 	%f847, %f842, %f846;
	add.f32 	%f848, %f845, %f847;
	add.f32 	%f849, %f102, %f846;
	sub.f32 	%f850, %f102, %f849;
	add.f32 	%f851, %f846, %f850;
	add.f32 	%f852, %f848, %f851;
	add.f32 	%f853, %f103, %f852;
	add.f32 	%f854, %f849, %f853;
	sub.f32 	%f855, %f849, %f854;
	add.f32 	%f856, %f853, %f855;
	mul.rn.f32 	%f858, %f672, %f854;
	neg.f32 	%f859, %f858;
	fma.rn.f32 	%f860, %f672, %f854, %f859;
	fma.rn.f32 	%f861, %f672, %f856, %f860;
	mov.f32 	%f862, 0f00000000;
	fma.rn.f32 	%f863, %f862, %f854, %f861;
	add.rn.f32 	%f864, %f858, %f863;
	neg.f32 	%f865, %f864;
	add.rn.f32 	%f866, %f858, %f865;
	add.rn.f32 	%f867, %f866, %f863;
	mov.b32 	 %r357, %f864;
	setp.eq.s32	%p127, %r357, 1118925336;
	add.s32 	%r358, %r357, -1;
	mov.b32 	 %f868, %r358;
	add.f32 	%f869, %f867, 0f37000000;
	selp.f32	%f870, %f868, %f864, %p127;
	selp.f32	%f147, %f869, %f867, %p127;
	mul.f32 	%f871, %f870, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f872, %f871;
	mov.f32 	%f873, 0fBF317200;
	fma.rn.f32 	%f874, %f872, %f873, %f870;
	mov.f32 	%f875, 0fB5BFBE8E;
	fma.rn.f32 	%f876, %f872, %f875, %f874;
	mul.f32 	%f877, %f876, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f878, %f877;
	add.f32 	%f879, %f872, 0f00000000;
	ex2.approx.f32 	%f880, %f879;
	mul.f32 	%f881, %f878, %f880;
	setp.lt.f32	%p128, %f870, 0fC2D20000;
	selp.f32	%f882, 0f00000000, %f881, %p128;
	setp.gt.f32	%p129, %f870, 0f42D20000;
	selp.f32	%f2746, 0f7F800000, %f882, %p129;
	setp.eq.f32	%p130, %f2746, 0f7F800000;
	@%p130 bra 	BB3_92;

	fma.rn.f32 	%f2746, %f2746, %f147, %f2746;

BB3_92:
	setp.geu.f32	%p577, %f96, 0f00000000;
	mov.b32 	 %r359, %f2746;
	xor.b32  	%r360, %r359, -2147483648;
	mov.b32 	 %f883, %r360;
	selp.f32	%f151, %f883, %f2746, %p4;
	setp.eq.f32	%p131, %f96, 0f00000000;
	selp.f32	%f2747, %f104, %f151, %p131;
	@%p577 bra 	BB3_94;

	cvt.rzi.f32.f32	%f885, %f672;
	setp.neu.f32	%p132, %f885, 0f40000000;
	selp.f32	%f2747, 0f7FFFFFFF, %f151, %p132;

BB3_94:
	abs.f32 	%f2645, %f96;
	add.f32 	%f2644, %f2645, 0f40000000;
	mov.b32 	 %r722, %f2644;
	mov.f32 	%f2643, 0f00000000;
	mov.f32 	%f2642, 0f3DAAAABD;
	mov.f32 	%f2641, 0f3C4CAF63;
	mov.f32 	%f2640, 0f3B18F0FE;
	add.f32 	%f888, %f96, 0f40000000;
	setp.gtu.f32	%p133, %f2645, 0f7F800000;
	selp.f32	%f889, %f888, %f2747, %p133;
	selp.f32	%f890, 0fFF800000, 0f7F800000, %p4;
	setp.neu.f32	%p134, %f2645, 0f7F800000;
	selp.f32	%f891, %f889, %f890, %p134;
	setp.gt.s32	%p135, %r722, 2139095039;
	selp.f32	%f892, %f891, %f2747, %p135;
	mul.f32 	%f893, %f892, 0fBF000000;
	setp.eq.f32	%p136, %f96, 0f3F800000;
	selp.f32	%f894, 0fBF000000, %f893, %p136;
	mul.f32 	%f895, %f894, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f896, %f895;
	fma.rn.f32 	%f898, %f896, %f873, %f894;
	fma.rn.f32 	%f900, %f896, %f875, %f898;
	mul.f32 	%f901, %f900, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f902, %f901;
	add.f32 	%f903, %f896, 0f00000000;
	ex2.approx.f32 	%f904, %f903;
	mul.f32 	%f905, %f902, %f904;
	setp.lt.f32	%p137, %f894, 0fC2D20000;
	selp.f32	%f906, 0f00000000, %f905, %p137;
	setp.gt.f32	%p138, %f894, 0f42D20000;
	selp.f32	%f155, 0f7F800000, %f906, %p138;
	// inline asm
	rcp.approx.ftz.f32 %f886,%f108;
	// inline asm
	mul.f32 	%f907, %f886, %f109;
	mul.f32 	%f908, %f907, %f907;
	fma.rn.f32 	%f911, %f2640, %f908, %f2641;
	fma.rn.f32 	%f913, %f911, %f908, %f2642;
	mul.rn.f32 	%f914, %f913, %f908;
	mul.rn.f32 	%f915, %f914, %f907;
	sub.f32 	%f916, %f107, %f907;
	neg.f32 	%f917, %f907;
	add.f32 	%f918, %f916, %f916;
	fma.rn.f32 	%f919, %f917, %f107, %f918;
	mul.rn.f32 	%f920, %f886, %f919;
	add.f32 	%f921, %f915, %f907;
	sub.f32 	%f922, %f907, %f921;
	add.f32 	%f923, %f915, %f922;
	add.f32 	%f924, %f920, %f923;
	add.f32 	%f925, %f921, %f924;
	sub.f32 	%f926, %f921, %f925;
	add.f32 	%f927, %f924, %f926;
	add.f32 	%f928, %f110, %f925;
	sub.f32 	%f929, %f110, %f928;
	add.f32 	%f930, %f925, %f929;
	add.f32 	%f931, %f927, %f930;
	add.f32 	%f932, %f111, %f931;
	add.f32 	%f933, %f928, %f932;
	sub.f32 	%f934, %f928, %f933;
	add.f32 	%f935, %f932, %f934;
	mul.rn.f32 	%f937, %f672, %f933;
	neg.f32 	%f938, %f937;
	fma.rn.f32 	%f939, %f672, %f933, %f938;
	fma.rn.f32 	%f940, %f672, %f935, %f939;
	fma.rn.f32 	%f942, %f2643, %f933, %f940;
	add.rn.f32 	%f943, %f937, %f942;
	neg.f32 	%f944, %f943;
	add.rn.f32 	%f945, %f937, %f944;
	add.rn.f32 	%f946, %f945, %f942;
	mov.b32 	 %r361, %f943;
	setp.eq.s32	%p139, %r361, 1118925336;
	add.s32 	%r362, %r361, -1;
	mov.b32 	 %f947, %r362;
	add.f32 	%f948, %f946, 0f37000000;
	selp.f32	%f949, %f947, %f943, %p139;
	selp.f32	%f156, %f948, %f946, %p139;
	mul.f32 	%f950, %f949, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f951, %f950;
	fma.rn.f32 	%f952, %f951, %f873, %f949;
	fma.rn.f32 	%f953, %f951, %f875, %f952;
	mul.f32 	%f954, %f953, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f955, %f954;
	add.f32 	%f956, %f951, 0f00000000;
	ex2.approx.f32 	%f957, %f956;
	mul.f32 	%f958, %f955, %f957;
	setp.lt.f32	%p140, %f949, 0fC2D20000;
	selp.f32	%f959, 0f00000000, %f958, %p140;
	setp.gt.f32	%p141, %f949, 0f42D20000;
	selp.f32	%f2748, 0f7F800000, %f959, %p141;
	setp.eq.f32	%p142, %f2748, 0f7F800000;
	@%p142 bra 	BB3_96;

	fma.rn.f32 	%f2748, %f2748, %f156, %f2748;

BB3_96:
	setp.geu.f32	%p578, %f105, 0f00000000;
	mov.b32 	 %r363, %f2748;
	xor.b32  	%r364, %r363, -2147483648;
	mov.b32 	 %f960, %r364;
	selp.f32	%f160, %f960, %f2748, %p5;
	setp.eq.f32	%p143, %f105, 0f00000000;
	selp.f32	%f2749, %f112, %f160, %p143;
	@%p578 bra 	BB3_98;

	cvt.rzi.f32.f32	%f962, %f672;
	setp.neu.f32	%p144, %f962, 0f40000000;
	selp.f32	%f2749, 0f7FFFFFFF, %f160, %p144;

BB3_98:
	abs.f32 	%f2647, %f105;
	add.f32 	%f2646, %f2647, 0f40000000;
	mov.b32 	 %r723, %f2646;
	add.f32 	%f963, %f105, 0f40000000;
	setp.gtu.f32	%p145, %f2647, 0f7F800000;
	selp.f32	%f964, %f963, %f2749, %p145;
	selp.f32	%f965, 0fFF800000, 0f7F800000, %p5;
	setp.neu.f32	%p146, %f2647, 0f7F800000;
	selp.f32	%f966, %f964, %f965, %p146;
	setp.gt.s32	%p147, %r723, 2139095039;
	selp.f32	%f967, %f966, %f2749, %p147;
	mul.f32 	%f968, %f967, 0fBF000000;
	setp.eq.f32	%p148, %f105, 0f3F800000;
	selp.f32	%f969, 0fBF000000, %f968, %p148;
	mul.f32 	%f970, %f969, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f971, %f970;
	fma.rn.f32 	%f973, %f971, %f873, %f969;
	fma.rn.f32 	%f975, %f971, %f875, %f973;
	mul.f32 	%f976, %f975, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f977, %f976;
	add.f32 	%f978, %f971, 0f00000000;
	ex2.approx.f32 	%f979, %f978;
	mul.f32 	%f980, %f977, %f979;
	setp.lt.f32	%p149, %f969, 0fC2D20000;
	selp.f32	%f981, 0f00000000, %f980, %p149;
	setp.gt.f32	%p150, %f969, 0f42D20000;
	selp.f32	%f164, 0f7F800000, %f981, %p150;
	sub.f32 	%f982, %f155, %f164;
	mul.f32 	%f983, %f72, %f982;
	mul.f32 	%f165, %f144, %f983;
	mov.f64 	%fd413, %fd39;
	@!%p6 bra 	BB3_100;
	bra.uni 	BB3_99;

BB3_99:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r365}, %fd39;
	}
	xor.b32  	%r366, %r365, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r367, %temp}, %fd39;
	}
	mov.b64 	%fd413, {%r367, %r366};

BB3_100:
	setp.eq.f32	%p151, %f2783, 0f00000000;
	@%p151 bra 	BB3_103;
	bra.uni 	BB3_101;

BB3_103:
	mov.u32 	%r368, 0;
	mov.b64 	%fd413, {%r368, %r83};
	bra.uni 	BB3_104;

BB3_101:
	setp.gt.s32	%p152, %r81, -1;
	@%p152 bra 	BB3_104;

	cvt.rzi.f64.f64	%fd279, %fd269;
	setp.neu.f64	%p153, %fd279, 0d4008000000000000;
	selp.f64	%fd413, 0dFFF8000000000000, %fd413, %p153;

BB3_104:
	selp.f64	%fd414, %fd413, %fd37, %p115;
	@%p12 bra 	BB3_112;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r724}, %fd269;
	}
	and.b32  	%r369, %r724, 2147483647;
	setp.ne.s32	%p155, %r369, 2146435072;
	@%p155 bra 	BB3_107;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r370, %temp}, %fd269;
	}
	setp.eq.s32	%p156, %r370, 0;
	@%p156 bra 	BB3_111;
	bra.uni 	BB3_107;

BB3_111:
	mov.u32 	%r376, 0;
	mov.b64 	%fd414, {%r376, %r85};
	bra.uni 	BB3_112;

BB3_107:
	and.b32  	%r371, %r81, 2147483647;
	setp.ne.s32	%p157, %r371, 2146435072;
	@%p157 bra 	BB3_108;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r372, %temp}, %fd267;
	}
	setp.ne.s32	%p158, %r372, 0;
	mov.f64 	%fd414, %fd413;
	@%p158 bra 	BB3_112;

	selp.b32	%r374, %r87, %r86, %p6;
	mov.u32 	%r375, 0;
	mov.b64 	%fd414, {%r375, %r374};
	bra.uni 	BB3_112;

BB3_108:
	mov.f64 	%fd414, %fd413;

BB3_112:
	cvt.rn.f32.s32	%f2659, %r747;
	cvt.rn.f32.s32	%f2658, %r748;
	mov.f32 	%f2657, 0f35BFBE8E;
	mov.f32 	%f2656, 0f3F317200;
	add.f32 	%f2655, %f2659, 0fBF000000;
	sub.f32 	%f2654, %f2655, %f2787;
	add.f32 	%f2653, %f2659, 0f3F000000;
	sub.f32 	%f2652, %f2653, %f2787;
	mov.f32 	%f2651, 0f00000000;
	mov.f32 	%f2650, 0f3DAAAABD;
	mov.f32 	%f2649, 0f3C4CAF63;
	mov.f32 	%f2648, 0f3B18F0FE;
	setp.eq.f32	%p159, %f2783, 0f3F800000;
	selp.f64	%fd282, 0d3FF0000000000000, %fd414, %p159;
	div.rn.f64 	%fd283, %fd36, %fd282;
	mul.f32 	%f988, %f2652, %f155;
	mul.f32 	%f991, %f2654, %f164;
	sub.f32 	%f992, %f988, %f991;
	cvt.f64.f32	%fd284, %f992;
	mul.f64 	%fd285, %fd284, %fd283;
	cvt.f64.f32	%fd286, %f144;
	mul.f64 	%fd287, %fd286, %fd285;
	cvt.rn.f32.f64	%f166, %fd287;
	add.f32 	%f993, %f2658, 0f3F000000;
	sub.f32 	%f167, %f993, %f2786;
	div.rn.f32 	%f168, %f167, %f2783;
	abs.f32 	%f169, %f168;
	setp.lt.f32	%p160, %f169, 0f00800000;
	mul.f32 	%f994, %f169, 0f4B800000;
	selp.f32	%f995, 0fC3170000, 0fC2FE0000, %p160;
	selp.f32	%f996, %f994, %f169, %p160;
	mov.b32 	 %r377, %f996;
	and.b32  	%r378, %r377, 8388607;
	or.b32  	%r379, %r378, 1065353216;
	mov.b32 	 %f997, %r379;
	shr.u32 	%r380, %r377, 23;
	cvt.rn.f32.u32	%f998, %r380;
	add.f32 	%f999, %f995, %f998;
	setp.gt.f32	%p161, %f997, 0f3FB504F3;
	mul.f32 	%f1000, %f997, 0f3F000000;
	add.f32 	%f1001, %f999, 0f3F800000;
	selp.f32	%f1002, %f1000, %f997, %p161;
	selp.f32	%f1003, %f1001, %f999, %p161;
	add.f32 	%f170, %f1002, 0fBF800000;
	add.f32 	%f985, %f1002, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f984,%f985;
	// inline asm
	add.f32 	%f172, %f170, %f170;
	mul.f32 	%f1004, %f984, %f172;
	mul.f32 	%f1005, %f1004, %f1004;
	fma.rn.f32 	%f1008, %f2648, %f1005, %f2649;
	fma.rn.f32 	%f1010, %f1008, %f1005, %f2650;
	mul.rn.f32 	%f1011, %f1010, %f1005;
	mul.rn.f32 	%f1012, %f1011, %f1004;
	sub.f32 	%f1013, %f170, %f1004;
	neg.f32 	%f1014, %f1004;
	add.f32 	%f1015, %f1013, %f1013;
	fma.rn.f32 	%f1016, %f1014, %f170, %f1015;
	mul.rn.f32 	%f1017, %f984, %f1016;
	add.f32 	%f1018, %f1012, %f1004;
	sub.f32 	%f1019, %f1004, %f1018;
	add.f32 	%f1020, %f1012, %f1019;
	add.f32 	%f1021, %f1017, %f1020;
	add.f32 	%f1022, %f1018, %f1021;
	sub.f32 	%f1023, %f1018, %f1022;
	add.f32 	%f1024, %f1021, %f1023;
	mul.rn.f32 	%f173, %f1003, %f2656;
	mul.rn.f32 	%f174, %f1003, %f2657;
	add.f32 	%f1027, %f173, %f1022;
	sub.f32 	%f1028, %f173, %f1027;
	add.f32 	%f1029, %f1022, %f1028;
	add.f32 	%f1030, %f1024, %f1029;
	add.f32 	%f1031, %f174, %f1030;
	add.f32 	%f1032, %f1027, %f1031;
	sub.f32 	%f1033, %f1027, %f1032;
	add.f32 	%f1034, %f1031, %f1033;
	mul.rn.f32 	%f1036, %f672, %f1032;
	neg.f32 	%f1037, %f1036;
	fma.rn.f32 	%f1038, %f672, %f1032, %f1037;
	fma.rn.f32 	%f1039, %f672, %f1034, %f1038;
	fma.rn.f32 	%f1041, %f2651, %f1032, %f1039;
	add.rn.f32 	%f1042, %f1036, %f1041;
	neg.f32 	%f1043, %f1042;
	add.rn.f32 	%f1044, %f1036, %f1043;
	add.rn.f32 	%f1045, %f1044, %f1041;
	mov.b32 	 %r381, %f1042;
	setp.eq.s32	%p162, %r381, 1118925336;
	add.s32 	%r382, %r381, -1;
	mov.b32 	 %f1046, %r382;
	add.f32 	%f1047, %f1045, 0f37000000;
	selp.f32	%f1048, %f1046, %f1042, %p162;
	selp.f32	%f175, %f1047, %f1045, %p162;
	mul.f32 	%f1049, %f1048, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1050, %f1049;
	fma.rn.f32 	%f1052, %f1050, %f873, %f1048;
	fma.rn.f32 	%f1054, %f1050, %f875, %f1052;
	mul.f32 	%f1055, %f1054, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1056, %f1055;
	add.f32 	%f1057, %f1050, 0f00000000;
	ex2.approx.f32 	%f1058, %f1057;
	mul.f32 	%f1059, %f1056, %f1058;
	setp.lt.f32	%p163, %f1048, 0fC2D20000;
	selp.f32	%f1060, 0f00000000, %f1059, %p163;
	setp.gt.f32	%p164, %f1048, 0f42D20000;
	selp.f32	%f2750, 0f7F800000, %f1060, %p164;
	setp.eq.f32	%p165, %f2750, 0f7F800000;
	@%p165 bra 	BB3_114;

	fma.rn.f32 	%f2750, %f2750, %f175, %f2750;

BB3_114:
	setp.lt.f32	%p166, %f168, 0f00000000;
	and.pred  	%p16, %p166, %p92;
	mov.b32 	 %r383, %f2750;
	xor.b32  	%r384, %r383, -2147483648;
	mov.b32 	 %f1061, %r384;
	selp.f32	%f2752, %f1061, %f2750, %p16;
	setp.eq.f32	%p168, %f168, 0f00000000;
	@%p168 bra 	BB3_117;
	bra.uni 	BB3_115;

BB3_117:
	add.f32 	%f1064, %f168, %f168;
	selp.f32	%f2752, %f1064, 0f00000000, %p92;
	bra.uni 	BB3_118;

BB3_115:
	setp.geu.f32	%p169, %f168, 0f00000000;
	@%p169 bra 	BB3_118;

	cvt.rzi.f32.f32	%f1063, %f672;
	setp.neu.f32	%p170, %f1063, 0f40000000;
	selp.f32	%f2752, 0f7FFFFFFF, %f2752, %p170;

BB3_118:
	abs.f32 	%f2660, %f168;
	add.f32 	%f1065, %f2660, 0f40000000;
	mov.b32 	 %r102, %f1065;
	setp.lt.s32	%p172, %r102, 2139095040;
	@%p172 bra 	BB3_123;

	abs.f32 	%f2668, %f168;
	setp.gtu.f32	%p173, %f2668, 0f7F800000;
	@%p173 bra 	BB3_122;
	bra.uni 	BB3_120;

BB3_122:
	add.f32 	%f2752, %f168, 0f40000000;
	bra.uni 	BB3_123;

BB3_120:
	abs.f32 	%f2669, %f168;
	setp.neu.f32	%p174, %f2669, 0f7F800000;
	@%p174 bra 	BB3_123;

	selp.f32	%f2752, 0fFF800000, 0f7F800000, %p16;

BB3_123:
	cvt.rn.f32.s32	%f2667, %r748;
	mov.f32 	%f2666, 0f35BFBE8E;
	mov.f32 	%f2665, 0f3F317200;
	mov.f32 	%f2664, 0f00000000;
	mov.f32 	%f2663, 0f3DAAAABD;
	mov.f32 	%f2662, 0f3C4CAF63;
	mov.f32 	%f2661, 0f3B18F0FE;
	mul.f32 	%f1068, %f2752, 0fBF000000;
	setp.eq.f32	%p175, %f168, 0f3F800000;
	selp.f32	%f1069, 0fBF000000, %f1068, %p175;
	mul.f32 	%f1070, %f1069, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1071, %f1070;
	fma.rn.f32 	%f1073, %f1071, %f873, %f1069;
	fma.rn.f32 	%f1075, %f1071, %f875, %f1073;
	mul.f32 	%f1076, %f1075, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1077, %f1076;
	add.f32 	%f1078, %f1071, 0f00000000;
	ex2.approx.f32 	%f1079, %f1078;
	mul.f32 	%f1080, %f1077, %f1079;
	setp.lt.f32	%p176, %f1069, 0fC2D20000;
	selp.f32	%f1081, 0f00000000, %f1080, %p176;
	setp.gt.f32	%p177, %f1069, 0f42D20000;
	selp.f32	%f186, 0f7F800000, %f1081, %p177;
	add.f32 	%f1082, %f2667, 0fBF000000;
	sub.f32 	%f187, %f1082, %f2786;
	div.rn.f32 	%f188, %f187, %f2783;
	abs.f32 	%f189, %f188;
	setp.lt.f32	%p178, %f189, 0f00800000;
	mul.f32 	%f1083, %f189, 0f4B800000;
	selp.f32	%f1084, 0fC3170000, 0fC2FE0000, %p178;
	selp.f32	%f1085, %f1083, %f189, %p178;
	mov.b32 	 %r385, %f1085;
	and.b32  	%r386, %r385, 8388607;
	or.b32  	%r387, %r386, 1065353216;
	mov.b32 	 %f1086, %r387;
	shr.u32 	%r388, %r385, 23;
	cvt.rn.f32.u32	%f1087, %r388;
	add.f32 	%f1088, %f1084, %f1087;
	setp.gt.f32	%p179, %f1086, 0f3FB504F3;
	mul.f32 	%f1089, %f1086, 0f3F000000;
	add.f32 	%f1090, %f1088, 0f3F800000;
	selp.f32	%f1091, %f1089, %f1086, %p179;
	selp.f32	%f1092, %f1090, %f1088, %p179;
	add.f32 	%f190, %f1091, 0fBF800000;
	add.f32 	%f1067, %f1091, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1066,%f1067;
	// inline asm
	add.f32 	%f192, %f190, %f190;
	mul.f32 	%f1093, %f1066, %f192;
	mul.f32 	%f1094, %f1093, %f1093;
	fma.rn.f32 	%f1097, %f2661, %f1094, %f2662;
	fma.rn.f32 	%f1099, %f1097, %f1094, %f2663;
	mul.rn.f32 	%f1100, %f1099, %f1094;
	mul.rn.f32 	%f1101, %f1100, %f1093;
	sub.f32 	%f1102, %f190, %f1093;
	neg.f32 	%f1103, %f1093;
	add.f32 	%f1104, %f1102, %f1102;
	fma.rn.f32 	%f1105, %f1103, %f190, %f1104;
	mul.rn.f32 	%f1106, %f1066, %f1105;
	add.f32 	%f1107, %f1101, %f1093;
	sub.f32 	%f1108, %f1093, %f1107;
	add.f32 	%f1109, %f1101, %f1108;
	add.f32 	%f1110, %f1106, %f1109;
	add.f32 	%f1111, %f1107, %f1110;
	sub.f32 	%f1112, %f1107, %f1111;
	add.f32 	%f1113, %f1110, %f1112;
	mul.rn.f32 	%f193, %f1092, %f2665;
	mul.rn.f32 	%f194, %f1092, %f2666;
	add.f32 	%f1116, %f193, %f1111;
	sub.f32 	%f1117, %f193, %f1116;
	add.f32 	%f1118, %f1111, %f1117;
	add.f32 	%f1119, %f1113, %f1118;
	add.f32 	%f1120, %f194, %f1119;
	add.f32 	%f1121, %f1116, %f1120;
	sub.f32 	%f1122, %f1116, %f1121;
	add.f32 	%f1123, %f1120, %f1122;
	mul.rn.f32 	%f1125, %f672, %f1121;
	neg.f32 	%f1126, %f1125;
	fma.rn.f32 	%f1127, %f672, %f1121, %f1126;
	fma.rn.f32 	%f1128, %f672, %f1123, %f1127;
	fma.rn.f32 	%f1130, %f2664, %f1121, %f1128;
	add.rn.f32 	%f1131, %f1125, %f1130;
	neg.f32 	%f1132, %f1131;
	add.rn.f32 	%f1133, %f1125, %f1132;
	add.rn.f32 	%f1134, %f1133, %f1130;
	mov.b32 	 %r389, %f1131;
	setp.eq.s32	%p180, %r389, 1118925336;
	add.s32 	%r390, %r389, -1;
	mov.b32 	 %f1135, %r390;
	add.f32 	%f1136, %f1134, 0f37000000;
	selp.f32	%f1137, %f1135, %f1131, %p180;
	selp.f32	%f195, %f1136, %f1134, %p180;
	mul.f32 	%f1138, %f1137, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1139, %f1138;
	fma.rn.f32 	%f1140, %f1139, %f873, %f1137;
	fma.rn.f32 	%f1141, %f1139, %f875, %f1140;
	mul.f32 	%f1142, %f1141, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1143, %f1142;
	add.f32 	%f1144, %f1139, 0f00000000;
	ex2.approx.f32 	%f1145, %f1144;
	mul.f32 	%f1146, %f1143, %f1145;
	setp.lt.f32	%p181, %f1137, 0fC2D20000;
	selp.f32	%f1147, 0f00000000, %f1146, %p181;
	setp.gt.f32	%p182, %f1137, 0f42D20000;
	selp.f32	%f2753, 0f7F800000, %f1147, %p182;
	setp.eq.f32	%p183, %f2753, 0f7F800000;
	@%p183 bra 	BB3_125;

	fma.rn.f32 	%f2753, %f2753, %f195, %f2753;

BB3_125:
	setp.lt.f32	%p184, %f188, 0f00000000;
	and.pred  	%p17, %p184, %p92;
	mov.b32 	 %r391, %f2753;
	xor.b32  	%r392, %r391, -2147483648;
	mov.b32 	 %f1148, %r392;
	selp.f32	%f2755, %f1148, %f2753, %p17;
	setp.eq.f32	%p186, %f188, 0f00000000;
	@%p186 bra 	BB3_128;
	bra.uni 	BB3_126;

BB3_128:
	add.f32 	%f1151, %f188, %f188;
	selp.f32	%f2755, %f1151, 0f00000000, %p92;
	bra.uni 	BB3_129;

BB3_126:
	setp.geu.f32	%p187, %f188, 0f00000000;
	@%p187 bra 	BB3_129;

	cvt.rzi.f32.f32	%f1150, %f672;
	setp.neu.f32	%p188, %f1150, 0f40000000;
	selp.f32	%f2755, 0f7FFFFFFF, %f2755, %p188;

BB3_129:
	abs.f32 	%f2594, %f188;
	add.f32 	%f1152, %f2594, 0f40000000;
	mov.b32 	 %r103, %f1152;
	setp.lt.s32	%p190, %r103, 2139095040;
	@%p190 bra 	BB3_134;

	abs.f32 	%f2674, %f188;
	setp.gtu.f32	%p191, %f2674, 0f7F800000;
	@%p191 bra 	BB3_133;
	bra.uni 	BB3_131;

BB3_133:
	add.f32 	%f2755, %f188, 0f40000000;
	bra.uni 	BB3_134;

BB3_131:
	abs.f32 	%f2675, %f188;
	setp.neu.f32	%p192, %f2675, 0f7F800000;
	@%p192 bra 	BB3_134;

	selp.f32	%f2755, 0fFF800000, 0f7F800000, %p17;

BB3_134:
	mul.f32 	%f1153, %f2755, 0fBF000000;
	setp.eq.f32	%p193, %f188, 0f3F800000;
	selp.f32	%f1154, 0fBF000000, %f1153, %p193;
	mul.f32 	%f1155, %f1154, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1156, %f1155;
	fma.rn.f32 	%f1158, %f1156, %f873, %f1154;
	fma.rn.f32 	%f1160, %f1156, %f875, %f1158;
	mul.f32 	%f1161, %f1160, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1162, %f1161;
	add.f32 	%f1163, %f1156, 0f00000000;
	ex2.approx.f32 	%f1164, %f1163;
	mul.f32 	%f1165, %f1162, %f1164;
	setp.lt.f32	%p194, %f1154, 0fC2D20000;
	selp.f32	%f1166, 0f00000000, %f1165, %p194;
	setp.gt.f32	%p195, %f1154, 0f42D20000;
	selp.f32	%f206, 0f7F800000, %f1166, %p195;
	sub.f32 	%f1167, %f186, %f206;
	mul.f32 	%f1168, %f72, %f1167;
	mul.f32 	%f207, %f129, %f1168;
	mov.f64 	%fd416, %fd39;
	@!%p6 bra 	BB3_136;
	bra.uni 	BB3_135;

BB3_135:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r393}, %fd39;
	}
	xor.b32  	%r394, %r393, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r395, %temp}, %fd39;
	}
	mov.b64 	%fd416, {%r395, %r394};

BB3_136:
	setp.eq.f32	%p558, %f2783, 0f00000000;
	@%p558 bra 	BB3_139;
	bra.uni 	BB3_137;

BB3_139:
	mov.u32 	%r396, 0;
	mov.b64 	%fd416, {%r396, %r83};
	bra.uni 	BB3_140;

BB3_137:
	setp.gt.s32	%p197, %r81, -1;
	@%p197 bra 	BB3_140;

	cvt.rzi.f64.f64	%fd289, %fd269;
	setp.neu.f64	%p198, %fd289, 0d4008000000000000;
	selp.f64	%fd416, 0dFFF8000000000000, %fd416, %p198;

BB3_140:
	selp.f64	%fd417, %fd416, %fd37, %p115;
	@%p12 bra 	BB3_148;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r701}, %fd269;
	}
	and.b32  	%r397, %r701, 2147483647;
	setp.ne.s32	%p200, %r397, 2146435072;
	@%p200 bra 	BB3_143;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r398, %temp}, %fd269;
	}
	setp.eq.s32	%p201, %r398, 0;
	@%p201 bra 	BB3_147;
	bra.uni 	BB3_143;

BB3_147:
	mov.u32 	%r404, 0;
	mov.b64 	%fd417, {%r404, %r85};
	bra.uni 	BB3_148;

BB3_143:
	and.b32  	%r399, %r81, 2147483647;
	setp.ne.s32	%p202, %r399, 2146435072;
	@%p202 bra 	BB3_144;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r400, %temp}, %fd267;
	}
	setp.ne.s32	%p203, %r400, 0;
	mov.f64 	%fd417, %fd416;
	@%p203 bra 	BB3_148;

	selp.b32	%r402, %r87, %r86, %p6;
	mov.u32 	%r403, 0;
	mov.b64 	%fd417, {%r403, %r402};
	bra.uni 	BB3_148;

BB3_144:
	mov.f64 	%fd417, %fd416;

BB3_148:
	cvt.rn.f32.s32	%f2603, %r748;
	add.f32 	%f2602, %f2603, 0f3F000000;
	sub.f32 	%f2601, %f2602, %f2786;
	add.f32 	%f2600, %f2603, 0fBF000000;
	sub.f32 	%f2599, %f2600, %f2786;
	setp.eq.f32	%p559, %f2783, 0f3F800000;
	mov.f32 	%f2598, 0f00000000;
	mov.f32 	%f2597, 0f3DAAAABD;
	mov.f32 	%f2596, 0f3C4CAF63;
	mov.f32 	%f2595, 0f3B18F0FE;
	selp.f64	%fd292, 0d3FF0000000000000, %fd417, %p559;
	div.rn.f64 	%fd293, %fd36, %fd292;
	mul.f32 	%f1171, %f2599, %f206;
	mul.f32 	%f1172, %f2601, %f186;
	sub.f32 	%f1173, %f1172, %f1171;
	cvt.f64.f32	%fd294, %f1173;
	mul.f64 	%fd295, %fd294, %fd293;
	cvt.f64.f32	%fd296, %f129;
	mul.f64 	%fd297, %fd296, %fd295;
	cvt.rn.f32.f64	%f208, %fd297;
	// inline asm
	rcp.approx.ftz.f32 %f1169,%f100;
	// inline asm
	mul.f32 	%f1174, %f1169, %f101;
	mul.f32 	%f1175, %f1174, %f1174;
	fma.rn.f32 	%f1178, %f2595, %f1175, %f2596;
	fma.rn.f32 	%f1180, %f1178, %f1175, %f2597;
	mul.rn.f32 	%f1181, %f1180, %f1175;
	mul.rn.f32 	%f1182, %f1181, %f1174;
	sub.f32 	%f1183, %f99, %f1174;
	neg.f32 	%f1184, %f1174;
	add.f32 	%f1185, %f1183, %f1183;
	fma.rn.f32 	%f1186, %f1184, %f99, %f1185;
	mul.rn.f32 	%f1187, %f1169, %f1186;
	add.f32 	%f1188, %f1182, %f1174;
	sub.f32 	%f1189, %f1174, %f1188;
	add.f32 	%f1190, %f1182, %f1189;
	add.f32 	%f1191, %f1187, %f1190;
	add.f32 	%f1192, %f1188, %f1191;
	sub.f32 	%f1193, %f1188, %f1192;
	add.f32 	%f1194, %f1191, %f1193;
	add.f32 	%f1195, %f102, %f1192;
	sub.f32 	%f1196, %f102, %f1195;
	add.f32 	%f1197, %f1192, %f1196;
	add.f32 	%f1198, %f1194, %f1197;
	add.f32 	%f1199, %f103, %f1198;
	add.f32 	%f1200, %f1195, %f1199;
	sub.f32 	%f1201, %f1195, %f1200;
	add.f32 	%f1202, %f1199, %f1201;
	mul.rn.f32 	%f1204, %f672, %f1200;
	neg.f32 	%f1205, %f1204;
	fma.rn.f32 	%f1206, %f672, %f1200, %f1205;
	fma.rn.f32 	%f1207, %f672, %f1202, %f1206;
	fma.rn.f32 	%f1209, %f2598, %f1200, %f1207;
	add.rn.f32 	%f1210, %f1204, %f1209;
	neg.f32 	%f1211, %f1210;
	add.rn.f32 	%f1212, %f1204, %f1211;
	add.rn.f32 	%f1213, %f1212, %f1209;
	mov.b32 	 %r405, %f1210;
	setp.eq.s32	%p205, %r405, 1118925336;
	add.s32 	%r406, %r405, -1;
	mov.b32 	 %f1214, %r406;
	add.f32 	%f1215, %f1213, 0f37000000;
	selp.f32	%f1216, %f1214, %f1210, %p205;
	selp.f32	%f209, %f1215, %f1213, %p205;
	mul.f32 	%f1217, %f1216, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1218, %f1217;
	fma.rn.f32 	%f1220, %f1218, %f873, %f1216;
	fma.rn.f32 	%f1222, %f1218, %f875, %f1220;
	mul.f32 	%f1223, %f1222, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1224, %f1223;
	add.f32 	%f1225, %f1218, 0f00000000;
	ex2.approx.f32 	%f1226, %f1225;
	mul.f32 	%f1227, %f1224, %f1226;
	setp.lt.f32	%p206, %f1216, 0fC2D20000;
	selp.f32	%f1228, 0f00000000, %f1227, %p206;
	setp.gt.f32	%p207, %f1216, 0f42D20000;
	selp.f32	%f2756, 0f7F800000, %f1228, %p207;
	setp.eq.f32	%p208, %f2756, 0f7F800000;
	@%p208 bra 	BB3_150;

	fma.rn.f32 	%f2756, %f2756, %f209, %f2756;

BB3_150:
	setp.eq.f32	%p561, %f96, 0f00000000;
	setp.geu.f32	%p560, %f96, 0f00000000;
	mov.b32 	 %r407, %f2756;
	xor.b32  	%r408, %r407, -2147483648;
	mov.b32 	 %f1229, %r408;
	selp.f32	%f213, %f1229, %f2756, %p4;
	selp.f32	%f2757, %f104, %f213, %p561;
	@%p560 bra 	BB3_152;

	cvt.rzi.f32.f32	%f1231, %f672;
	setp.neu.f32	%p210, %f1231, 0f40000000;
	selp.f32	%f2757, 0f7FFFFFFF, %f213, %p210;

BB3_152:
	abs.f32 	%f2611, %f96;
	setp.eq.f32	%p565, %f96, 0f3F800000;
	add.f32 	%f2610, %f2611, 0f40000000;
	mov.b32 	 %r702, %f2610;
	setp.gt.s32	%p564, %r702, 2139095039;
	setp.neu.f32	%p563, %f2611, 0f7F800000;
	selp.f32	%f2609, 0fFF800000, 0f7F800000, %p4;
	setp.gtu.f32	%p562, %f2611, 0f7F800000;
	add.f32 	%f2608, %f96, 0f40000000;
	mov.f32 	%f2607, 0f00000000;
	mov.f32 	%f2606, 0f3DAAAABD;
	mov.f32 	%f2605, 0f3C4CAF63;
	mov.f32 	%f2604, 0f3B18F0FE;
	selp.f32	%f1235, %f2608, %f2757, %p562;
	selp.f32	%f1237, %f1235, %f2609, %p563;
	selp.f32	%f1238, %f1237, %f2757, %p564;
	mul.f32 	%f1239, %f1238, 0fBF000000;
	selp.f32	%f1240, 0fBF000000, %f1239, %p565;
	mul.f32 	%f1241, %f1240, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1242, %f1241;
	fma.rn.f32 	%f1244, %f1242, %f873, %f1240;
	fma.rn.f32 	%f1246, %f1242, %f875, %f1244;
	mul.f32 	%f1247, %f1246, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1248, %f1247;
	add.f32 	%f1249, %f1242, 0f00000000;
	ex2.approx.f32 	%f1250, %f1249;
	mul.f32 	%f1251, %f1248, %f1250;
	setp.lt.f32	%p215, %f1240, 0fC2D20000;
	selp.f32	%f1252, 0f00000000, %f1251, %p215;
	setp.gt.f32	%p216, %f1240, 0f42D20000;
	selp.f32	%f217, 0f7F800000, %f1252, %p216;
	// inline asm
	rcp.approx.ftz.f32 %f1232,%f108;
	// inline asm
	mul.f32 	%f1253, %f1232, %f109;
	mul.f32 	%f1254, %f1253, %f1253;
	fma.rn.f32 	%f1257, %f2604, %f1254, %f2605;
	fma.rn.f32 	%f1259, %f1257, %f1254, %f2606;
	mul.rn.f32 	%f1260, %f1259, %f1254;
	mul.rn.f32 	%f1261, %f1260, %f1253;
	sub.f32 	%f1262, %f107, %f1253;
	neg.f32 	%f1263, %f1253;
	add.f32 	%f1264, %f1262, %f1262;
	fma.rn.f32 	%f1265, %f1263, %f107, %f1264;
	mul.rn.f32 	%f1266, %f1232, %f1265;
	add.f32 	%f1267, %f1261, %f1253;
	sub.f32 	%f1268, %f1253, %f1267;
	add.f32 	%f1269, %f1261, %f1268;
	add.f32 	%f1270, %f1266, %f1269;
	add.f32 	%f1271, %f1267, %f1270;
	sub.f32 	%f1272, %f1267, %f1271;
	add.f32 	%f1273, %f1270, %f1272;
	add.f32 	%f1274, %f110, %f1271;
	sub.f32 	%f1275, %f110, %f1274;
	add.f32 	%f1276, %f1271, %f1275;
	add.f32 	%f1277, %f1273, %f1276;
	add.f32 	%f1278, %f111, %f1277;
	add.f32 	%f1279, %f1274, %f1278;
	sub.f32 	%f1280, %f1274, %f1279;
	add.f32 	%f1281, %f1278, %f1280;
	mul.rn.f32 	%f1283, %f672, %f1279;
	neg.f32 	%f1284, %f1283;
	fma.rn.f32 	%f1285, %f672, %f1279, %f1284;
	fma.rn.f32 	%f1286, %f672, %f1281, %f1285;
	fma.rn.f32 	%f1288, %f2607, %f1279, %f1286;
	add.rn.f32 	%f1289, %f1283, %f1288;
	neg.f32 	%f1290, %f1289;
	add.rn.f32 	%f1291, %f1283, %f1290;
	add.rn.f32 	%f1292, %f1291, %f1288;
	mov.b32 	 %r409, %f1289;
	setp.eq.s32	%p217, %r409, 1118925336;
	add.s32 	%r410, %r409, -1;
	mov.b32 	 %f1293, %r410;
	add.f32 	%f1294, %f1292, 0f37000000;
	selp.f32	%f1295, %f1293, %f1289, %p217;
	selp.f32	%f218, %f1294, %f1292, %p217;
	mul.f32 	%f1296, %f1295, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1297, %f1296;
	fma.rn.f32 	%f1298, %f1297, %f873, %f1295;
	fma.rn.f32 	%f1299, %f1297, %f875, %f1298;
	mul.f32 	%f1300, %f1299, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1301, %f1300;
	add.f32 	%f1302, %f1297, 0f00000000;
	ex2.approx.f32 	%f1303, %f1302;
	mul.f32 	%f1304, %f1301, %f1303;
	setp.lt.f32	%p218, %f1295, 0fC2D20000;
	selp.f32	%f1305, 0f00000000, %f1304, %p218;
	setp.gt.f32	%p219, %f1295, 0f42D20000;
	selp.f32	%f2758, 0f7F800000, %f1305, %p219;
	setp.eq.f32	%p220, %f2758, 0f7F800000;
	@%p220 bra 	BB3_154;

	fma.rn.f32 	%f2758, %f2758, %f218, %f2758;

BB3_154:
	setp.eq.f32	%p567, %f105, 0f00000000;
	setp.geu.f32	%p566, %f105, 0f00000000;
	mov.b32 	 %r411, %f2758;
	xor.b32  	%r412, %r411, -2147483648;
	mov.b32 	 %f1306, %r412;
	selp.f32	%f222, %f1306, %f2758, %p5;
	selp.f32	%f2759, %f112, %f222, %p567;
	@%p566 bra 	BB3_156;

	cvt.rzi.f32.f32	%f1308, %f672;
	setp.neu.f32	%p222, %f1308, 0f40000000;
	selp.f32	%f2759, 0f7FFFFFFF, %f222, %p222;

BB3_156:
	abs.f32 	%f2615, %f105;
	setp.eq.f32	%p571, %f105, 0f3F800000;
	add.f32 	%f2614, %f2615, 0f40000000;
	mov.b32 	 %r703, %f2614;
	setp.gt.s32	%p570, %r703, 2139095039;
	setp.neu.f32	%p569, %f2615, 0f7F800000;
	selp.f32	%f2613, 0fFF800000, 0f7F800000, %p5;
	setp.gtu.f32	%p568, %f2615, 0f7F800000;
	add.f32 	%f2612, %f105, 0f40000000;
	selp.f32	%f1310, %f2612, %f2759, %p568;
	selp.f32	%f1312, %f1310, %f2613, %p569;
	selp.f32	%f1313, %f1312, %f2759, %p570;
	mul.f32 	%f1314, %f1313, 0fBF000000;
	selp.f32	%f1315, 0fBF000000, %f1314, %p571;
	mul.f32 	%f1316, %f1315, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1317, %f1316;
	fma.rn.f32 	%f1319, %f1317, %f873, %f1315;
	fma.rn.f32 	%f1321, %f1317, %f875, %f1319;
	mul.f32 	%f1322, %f1321, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1323, %f1322;
	add.f32 	%f1324, %f1317, 0f00000000;
	ex2.approx.f32 	%f1325, %f1324;
	mul.f32 	%f1326, %f1323, %f1325;
	setp.lt.f32	%p227, %f1315, 0fC2D20000;
	selp.f32	%f1327, 0f00000000, %f1326, %p227;
	setp.gt.f32	%p228, %f1315, 0f42D20000;
	selp.f32	%f226, 0f7F800000, %f1327, %p228;
	mul.f32 	%f1328, %f92, %f226;
	mul.f32 	%f1329, %f87, %f217;
	sub.f32 	%f1330, %f1329, %f1328;
	mul.f32 	%f1331, %f73, %f1330;
	mul.f32 	%f227, %f144, %f1331;
	mov.f64 	%fd419, %fd40;
	@!%p7 bra 	BB3_158;
	bra.uni 	BB3_157;

BB3_157:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r413}, %fd40;
	}
	xor.b32  	%r414, %r413, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r415, %temp}, %fd40;
	}
	mov.b64 	%fd419, {%r415, %r414};

BB3_158:
	setp.eq.f32	%p572, %f2783, 0f00000000;
	@%p572 bra 	BB3_161;
	bra.uni 	BB3_159;

BB3_161:
	mov.u32 	%r416, 0;
	mov.b64 	%fd419, {%r416, %r88};
	bra.uni 	BB3_162;

BB3_159:
	setp.gt.s32	%p230, %r81, -1;
	@%p230 bra 	BB3_162;

	mov.f64 	%fd402, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd299, %fd402;
	setp.neu.f64	%p231, %fd299, 0d4014000000000000;
	selp.f64	%fd419, 0dFFF8000000000000, %fd419, %p231;

BB3_162:
	cvt.f64.f32	%fd394, %f2783;
	add.f64 	%fd393, %fd394, 0d4014000000000000;
	selp.f64	%fd420, %fd419, %fd393, %p116;
	@%p13 bra 	BB3_170;

	mov.f64 	%fd395, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r705}, %fd395;
	}
	and.b32  	%r704, %r705, 2147483647;
	setp.ne.s32	%p233, %r704, 2146435072;
	@%p233 bra 	BB3_165;

	mov.f64 	%fd397, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r417, %temp}, %fd397;
	}
	setp.eq.s32	%p234, %r417, 0;
	@%p234 bra 	BB3_169;
	bra.uni 	BB3_165;

BB3_169:
	mov.u32 	%r421, 0;
	mov.b64 	%fd420, {%r421, %r91};
	bra.uni 	BB3_170;

BB3_165:
	and.b32  	%r418, %r81, 2147483647;
	setp.ne.s32	%p235, %r418, 2146435072;
	@%p235 bra 	BB3_166;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r419, %temp}, %fd267;
	}
	setp.ne.s32	%p236, %r419, 0;
	mov.f64 	%fd420, %fd419;
	@%p236 bra 	BB3_170;

	mov.f64 	%fd396, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r711}, %fd396;
	}
	shr.s32 	%r710, %r711, 31;
	and.b32  	%r709, %r710, -2146435072;
	add.s32 	%r708, %r709, 2146435072;
	or.b32  	%r707, %r708, -2147483648;
	selp.b32	%r706, %r707, %r708, %p7;
	mov.u32 	%r420, 0;
	mov.b64 	%fd420, {%r420, %r706};
	bra.uni 	BB3_170;

BB3_166:
	mov.f64 	%fd420, %fd419;

BB3_170:
	setp.eq.f32	%p573, %f2783, 0f3F800000;
	selp.f64	%fd304, 0d3FF0000000000000, %fd420, %p573;
	div.rn.f64 	%fd72, %fd38, %fd304;
	mov.f64 	%fd422, %fd41;
	@!%p8 bra 	BB3_172;
	bra.uni 	BB3_171;

BB3_171:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r422}, %fd41;
	}
	xor.b32  	%r423, %r422, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r424, %temp}, %fd41;
	}
	mov.b64 	%fd422, {%r424, %r423};

BB3_172:
	setp.eq.f32	%p238, %f87, 0f00000000;
	@%p238 bra 	BB3_175;
	bra.uni 	BB3_173;

BB3_175:
	mov.u32 	%r425, 0;
	selp.b32	%r426, %r93, 0, %p99;
	or.b32  	%r427, %r426, 2146435072;
	selp.b32	%r428, %r427, %r426, %p101;
	mov.b64 	%fd422, {%r425, %r428};
	bra.uni 	BB3_176;

BB3_173:
	setp.gt.s32	%p239, %r93, -1;
	@%p239 bra 	BB3_176;

	cvt.rzi.f64.f64	%fd306, %fd269;
	setp.neu.f64	%p240, %fd306, 0d4008000000000000;
	selp.f64	%fd422, 0dFFF8000000000000, %fd422, %p240;

BB3_176:
	selp.f64	%fd423, %fd422, %fd42, %p117;
	@%p14 bra 	BB3_184;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r712}, %fd269;
	}
	and.b32  	%r429, %r712, 2147483647;
	setp.ne.s32	%p244, %r429, 2146435072;
	@%p244 bra 	BB3_179;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r430, %temp}, %fd269;
	}
	setp.eq.s32	%p245, %r430, 0;
	@%p245 bra 	BB3_183;
	bra.uni 	BB3_179;

BB3_183:
	mov.u32 	%r436, 0;
	mov.b64 	%fd423, {%r436, %r95};
	bra.uni 	BB3_184;

BB3_179:
	and.b32  	%r431, %r93, 2147483647;
	setp.ne.s32	%p246, %r431, 2146435072;
	@%p246 bra 	BB3_180;

	cvt.rn.f32.s32	%f2618, %r747;
	sub.f32 	%f2617, %f2618, %f2787;
	add.f32 	%f2616, %f2617, 0f3F000000;
	cvt.f64.f32	%fd398, %f2616;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r432, %temp}, %fd398;
	}
	setp.ne.s32	%p247, %r432, 0;
	mov.f64 	%fd423, %fd422;
	@%p247 bra 	BB3_184;

	selp.b32	%r434, %r87, %r86, %p8;
	mov.u32 	%r435, 0;
	mov.b64 	%fd423, {%r435, %r434};
	bra.uni 	BB3_184;

BB3_180:
	mov.f64 	%fd423, %fd422;

BB3_184:
	setp.eq.f32	%p248, %f87, 0f3F800000;
	selp.f64	%fd309, 0d3FF0000000000000, %fd423, %p248;
	cvt.f64.f32	%fd310, %f217;
	mul.f64 	%fd82, %fd310, %fd309;
	mov.f64 	%fd425, %fd43;
	@!%p9 bra 	BB3_186;
	bra.uni 	BB3_185;

BB3_185:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r437}, %fd43;
	}
	xor.b32  	%r438, %r437, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r439, %temp}, %fd43;
	}
	mov.b64 	%fd425, {%r439, %r438};

BB3_186:
	setp.eq.f32	%p249, %f92, 0f00000000;
	@%p249 bra 	BB3_189;
	bra.uni 	BB3_187;

BB3_189:
	mov.u32 	%r440, 0;
	selp.b32	%r441, %r96, 0, %p99;
	or.b32  	%r442, %r441, 2146435072;
	selp.b32	%r443, %r442, %r441, %p101;
	mov.b64 	%fd425, {%r440, %r443};
	bra.uni 	BB3_190;

BB3_187:
	setp.gt.s32	%p250, %r96, -1;
	@%p250 bra 	BB3_190;

	cvt.rzi.f64.f64	%fd312, %fd269;
	setp.neu.f64	%p251, %fd312, 0d4008000000000000;
	selp.f64	%fd425, 0dFFF8000000000000, %fd425, %p251;

BB3_190:
	selp.f64	%fd426, %fd425, %fd44, %p118;
	@%p15 bra 	BB3_198;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r713}, %fd269;
	}
	and.b32  	%r444, %r713, 2147483647;
	setp.ne.s32	%p255, %r444, 2146435072;
	@%p255 bra 	BB3_193;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r445, %temp}, %fd269;
	}
	setp.eq.s32	%p256, %r445, 0;
	@%p256 bra 	BB3_197;
	bra.uni 	BB3_193;

BB3_197:
	mov.u32 	%r451, 0;
	mov.b64 	%fd426, {%r451, %r98};
	bra.uni 	BB3_198;

BB3_193:
	and.b32  	%r446, %r96, 2147483647;
	setp.ne.s32	%p257, %r446, 2146435072;
	@%p257 bra 	BB3_194;

	cvt.rn.f32.s32	%f2621, %r747;
	sub.f32 	%f2620, %f2621, %f2787;
	add.f32 	%f2619, %f2620, 0fBF000000;
	cvt.f64.f32	%fd399, %f2619;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r447, %temp}, %fd399;
	}
	setp.ne.s32	%p258, %r447, 0;
	mov.f64 	%fd426, %fd425;
	@%p258 bra 	BB3_198;

	selp.b32	%r449, %r87, %r86, %p9;
	mov.u32 	%r450, 0;
	mov.b64 	%fd426, {%r450, %r449};
	bra.uni 	BB3_198;

BB3_194:
	mov.f64 	%fd426, %fd425;

BB3_198:
	cvt.f64.f32	%fd400, %f144;
	mov.f32 	%f2625, 0f00000000;
	mov.f32 	%f2624, 0f3DAAAABD;
	mov.f32 	%f2623, 0f3C4CAF63;
	mov.f32 	%f2622, 0f3B18F0FE;
	setp.eq.f32	%p259, %f92, 0f3F800000;
	selp.f64	%fd315, 0d3FF0000000000000, %fd426, %p259;
	cvt.f64.f32	%fd316, %f226;
	mul.f64 	%fd317, %fd316, %fd315;
	sub.f64 	%fd318, %fd82, %fd317;
	mul.f64 	%fd319, %fd72, %fd318;
	mul.f64 	%fd321, %fd400, %fd319;
	mul.f32 	%f1336, %f74, %f227;
	cvt.f64.f32	%fd322, %f1336;
	sub.f64 	%fd323, %fd322, %fd321;
	cvt.rn.f32.f64	%f228, %fd323;
	// inline asm
	rcp.approx.ftz.f32 %f1334,%f985;
	// inline asm
	mul.f32 	%f1337, %f1334, %f172;
	mul.f32 	%f1338, %f1337, %f1337;
	fma.rn.f32 	%f1341, %f2622, %f1338, %f2623;
	fma.rn.f32 	%f1343, %f1341, %f1338, %f2624;
	mul.rn.f32 	%f1344, %f1343, %f1338;
	mul.rn.f32 	%f1345, %f1344, %f1337;
	sub.f32 	%f1346, %f170, %f1337;
	neg.f32 	%f1347, %f1337;
	add.f32 	%f1348, %f1346, %f1346;
	fma.rn.f32 	%f1349, %f1347, %f170, %f1348;
	mul.rn.f32 	%f1350, %f1334, %f1349;
	add.f32 	%f1351, %f1345, %f1337;
	sub.f32 	%f1352, %f1337, %f1351;
	add.f32 	%f1353, %f1345, %f1352;
	add.f32 	%f1354, %f1350, %f1353;
	add.f32 	%f1355, %f1351, %f1354;
	sub.f32 	%f1356, %f1351, %f1355;
	add.f32 	%f1357, %f1354, %f1356;
	add.f32 	%f1358, %f173, %f1355;
	sub.f32 	%f1359, %f173, %f1358;
	add.f32 	%f1360, %f1355, %f1359;
	add.f32 	%f1361, %f1357, %f1360;
	add.f32 	%f1362, %f174, %f1361;
	add.f32 	%f1363, %f1358, %f1362;
	sub.f32 	%f1364, %f1358, %f1363;
	add.f32 	%f1365, %f1362, %f1364;
	mul.rn.f32 	%f1367, %f672, %f1363;
	neg.f32 	%f1368, %f1367;
	fma.rn.f32 	%f1369, %f672, %f1363, %f1368;
	fma.rn.f32 	%f1370, %f672, %f1365, %f1369;
	fma.rn.f32 	%f1372, %f2625, %f1363, %f1370;
	add.rn.f32 	%f1373, %f1367, %f1372;
	neg.f32 	%f1374, %f1373;
	add.rn.f32 	%f1375, %f1367, %f1374;
	add.rn.f32 	%f1376, %f1375, %f1372;
	mov.b32 	 %r452, %f1373;
	setp.eq.s32	%p260, %r452, 1118925336;
	add.s32 	%r453, %r452, -1;
	mov.b32 	 %f1377, %r453;
	add.f32 	%f1378, %f1376, 0f37000000;
	selp.f32	%f1379, %f1377, %f1373, %p260;
	selp.f32	%f229, %f1378, %f1376, %p260;
	mul.f32 	%f1380, %f1379, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1381, %f1380;
	fma.rn.f32 	%f1383, %f1381, %f873, %f1379;
	fma.rn.f32 	%f1385, %f1381, %f875, %f1383;
	mul.f32 	%f1386, %f1385, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1387, %f1386;
	add.f32 	%f1388, %f1381, 0f00000000;
	ex2.approx.f32 	%f1389, %f1388;
	mul.f32 	%f1390, %f1387, %f1389;
	setp.lt.f32	%p261, %f1379, 0fC2D20000;
	selp.f32	%f1391, 0f00000000, %f1390, %p261;
	setp.gt.f32	%p262, %f1379, 0f42D20000;
	selp.f32	%f2760, 0f7F800000, %f1391, %p262;
	setp.eq.f32	%p263, %f2760, 0f7F800000;
	@%p263 bra 	BB3_200;

	fma.rn.f32 	%f2760, %f2760, %f229, %f2760;

BB3_200:
	setp.eq.f32	%p574, %f168, 0f00000000;
	mov.b32 	 %r454, %f2760;
	xor.b32  	%r455, %r454, -2147483648;
	mov.b32 	 %f1392, %r455;
	selp.f32	%f2762, %f1392, %f2760, %p16;
	@%p574 bra 	BB3_203;
	bra.uni 	BB3_201;

BB3_203:
	add.f32 	%f1395, %f168, %f168;
	selp.f32	%f2762, %f1395, 0f00000000, %p92;
	bra.uni 	BB3_204;

BB3_201:
	setp.geu.f32	%p265, %f168, 0f00000000;
	@%p265 bra 	BB3_204;

	cvt.rzi.f32.f32	%f1394, %f672;
	setp.neu.f32	%p266, %f1394, 0f40000000;
	selp.f32	%f2762, 0f7FFFFFFF, %f2762, %p266;

BB3_204:
	abs.f32 	%f2627, %f168;
	add.f32 	%f2626, %f2627, 0f40000000;
	mov.b32 	 %r714, %f2626;
	setp.lt.s32	%p575, %r714, 2139095040;
	@%p575 bra 	BB3_209;

	abs.f32 	%f2672, %f168;
	setp.gtu.f32	%p269, %f2672, 0f7F800000;
	@%p269 bra 	BB3_208;
	bra.uni 	BB3_206;

BB3_208:
	add.f32 	%f2762, %f168, 0f40000000;
	bra.uni 	BB3_209;

BB3_206:
	abs.f32 	%f2673, %f168;
	setp.neu.f32	%p270, %f2673, 0f7F800000;
	@%p270 bra 	BB3_209;

	selp.f32	%f2762, 0fFF800000, 0f7F800000, %p16;

BB3_209:
	setp.eq.f32	%p576, %f168, 0f3F800000;
	mov.f32 	%f2631, 0f00000000;
	mov.f32 	%f2630, 0f3DAAAABD;
	mov.f32 	%f2629, 0f3C4CAF63;
	mov.f32 	%f2628, 0f3B18F0FE;
	mul.f32 	%f1398, %f2762, 0fBF000000;
	selp.f32	%f1399, 0fBF000000, %f1398, %p576;
	mul.f32 	%f1400, %f1399, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1401, %f1400;
	fma.rn.f32 	%f1403, %f1401, %f873, %f1399;
	fma.rn.f32 	%f1405, %f1401, %f875, %f1403;
	mul.f32 	%f1406, %f1405, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1407, %f1406;
	add.f32 	%f1408, %f1401, 0f00000000;
	ex2.approx.f32 	%f1409, %f1408;
	mul.f32 	%f1410, %f1407, %f1409;
	setp.lt.f32	%p272, %f1399, 0fC2D20000;
	selp.f32	%f1411, 0f00000000, %f1410, %p272;
	setp.gt.f32	%p273, %f1399, 0f42D20000;
	selp.f32	%f240, 0f7F800000, %f1411, %p273;
	// inline asm
	rcp.approx.ftz.f32 %f1396,%f1067;
	// inline asm
	mul.f32 	%f1412, %f1396, %f192;
	mul.f32 	%f1413, %f1412, %f1412;
	fma.rn.f32 	%f1416, %f2628, %f1413, %f2629;
	fma.rn.f32 	%f1418, %f1416, %f1413, %f2630;
	mul.rn.f32 	%f1419, %f1418, %f1413;
	mul.rn.f32 	%f1420, %f1419, %f1412;
	sub.f32 	%f1421, %f190, %f1412;
	neg.f32 	%f1422, %f1412;
	add.f32 	%f1423, %f1421, %f1421;
	fma.rn.f32 	%f1424, %f1422, %f190, %f1423;
	mul.rn.f32 	%f1425, %f1396, %f1424;
	add.f32 	%f1426, %f1420, %f1412;
	sub.f32 	%f1427, %f1412, %f1426;
	add.f32 	%f1428, %f1420, %f1427;
	add.f32 	%f1429, %f1425, %f1428;
	add.f32 	%f1430, %f1426, %f1429;
	sub.f32 	%f1431, %f1426, %f1430;
	add.f32 	%f1432, %f1429, %f1431;
	add.f32 	%f1433, %f193, %f1430;
	sub.f32 	%f1434, %f193, %f1433;
	add.f32 	%f1435, %f1430, %f1434;
	add.f32 	%f1436, %f1432, %f1435;
	add.f32 	%f1437, %f194, %f1436;
	add.f32 	%f1438, %f1433, %f1437;
	sub.f32 	%f1439, %f1433, %f1438;
	add.f32 	%f1440, %f1437, %f1439;
	mul.rn.f32 	%f1442, %f672, %f1438;
	neg.f32 	%f1443, %f1442;
	fma.rn.f32 	%f1444, %f672, %f1438, %f1443;
	fma.rn.f32 	%f1445, %f672, %f1440, %f1444;
	fma.rn.f32 	%f1447, %f2631, %f1438, %f1445;
	add.rn.f32 	%f1448, %f1442, %f1447;
	neg.f32 	%f1449, %f1448;
	add.rn.f32 	%f1450, %f1442, %f1449;
	add.rn.f32 	%f1451, %f1450, %f1447;
	mov.b32 	 %r456, %f1448;
	setp.eq.s32	%p274, %r456, 1118925336;
	add.s32 	%r457, %r456, -1;
	mov.b32 	 %f1452, %r457;
	add.f32 	%f1453, %f1451, 0f37000000;
	selp.f32	%f1454, %f1452, %f1448, %p274;
	selp.f32	%f241, %f1453, %f1451, %p274;
	mul.f32 	%f1455, %f1454, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1456, %f1455;
	fma.rn.f32 	%f1457, %f1456, %f873, %f1454;
	fma.rn.f32 	%f1458, %f1456, %f875, %f1457;
	mul.f32 	%f1459, %f1458, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1460, %f1459;
	add.f32 	%f1461, %f1456, 0f00000000;
	ex2.approx.f32 	%f1462, %f1461;
	mul.f32 	%f1463, %f1460, %f1462;
	setp.lt.f32	%p275, %f1454, 0fC2D20000;
	selp.f32	%f1464, 0f00000000, %f1463, %p275;
	setp.gt.f32	%p276, %f1454, 0f42D20000;
	selp.f32	%f2763, 0f7F800000, %f1464, %p276;
	setp.eq.f32	%p277, %f2763, 0f7F800000;
	@%p277 bra 	BB3_211;

	fma.rn.f32 	%f2763, %f2763, %f241, %f2763;

BB3_211:
	setp.eq.f32	%p579, %f188, 0f00000000;
	mov.b32 	 %r458, %f2763;
	xor.b32  	%r459, %r458, -2147483648;
	mov.b32 	 %f1465, %r459;
	selp.f32	%f2765, %f1465, %f2763, %p17;
	@%p579 bra 	BB3_214;
	bra.uni 	BB3_212;

BB3_214:
	add.f32 	%f1468, %f188, %f188;
	selp.f32	%f2765, %f1468, 0f00000000, %p92;
	bra.uni 	BB3_215;

BB3_212:
	setp.geu.f32	%p279, %f188, 0f00000000;
	@%p279 bra 	BB3_215;

	cvt.rzi.f32.f32	%f1467, %f672;
	setp.neu.f32	%p280, %f1467, 0f40000000;
	selp.f32	%f2765, 0f7FFFFFFF, %f2765, %p280;

BB3_215:
	abs.f32 	%f2677, %f188;
	add.f32 	%f2676, %f2677, 0f40000000;
	mov.b32 	 %r727, %f2676;
	setp.lt.s32	%p580, %r727, 2139095040;
	@%p580 bra 	BB3_220;

	abs.f32 	%f2670, %f188;
	setp.gtu.f32	%p283, %f2670, 0f7F800000;
	@%p283 bra 	BB3_219;
	bra.uni 	BB3_217;

BB3_219:
	add.f32 	%f2765, %f188, 0f40000000;
	bra.uni 	BB3_220;

BB3_217:
	abs.f32 	%f2671, %f188;
	setp.neu.f32	%p284, %f2671, 0f7F800000;
	@%p284 bra 	BB3_220;

	selp.f32	%f2765, 0fFF800000, 0f7F800000, %p17;

BB3_220:
	setp.eq.f32	%p581, %f188, 0f3F800000;
	mul.f32 	%f1469, %f2765, 0fBF000000;
	selp.f32	%f1470, 0fBF000000, %f1469, %p581;
	mul.f32 	%f1471, %f1470, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1472, %f1471;
	fma.rn.f32 	%f1474, %f1472, %f873, %f1470;
	fma.rn.f32 	%f1476, %f1472, %f875, %f1474;
	mul.f32 	%f1477, %f1476, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1478, %f1477;
	add.f32 	%f1479, %f1472, 0f00000000;
	ex2.approx.f32 	%f1480, %f1479;
	mul.f32 	%f1481, %f1478, %f1480;
	setp.lt.f32	%p286, %f1470, 0fC2D20000;
	selp.f32	%f1482, 0f00000000, %f1481, %p286;
	setp.gt.f32	%p287, %f1470, 0f42D20000;
	selp.f32	%f252, 0f7F800000, %f1482, %p287;
	cvt.f64.f32	%fd92, %f132;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r104}, %fd92;
	}
	abs.f64 	%fd93, %fd92;
	// Callseq Start 33
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd93;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd269;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd428, [retval0+0];
	
	//{
	}// Callseq End 33
	setp.lt.s32	%p288, %r104, 0;
	and.pred  	%p18, %p288, %p99;
	@!%p18 bra 	BB3_222;
	bra.uni 	BB3_221;

BB3_221:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r460}, %fd428;
	}
	xor.b32  	%r461, %r460, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r462, %temp}, %fd428;
	}
	mov.b64 	%fd428, {%r462, %r461};

BB3_222:
	setp.eq.f32	%p290, %f132, 0f00000000;
	@%p290 bra 	BB3_225;
	bra.uni 	BB3_223;

BB3_225:
	mov.u32 	%r463, 0;
	selp.b32	%r464, %r104, 0, %p99;
	or.b32  	%r465, %r464, 2146435072;
	selp.b32	%r466, %r465, %r464, %p101;
	mov.b64 	%fd428, {%r463, %r466};
	bra.uni 	BB3_226;

BB3_223:
	setp.gt.s32	%p291, %r104, -1;
	@%p291 bra 	BB3_226;

	cvt.rzi.f64.f64	%fd326, %fd269;
	setp.neu.f64	%p292, %fd326, 0d4008000000000000;
	selp.f64	%fd428, 0dFFF8000000000000, %fd428, %p292;

BB3_226:
	add.f64 	%fd429, %fd92, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r467}, %fd429;
	}
	and.b32  	%r468, %r467, 2146435072;
	setp.ne.s32	%p295, %r468, 2146435072;
	@%p295 bra 	BB3_227;

	setp.gtu.f64	%p296, %fd93, 0d7FF0000000000000;
	@%p296 bra 	BB3_236;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r726}, %fd269;
	}
	and.b32  	%r469, %r726, 2147483647;
	setp.ne.s32	%p297, %r469, 2146435072;
	@%p297 bra 	BB3_231;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r470, %temp}, %fd269;
	}
	setp.eq.s32	%p298, %r470, 0;
	@%p298 bra 	BB3_235;
	bra.uni 	BB3_231;

BB3_235:
	mov.u32 	%r475, 0;
	setp.gt.f64	%p302, %fd93, 0d3FF0000000000000;
	selp.b32	%r476, 2146435072, 0, %p302;
	xor.b32  	%r477, %r476, 2146435072;
	selp.b32	%r478, %r477, %r476, %p101;
	setp.eq.f32	%p303, %f132, 0fBF800000;
	selp.b32	%r479, 1072693248, %r478, %p303;
	mov.b64 	%fd429, {%r475, %r479};
	bra.uni 	BB3_236;

BB3_227:
	mov.f64 	%fd429, %fd428;

BB3_236:
	mul.f32 	%f1483, %f132, %f240;
	mul.f32 	%f1484, %f138, %f252;
	sub.f32 	%f1485, %f1483, %f1484;
	mul.f32 	%f1486, %f73, %f1485;
	mul.f32 	%f253, %f129, %f1486;
	setp.eq.f32	%p304, %f132, 0f3F800000;
	selp.f64	%fd328, 0d3FF0000000000000, %fd429, %p304;
	cvt.f64.f32	%fd329, %f240;
	mul.f64 	%fd104, %fd329, %fd328;
	cvt.f64.f32	%fd105, %f138;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r105}, %fd105;
	}
	abs.f64 	%fd106, %fd105;
	// Callseq Start 34
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd106;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd269;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd431, [retval0+0];
	
	//{
	}// Callseq End 34
	setp.lt.s32	%p305, %r105, 0;
	and.pred  	%p19, %p305, %p99;
	@!%p19 bra 	BB3_238;
	bra.uni 	BB3_237;

BB3_237:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r480}, %fd431;
	}
	xor.b32  	%r481, %r480, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r482, %temp}, %fd431;
	}
	mov.b64 	%fd431, {%r482, %r481};

BB3_238:
	setp.eq.f32	%p307, %f138, 0f00000000;
	@%p307 bra 	BB3_241;
	bra.uni 	BB3_239;

BB3_241:
	mov.u32 	%r483, 0;
	selp.b32	%r484, %r105, 0, %p99;
	or.b32  	%r485, %r484, 2146435072;
	selp.b32	%r486, %r485, %r484, %p101;
	mov.b64 	%fd431, {%r483, %r486};
	bra.uni 	BB3_242;

BB3_239:
	setp.gt.s32	%p308, %r105, -1;
	@%p308 bra 	BB3_242;

	cvt.rzi.f64.f64	%fd332, %fd269;
	setp.neu.f64	%p309, %fd332, 0d4008000000000000;
	selp.f64	%fd431, 0dFFF8000000000000, %fd431, %p309;

BB3_242:
	add.f64 	%fd432, %fd105, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r487}, %fd432;
	}
	and.b32  	%r488, %r487, 2146435072;
	setp.ne.s32	%p312, %r488, 2146435072;
	@%p312 bra 	BB3_243;

	setp.gtu.f64	%p313, %fd106, 0d7FF0000000000000;
	@%p313 bra 	BB3_252;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r725}, %fd269;
	}
	and.b32  	%r489, %r725, 2147483647;
	setp.ne.s32	%p314, %r489, 2146435072;
	@%p314 bra 	BB3_247;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r490, %temp}, %fd269;
	}
	setp.eq.s32	%p315, %r490, 0;
	@%p315 bra 	BB3_251;
	bra.uni 	BB3_247;

BB3_251:
	mov.u32 	%r495, 0;
	setp.gt.f64	%p319, %fd106, 0d3FF0000000000000;
	selp.b32	%r496, 2146435072, 0, %p319;
	xor.b32  	%r497, %r496, 2146435072;
	selp.b32	%r498, %r497, %r496, %p101;
	setp.eq.f32	%p320, %f138, 0fBF800000;
	selp.b32	%r499, 1072693248, %r498, %p320;
	mov.b64 	%fd432, {%r495, %r499};
	bra.uni 	BB3_252;

BB3_243:
	mov.f64 	%fd432, %fd431;

BB3_252:
	cvt.f64.f32	%fd403, %f129;
	mov.f32 	%f2766, 0f00000000;
	setp.eq.f32	%p321, %f138, 0f3F800000;
	selp.f64	%fd334, 0d3FF0000000000000, %fd432, %p321;
	cvt.f64.f32	%fd335, %f252;
	mul.f64 	%fd336, %fd335, %fd334;
	sub.f64 	%fd337, %fd104, %fd336;
	mul.f64 	%fd338, %fd72, %fd337;
	mul.f64 	%fd340, %fd403, %fd338;
	mul.f32 	%f1488, %f74, %f253;
	cvt.f64.f32	%fd341, %f1488;
	sub.f64 	%fd342, %fd341, %fd340;
	cvt.rn.f32.f64	%f1489, %fd342;
	add.f32 	%f254, %f227, %f253;
	add.f32 	%f255, %f228, %f1489;
	mul.f32 	%f256, %f129, %f144;
	setp.leu.f32	%p322, %f145, 0f3C23D70A;
	@%p322 bra 	BB3_254;

	div.rn.f32 	%f1490, %f146, %f145;
	add.f32 	%f2766, %f1490, 0fBF800000;

BB3_254:
	mov.f32 	%f2767, 0f00000000;
	@%p322 bra 	BB3_272;

	setp.eq.s64	%p324, %rd7, -9223372036854775808;
	cvt.f64.f32	%fd117, %f145;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r106}, %fd117;
	}
	abs.f64 	%fd118, %fd117;
	// Callseq Start 35
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd118;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd434, [retval0+0];
	
	//{
	}// Callseq End 35
	setp.lt.s32	%p325, %r106, 0;
	and.pred  	%p20, %p325, %p324;
	@!%p20 bra 	BB3_257;
	bra.uni 	BB3_256;

BB3_256:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r500}, %fd434;
	}
	xor.b32  	%r501, %r500, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r502, %temp}, %fd434;
	}
	mov.b64 	%fd434, {%r502, %r501};

BB3_257:
	setp.eq.f32	%p326, %f145, 0f00000000;
	@%p326 bra 	BB3_260;
	bra.uni 	BB3_258;

BB3_260:
	setp.lt.s32	%p329, %r99, 0;
	mov.u32 	%r503, 0;
	selp.b32	%r504, %r106, 0, %p324;
	or.b32  	%r505, %r504, 2146435072;
	selp.b32	%r506, %r505, %r504, %p329;
	mov.b64 	%fd434, {%r503, %r506};
	bra.uni 	BB3_261;

BB3_258:
	setp.gt.s32	%p327, %r106, -1;
	@%p327 bra 	BB3_261;

	cvt.rzi.f64.f64	%fd345, %fd277;
	setp.neu.f64	%p328, %fd345, 0d4000000000000000;
	selp.f64	%fd434, 0dFFF8000000000000, %fd434, %p328;

BB3_261:
	add.f64 	%fd435, %fd117, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r507}, %fd435;
	}
	and.b32  	%r508, %r507, 2146435072;
	setp.ne.s32	%p331, %r508, 2146435072;
	@%p331 bra 	BB3_262;

	setp.gtu.f64	%p332, %fd118, 0d7FF0000000000000;
	@%p332 bra 	BB3_271;

	and.b32  	%r509, %r99, 2147483647;
	setp.ne.s32	%p333, %r509, 2146435072;
	@%p333 bra 	BB3_266;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r510, %temp}, %fd277;
	}
	setp.eq.s32	%p334, %r510, 0;
	@%p334 bra 	BB3_270;
	bra.uni 	BB3_266;

BB3_270:
	setp.lt.s32	%p337, %r99, 0;
	mov.u32 	%r516, 0;
	setp.gt.f64	%p338, %fd118, 0d3FF0000000000000;
	selp.b32	%r517, 2146435072, 0, %p338;
	xor.b32  	%r518, %r517, 2146435072;
	selp.b32	%r519, %r518, %r517, %p337;
	setp.eq.f32	%p339, %f145, 0fBF800000;
	selp.b32	%r520, 1072693248, %r519, %p339;
	mov.b64 	%fd435, {%r516, %r520};
	bra.uni 	BB3_271;

BB3_262:
	mov.f64 	%fd435, %fd434;

BB3_271:
	setp.eq.f32	%p340, %f145, 0f3F800000;
	selp.f64	%fd347, 0d3FF0000000000000, %fd435, %p340;
	cvt.f64.f32	%fd348, %f146;
	div.rn.f64 	%fd349, %fd348, %fd347;
	cvt.rn.f32.f64	%f2767, %fd349;

BB3_272:
	mov.f32 	%f1492, 0f47C35000;
	min.f32 	%f1493, %f2767, %f1492;
	cvt.f64.f32	%fd129, %f1493;
	min.f32 	%f261, %f2766, %f1492;
	fma.rn.f32 	%f2736, %f261, %f165, %f2736;
	cvt.f64.f32	%fd130, %f165;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r107}, %fd130;
	}
	abs.f64 	%fd131, %fd130;
	// Callseq Start 36
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd131;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd437, [retval0+0];
	
	//{
	}// Callseq End 36
	setp.lt.s32	%p341, %r107, 0;
	setp.eq.s64	%p342, %rd7, -9223372036854775808;
	and.pred  	%p21, %p341, %p342;
	@!%p21 bra 	BB3_274;
	bra.uni 	BB3_273;

BB3_273:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r521}, %fd437;
	}
	xor.b32  	%r522, %r521, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r523, %temp}, %fd437;
	}
	mov.b64 	%fd437, {%r523, %r522};

BB3_274:
	setp.eq.f32	%p343, %f165, 0f00000000;
	@%p343 bra 	BB3_277;
	bra.uni 	BB3_275;

BB3_277:
	setp.lt.s32	%p346, %r99, 0;
	mov.u32 	%r524, 0;
	selp.b32	%r525, %r107, 0, %p342;
	or.b32  	%r526, %r525, 2146435072;
	selp.b32	%r527, %r526, %r525, %p346;
	mov.b64 	%fd437, {%r524, %r527};
	bra.uni 	BB3_278;

BB3_275:
	setp.gt.s32	%p344, %r107, -1;
	@%p344 bra 	BB3_278;

	cvt.rzi.f64.f64	%fd352, %fd277;
	setp.neu.f64	%p345, %fd352, 0d4000000000000000;
	selp.f64	%fd437, 0dFFF8000000000000, %fd437, %p345;

BB3_278:
	add.f64 	%fd438, %fd130, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r528}, %fd438;
	}
	and.b32  	%r529, %r528, 2146435072;
	setp.ne.s32	%p348, %r529, 2146435072;
	@%p348 bra 	BB3_279;

	setp.gtu.f64	%p349, %fd131, 0d7FF0000000000000;
	@%p349 bra 	BB3_288;

	and.b32  	%r530, %r99, 2147483647;
	setp.ne.s32	%p350, %r530, 2146435072;
	@%p350 bra 	BB3_283;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r531, %temp}, %fd277;
	}
	setp.eq.s32	%p351, %r531, 0;
	@%p351 bra 	BB3_287;
	bra.uni 	BB3_283;

BB3_287:
	setp.lt.s32	%p354, %r99, 0;
	mov.u32 	%r537, 0;
	setp.gt.f64	%p355, %fd131, 0d3FF0000000000000;
	selp.b32	%r538, 2146435072, 0, %p355;
	xor.b32  	%r539, %r538, 2146435072;
	selp.b32	%r540, %r539, %r538, %p354;
	setp.eq.f32	%p356, %f165, 0fBF800000;
	selp.b32	%r541, 1072693248, %r540, %p356;
	mov.b64 	%fd438, {%r537, %r541};
	bra.uni 	BB3_288;

BB3_279:
	mov.f64 	%fd438, %fd437;

BB3_288:
	setp.eq.f32	%p357, %f165, 0f3F800000;
	selp.f64	%fd354, 0d3FF0000000000000, %fd438, %p357;
	mul.f64 	%fd355, %fd129, %fd354;
	mul.f32 	%f1494, %f261, %f166;
	cvt.f64.f32	%fd356, %f1494;
	sub.f64 	%fd357, %fd356, %fd355;
	cvt.f64.f32	%fd358, %f2741;
	add.f64 	%fd359, %fd358, %fd357;
	cvt.rn.f32.f64	%f2741, %fd359;
	fma.rn.f32 	%f2735, %f261, %f207, %f2735;
	cvt.f64.f32	%fd142, %f207;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r108}, %fd142;
	}
	abs.f64 	%fd143, %fd142;
	// Callseq Start 37
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd143;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd440, [retval0+0];
	
	//{
	}// Callseq End 37
	setp.lt.s32	%p358, %r108, 0;
	and.pred  	%p22, %p358, %p342;
	@!%p22 bra 	BB3_290;
	bra.uni 	BB3_289;

BB3_289:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r542}, %fd440;
	}
	xor.b32  	%r543, %r542, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r544, %temp}, %fd440;
	}
	mov.b64 	%fd440, {%r544, %r543};

BB3_290:
	setp.eq.f32	%p360, %f207, 0f00000000;
	@%p360 bra 	BB3_293;
	bra.uni 	BB3_291;

BB3_293:
	setp.lt.s32	%p363, %r99, 0;
	mov.u32 	%r545, 0;
	selp.b32	%r546, %r108, 0, %p342;
	or.b32  	%r547, %r546, 2146435072;
	selp.b32	%r548, %r547, %r546, %p363;
	mov.b64 	%fd440, {%r545, %r548};
	bra.uni 	BB3_294;

BB3_291:
	setp.gt.s32	%p361, %r108, -1;
	@%p361 bra 	BB3_294;

	cvt.rzi.f64.f64	%fd362, %fd277;
	setp.neu.f64	%p362, %fd362, 0d4000000000000000;
	selp.f64	%fd440, 0dFFF8000000000000, %fd440, %p362;

BB3_294:
	add.f64 	%fd441, %fd142, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r549}, %fd441;
	}
	and.b32  	%r550, %r549, 2146435072;
	setp.ne.s32	%p365, %r550, 2146435072;
	@%p365 bra 	BB3_295;

	setp.gtu.f64	%p366, %fd143, 0d7FF0000000000000;
	@%p366 bra 	BB3_304;

	and.b32  	%r551, %r99, 2147483647;
	setp.ne.s32	%p367, %r551, 2146435072;
	@%p367 bra 	BB3_299;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r552, %temp}, %fd277;
	}
	setp.eq.s32	%p368, %r552, 0;
	@%p368 bra 	BB3_303;
	bra.uni 	BB3_299;

BB3_303:
	setp.lt.s32	%p371, %r99, 0;
	mov.u32 	%r558, 0;
	setp.gt.f64	%p372, %fd143, 0d3FF0000000000000;
	selp.b32	%r559, 2146435072, 0, %p372;
	xor.b32  	%r560, %r559, 2146435072;
	selp.b32	%r561, %r560, %r559, %p371;
	setp.eq.f32	%p373, %f207, 0fBF800000;
	selp.b32	%r562, 1072693248, %r561, %p373;
	mov.b64 	%fd441, {%r558, %r562};
	bra.uni 	BB3_304;

BB3_295:
	mov.f64 	%fd441, %fd440;

BB3_304:
	setp.eq.f32	%p374, %f207, 0f3F800000;
	selp.f64	%fd364, 0d3FF0000000000000, %fd441, %p374;
	mul.f64 	%fd365, %fd129, %fd364;
	mul.f32 	%f1495, %f261, %f208;
	cvt.f64.f32	%fd366, %f1495;
	sub.f64 	%fd367, %fd366, %fd365;
	cvt.f64.f32	%fd368, %f2740;
	add.f64 	%fd369, %fd368, %fd367;
	cvt.rn.f32.f64	%f2740, %fd369;
	fma.rn.f32 	%f2734, %f261, %f256, %f2734;
	cvt.f64.f32	%fd154, %f256;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r109}, %fd154;
	}
	abs.f64 	%fd155, %fd154;
	// Callseq Start 38
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd155;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd443, [retval0+0];
	
	//{
	}// Callseq End 38
	setp.lt.s32	%p375, %r109, 0;
	and.pred  	%p23, %p375, %p342;
	@!%p23 bra 	BB3_306;
	bra.uni 	BB3_305;

BB3_305:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r563}, %fd443;
	}
	xor.b32  	%r564, %r563, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r565, %temp}, %fd443;
	}
	mov.b64 	%fd443, {%r565, %r564};

BB3_306:
	setp.eq.f32	%p377, %f256, 0f00000000;
	@%p377 bra 	BB3_309;
	bra.uni 	BB3_307;

BB3_309:
	setp.lt.s32	%p380, %r99, 0;
	mov.u32 	%r566, 0;
	selp.b32	%r567, %r109, 0, %p342;
	or.b32  	%r568, %r567, 2146435072;
	selp.b32	%r569, %r568, %r567, %p380;
	mov.b64 	%fd443, {%r566, %r569};
	bra.uni 	BB3_310;

BB3_307:
	setp.gt.s32	%p378, %r109, -1;
	@%p378 bra 	BB3_310;

	cvt.rzi.f64.f64	%fd372, %fd277;
	setp.neu.f64	%p379, %fd372, 0d4000000000000000;
	selp.f64	%fd443, 0dFFF8000000000000, %fd443, %p379;

BB3_310:
	add.f64 	%fd444, %fd154, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r570}, %fd444;
	}
	and.b32  	%r571, %r570, 2146435072;
	setp.ne.s32	%p382, %r571, 2146435072;
	@%p382 bra 	BB3_311;

	setp.gtu.f64	%p383, %fd155, 0d7FF0000000000000;
	@%p383 bra 	BB3_320;

	and.b32  	%r572, %r99, 2147483647;
	setp.ne.s32	%p384, %r572, 2146435072;
	@%p384 bra 	BB3_315;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r573, %temp}, %fd277;
	}
	setp.eq.s32	%p385, %r573, 0;
	@%p385 bra 	BB3_319;
	bra.uni 	BB3_315;

BB3_319:
	setp.lt.s32	%p388, %r99, 0;
	mov.u32 	%r579, 0;
	setp.gt.f64	%p389, %fd155, 0d3FF0000000000000;
	selp.b32	%r580, 2146435072, 0, %p389;
	xor.b32  	%r581, %r580, 2146435072;
	selp.b32	%r582, %r581, %r580, %p388;
	setp.eq.f32	%p390, %f256, 0fBF800000;
	selp.b32	%r583, 1072693248, %r582, %p390;
	mov.b64 	%fd444, {%r579, %r583};
	bra.uni 	BB3_320;

BB3_311:
	mov.f64 	%fd444, %fd443;

BB3_320:
	mul.f32 	%f1496, %f261, 0f00000000;
	cvt.f64.f32	%fd374, %f1496;
	setp.eq.f32	%p391, %f256, 0f3F800000;
	selp.f64	%fd375, 0d3FF0000000000000, %fd444, %p391;
	mul.f64 	%fd376, %fd129, %fd375;
	sub.f64 	%fd377, %fd374, %fd376;
	cvt.f64.f32	%fd378, %f2739;
	add.f64 	%fd379, %fd378, %fd377;
	cvt.rn.f32.f64	%f2739, %fd379;
	add.f32 	%f2733, %f2733, %f261;
	cvt.f64.f32	%fd380, %f2738;
	sub.f64 	%fd381, %fd374, %fd129;
	add.f64 	%fd382, %fd380, %fd381;
	cvt.rn.f32.f64	%f2738, %fd382;
	fma.rn.f32 	%f2732, %f261, %f254, %f2732;
	mul.f32 	%f271, %f261, %f255;
	cvt.f64.f32	%fd166, %f254;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r110}, %fd166;
	}
	abs.f64 	%fd167, %fd166;
	// Callseq Start 39
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd167;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd446, [retval0+0];
	
	//{
	}// Callseq End 39
	setp.lt.s32	%p392, %r110, 0;
	and.pred  	%p24, %p392, %p342;
	@!%p24 bra 	BB3_322;
	bra.uni 	BB3_321;

BB3_321:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r584}, %fd446;
	}
	xor.b32  	%r585, %r584, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r586, %temp}, %fd446;
	}
	mov.b64 	%fd446, {%r586, %r585};

BB3_322:
	setp.eq.f32	%p394, %f254, 0f00000000;
	@%p394 bra 	BB3_325;
	bra.uni 	BB3_323;

BB3_325:
	setp.lt.s32	%p397, %r99, 0;
	mov.u32 	%r587, 0;
	selp.b32	%r588, %r110, 0, %p342;
	or.b32  	%r589, %r588, 2146435072;
	selp.b32	%r590, %r589, %r588, %p397;
	mov.b64 	%fd446, {%r587, %r590};
	bra.uni 	BB3_326;

BB3_323:
	setp.gt.s32	%p395, %r110, -1;
	@%p395 bra 	BB3_326;

	cvt.rzi.f64.f64	%fd385, %fd277;
	setp.neu.f64	%p396, %fd385, 0d4000000000000000;
	selp.f64	%fd446, 0dFFF8000000000000, %fd446, %p396;

BB3_326:
	add.f64 	%fd447, %fd166, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r591}, %fd447;
	}
	and.b32  	%r592, %r591, 2146435072;
	setp.ne.s32	%p399, %r592, 2146435072;
	@%p399 bra 	BB3_327;

	setp.gtu.f64	%p400, %fd167, 0d7FF0000000000000;
	@%p400 bra 	BB3_336;

	and.b32  	%r593, %r99, 2147483647;
	setp.ne.s32	%p401, %r593, 2146435072;
	@%p401 bra 	BB3_331;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r594, %temp}, %fd277;
	}
	setp.eq.s32	%p402, %r594, 0;
	@%p402 bra 	BB3_335;
	bra.uni 	BB3_331;

BB3_335:
	setp.lt.s32	%p405, %r99, 0;
	mov.u32 	%r600, 0;
	setp.gt.f64	%p406, %fd167, 0d3FF0000000000000;
	selp.b32	%r601, 2146435072, 0, %p406;
	xor.b32  	%r602, %r601, 2146435072;
	selp.b32	%r603, %r602, %r601, %p405;
	setp.eq.f32	%p407, %f254, 0fBF800000;
	selp.b32	%r604, 1072693248, %r603, %p407;
	mov.b64 	%fd447, {%r600, %r604};
	bra.uni 	BB3_336;

BB3_327:
	mov.f64 	%fd447, %fd446;

BB3_336:
	setp.eq.f32	%p408, %f254, 0f3F800000;
	selp.f64	%fd387, 0d3FF0000000000000, %fd447, %p408;
	mul.f64 	%fd388, %fd129, %fd387;
	cvt.f64.f32	%fd389, %f271;
	sub.f64 	%fd390, %fd389, %fd388;
	cvt.f64.f32	%fd391, %f2737;
	add.f64 	%fd392, %fd391, %fd390;
	cvt.rn.f32.f64	%f2737, %fd392;
	add.s32 	%r748, %r748, 1;
	setp.lt.s32	%p409, %r748, %r138;
	@%p409 bra 	BB3_78;

	add.s32 	%r747, %r747, 1;
	setp.lt.s32	%p410, %r747, %r138;
	@%p410 bra 	BB3_77;

BB3_338:
	add.s32 	%r605, %r139, -1;
	setp.ne.s32	%p411, %r746, %r605;
	@%p411 bra 	BB3_340;

	neg.f32 	%f2782, %f2787;
	neg.f32 	%f2781, %f2786;
	neg.f32 	%f2780, %f2785;
	neg.f32 	%f2779, %f2784;
	neg.f32 	%f2778, %f2783;

BB3_340:
	div.rn.f32 	%f1497, %f2736, %f2741;
	mov.f32 	%f1498, 0fBF800000;
	max.f32 	%f1499, %f1497, %f1498;
	mov.f32 	%f1500, 0f3F800000;
	min.f32 	%f1501, %f1499, %f1500;
	div.rn.f32 	%f1502, %f2735, %f2740;
	max.f32 	%f1503, %f1502, %f1498;
	min.f32 	%f1504, %f1503, %f1500;
	div.rn.f32 	%f1505, %f2734, %f2739;
	mov.f32 	%f1506, 0fC2C80000;
	max.f32 	%f1507, %f1505, %f1506;
	mov.f32 	%f1508, 0f42C80000;
	min.f32 	%f1509, %f1507, %f1508;
	div.rn.f32 	%f1510, %f2733, %f2738;
	mov.f32 	%f1511, 0fC0000000;
	max.f32 	%f1512, %f1510, %f1511;
	mov.f32 	%f1513, 0f40000000;
	min.f32 	%f1514, %f1512, %f1513;
	div.rn.f32 	%f1515, %f2732, %f2737;
	mov.f32 	%f1516, 0fBF000000;
	max.f32 	%f1517, %f1515, %f1516;
	min.f32 	%f1519, %f1517, %f621;
	mul.f32 	%f1520, %f1509, 0f3F000000;
	setp.lt.s32	%p412, %r746, 5;
	selp.f32	%f1521, %f1520, %f1509, %p412;
	sub.f32 	%f2787, %f2787, %f1501;
	sub.f32 	%f2786, %f2786, %f1504;
	sub.f32 	%f1522, %f2785, %f1521;
	sub.f32 	%f1523, %f2784, %f1514;
	sub.f32 	%f1524, %f2783, %f1519;
	max.f32 	%f2785, %f1522, %f1500;
	mov.f32 	%f1525, 0f3C23D70A;
	max.f32 	%f2784, %f1523, %f1525;
	max.f32 	%f1526, %f1524, %f621;
	min.f32 	%f2783, %f1526, %f60;
	add.s32 	%r746, %r746, 1;
	setp.lt.s32	%p413, %r746, %r139;
	@%p413 bra 	BB3_75;

BB3_341:
	mov.f32 	%f2809, 0f00000000;
	mov.f32 	%f2810, %f2809;
	mov.f32 	%f2811, %f2809;
	mov.f32 	%f2812, %f2809;
	mov.f32 	%f2813, %f2809;
	mov.f32 	%f2814, %f2809;
	mov.f32 	%f2815, %f2809;
	mov.f32 	%f2816, %f2809;
	mov.f32 	%f2817, %f2809;
	mov.f32 	%f2818, %f2809;
	mov.f32 	%f2819, %f2809;
	mov.f32 	%f2820, %f2809;
	mov.f32 	%f2821, %f2809;
	mov.f32 	%f2822, %f2809;
	mov.f32 	%f2823, %f2809;
	mov.f32 	%f2851, %f2809;
	@%p32 bra 	BB3_426;

	div.rn.f32 	%f1559, %f2785, 0fC0206C98;
	div.rn.f32 	%f308, %f1559, %f2783;
	div.rn.f32 	%f309, %f308, %f2783;
	mov.u32 	%r606, 0;
	mov.f32 	%f2809, 0f00000000;
	mov.f32 	%f2810, %f2809;
	mov.f32 	%f2811, %f2809;
	mov.f32 	%f2812, %f2809;
	mov.f32 	%f2813, %f2809;
	mov.f32 	%f2814, %f2809;
	mov.f32 	%f2815, %f2809;
	mov.f32 	%f2816, %f2809;
	mov.f32 	%f2817, %f2809;
	mov.f32 	%f2818, %f2809;
	mov.f32 	%f2819, %f2809;
	mov.f32 	%f2820, %f2809;
	mov.f32 	%f2821, %f2809;
	mov.f32 	%f2822, %f2809;
	mov.f32 	%f2823, %f2809;
	mov.f32 	%f2851, %f2809;
	mov.u32 	%r749, %r606;

BB3_343:
	cvt.rn.f32.s32	%f1560, %r749;
	sub.f32 	%f1561, %f1560, %f2787;
	add.f32 	%f326, %f1561, 0f3F000000;
	sqrt.rn.f32 	%f327, %f40;
	mul.f32 	%f328, %f326, %f327;
	abs.f32 	%f329, %f328;
	mul.f32 	%f330, %f328, %f328;
	add.f32 	%f331, %f1561, 0fBF000000;
	mul.f32 	%f332, %f331, %f327;
	abs.f32 	%f333, %f332;
	mul.f32 	%f334, %f332, %f332;
	add.s32 	%r116, %r749, %r6;
	add.f32 	%f1562, %f1560, 0f3F000000;
	sub.f32 	%f1563, %f1562, %f2787;
	div.rn.f32 	%f335, %f1563, %f2783;
	mov.f32 	%f1564, 0f3F800000;
	cvt.rzi.f32.f32	%f1565, %f1564;
	add.f32 	%f1566, %f1565, %f1565;
	mov.f32 	%f1567, 0f40000000;
	sub.f32 	%f1568, %f1567, %f1566;
	abs.f32 	%f336, %f1568;
	setp.eq.f32	%p415, %f336, 0f3F800000;
	abs.f32 	%f337, %f335;
	setp.lt.f32	%p416, %f337, 0f00800000;
	mul.f32 	%f1569, %f337, 0f4B800000;
	selp.f32	%f1570, 0fC3170000, 0fC2FE0000, %p416;
	selp.f32	%f1571, %f1569, %f337, %p416;
	mov.b32 	 %r610, %f1571;
	and.b32  	%r611, %r610, 8388607;
	or.b32  	%r612, %r611, 1065353216;
	mov.b32 	 %f1572, %r612;
	shr.u32 	%r613, %r610, 23;
	cvt.rn.f32.u32	%f1573, %r613;
	add.f32 	%f1574, %f1570, %f1573;
	setp.gt.f32	%p417, %f1572, 0f3FB504F3;
	mul.f32 	%f1575, %f1572, 0f3F000000;
	add.f32 	%f1576, %f1574, 0f3F800000;
	selp.f32	%f1577, %f1575, %f1572, %p417;
	selp.f32	%f1578, %f1576, %f1574, %p417;
	add.f32 	%f338, %f1577, 0fBF800000;
	add.f32 	%f339, %f1577, 0f3F800000;
	add.f32 	%f340, %f338, %f338;
	mov.f32 	%f1579, 0f3F317200;
	mul.rn.f32 	%f341, %f1578, %f1579;
	mov.f32 	%f1580, 0f35BFBE8E;
	mul.rn.f32 	%f342, %f1578, %f1580;
	setp.lt.f32	%p418, %f335, 0f00000000;
	and.pred  	%p25, %p418, %p415;
	add.f32 	%f1581, %f335, %f335;
	selp.f32	%f343, %f1581, 0f00000000, %p415;
	add.f32 	%f1582, %f337, 0f40000000;
	mov.b32 	 %r117, %f1582;
	add.f32 	%f344, %f335, 0f40000000;
	selp.f32	%f345, 0fFF800000, 0f7F800000, %p25;
	add.f32 	%f1583, %f1560, 0fBF000000;
	sub.f32 	%f1584, %f1583, %f2787;
	div.rn.f32 	%f346, %f1584, %f2783;
	abs.f32 	%f347, %f346;
	setp.lt.f32	%p419, %f347, 0f00800000;
	mul.f32 	%f1585, %f347, 0f4B800000;
	selp.f32	%f1586, 0fC3170000, 0fC2FE0000, %p419;
	selp.f32	%f1587, %f1585, %f347, %p419;
	mov.b32 	 %r614, %f1587;
	and.b32  	%r615, %r614, 8388607;
	or.b32  	%r616, %r615, 1065353216;
	mov.b32 	 %f1588, %r616;
	shr.u32 	%r617, %r614, 23;
	cvt.rn.f32.u32	%f1589, %r617;
	add.f32 	%f1590, %f1586, %f1589;
	setp.gt.f32	%p420, %f1588, 0f3FB504F3;
	mul.f32 	%f1591, %f1588, 0f3F000000;
	add.f32 	%f1592, %f1590, 0f3F800000;
	selp.f32	%f1593, %f1591, %f1588, %p420;
	selp.f32	%f1594, %f1592, %f1590, %p420;
	add.f32 	%f348, %f1593, 0fBF800000;
	add.f32 	%f349, %f1593, 0f3F800000;
	add.f32 	%f350, %f348, %f348;
	mul.rn.f32 	%f351, %f1594, %f1579;
	mul.rn.f32 	%f352, %f1594, %f1580;
	setp.lt.f32	%p421, %f346, 0f00000000;
	and.pred  	%p26, %p421, %p415;
	add.f32 	%f1595, %f346, %f346;
	selp.f32	%f353, %f1595, 0f00000000, %p415;
	add.f32 	%f1596, %f347, 0f40000000;
	mov.b32 	 %r118, %f1596;
	add.f32 	%f354, %f346, 0f40000000;
	selp.f32	%f355, 0fFF800000, 0f7F800000, %p26;
	mov.b32 	 %r618, %f332;
	and.b32  	%r119, %r618, -2147483648;
	mov.b32 	 %r619, %f328;
	and.b32  	%r120, %r619, -2147483648;
	setp.geu.f32	%p27, %f335, 0f00000000;
	setp.geu.f32	%p28, %f346, 0f00000000;
	mov.u32 	%r750, %r606;

BB3_344:
	setp.ltu.f32	%p422, %f329, 0f3F800000;
	@%p422 bra 	BB3_346;
	bra.uni 	BB3_345;

BB3_346:
	mov.f32 	%f1615, 0f3BA0C9F8;
	mov.f32 	%f1616, 0fBA1268FB;
	fma.rn.f32 	%f1617, %f1616, %f330, %f1615;
	mov.f32 	%f1618, 0fBCDABFD4;
	fma.rn.f32 	%f1619, %f1617, %f330, %f1618;
	mov.f32 	%f1620, 0f3DE70331;
	fma.rn.f32 	%f1621, %f1619, %f330, %f1620;
	mov.f32 	%f1622, 0fBEC09330;
	fma.rn.f32 	%f1623, %f1621, %f330, %f1622;
	mov.f32 	%f1624, 0f3F906EBA;
	fma.rn.f32 	%f1625, %f1623, %f330, %f1624;
	mul.f32 	%f2825, %f328, %f1625;
	bra.uni 	BB3_347;

BB3_345:
	setp.ltu.f32	%p423, %f329, 0f407AD445;
	mov.f32 	%f1597, 0f3A03BB71;
	mov.f32 	%f1598, 0fB7B730FB;
	fma.rn.f32 	%f1599, %f1598, %f329, %f1597;
	mov.f32 	%f1600, 0fBBACA3B3;
	fma.rn.f32 	%f1601, %f1599, %f329, %f1600;
	mov.f32 	%f1602, 0f3D0A7445;
	fma.rn.f32 	%f1603, %f1601, %f329, %f1602;
	mov.f32 	%f1604, 0fBE1B3B75;
	fma.rn.f32 	%f1605, %f1603, %f329, %f1604;
	mov.f32 	%f1606, 0fBF6B385A;
	fma.rn.f32 	%f1607, %f1605, %f329, %f1606;
	mov.f32 	%f1608, 0fBFD0316E;
	fma.rn.f32 	%f1609, %f1607, %f329, %f1608;
	mov.f32 	%f1610, 0fBA031CCE;
	fma.rn.f32 	%f1611, %f1609, %f329, %f1610;
	ex2.approx.ftz.f32 	%f1612, %f1611;
	sub.f32 	%f1614, %f1564, %f1612;
	mov.b32 	 %r620, %f1614;
	selp.b32	%r621, %r620, 1065353216, %p423;
	or.b32  	%r622, %r621, %r120;
	mov.b32 	 %f2825, %r622;

BB3_347:
	setp.ltu.f32	%p424, %f333, 0f3F800000;
	@%p424 bra 	BB3_349;
	bra.uni 	BB3_348;

BB3_349:
	mov.f32 	%f1644, 0f3BA0C9F8;
	mov.f32 	%f1645, 0fBA1268FB;
	fma.rn.f32 	%f1646, %f1645, %f334, %f1644;
	mov.f32 	%f1647, 0fBCDABFD4;
	fma.rn.f32 	%f1648, %f1646, %f334, %f1647;
	mov.f32 	%f1649, 0f3DE70331;
	fma.rn.f32 	%f1650, %f1648, %f334, %f1649;
	mov.f32 	%f1651, 0fBEC09330;
	fma.rn.f32 	%f1652, %f1650, %f334, %f1651;
	mov.f32 	%f1653, 0f3F906EBA;
	fma.rn.f32 	%f1654, %f1652, %f334, %f1653;
	mul.f32 	%f2826, %f332, %f1654;
	bra.uni 	BB3_350;

BB3_348:
	setp.ltu.f32	%p425, %f333, 0f407AD445;
	mov.f32 	%f1626, 0f3A03BB71;
	mov.f32 	%f1627, 0fB7B730FB;
	fma.rn.f32 	%f1628, %f1627, %f333, %f1626;
	mov.f32 	%f1629, 0fBBACA3B3;
	fma.rn.f32 	%f1630, %f1628, %f333, %f1629;
	mov.f32 	%f1631, 0f3D0A7445;
	fma.rn.f32 	%f1632, %f1630, %f333, %f1631;
	mov.f32 	%f1633, 0fBE1B3B75;
	fma.rn.f32 	%f1634, %f1632, %f333, %f1633;
	mov.f32 	%f1635, 0fBF6B385A;
	fma.rn.f32 	%f1636, %f1634, %f333, %f1635;
	mov.f32 	%f1637, 0fBFD0316E;
	fma.rn.f32 	%f1638, %f1636, %f333, %f1637;
	mov.f32 	%f1639, 0fBA031CCE;
	fma.rn.f32 	%f1640, %f1638, %f333, %f1639;
	ex2.approx.ftz.f32 	%f1641, %f1640;
	sub.f32 	%f1643, %f1564, %f1641;
	mov.b32 	 %r623, %f1643;
	selp.b32	%r624, %r623, 1065353216, %p425;
	or.b32  	%r625, %r624, %r119;
	mov.b32 	 %f2826, %r625;

BB3_350:
	sub.f32 	%f1655, %f2825, %f2826;
	mul.f32 	%f378, %f1655, 0f3F000000;
	cvt.rn.f32.s32	%f379, %r750;
	sub.f32 	%f380, %f379, %f2786;
	add.f32 	%f381, %f380, 0f3F000000;
	mul.f32 	%f382, %f381, %f327;
	abs.f32 	%f383, %f382;
	setp.ltu.f32	%p426, %f383, 0f3F800000;
	@%p426 bra 	BB3_352;
	bra.uni 	BB3_351;

BB3_352:
	mul.f32 	%f1674, %f382, %f382;
	mov.f32 	%f1675, 0f3BA0C9F8;
	mov.f32 	%f1676, 0fBA1268FB;
	fma.rn.f32 	%f1677, %f1676, %f1674, %f1675;
	mov.f32 	%f1678, 0fBCDABFD4;
	fma.rn.f32 	%f1679, %f1677, %f1674, %f1678;
	mov.f32 	%f1680, 0f3DE70331;
	fma.rn.f32 	%f1681, %f1679, %f1674, %f1680;
	mov.f32 	%f1682, 0fBEC09330;
	fma.rn.f32 	%f1683, %f1681, %f1674, %f1682;
	mov.f32 	%f1684, 0f3F906EBA;
	fma.rn.f32 	%f1685, %f1683, %f1674, %f1684;
	mul.f32 	%f2827, %f382, %f1685;
	bra.uni 	BB3_353;

BB3_351:
	mov.f32 	%f1656, 0f3A03BB71;
	mov.f32 	%f1657, 0fB7B730FB;
	fma.rn.f32 	%f1658, %f1657, %f383, %f1656;
	mov.f32 	%f1659, 0fBBACA3B3;
	fma.rn.f32 	%f1660, %f1658, %f383, %f1659;
	mov.f32 	%f1661, 0f3D0A7445;
	fma.rn.f32 	%f1662, %f1660, %f383, %f1661;
	mov.f32 	%f1663, 0fBE1B3B75;
	fma.rn.f32 	%f1664, %f1662, %f383, %f1663;
	mov.f32 	%f1665, 0fBF6B385A;
	fma.rn.f32 	%f1666, %f1664, %f383, %f1665;
	mov.f32 	%f1667, 0fBFD0316E;
	fma.rn.f32 	%f1668, %f1666, %f383, %f1667;
	mov.f32 	%f1669, 0fBA031CCE;
	fma.rn.f32 	%f1670, %f1668, %f383, %f1669;
	ex2.approx.ftz.f32 	%f1671, %f1670;
	sub.f32 	%f1673, %f1564, %f1671;
	mov.b32 	 %r626, %f1673;
	setp.ltu.f32	%p427, %f383, 0f407AD445;
	selp.b32	%r627, %r626, 1065353216, %p427;
	mov.b32 	 %r628, %f382;
	and.b32  	%r629, %r628, -2147483648;
	or.b32  	%r630, %r627, %r629;
	mov.b32 	 %f2827, %r630;

BB3_353:
	add.f32 	%f387, %f380, 0fBF000000;
	mul.f32 	%f388, %f387, %f327;
	abs.f32 	%f389, %f388;
	setp.ltu.f32	%p428, %f389, 0f3F800000;
	@%p428 bra 	BB3_355;
	bra.uni 	BB3_354;

BB3_355:
	mul.f32 	%f1704, %f388, %f388;
	mov.f32 	%f1705, 0f3BA0C9F8;
	mov.f32 	%f1706, 0fBA1268FB;
	fma.rn.f32 	%f1707, %f1706, %f1704, %f1705;
	mov.f32 	%f1708, 0fBCDABFD4;
	fma.rn.f32 	%f1709, %f1707, %f1704, %f1708;
	mov.f32 	%f1710, 0f3DE70331;
	fma.rn.f32 	%f1711, %f1709, %f1704, %f1710;
	mov.f32 	%f1712, 0fBEC09330;
	fma.rn.f32 	%f1713, %f1711, %f1704, %f1712;
	mov.f32 	%f1714, 0f3F906EBA;
	fma.rn.f32 	%f1715, %f1713, %f1704, %f1714;
	mul.f32 	%f2828, %f388, %f1715;
	bra.uni 	BB3_356;

BB3_354:
	mov.f32 	%f1686, 0f3A03BB71;
	mov.f32 	%f1687, 0fB7B730FB;
	fma.rn.f32 	%f1688, %f1687, %f389, %f1686;
	mov.f32 	%f1689, 0fBBACA3B3;
	fma.rn.f32 	%f1690, %f1688, %f389, %f1689;
	mov.f32 	%f1691, 0f3D0A7445;
	fma.rn.f32 	%f1692, %f1690, %f389, %f1691;
	mov.f32 	%f1693, 0fBE1B3B75;
	fma.rn.f32 	%f1694, %f1692, %f389, %f1693;
	mov.f32 	%f1695, 0fBF6B385A;
	fma.rn.f32 	%f1696, %f1694, %f389, %f1695;
	mov.f32 	%f1697, 0fBFD0316E;
	fma.rn.f32 	%f1698, %f1696, %f389, %f1697;
	mov.f32 	%f1699, 0fBA031CCE;
	fma.rn.f32 	%f1700, %f1698, %f389, %f1699;
	ex2.approx.ftz.f32 	%f1701, %f1700;
	sub.f32 	%f1703, %f1564, %f1701;
	mov.b32 	 %r631, %f1703;
	setp.ltu.f32	%p429, %f389, 0f407AD445;
	selp.b32	%r632, %r631, 1065353216, %p429;
	mov.b32 	 %r633, %f388;
	and.b32  	%r634, %r633, -2147483648;
	or.b32  	%r635, %r632, %r634;
	mov.b32 	 %f2828, %r635;

BB3_356:
	sub.f32 	%f1718, %f2827, %f2828;
	mul.f32 	%f393, %f1718, 0f3F000000;
	mul.f32 	%f1719, %f378, %f2785;
	fma.rn.f32 	%f1720, %f393, %f1719, %f2784;
	mad.lo.s32 	%r636, %r750, %r138, %r116;
	shl.b32 	%r637, %r636, 2;
	mov.u32 	%r638, _ZZ25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_iE5s_var;
	add.s32 	%r639, %r638, %r637;
	ld.shared.f32 	%f1721, [%r639];
	add.f32 	%f394, %f1721, %f1720;
	mov.u32 	%r640, _ZZ25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_iE6s_data;
	add.s32 	%r641, %r640, %r637;
	ld.shared.f32 	%f1722, [%r641];
	add.f32 	%f395, %f1721, %f1722;
	// inline asm
	rcp.approx.ftz.f32 %f1716,%f339;
	// inline asm
	mul.f32 	%f1723, %f1716, %f340;
	mul.f32 	%f1724, %f1723, %f1723;
	mov.f32 	%f1725, 0f3C4CAF63;
	mov.f32 	%f1726, 0f3B18F0FE;
	fma.rn.f32 	%f1727, %f1726, %f1724, %f1725;
	mov.f32 	%f1728, 0f3DAAAABD;
	fma.rn.f32 	%f1729, %f1727, %f1724, %f1728;
	mul.rn.f32 	%f1730, %f1729, %f1724;
	mul.rn.f32 	%f1731, %f1730, %f1723;
	sub.f32 	%f1732, %f338, %f1723;
	neg.f32 	%f1733, %f1723;
	add.f32 	%f1734, %f1732, %f1732;
	fma.rn.f32 	%f1735, %f1733, %f338, %f1734;
	mul.rn.f32 	%f1736, %f1716, %f1735;
	add.f32 	%f1737, %f1731, %f1723;
	sub.f32 	%f1738, %f1723, %f1737;
	add.f32 	%f1739, %f1731, %f1738;
	add.f32 	%f1740, %f1736, %f1739;
	add.f32 	%f1741, %f1737, %f1740;
	sub.f32 	%f1742, %f1737, %f1741;
	add.f32 	%f1743, %f1740, %f1742;
	add.f32 	%f1744, %f341, %f1741;
	sub.f32 	%f1745, %f341, %f1744;
	add.f32 	%f1746, %f1741, %f1745;
	add.f32 	%f1747, %f1743, %f1746;
	add.f32 	%f1748, %f342, %f1747;
	add.f32 	%f1749, %f1744, %f1748;
	sub.f32 	%f1750, %f1744, %f1749;
	add.f32 	%f1751, %f1748, %f1750;
	mul.rn.f32 	%f1753, %f1567, %f1749;
	neg.f32 	%f1754, %f1753;
	fma.rn.f32 	%f1755, %f1567, %f1749, %f1754;
	fma.rn.f32 	%f1756, %f1567, %f1751, %f1755;
	mov.f32 	%f1757, 0f00000000;
	fma.rn.f32 	%f1758, %f1757, %f1749, %f1756;
	add.rn.f32 	%f1759, %f1753, %f1758;
	neg.f32 	%f1760, %f1759;
	add.rn.f32 	%f1761, %f1753, %f1760;
	add.rn.f32 	%f1762, %f1761, %f1758;
	mov.b32 	 %r642, %f1759;
	setp.eq.s32	%p430, %r642, 1118925336;
	add.s32 	%r643, %r642, -1;
	mov.b32 	 %f1763, %r643;
	add.f32 	%f1764, %f1762, 0f37000000;
	selp.f32	%f1765, %f1763, %f1759, %p430;
	selp.f32	%f396, %f1764, %f1762, %p430;
	mul.f32 	%f1766, %f1765, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1767, %f1766;
	mov.f32 	%f1768, 0fBF317200;
	fma.rn.f32 	%f1769, %f1767, %f1768, %f1765;
	mov.f32 	%f1770, 0fB5BFBE8E;
	fma.rn.f32 	%f1771, %f1767, %f1770, %f1769;
	mul.f32 	%f1772, %f1771, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1773, %f1772;
	add.f32 	%f1774, %f1767, 0f00000000;
	ex2.approx.f32 	%f1775, %f1774;
	mul.f32 	%f1776, %f1773, %f1775;
	setp.lt.f32	%p431, %f1765, 0fC2D20000;
	selp.f32	%f1777, 0f00000000, %f1776, %p431;
	setp.gt.f32	%p432, %f1765, 0f42D20000;
	selp.f32	%f2829, 0f7F800000, %f1777, %p432;
	setp.eq.f32	%p433, %f2829, 0f7F800000;
	@%p433 bra 	BB3_358;

	fma.rn.f32 	%f2829, %f2829, %f396, %f2829;

BB3_358:
	mov.b32 	 %r644, %f2829;
	xor.b32  	%r645, %r644, -2147483648;
	mov.b32 	 %f1778, %r645;
	selp.f32	%f400, %f1778, %f2829, %p25;
	setp.eq.f32	%p434, %f335, 0f00000000;
	selp.f32	%f2830, %f343, %f400, %p434;
	@%p27 bra 	BB3_360;

	cvt.rzi.f32.f32	%f1780, %f1567;
	setp.neu.f32	%p435, %f1780, 0f40000000;
	selp.f32	%f2830, 0f7FFFFFFF, %f400, %p435;

BB3_360:
	setp.gtu.f32	%p436, %f337, 0f7F800000;
	selp.f32	%f1783, %f344, %f2830, %p436;
	setp.neu.f32	%p437, %f337, 0f7F800000;
	selp.f32	%f1784, %f1783, %f345, %p437;
	setp.gt.s32	%p438, %r117, 2139095039;
	selp.f32	%f1785, %f1784, %f2830, %p438;
	mul.f32 	%f1786, %f1785, 0fBF000000;
	setp.eq.f32	%p439, %f335, 0f3F800000;
	selp.f32	%f1787, 0fBF000000, %f1786, %p439;
	mul.f32 	%f1788, %f1787, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1789, %f1788;
	fma.rn.f32 	%f1791, %f1789, %f1768, %f1787;
	fma.rn.f32 	%f1793, %f1789, %f1770, %f1791;
	mul.f32 	%f1794, %f1793, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1795, %f1794;
	add.f32 	%f1796, %f1789, 0f00000000;
	ex2.approx.f32 	%f1797, %f1796;
	mul.f32 	%f1798, %f1795, %f1797;
	setp.lt.f32	%p440, %f1787, 0fC2D20000;
	selp.f32	%f1799, 0f00000000, %f1798, %p440;
	setp.gt.f32	%p441, %f1787, 0f42D20000;
	selp.f32	%f404, 0f7F800000, %f1799, %p441;
	// inline asm
	rcp.approx.ftz.f32 %f1781,%f349;
	// inline asm
	mul.f32 	%f1800, %f1781, %f350;
	mul.f32 	%f1801, %f1800, %f1800;
	fma.rn.f32 	%f1804, %f1726, %f1801, %f1725;
	fma.rn.f32 	%f1806, %f1804, %f1801, %f1728;
	mul.rn.f32 	%f1807, %f1806, %f1801;
	mul.rn.f32 	%f1808, %f1807, %f1800;
	sub.f32 	%f1809, %f348, %f1800;
	neg.f32 	%f1810, %f1800;
	add.f32 	%f1811, %f1809, %f1809;
	fma.rn.f32 	%f1812, %f1810, %f348, %f1811;
	mul.rn.f32 	%f1813, %f1781, %f1812;
	add.f32 	%f1814, %f1808, %f1800;
	sub.f32 	%f1815, %f1800, %f1814;
	add.f32 	%f1816, %f1808, %f1815;
	add.f32 	%f1817, %f1813, %f1816;
	add.f32 	%f1818, %f1814, %f1817;
	sub.f32 	%f1819, %f1814, %f1818;
	add.f32 	%f1820, %f1817, %f1819;
	add.f32 	%f1821, %f351, %f1818;
	sub.f32 	%f1822, %f351, %f1821;
	add.f32 	%f1823, %f1818, %f1822;
	add.f32 	%f1824, %f1820, %f1823;
	add.f32 	%f1825, %f352, %f1824;
	add.f32 	%f1826, %f1821, %f1825;
	sub.f32 	%f1827, %f1821, %f1826;
	add.f32 	%f1828, %f1825, %f1827;
	mul.rn.f32 	%f1830, %f1567, %f1826;
	neg.f32 	%f1831, %f1830;
	fma.rn.f32 	%f1832, %f1567, %f1826, %f1831;
	fma.rn.f32 	%f1833, %f1567, %f1828, %f1832;
	fma.rn.f32 	%f1835, %f1757, %f1826, %f1833;
	add.rn.f32 	%f1836, %f1830, %f1835;
	neg.f32 	%f1837, %f1836;
	add.rn.f32 	%f1838, %f1830, %f1837;
	add.rn.f32 	%f1839, %f1838, %f1835;
	mov.b32 	 %r646, %f1836;
	setp.eq.s32	%p442, %r646, 1118925336;
	add.s32 	%r647, %r646, -1;
	mov.b32 	 %f1840, %r647;
	add.f32 	%f1841, %f1839, 0f37000000;
	selp.f32	%f1842, %f1840, %f1836, %p442;
	selp.f32	%f405, %f1841, %f1839, %p442;
	mul.f32 	%f1843, %f1842, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1844, %f1843;
	fma.rn.f32 	%f1845, %f1844, %f1768, %f1842;
	fma.rn.f32 	%f1846, %f1844, %f1770, %f1845;
	mul.f32 	%f1847, %f1846, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1848, %f1847;
	add.f32 	%f1849, %f1844, 0f00000000;
	ex2.approx.f32 	%f1850, %f1849;
	mul.f32 	%f1851, %f1848, %f1850;
	setp.lt.f32	%p443, %f1842, 0fC2D20000;
	selp.f32	%f1852, 0f00000000, %f1851, %p443;
	setp.gt.f32	%p444, %f1842, 0f42D20000;
	selp.f32	%f2831, 0f7F800000, %f1852, %p444;
	setp.eq.f32	%p445, %f2831, 0f7F800000;
	@%p445 bra 	BB3_362;

	fma.rn.f32 	%f2831, %f2831, %f405, %f2831;

BB3_362:
	mov.b32 	 %r648, %f2831;
	xor.b32  	%r649, %r648, -2147483648;
	mov.b32 	 %f1853, %r649;
	selp.f32	%f409, %f1853, %f2831, %p26;
	setp.eq.f32	%p446, %f346, 0f00000000;
	selp.f32	%f2832, %f353, %f409, %p446;
	@%p28 bra 	BB3_364;

	cvt.rzi.f32.f32	%f1855, %f1567;
	setp.neu.f32	%p447, %f1855, 0f40000000;
	selp.f32	%f2832, 0f7FFFFFFF, %f409, %p447;

BB3_364:
	setp.gtu.f32	%p448, %f347, 0f7F800000;
	selp.f32	%f1858, %f354, %f2832, %p448;
	setp.neu.f32	%p449, %f347, 0f7F800000;
	selp.f32	%f1859, %f1858, %f355, %p449;
	setp.gt.s32	%p450, %r118, 2139095039;
	selp.f32	%f1860, %f1859, %f2832, %p450;
	mul.f32 	%f1861, %f1860, 0fBF000000;
	setp.eq.f32	%p451, %f346, 0f3F800000;
	selp.f32	%f1862, 0fBF000000, %f1861, %p451;
	mul.f32 	%f1863, %f1862, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1864, %f1863;
	fma.rn.f32 	%f1866, %f1864, %f1768, %f1862;
	fma.rn.f32 	%f1868, %f1864, %f1770, %f1866;
	mul.f32 	%f1869, %f1868, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1870, %f1869;
	add.f32 	%f1871, %f1864, 0f00000000;
	ex2.approx.f32 	%f1872, %f1871;
	mul.f32 	%f1873, %f1870, %f1872;
	setp.lt.f32	%p452, %f1862, 0fC2D20000;
	selp.f32	%f1874, 0f00000000, %f1873, %p452;
	setp.gt.f32	%p453, %f1862, 0f42D20000;
	selp.f32	%f1875, 0f7F800000, %f1874, %p453;
	sub.f32 	%f1876, %f404, %f1875;
	mul.f32 	%f1877, %f308, %f1876;
	mul.f32 	%f413, %f393, %f1877;
	add.f32 	%f1878, %f379, 0f3F000000;
	sub.f32 	%f1879, %f1878, %f2786;
	div.rn.f32 	%f414, %f1879, %f2783;
	abs.f32 	%f415, %f414;
	setp.lt.f32	%p454, %f415, 0f00800000;
	mul.f32 	%f1880, %f415, 0f4B800000;
	selp.f32	%f1881, 0fC3170000, 0fC2FE0000, %p454;
	selp.f32	%f1882, %f1880, %f415, %p454;
	mov.b32 	 %r650, %f1882;
	and.b32  	%r651, %r650, 8388607;
	or.b32  	%r652, %r651, 1065353216;
	mov.b32 	 %f1883, %r652;
	shr.u32 	%r653, %r650, 23;
	cvt.rn.f32.u32	%f1884, %r653;
	add.f32 	%f1885, %f1881, %f1884;
	setp.gt.f32	%p455, %f1883, 0f3FB504F3;
	mul.f32 	%f1886, %f1883, 0f3F000000;
	add.f32 	%f1887, %f1885, 0f3F800000;
	selp.f32	%f1888, %f1886, %f1883, %p455;
	selp.f32	%f1889, %f1887, %f1885, %p455;
	add.f32 	%f416, %f1888, 0fBF800000;
	add.f32 	%f1857, %f1888, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1856,%f1857;
	// inline asm
	add.f32 	%f418, %f416, %f416;
	mul.f32 	%f1890, %f1856, %f418;
	mul.f32 	%f1891, %f1890, %f1890;
	fma.rn.f32 	%f1894, %f1726, %f1891, %f1725;
	fma.rn.f32 	%f1896, %f1894, %f1891, %f1728;
	mul.rn.f32 	%f1897, %f1896, %f1891;
	mul.rn.f32 	%f1898, %f1897, %f1890;
	sub.f32 	%f1899, %f416, %f1890;
	neg.f32 	%f1900, %f1890;
	add.f32 	%f1901, %f1899, %f1899;
	fma.rn.f32 	%f1902, %f1900, %f416, %f1901;
	mul.rn.f32 	%f1903, %f1856, %f1902;
	add.f32 	%f1904, %f1898, %f1890;
	sub.f32 	%f1905, %f1890, %f1904;
	add.f32 	%f1906, %f1898, %f1905;
	add.f32 	%f1907, %f1903, %f1906;
	add.f32 	%f1908, %f1904, %f1907;
	sub.f32 	%f1909, %f1904, %f1908;
	add.f32 	%f1910, %f1907, %f1909;
	mul.rn.f32 	%f419, %f1889, %f1579;
	mul.rn.f32 	%f420, %f1889, %f1580;
	add.f32 	%f1913, %f419, %f1908;
	sub.f32 	%f1914, %f419, %f1913;
	add.f32 	%f1915, %f1908, %f1914;
	add.f32 	%f1916, %f1910, %f1915;
	add.f32 	%f1917, %f420, %f1916;
	add.f32 	%f1918, %f1913, %f1917;
	sub.f32 	%f1919, %f1913, %f1918;
	add.f32 	%f1920, %f1917, %f1919;
	mul.rn.f32 	%f1922, %f1567, %f1918;
	neg.f32 	%f1923, %f1922;
	fma.rn.f32 	%f1924, %f1567, %f1918, %f1923;
	fma.rn.f32 	%f1925, %f1567, %f1920, %f1924;
	fma.rn.f32 	%f1927, %f1757, %f1918, %f1925;
	add.rn.f32 	%f1928, %f1922, %f1927;
	neg.f32 	%f1929, %f1928;
	add.rn.f32 	%f1930, %f1922, %f1929;
	add.rn.f32 	%f1931, %f1930, %f1927;
	mov.b32 	 %r654, %f1928;
	setp.eq.s32	%p456, %r654, 1118925336;
	add.s32 	%r655, %r654, -1;
	mov.b32 	 %f1932, %r655;
	add.f32 	%f1933, %f1931, 0f37000000;
	selp.f32	%f1934, %f1932, %f1928, %p456;
	selp.f32	%f421, %f1933, %f1931, %p456;
	mul.f32 	%f1935, %f1934, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1936, %f1935;
	fma.rn.f32 	%f1937, %f1936, %f1768, %f1934;
	fma.rn.f32 	%f1938, %f1936, %f1770, %f1937;
	mul.f32 	%f1939, %f1938, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1940, %f1939;
	add.f32 	%f1941, %f1936, 0f00000000;
	ex2.approx.f32 	%f1942, %f1941;
	mul.f32 	%f1943, %f1940, %f1942;
	setp.lt.f32	%p457, %f1934, 0fC2D20000;
	selp.f32	%f1944, 0f00000000, %f1943, %p457;
	setp.gt.f32	%p458, %f1934, 0f42D20000;
	selp.f32	%f2833, 0f7F800000, %f1944, %p458;
	setp.eq.f32	%p459, %f2833, 0f7F800000;
	@%p459 bra 	BB3_366;

	fma.rn.f32 	%f2833, %f2833, %f421, %f2833;

BB3_366:
	setp.lt.f32	%p460, %f414, 0f00000000;
	and.pred  	%p29, %p460, %p415;
	mov.b32 	 %r656, %f2833;
	xor.b32  	%r657, %r656, -2147483648;
	mov.b32 	 %f1945, %r657;
	selp.f32	%f2835, %f1945, %f2833, %p29;
	setp.eq.f32	%p462, %f414, 0f00000000;
	@%p462 bra 	BB3_369;
	bra.uni 	BB3_367;

BB3_369:
	add.f32 	%f1948, %f414, %f414;
	selp.f32	%f2835, %f1948, 0f00000000, %p415;
	bra.uni 	BB3_370;

BB3_367:
	setp.geu.f32	%p463, %f414, 0f00000000;
	@%p463 bra 	BB3_370;

	cvt.rzi.f32.f32	%f1947, %f1567;
	setp.neu.f32	%p464, %f1947, 0f40000000;
	selp.f32	%f2835, 0f7FFFFFFF, %f2835, %p464;

BB3_370:
	add.f32 	%f1949, %f415, 0f40000000;
	mov.b32 	 %r122, %f1949;
	setp.lt.s32	%p466, %r122, 2139095040;
	@%p466 bra 	BB3_375;

	setp.gtu.f32	%p467, %f415, 0f7F800000;
	@%p467 bra 	BB3_374;
	bra.uni 	BB3_372;

BB3_374:
	add.f32 	%f2835, %f414, 0f40000000;
	bra.uni 	BB3_375;

BB3_372:
	setp.neu.f32	%p468, %f415, 0f7F800000;
	@%p468 bra 	BB3_375;

	selp.f32	%f2835, 0fFF800000, 0f7F800000, %p29;

BB3_375:
	mul.f32 	%f1952, %f2835, 0fBF000000;
	setp.eq.f32	%p469, %f414, 0f3F800000;
	selp.f32	%f1953, 0fBF000000, %f1952, %p469;
	mul.f32 	%f1954, %f1953, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1955, %f1954;
	fma.rn.f32 	%f1957, %f1955, %f1768, %f1953;
	fma.rn.f32 	%f1959, %f1955, %f1770, %f1957;
	mul.f32 	%f1960, %f1959, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1961, %f1960;
	add.f32 	%f1962, %f1955, 0f00000000;
	ex2.approx.f32 	%f1963, %f1962;
	mul.f32 	%f1964, %f1961, %f1963;
	setp.lt.f32	%p470, %f1953, 0fC2D20000;
	selp.f32	%f1965, 0f00000000, %f1964, %p470;
	setp.gt.f32	%p471, %f1953, 0f42D20000;
	selp.f32	%f432, 0f7F800000, %f1965, %p471;
	add.f32 	%f1966, %f379, 0fBF000000;
	sub.f32 	%f1967, %f1966, %f2786;
	div.rn.f32 	%f433, %f1967, %f2783;
	abs.f32 	%f434, %f433;
	setp.lt.f32	%p472, %f434, 0f00800000;
	mul.f32 	%f1968, %f434, 0f4B800000;
	selp.f32	%f1969, 0fC3170000, 0fC2FE0000, %p472;
	selp.f32	%f1970, %f1968, %f434, %p472;
	mov.b32 	 %r658, %f1970;
	and.b32  	%r659, %r658, 8388607;
	or.b32  	%r660, %r659, 1065353216;
	mov.b32 	 %f1971, %r660;
	shr.u32 	%r661, %r658, 23;
	cvt.rn.f32.u32	%f1972, %r661;
	add.f32 	%f1973, %f1969, %f1972;
	setp.gt.f32	%p473, %f1971, 0f3FB504F3;
	mul.f32 	%f1974, %f1971, 0f3F000000;
	add.f32 	%f1975, %f1973, 0f3F800000;
	selp.f32	%f1976, %f1974, %f1971, %p473;
	selp.f32	%f1977, %f1975, %f1973, %p473;
	add.f32 	%f435, %f1976, 0fBF800000;
	add.f32 	%f1951, %f1976, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1950,%f1951;
	// inline asm
	add.f32 	%f437, %f435, %f435;
	mul.f32 	%f1978, %f1950, %f437;
	mul.f32 	%f1979, %f1978, %f1978;
	fma.rn.f32 	%f1982, %f1726, %f1979, %f1725;
	fma.rn.f32 	%f1984, %f1982, %f1979, %f1728;
	mul.rn.f32 	%f1985, %f1984, %f1979;
	mul.rn.f32 	%f1986, %f1985, %f1978;
	sub.f32 	%f1987, %f435, %f1978;
	neg.f32 	%f1988, %f1978;
	add.f32 	%f1989, %f1987, %f1987;
	fma.rn.f32 	%f1990, %f1988, %f435, %f1989;
	mul.rn.f32 	%f1991, %f1950, %f1990;
	add.f32 	%f1992, %f1986, %f1978;
	sub.f32 	%f1993, %f1978, %f1992;
	add.f32 	%f1994, %f1986, %f1993;
	add.f32 	%f1995, %f1991, %f1994;
	add.f32 	%f1996, %f1992, %f1995;
	sub.f32 	%f1997, %f1992, %f1996;
	add.f32 	%f1998, %f1995, %f1997;
	mul.rn.f32 	%f438, %f1977, %f1579;
	mul.rn.f32 	%f439, %f1977, %f1580;
	add.f32 	%f2001, %f438, %f1996;
	sub.f32 	%f2002, %f438, %f2001;
	add.f32 	%f2003, %f1996, %f2002;
	add.f32 	%f2004, %f1998, %f2003;
	add.f32 	%f2005, %f439, %f2004;
	add.f32 	%f2006, %f2001, %f2005;
	sub.f32 	%f2007, %f2001, %f2006;
	add.f32 	%f2008, %f2005, %f2007;
	mul.rn.f32 	%f2010, %f1567, %f2006;
	neg.f32 	%f2011, %f2010;
	fma.rn.f32 	%f2012, %f1567, %f2006, %f2011;
	fma.rn.f32 	%f2013, %f1567, %f2008, %f2012;
	fma.rn.f32 	%f2015, %f1757, %f2006, %f2013;
	add.rn.f32 	%f2016, %f2010, %f2015;
	neg.f32 	%f2017, %f2016;
	add.rn.f32 	%f2018, %f2010, %f2017;
	add.rn.f32 	%f2019, %f2018, %f2015;
	mov.b32 	 %r662, %f2016;
	setp.eq.s32	%p474, %r662, 1118925336;
	add.s32 	%r663, %r662, -1;
	mov.b32 	 %f2020, %r663;
	add.f32 	%f2021, %f2019, 0f37000000;
	selp.f32	%f2022, %f2020, %f2016, %p474;
	selp.f32	%f440, %f2021, %f2019, %p474;
	mul.f32 	%f2023, %f2022, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2024, %f2023;
	fma.rn.f32 	%f2025, %f2024, %f1768, %f2022;
	fma.rn.f32 	%f2026, %f2024, %f1770, %f2025;
	mul.f32 	%f2027, %f2026, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2028, %f2027;
	add.f32 	%f2029, %f2024, 0f00000000;
	ex2.approx.f32 	%f2030, %f2029;
	mul.f32 	%f2031, %f2028, %f2030;
	setp.lt.f32	%p475, %f2022, 0fC2D20000;
	selp.f32	%f2032, 0f00000000, %f2031, %p475;
	setp.gt.f32	%p476, %f2022, 0f42D20000;
	selp.f32	%f2836, 0f7F800000, %f2032, %p476;
	setp.eq.f32	%p477, %f2836, 0f7F800000;
	@%p477 bra 	BB3_377;

	fma.rn.f32 	%f2836, %f2836, %f440, %f2836;

BB3_377:
	setp.lt.f32	%p478, %f433, 0f00000000;
	and.pred  	%p30, %p478, %p415;
	mov.b32 	 %r664, %f2836;
	xor.b32  	%r665, %r664, -2147483648;
	mov.b32 	 %f2033, %r665;
	selp.f32	%f2838, %f2033, %f2836, %p30;
	setp.eq.f32	%p480, %f433, 0f00000000;
	@%p480 bra 	BB3_380;
	bra.uni 	BB3_378;

BB3_380:
	add.f32 	%f2036, %f433, %f433;
	selp.f32	%f2838, %f2036, 0f00000000, %p415;
	bra.uni 	BB3_381;

BB3_378:
	setp.geu.f32	%p481, %f433, 0f00000000;
	@%p481 bra 	BB3_381;

	cvt.rzi.f32.f32	%f2035, %f1567;
	setp.neu.f32	%p482, %f2035, 0f40000000;
	selp.f32	%f2838, 0f7FFFFFFF, %f2838, %p482;

BB3_381:
	add.f32 	%f2037, %f434, 0f40000000;
	mov.b32 	 %r123, %f2037;
	setp.lt.s32	%p484, %r123, 2139095040;
	@%p484 bra 	BB3_386;

	setp.gtu.f32	%p485, %f434, 0f7F800000;
	@%p485 bra 	BB3_385;
	bra.uni 	BB3_383;

BB3_385:
	add.f32 	%f2838, %f433, 0f40000000;
	bra.uni 	BB3_386;

BB3_383:
	setp.neu.f32	%p486, %f434, 0f7F800000;
	@%p486 bra 	BB3_386;

	selp.f32	%f2838, 0fFF800000, 0f7F800000, %p30;

BB3_386:
	mul.f32 	%f2040, %f2838, 0fBF000000;
	setp.eq.f32	%p487, %f433, 0f3F800000;
	selp.f32	%f2041, 0fBF000000, %f2040, %p487;
	mul.f32 	%f2042, %f2041, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2043, %f2042;
	fma.rn.f32 	%f2045, %f2043, %f1768, %f2041;
	fma.rn.f32 	%f2047, %f2043, %f1770, %f2045;
	mul.f32 	%f2048, %f2047, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2049, %f2048;
	add.f32 	%f2050, %f2043, 0f00000000;
	ex2.approx.f32 	%f2051, %f2050;
	mul.f32 	%f2052, %f2049, %f2051;
	setp.lt.f32	%p488, %f2041, 0fC2D20000;
	selp.f32	%f2053, 0f00000000, %f2052, %p488;
	setp.gt.f32	%p489, %f2041, 0f42D20000;
	selp.f32	%f2054, 0f7F800000, %f2053, %p489;
	sub.f32 	%f2055, %f432, %f2054;
	mul.f32 	%f2056, %f308, %f2055;
	mul.f32 	%f451, %f378, %f2056;
	// inline asm
	rcp.approx.ftz.f32 %f2038,%f339;
	// inline asm
	mul.f32 	%f2057, %f2038, %f340;
	mul.f32 	%f2058, %f2057, %f2057;
	fma.rn.f32 	%f2061, %f1726, %f2058, %f1725;
	fma.rn.f32 	%f2063, %f2061, %f2058, %f1728;
	mul.rn.f32 	%f2064, %f2063, %f2058;
	mul.rn.f32 	%f2065, %f2064, %f2057;
	sub.f32 	%f2066, %f338, %f2057;
	neg.f32 	%f2067, %f2057;
	add.f32 	%f2068, %f2066, %f2066;
	fma.rn.f32 	%f2069, %f2067, %f338, %f2068;
	mul.rn.f32 	%f2070, %f2038, %f2069;
	add.f32 	%f2071, %f2065, %f2057;
	sub.f32 	%f2072, %f2057, %f2071;
	add.f32 	%f2073, %f2065, %f2072;
	add.f32 	%f2074, %f2070, %f2073;
	add.f32 	%f2075, %f2071, %f2074;
	sub.f32 	%f2076, %f2071, %f2075;
	add.f32 	%f2077, %f2074, %f2076;
	add.f32 	%f2078, %f341, %f2075;
	sub.f32 	%f2079, %f341, %f2078;
	add.f32 	%f2080, %f2075, %f2079;
	add.f32 	%f2081, %f2077, %f2080;
	add.f32 	%f2082, %f342, %f2081;
	add.f32 	%f2083, %f2078, %f2082;
	sub.f32 	%f2084, %f2078, %f2083;
	add.f32 	%f2085, %f2082, %f2084;
	mul.rn.f32 	%f2087, %f1567, %f2083;
	neg.f32 	%f2088, %f2087;
	fma.rn.f32 	%f2089, %f1567, %f2083, %f2088;
	fma.rn.f32 	%f2090, %f1567, %f2085, %f2089;
	fma.rn.f32 	%f2092, %f1757, %f2083, %f2090;
	add.rn.f32 	%f2093, %f2087, %f2092;
	neg.f32 	%f2094, %f2093;
	add.rn.f32 	%f2095, %f2087, %f2094;
	add.rn.f32 	%f2096, %f2095, %f2092;
	mov.b32 	 %r666, %f2093;
	setp.eq.s32	%p490, %r666, 1118925336;
	add.s32 	%r667, %r666, -1;
	mov.b32 	 %f2097, %r667;
	add.f32 	%f2098, %f2096, 0f37000000;
	selp.f32	%f2099, %f2097, %f2093, %p490;
	selp.f32	%f452, %f2098, %f2096, %p490;
	mul.f32 	%f2100, %f2099, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2101, %f2100;
	fma.rn.f32 	%f2102, %f2101, %f1768, %f2099;
	fma.rn.f32 	%f2103, %f2101, %f1770, %f2102;
	mul.f32 	%f2104, %f2103, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2105, %f2104;
	add.f32 	%f2106, %f2101, 0f00000000;
	ex2.approx.f32 	%f2107, %f2106;
	mul.f32 	%f2108, %f2105, %f2107;
	setp.lt.f32	%p491, %f2099, 0fC2D20000;
	selp.f32	%f2109, 0f00000000, %f2108, %p491;
	setp.gt.f32	%p492, %f2099, 0f42D20000;
	selp.f32	%f2839, 0f7F800000, %f2109, %p492;
	setp.eq.f32	%p493, %f2839, 0f7F800000;
	@%p493 bra 	BB3_388;

	fma.rn.f32 	%f2839, %f2839, %f452, %f2839;

BB3_388:
	mov.b32 	 %r668, %f2839;
	xor.b32  	%r669, %r668, -2147483648;
	mov.b32 	 %f2110, %r669;
	selp.f32	%f456, %f2110, %f2839, %p25;
	selp.f32	%f2840, %f343, %f456, %p434;
	@%p27 bra 	BB3_390;

	cvt.rzi.f32.f32	%f2112, %f1567;
	setp.neu.f32	%p495, %f2112, 0f40000000;
	selp.f32	%f2840, 0f7FFFFFFF, %f456, %p495;

BB3_390:
	selp.f32	%f2115, %f344, %f2840, %p436;
	selp.f32	%f2116, %f2115, %f345, %p437;
	selp.f32	%f2117, %f2116, %f2840, %p438;
	mul.f32 	%f2118, %f2117, 0fBF000000;
	selp.f32	%f2119, 0fBF000000, %f2118, %p439;
	mul.f32 	%f2120, %f2119, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2121, %f2120;
	fma.rn.f32 	%f2123, %f2121, %f1768, %f2119;
	fma.rn.f32 	%f2125, %f2121, %f1770, %f2123;
	mul.f32 	%f2126, %f2125, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2127, %f2126;
	add.f32 	%f2128, %f2121, 0f00000000;
	ex2.approx.f32 	%f2129, %f2128;
	mul.f32 	%f2130, %f2127, %f2129;
	setp.lt.f32	%p500, %f2119, 0fC2D20000;
	selp.f32	%f2131, 0f00000000, %f2130, %p500;
	setp.gt.f32	%p501, %f2119, 0f42D20000;
	selp.f32	%f460, 0f7F800000, %f2131, %p501;
	// inline asm
	rcp.approx.ftz.f32 %f2113,%f349;
	// inline asm
	mul.f32 	%f2132, %f2113, %f350;
	mul.f32 	%f2133, %f2132, %f2132;
	fma.rn.f32 	%f2136, %f1726, %f2133, %f1725;
	fma.rn.f32 	%f2138, %f2136, %f2133, %f1728;
	mul.rn.f32 	%f2139, %f2138, %f2133;
	mul.rn.f32 	%f2140, %f2139, %f2132;
	sub.f32 	%f2141, %f348, %f2132;
	neg.f32 	%f2142, %f2132;
	add.f32 	%f2143, %f2141, %f2141;
	fma.rn.f32 	%f2144, %f2142, %f348, %f2143;
	mul.rn.f32 	%f2145, %f2113, %f2144;
	add.f32 	%f2146, %f2140, %f2132;
	sub.f32 	%f2147, %f2132, %f2146;
	add.f32 	%f2148, %f2140, %f2147;
	add.f32 	%f2149, %f2145, %f2148;
	add.f32 	%f2150, %f2146, %f2149;
	sub.f32 	%f2151, %f2146, %f2150;
	add.f32 	%f2152, %f2149, %f2151;
	add.f32 	%f2153, %f351, %f2150;
	sub.f32 	%f2154, %f351, %f2153;
	add.f32 	%f2155, %f2150, %f2154;
	add.f32 	%f2156, %f2152, %f2155;
	add.f32 	%f2157, %f352, %f2156;
	add.f32 	%f2158, %f2153, %f2157;
	sub.f32 	%f2159, %f2153, %f2158;
	add.f32 	%f2160, %f2157, %f2159;
	mul.rn.f32 	%f2162, %f1567, %f2158;
	neg.f32 	%f2163, %f2162;
	fma.rn.f32 	%f2164, %f1567, %f2158, %f2163;
	fma.rn.f32 	%f2165, %f1567, %f2160, %f2164;
	fma.rn.f32 	%f2167, %f1757, %f2158, %f2165;
	add.rn.f32 	%f2168, %f2162, %f2167;
	neg.f32 	%f2169, %f2168;
	add.rn.f32 	%f2170, %f2162, %f2169;
	add.rn.f32 	%f2171, %f2170, %f2167;
	mov.b32 	 %r670, %f2168;
	setp.eq.s32	%p502, %r670, 1118925336;
	add.s32 	%r671, %r670, -1;
	mov.b32 	 %f2172, %r671;
	add.f32 	%f2173, %f2171, 0f37000000;
	selp.f32	%f2174, %f2172, %f2168, %p502;
	selp.f32	%f461, %f2173, %f2171, %p502;
	mul.f32 	%f2175, %f2174, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2176, %f2175;
	fma.rn.f32 	%f2177, %f2176, %f1768, %f2174;
	fma.rn.f32 	%f2178, %f2176, %f1770, %f2177;
	mul.f32 	%f2179, %f2178, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2180, %f2179;
	add.f32 	%f2181, %f2176, 0f00000000;
	ex2.approx.f32 	%f2182, %f2181;
	mul.f32 	%f2183, %f2180, %f2182;
	setp.lt.f32	%p503, %f2174, 0fC2D20000;
	selp.f32	%f2184, 0f00000000, %f2183, %p503;
	setp.gt.f32	%p504, %f2174, 0f42D20000;
	selp.f32	%f2841, 0f7F800000, %f2184, %p504;
	setp.eq.f32	%p505, %f2841, 0f7F800000;
	@%p505 bra 	BB3_392;

	fma.rn.f32 	%f2841, %f2841, %f461, %f2841;

BB3_392:
	mov.b32 	 %r672, %f2841;
	xor.b32  	%r673, %r672, -2147483648;
	mov.b32 	 %f2185, %r673;
	selp.f32	%f465, %f2185, %f2841, %p26;
	selp.f32	%f2842, %f353, %f465, %p446;
	@%p28 bra 	BB3_394;

	cvt.rzi.f32.f32	%f2187, %f1567;
	setp.neu.f32	%p507, %f2187, 0f40000000;
	selp.f32	%f2842, 0f7FFFFFFF, %f465, %p507;

BB3_394:
	selp.f32	%f2190, %f354, %f2842, %p448;
	selp.f32	%f2191, %f2190, %f355, %p449;
	selp.f32	%f2192, %f2191, %f2842, %p450;
	mul.f32 	%f2193, %f2192, 0fBF000000;
	selp.f32	%f2194, 0fBF000000, %f2193, %p451;
	mul.f32 	%f2195, %f2194, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2196, %f2195;
	fma.rn.f32 	%f2198, %f2196, %f1768, %f2194;
	fma.rn.f32 	%f2200, %f2196, %f1770, %f2198;
	mul.f32 	%f2201, %f2200, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2202, %f2201;
	add.f32 	%f2203, %f2196, 0f00000000;
	ex2.approx.f32 	%f2204, %f2203;
	mul.f32 	%f2205, %f2202, %f2204;
	setp.lt.f32	%p512, %f2194, 0fC2D20000;
	selp.f32	%f2206, 0f00000000, %f2205, %p512;
	setp.gt.f32	%p513, %f2194, 0f42D20000;
	selp.f32	%f2207, 0f7F800000, %f2206, %p513;
	mul.f32 	%f2208, %f331, %f2207;
	mul.f32 	%f2209, %f326, %f460;
	sub.f32 	%f2210, %f2209, %f2208;
	mul.f32 	%f2211, %f309, %f2210;
	mul.f32 	%f469, %f393, %f2211;
	// inline asm
	rcp.approx.ftz.f32 %f2188,%f1857;
	// inline asm
	mul.f32 	%f2212, %f2188, %f418;
	mul.f32 	%f2213, %f2212, %f2212;
	fma.rn.f32 	%f2216, %f1726, %f2213, %f1725;
	fma.rn.f32 	%f2218, %f2216, %f2213, %f1728;
	mul.rn.f32 	%f2219, %f2218, %f2213;
	mul.rn.f32 	%f2220, %f2219, %f2212;
	sub.f32 	%f2221, %f416, %f2212;
	neg.f32 	%f2222, %f2212;
	add.f32 	%f2223, %f2221, %f2221;
	fma.rn.f32 	%f2224, %f2222, %f416, %f2223;
	mul.rn.f32 	%f2225, %f2188, %f2224;
	add.f32 	%f2226, %f2220, %f2212;
	sub.f32 	%f2227, %f2212, %f2226;
	add.f32 	%f2228, %f2220, %f2227;
	add.f32 	%f2229, %f2225, %f2228;
	add.f32 	%f2230, %f2226, %f2229;
	sub.f32 	%f2231, %f2226, %f2230;
	add.f32 	%f2232, %f2229, %f2231;
	add.f32 	%f2233, %f419, %f2230;
	sub.f32 	%f2234, %f419, %f2233;
	add.f32 	%f2235, %f2230, %f2234;
	add.f32 	%f2236, %f2232, %f2235;
	add.f32 	%f2237, %f420, %f2236;
	add.f32 	%f2238, %f2233, %f2237;
	sub.f32 	%f2239, %f2233, %f2238;
	add.f32 	%f2240, %f2237, %f2239;
	mul.rn.f32 	%f2242, %f1567, %f2238;
	neg.f32 	%f2243, %f2242;
	fma.rn.f32 	%f2244, %f1567, %f2238, %f2243;
	fma.rn.f32 	%f2245, %f1567, %f2240, %f2244;
	fma.rn.f32 	%f2247, %f1757, %f2238, %f2245;
	add.rn.f32 	%f2248, %f2242, %f2247;
	neg.f32 	%f2249, %f2248;
	add.rn.f32 	%f2250, %f2242, %f2249;
	add.rn.f32 	%f2251, %f2250, %f2247;
	mov.b32 	 %r674, %f2248;
	setp.eq.s32	%p514, %r674, 1118925336;
	add.s32 	%r675, %r674, -1;
	mov.b32 	 %f2252, %r675;
	add.f32 	%f2253, %f2251, 0f37000000;
	selp.f32	%f2254, %f2252, %f2248, %p514;
	selp.f32	%f470, %f2253, %f2251, %p514;
	mul.f32 	%f2255, %f2254, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2256, %f2255;
	fma.rn.f32 	%f2257, %f2256, %f1768, %f2254;
	fma.rn.f32 	%f2258, %f2256, %f1770, %f2257;
	mul.f32 	%f2259, %f2258, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2260, %f2259;
	add.f32 	%f2261, %f2256, 0f00000000;
	ex2.approx.f32 	%f2262, %f2261;
	mul.f32 	%f2263, %f2260, %f2262;
	setp.lt.f32	%p515, %f2254, 0fC2D20000;
	selp.f32	%f2264, 0f00000000, %f2263, %p515;
	setp.gt.f32	%p516, %f2254, 0f42D20000;
	selp.f32	%f2843, 0f7F800000, %f2264, %p516;
	setp.eq.f32	%p517, %f2843, 0f7F800000;
	@%p517 bra 	BB3_396;

	fma.rn.f32 	%f2843, %f2843, %f470, %f2843;

BB3_396:
	mov.b32 	 %r676, %f2843;
	xor.b32  	%r677, %r676, -2147483648;
	mov.b32 	 %f2265, %r677;
	selp.f32	%f2845, %f2265, %f2843, %p29;
	@%p462 bra 	BB3_399;
	bra.uni 	BB3_397;

BB3_399:
	add.f32 	%f2268, %f414, %f414;
	selp.f32	%f2845, %f2268, 0f00000000, %p415;
	bra.uni 	BB3_400;

BB3_397:
	setp.geu.f32	%p519, %f414, 0f00000000;
	@%p519 bra 	BB3_400;

	cvt.rzi.f32.f32	%f2267, %f1567;
	setp.neu.f32	%p520, %f2267, 0f40000000;
	selp.f32	%f2845, 0f7FFFFFFF, %f2845, %p520;

BB3_400:
	@%p466 bra 	BB3_405;

	setp.gtu.f32	%p523, %f415, 0f7F800000;
	@%p523 bra 	BB3_404;
	bra.uni 	BB3_402;

BB3_404:
	add.f32 	%f2845, %f414, 0f40000000;
	bra.uni 	BB3_405;

BB3_402:
	setp.neu.f32	%p524, %f415, 0f7F800000;
	@%p524 bra 	BB3_405;

	selp.f32	%f2845, 0fFF800000, 0f7F800000, %p29;

BB3_405:
	mul.f32 	%f2271, %f2845, 0fBF000000;
	selp.f32	%f2272, 0fBF000000, %f2271, %p469;
	mul.f32 	%f2273, %f2272, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2274, %f2273;
	fma.rn.f32 	%f2276, %f2274, %f1768, %f2272;
	fma.rn.f32 	%f2278, %f2274, %f1770, %f2276;
	mul.f32 	%f2279, %f2278, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2280, %f2279;
	add.f32 	%f2281, %f2274, 0f00000000;
	ex2.approx.f32 	%f2282, %f2281;
	mul.f32 	%f2283, %f2280, %f2282;
	setp.lt.f32	%p526, %f2272, 0fC2D20000;
	selp.f32	%f2284, 0f00000000, %f2283, %p526;
	setp.gt.f32	%p527, %f2272, 0f42D20000;
	selp.f32	%f481, 0f7F800000, %f2284, %p527;
	// inline asm
	rcp.approx.ftz.f32 %f2269,%f1951;
	// inline asm
	mul.f32 	%f2285, %f2269, %f437;
	mul.f32 	%f2286, %f2285, %f2285;
	fma.rn.f32 	%f2289, %f1726, %f2286, %f1725;
	fma.rn.f32 	%f2291, %f2289, %f2286, %f1728;
	mul.rn.f32 	%f2292, %f2291, %f2286;
	mul.rn.f32 	%f2293, %f2292, %f2285;
	sub.f32 	%f2294, %f435, %f2285;
	neg.f32 	%f2295, %f2285;
	add.f32 	%f2296, %f2294, %f2294;
	fma.rn.f32 	%f2297, %f2295, %f435, %f2296;
	mul.rn.f32 	%f2298, %f2269, %f2297;
	add.f32 	%f2299, %f2293, %f2285;
	sub.f32 	%f2300, %f2285, %f2299;
	add.f32 	%f2301, %f2293, %f2300;
	add.f32 	%f2302, %f2298, %f2301;
	add.f32 	%f2303, %f2299, %f2302;
	sub.f32 	%f2304, %f2299, %f2303;
	add.f32 	%f2305, %f2302, %f2304;
	add.f32 	%f2306, %f438, %f2303;
	sub.f32 	%f2307, %f438, %f2306;
	add.f32 	%f2308, %f2303, %f2307;
	add.f32 	%f2309, %f2305, %f2308;
	add.f32 	%f2310, %f439, %f2309;
	add.f32 	%f2311, %f2306, %f2310;
	sub.f32 	%f2312, %f2306, %f2311;
	add.f32 	%f2313, %f2310, %f2312;
	mul.rn.f32 	%f2315, %f1567, %f2311;
	neg.f32 	%f2316, %f2315;
	fma.rn.f32 	%f2317, %f1567, %f2311, %f2316;
	fma.rn.f32 	%f2318, %f1567, %f2313, %f2317;
	fma.rn.f32 	%f2320, %f1757, %f2311, %f2318;
	add.rn.f32 	%f2321, %f2315, %f2320;
	neg.f32 	%f2322, %f2321;
	add.rn.f32 	%f2323, %f2315, %f2322;
	add.rn.f32 	%f2324, %f2323, %f2320;
	mov.b32 	 %r678, %f2321;
	setp.eq.s32	%p528, %r678, 1118925336;
	add.s32 	%r679, %r678, -1;
	mov.b32 	 %f2325, %r679;
	add.f32 	%f2326, %f2324, 0f37000000;
	selp.f32	%f2327, %f2325, %f2321, %p528;
	selp.f32	%f482, %f2326, %f2324, %p528;
	mul.f32 	%f2328, %f2327, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2329, %f2328;
	fma.rn.f32 	%f2330, %f2329, %f1768, %f2327;
	fma.rn.f32 	%f2331, %f2329, %f1770, %f2330;
	mul.f32 	%f2332, %f2331, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2333, %f2332;
	add.f32 	%f2334, %f2329, 0f00000000;
	ex2.approx.f32 	%f2335, %f2334;
	mul.f32 	%f2336, %f2333, %f2335;
	setp.lt.f32	%p529, %f2327, 0fC2D20000;
	selp.f32	%f2337, 0f00000000, %f2336, %p529;
	setp.gt.f32	%p530, %f2327, 0f42D20000;
	selp.f32	%f2846, 0f7F800000, %f2337, %p530;
	setp.eq.f32	%p531, %f2846, 0f7F800000;
	@%p531 bra 	BB3_407;

	fma.rn.f32 	%f2846, %f2846, %f482, %f2846;

BB3_407:
	mov.b32 	 %r680, %f2846;
	xor.b32  	%r681, %r680, -2147483648;
	mov.b32 	 %f2338, %r681;
	selp.f32	%f2848, %f2338, %f2846, %p30;
	@%p480 bra 	BB3_410;
	bra.uni 	BB3_408;

BB3_410:
	add.f32 	%f2341, %f433, %f433;
	selp.f32	%f2848, %f2341, 0f00000000, %p415;
	bra.uni 	BB3_411;

BB3_408:
	setp.geu.f32	%p533, %f433, 0f00000000;
	@%p533 bra 	BB3_411;

	cvt.rzi.f32.f32	%f2340, %f1567;
	setp.neu.f32	%p534, %f2340, 0f40000000;
	selp.f32	%f2848, 0f7FFFFFFF, %f2848, %p534;

BB3_411:
	@%p484 bra 	BB3_416;

	setp.gtu.f32	%p537, %f434, 0f7F800000;
	@%p537 bra 	BB3_415;
	bra.uni 	BB3_413;

BB3_415:
	add.f32 	%f2848, %f433, 0f40000000;
	bra.uni 	BB3_416;

BB3_413:
	setp.neu.f32	%p538, %f434, 0f7F800000;
	@%p538 bra 	BB3_416;

	selp.f32	%f2848, 0fFF800000, 0f7F800000, %p30;

BB3_416:
	mul.f32 	%f2342, %f2848, 0fBF000000;
	selp.f32	%f2343, 0fBF000000, %f2342, %p487;
	mul.f32 	%f2344, %f2343, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2345, %f2344;
	fma.rn.f32 	%f2347, %f2345, %f1768, %f2343;
	fma.rn.f32 	%f2349, %f2345, %f1770, %f2347;
	mul.f32 	%f2350, %f2349, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2351, %f2350;
	add.f32 	%f2352, %f2345, 0f00000000;
	ex2.approx.f32 	%f2353, %f2352;
	mul.f32 	%f2354, %f2351, %f2353;
	setp.lt.f32	%p540, %f2343, 0fC2D20000;
	selp.f32	%f2355, 0f00000000, %f2354, %p540;
	setp.gt.f32	%p541, %f2343, 0f42D20000;
	selp.f32	%f2356, 0f7F800000, %f2355, %p541;
	mul.f32 	%f2357, %f387, %f2356;
	mul.f32 	%f2358, %f381, %f481;
	sub.f32 	%f2359, %f2358, %f2357;
	mul.f32 	%f2360, %f309, %f2359;
	fma.rn.f32 	%f2361, %f378, %f2360, %f469;
	mul.f32 	%f2362, %f413, %f413;
	div.rn.f32 	%f2363, %f2362, %f394;
	add.f32 	%f2823, %f2363, %f2823;
	mul.f32 	%f2364, %f451, %f413;
	div.rn.f32 	%f2365, %f2364, %f394;
	add.f32 	%f2822, %f2365, %f2822;
	mul.f32 	%f2366, %f378, %f393;
	mul.f32 	%f2367, %f2366, %f413;
	div.rn.f32 	%f2368, %f2367, %f394;
	add.f32 	%f2821, %f2368, %f2821;
	div.rn.f32 	%f2369, %f413, %f394;
	add.f32 	%f2820, %f2369, %f2820;
	mul.f32 	%f2370, %f2361, %f413;
	div.rn.f32 	%f2371, %f2370, %f394;
	add.f32 	%f2819, %f2371, %f2819;
	mul.f32 	%f2372, %f451, %f451;
	div.rn.f32 	%f2373, %f2372, %f394;
	add.f32 	%f2818, %f2373, %f2818;
	mul.f32 	%f2374, %f2366, %f451;
	div.rn.f32 	%f2375, %f2374, %f394;
	add.f32 	%f2817, %f2375, %f2817;
	div.rn.f32 	%f2376, %f451, %f394;
	add.f32 	%f2816, %f2376, %f2816;
	mul.f32 	%f2377, %f2361, %f451;
	div.rn.f32 	%f2378, %f2377, %f394;
	add.f32 	%f2815, %f2378, %f2815;
	mul.f32 	%f2379, %f2366, %f2366;
	div.rn.f32 	%f2380, %f2379, %f394;
	add.f32 	%f2814, %f2380, %f2814;
	div.rn.f32 	%f2381, %f2366, %f394;
	add.f32 	%f2813, %f2381, %f2813;
	mul.f32 	%f2382, %f2361, %f2366;
	div.rn.f32 	%f2383, %f2382, %f394;
	add.f32 	%f2812, %f2383, %f2812;
	rcp.rn.f32 	%f2384, %f394;
	add.f32 	%f2811, %f2384, %f2811;
	div.rn.f32 	%f2385, %f2361, %f394;
	add.f32 	%f2810, %f2385, %f2810;
	mul.f32 	%f2386, %f2361, %f2361;
	div.rn.f32 	%f2387, %f2386, %f394;
	add.f32 	%f2809, %f2387, %f2809;
	setp.leu.f32	%p542, %f394, 0f00000000;
	@%p542 bra 	BB3_424;

	setp.gt.f32	%p543, %f395, 0f00000000;
	@%p543 bra 	BB3_419;
	bra.uni 	BB3_418;

BB3_419:
	setp.lt.f32	%p544, %f394, 0f00800000;
	mul.f32 	%f2388, %f394, 0f4B000000;
	selp.f32	%f509, %f2388, %f394, %p544;
	selp.f32	%f2389, 0fC1B80000, 0f00000000, %p544;
	mov.b32 	 %r682, %f509;
	add.s32 	%r683, %r682, -1059760811;
	and.b32  	%r684, %r683, -8388608;
	sub.s32 	%r685, %r682, %r684;
	mov.b32 	 %f2390, %r685;
	cvt.rn.f32.s32	%f2391, %r684;
	mov.f32 	%f2392, 0f34000000;
	fma.rn.f32 	%f2393, %f2391, %f2392, %f2389;
	add.f32 	%f2394, %f2390, 0fBF800000;
	mov.f32 	%f2395, 0f3E1039F6;
	mov.f32 	%f2396, 0fBE055027;
	fma.rn.f32 	%f2397, %f2396, %f2394, %f2395;
	mov.f32 	%f2398, 0fBDF8CDCC;
	fma.rn.f32 	%f2399, %f2397, %f2394, %f2398;
	mov.f32 	%f2400, 0f3E0F2955;
	fma.rn.f32 	%f2401, %f2399, %f2394, %f2400;
	mov.f32 	%f2402, 0fBE2AD8B9;
	fma.rn.f32 	%f2403, %f2401, %f2394, %f2402;
	mov.f32 	%f2404, 0f3E4CED0B;
	fma.rn.f32 	%f2405, %f2403, %f2394, %f2404;
	mov.f32 	%f2406, 0fBE7FFF22;
	fma.rn.f32 	%f2407, %f2405, %f2394, %f2406;
	mov.f32 	%f2408, 0f3EAAAA78;
	fma.rn.f32 	%f2409, %f2407, %f2394, %f2408;
	mov.f32 	%f2410, 0fBF000000;
	fma.rn.f32 	%f2411, %f2409, %f2394, %f2410;
	mul.f32 	%f2412, %f2394, %f2411;
	fma.rn.f32 	%f2413, %f2412, %f2394, %f2394;
	mov.f32 	%f2414, 0f3F317218;
	fma.rn.f32 	%f2849, %f2393, %f2414, %f2413;
	setp.lt.u32	%p545, %r682, 2139095040;
	@%p545 bra 	BB3_421;

	mov.f32 	%f2415, 0f7F800000;
	fma.rn.f32 	%f2849, %f509, %f2415, %f2415;

BB3_421:
	setp.eq.f32	%p546, %f509, 0f00000000;
	selp.f32	%f2416, 0fFF800000, %f2849, %p546;
	mul.f32 	%f2417, %f395, %f2416;
	sub.f32 	%f513, %f2417, %f394;
	mul.f32 	%f2418, %f395, 0f4B000000;
	setp.lt.f32	%p547, %f395, 0f00800000;
	selp.f32	%f514, %f2418, %f395, %p547;
	selp.f32	%f2419, 0fC1B80000, 0f00000000, %p547;
	mov.b32 	 %r686, %f514;
	add.s32 	%r687, %r686, -1059760811;
	and.b32  	%r688, %r687, -8388608;
	sub.s32 	%r689, %r686, %r688;
	mov.b32 	 %f2420, %r689;
	cvt.rn.f32.s32	%f2421, %r688;
	fma.rn.f32 	%f2423, %f2421, %f2392, %f2419;
	add.f32 	%f2424, %f2420, 0fBF800000;
	fma.rn.f32 	%f2427, %f2396, %f2424, %f2395;
	fma.rn.f32 	%f2429, %f2427, %f2424, %f2398;
	fma.rn.f32 	%f2431, %f2429, %f2424, %f2400;
	fma.rn.f32 	%f2433, %f2431, %f2424, %f2402;
	fma.rn.f32 	%f2435, %f2433, %f2424, %f2404;
	fma.rn.f32 	%f2437, %f2435, %f2424, %f2406;
	fma.rn.f32 	%f2439, %f2437, %f2424, %f2408;
	fma.rn.f32 	%f2441, %f2439, %f2424, %f2410;
	mul.f32 	%f2442, %f2424, %f2441;
	fma.rn.f32 	%f2443, %f2442, %f2424, %f2424;
	fma.rn.f32 	%f2850, %f2423, %f2414, %f2443;
	setp.lt.u32	%p548, %r686, 2139095040;
	@%p548 bra 	BB3_423;

	mov.f32 	%f2445, 0f7F800000;
	fma.rn.f32 	%f2850, %f514, %f2445, %f2445;

BB3_423:
	setp.eq.f32	%p549, %f514, 0f00000000;
	selp.f32	%f2446, 0fFF800000, %f2850, %p549;
	mul.f32 	%f2447, %f395, %f2446;
	sub.f32 	%f2448, %f513, %f2447;
	add.f32 	%f2449, %f395, %f2448;
	add.f32 	%f2851, %f2851, %f2449;
	bra.uni 	BB3_424;

BB3_418:
	sub.f32 	%f2851, %f2851, %f394;

BB3_424:
	add.s32 	%r750, %r750, 1;
	setp.lt.s32	%p550, %r750, %r138;
	@%p550 bra 	BB3_344;

	st.local.f32 	[%rd3], %f2823;
	st.local.f32 	[%rd3+4], %f2822;
	st.local.f32 	[%rd3+20], %f2822;
	st.local.f32 	[%rd3+8], %f2821;
	st.local.f32 	[%rd3+40], %f2821;
	st.local.f32 	[%rd3+12], %f2820;
	st.local.f32 	[%rd3+60], %f2820;
	st.local.f32 	[%rd3+16], %f2819;
	st.local.f32 	[%rd3+80], %f2819;
	st.local.f32 	[%rd3+24], %f2818;
	st.local.f32 	[%rd3+28], %f2817;
	st.local.f32 	[%rd3+44], %f2817;
	st.local.f32 	[%rd3+32], %f2816;
	st.local.f32 	[%rd3+64], %f2816;
	st.local.f32 	[%rd3+36], %f2815;
	st.local.f32 	[%rd3+84], %f2815;
	st.local.f32 	[%rd3+48], %f2814;
	st.local.f32 	[%rd3+52], %f2813;
	st.local.f32 	[%rd3+68], %f2813;
	st.local.f32 	[%rd3+56], %f2812;
	st.local.f32 	[%rd3+88], %f2812;
	st.local.f32 	[%rd3+72], %f2811;
	st.local.f32 	[%rd3+76], %f2810;
	st.local.f32 	[%rd3+92], %f2810;
	st.local.f32 	[%rd3+96], %f2809;
	add.s32 	%r749, %r749, 1;
	setp.lt.s32	%p551, %r749, %r138;
	@%p551 bra 	BB3_343;

BB3_426:
	mov.u32 	%r751, 0;
	mov.f32 	%f2868, 0f00000000;
	rcp.rn.f32 	%f536, %f2823;
	mul.f32 	%f537, %f536, %f2822;
	st.local.f32 	[%rd3+4], %f537;
	mul.f32 	%f538, %f536, %f2821;
	st.local.f32 	[%rd3+8], %f538;
	mul.f32 	%f539, %f536, %f2820;
	st.local.f32 	[%rd3+12], %f539;
	mul.f32 	%f540, %f536, %f2819;
	st.local.f32 	[%rd3+16], %f540;
	ld.local.f32 	%f2451, [%rd3+20];
	ld.local.f32 	%f2452, [%rd3+4];
	fma.rn.f32 	%f2453, %f2452, %f2451, 0f00000000;
	sub.f32 	%f2454, %f2818, %f2453;
	ld.local.f32 	%f2455, [%rd3+40];
	st.local.f32 	[%rd3+24], %f2454;
	fma.rn.f32 	%f2456, %f538, %f2822, 0f00000000;
	rcp.rn.f32 	%f541, %f2454;
	sub.f32 	%f2457, %f2817, %f2456;
	mul.f32 	%f542, %f541, %f2457;
	st.local.f32 	[%rd3+28], %f542;
	fma.rn.f32 	%f2458, %f539, %f2822, 0f00000000;
	sub.f32 	%f2459, %f2816, %f2458;
	mul.f32 	%f543, %f541, %f2459;
	st.local.f32 	[%rd3+32], %f543;
	fma.rn.f32 	%f2460, %f540, %f2822, 0f00000000;
	sub.f32 	%f2461, %f2815, %f2460;
	mul.f32 	%f544, %f541, %f2461;
	st.local.f32 	[%rd3+36], %f544;
	ld.local.f32 	%f2462, [%rd3+4];
	fma.rn.f32 	%f2463, %f2462, %f2455, 0f00000000;
	sub.f32 	%f545, %f2817, %f2463;
	st.local.f32 	[%rd3+44], %f545;
	add.s64 	%rd103, %rd3, 40;
	add.s64 	%rd102, %rd3, 8;
	add.f32 	%f546, %f2783, %f2778;
	add.f32 	%f547, %f2784, %f2779;
	add.f32 	%f548, %f2785, %f2780;
	add.f32 	%f549, %f2786, %f2781;
	add.f32 	%f550, %f2787, %f2782;
	bra.uni 	BB3_427;

BB3_445:
	add.s32 	%r751, %r751, 1;
	add.s64 	%rd103, %rd103, 4;
	add.s64 	%rd102, %rd102, 20;

BB3_427:
	ld.local.f32 	%f2464, [%rd103];
	ld.local.f32 	%f2465, [%rd102];
	fma.rn.f32 	%f2868, %f2465, %f2464, %f2868;
	setp.lt.s32	%p552, %r751, 1;
	@%p552 bra 	BB3_445;

	sub.f32 	%f2467, %f2814, %f2868;
	st.local.f32 	[%rd3+48], %f2467;
	fma.rn.f32 	%f2468, %f539, %f2821, 0f00000000;
	fma.rn.f32 	%f2469, %f543, %f545, %f2468;
	rcp.rn.f32 	%f553, %f2467;
	sub.f32 	%f2470, %f2813, %f2469;
	mul.f32 	%f554, %f553, %f2470;
	st.local.f32 	[%rd3+52], %f554;
	fma.rn.f32 	%f2471, %f540, %f2821, 0f00000000;
	fma.rn.f32 	%f2472, %f544, %f545, %f2471;
	sub.f32 	%f2473, %f2812, %f2472;
	mul.f32 	%f555, %f553, %f2473;
	st.local.f32 	[%rd3+56], %f555;
	ld.local.f32 	%f2474, [%rd3+60];
	ld.local.f32 	%f2475, [%rd3+4];
	fma.rn.f32 	%f2476, %f2475, %f2474, 0f00000000;
	sub.f32 	%f556, %f2816, %f2476;
	st.local.f32 	[%rd3+64], %f556;
	add.s64 	%rd105, %rd3, 60;
	add.s64 	%rd104, %rd3, 8;
	mov.u32 	%r752, 0;
	mov.f32 	%f2869, 0f00000000;
	bra.uni 	BB3_429;

BB3_444:
	add.s32 	%r752, %r752, 1;
	add.s64 	%rd105, %rd105, 4;
	add.s64 	%rd104, %rd104, 20;

BB3_429:
	ld.local.f32 	%f2477, [%rd105];
	ld.local.f32 	%f2478, [%rd104];
	fma.rn.f32 	%f2869, %f2478, %f2477, %f2869;
	setp.lt.s32	%p553, %r752, 1;
	@%p553 bra 	BB3_444;

	sub.f32 	%f559, %f2813, %f2869;
	st.local.f32 	[%rd3+68], %f559;
	add.s64 	%rd107, %rd3, 60;
	add.s64 	%rd106, %rd3, 12;
	mov.u32 	%r753, 0;
	mov.f32 	%f2870, 0f00000000;
	bra.uni 	BB3_431;

BB3_443:
	add.s32 	%r753, %r753, 1;
	add.s64 	%rd107, %rd107, 4;
	add.s64 	%rd106, %rd106, 20;

BB3_431:
	ld.local.f32 	%f2480, [%rd107];
	ld.local.f32 	%f2481, [%rd106];
	fma.rn.f32 	%f2870, %f2481, %f2480, %f2870;
	setp.lt.s32	%p554, %r753, 2;
	@%p554 bra 	BB3_443;

	sub.f32 	%f2483, %f2811, %f2870;
	st.local.f32 	[%rd3+72], %f2483;
	fma.rn.f32 	%f2484, %f540, %f2820, 0f00000000;
	fma.rn.f32 	%f2485, %f544, %f556, %f2484;
	fma.rn.f32 	%f2486, %f555, %f559, %f2485;
	rcp.rn.f32 	%f562, %f2483;
	sub.f32 	%f2487, %f2810, %f2486;
	mul.f32 	%f563, %f562, %f2487;
	st.local.f32 	[%rd3+76], %f563;
	ld.local.f32 	%f2488, [%rd3+80];
	ld.local.f32 	%f2489, [%rd3+4];
	fma.rn.f32 	%f2490, %f2489, %f2488, 0f00000000;
	sub.f32 	%f564, %f2815, %f2490;
	st.local.f32 	[%rd3+84], %f564;
	add.s64 	%rd109, %rd3, 80;
	add.s64 	%rd108, %rd3, 8;
	mov.u32 	%r754, 0;
	mov.f32 	%f2871, 0f00000000;
	bra.uni 	BB3_433;

BB3_442:
	add.s32 	%r754, %r754, 1;
	add.s64 	%rd109, %rd109, 4;
	add.s64 	%rd108, %rd108, 20;

BB3_433:
	ld.local.f32 	%f2491, [%rd109];
	ld.local.f32 	%f2492, [%rd108];
	fma.rn.f32 	%f2871, %f2492, %f2491, %f2871;
	setp.lt.s32	%p555, %r754, 1;
	@%p555 bra 	BB3_442;

	sub.f32 	%f567, %f2812, %f2871;
	st.local.f32 	[%rd3+88], %f567;
	add.s64 	%rd111, %rd3, 80;
	add.s64 	%rd110, %rd3, 12;
	mov.u32 	%r755, 0;
	mov.f32 	%f2872, 0f00000000;
	bra.uni 	BB3_435;

BB3_441:
	add.s32 	%r755, %r755, 1;
	add.s64 	%rd111, %rd111, 4;
	add.s64 	%rd110, %rd110, 20;

BB3_435:
	ld.local.f32 	%f2494, [%rd111];
	ld.local.f32 	%f2495, [%rd110];
	fma.rn.f32 	%f2872, %f2495, %f2494, %f2872;
	setp.lt.s32	%p556, %r755, 2;
	@%p556 bra 	BB3_441;

	sub.f32 	%f570, %f2810, %f2872;
	st.local.f32 	[%rd3+92], %f570;
	add.s64 	%rd113, %rd3, 80;
	add.s64 	%rd112, %rd3, 16;
	mov.u32 	%r756, 0;
	mov.f32 	%f2873, 0f00000000;
	bra.uni 	BB3_437;

BB3_440:
	add.s32 	%r756, %r756, 1;
	add.s64 	%rd113, %rd113, 4;
	add.s64 	%rd112, %rd112, 20;

BB3_437:
	ld.local.f32 	%f2497, [%rd113];
	ld.local.f32 	%f2498, [%rd112];
	fma.rn.f32 	%f2873, %f2498, %f2497, %f2873;
	setp.lt.s32	%p557, %r756, 3;
	@%p557 bra 	BB3_440;

	ld.param.u64 	%rd101, [_Z25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_i_param_7];
	ld.param.u64 	%rd100, [_Z25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_i_param_8];
	ld.param.u64 	%rd99, [_Z25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_i_param_6];
	ld.param.u32 	%r718, [_Z25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_i_param_9];
	ld.param.u64 	%rd98, [_Z25kernel_MLEFit_scmos_sigmaPffS_iiS_S_S_S_i_param_5];
	mov.u32 	%r717, %ntid.x;
	mov.u32 	%r716, %ctaid.x;
	sub.f32 	%f2499, %f2809, %f2873;
	st.local.f32 	[%rd3+96], %f2499;
	add.f32 	%f2500, %f537, 0f00000000;
	mov.f32 	%f2501, 0f00000000;
	sub.f32 	%f2502, %f2501, %f2500;
	add.f32 	%f2503, %f538, 0f00000000;
	fma.rn.f32 	%f2504, %f542, %f2502, %f2503;
	sub.f32 	%f2505, %f2501, %f2504;
	add.f32 	%f2506, %f539, 0f00000000;
	fma.rn.f32 	%f2507, %f543, %f2502, %f2506;
	fma.rn.f32 	%f2508, %f554, %f2505, %f2507;
	sub.f32 	%f2509, %f2501, %f2508;
	add.f32 	%f2510, %f540, 0f00000000;
	fma.rn.f32 	%f2511, %f544, %f2502, %f2510;
	fma.rn.f32 	%f2512, %f555, %f2505, %f2511;
	fma.rn.f32 	%f2513, %f563, %f2509, %f2512;
	sub.f32 	%f2514, %f2501, %f2513;
	div.rn.f32 	%f2515, %f2514, %f2499;
	fma.rn.f32 	%f2516, %f570, %f2515, 0f00000000;
	sub.f32 	%f2517, %f2509, %f2516;
	mul.f32 	%f2518, %f562, %f2517;
	fma.rn.f32 	%f2519, %f559, %f2518, 0f00000000;
	fma.rn.f32 	%f2520, %f567, %f2515, %f2519;
	sub.f32 	%f2521, %f2505, %f2520;
	mul.f32 	%f2522, %f553, %f2521;
	fma.rn.f32 	%f2523, %f545, %f2522, 0f00000000;
	fma.rn.f32 	%f2524, %f556, %f2518, %f2523;
	fma.rn.f32 	%f2525, %f564, %f2515, %f2524;
	sub.f32 	%f2526, %f2502, %f2525;
	mul.f32 	%f2527, %f541, %f2526;
	fma.rn.f32 	%f2528, %f2822, %f2527, 0f00000000;
	fma.rn.f32 	%f2529, %f2821, %f2522, %f2528;
	fma.rn.f32 	%f2530, %f2820, %f2518, %f2529;
	fma.rn.f32 	%f2531, %f2819, %f2515, %f2530;
	mov.f32 	%f2532, 0f3F800000;
	sub.f32 	%f2533, %f2532, %f2531;
	mul.f32 	%f2534, %f536, %f2533;
	fma.rn.f32 	%f2535, %f537, 0f00000000, 0f00000000;
	sub.f32 	%f2536, %f2532, %f2535;
	fma.rn.f32 	%f2537, %f538, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2538, %f542, %f2536, %f2537;
	sub.f32 	%f2539, %f2501, %f2538;
	fma.rn.f32 	%f2540, %f539, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2541, %f543, %f2536, %f2540;
	fma.rn.f32 	%f2542, %f554, %f2539, %f2541;
	sub.f32 	%f2543, %f2501, %f2542;
	fma.rn.f32 	%f2544, %f540, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2545, %f544, %f2536, %f2544;
	fma.rn.f32 	%f2546, %f555, %f2539, %f2545;
	fma.rn.f32 	%f2547, %f563, %f2543, %f2546;
	sub.f32 	%f2548, %f2501, %f2547;
	div.rn.f32 	%f2549, %f2548, %f2499;
	fma.rn.f32 	%f2550, %f570, %f2549, 0f00000000;
	sub.f32 	%f2551, %f2543, %f2550;
	mul.f32 	%f2552, %f562, %f2551;
	fma.rn.f32 	%f2553, %f559, %f2552, 0f00000000;
	fma.rn.f32 	%f2554, %f567, %f2549, %f2553;
	sub.f32 	%f2555, %f2539, %f2554;
	mul.f32 	%f2556, %f553, %f2555;
	fma.rn.f32 	%f2557, %f545, %f2556, 0f00000000;
	fma.rn.f32 	%f2558, %f556, %f2552, %f2557;
	fma.rn.f32 	%f2559, %f564, %f2549, %f2558;
	sub.f32 	%f2560, %f2536, %f2559;
	mul.f32 	%f2561, %f541, %f2560;
	sub.f32 	%f2562, %f2501, %f2535;
	fma.rn.f32 	%f2563, %f542, %f2562, %f2537;
	sub.f32 	%f2564, %f2532, %f2563;
	fma.rn.f32 	%f2565, %f543, %f2562, %f2540;
	fma.rn.f32 	%f2566, %f554, %f2564, %f2565;
	sub.f32 	%f2567, %f2501, %f2566;
	fma.rn.f32 	%f2568, %f544, %f2562, %f2544;
	fma.rn.f32 	%f2569, %f555, %f2564, %f2568;
	fma.rn.f32 	%f2570, %f563, %f2567, %f2569;
	sub.f32 	%f2571, %f2501, %f2570;
	div.rn.f32 	%f2572, %f2571, %f2499;
	fma.rn.f32 	%f2573, %f570, %f2572, 0f00000000;
	sub.f32 	%f2574, %f2567, %f2573;
	mul.f32 	%f2575, %f562, %f2574;
	fma.rn.f32 	%f2576, %f559, %f2575, 0f00000000;
	fma.rn.f32 	%f2577, %f567, %f2572, %f2576;
	sub.f32 	%f2578, %f2564, %f2577;
	mul.f32 	%f2579, %f553, %f2578;
	sub.f32 	%f2580, %f2501, %f2563;
	fma.rn.f32 	%f2581, %f554, %f2580, %f2565;
	sub.f32 	%f2582, %f2532, %f2581;
	fma.rn.f32 	%f2583, %f555, %f2580, %f2568;
	fma.rn.f32 	%f2584, %f563, %f2582, %f2583;
	sub.f32 	%f2585, %f2501, %f2584;
	div.rn.f32 	%f2586, %f2585, %f2499;
	fma.rn.f32 	%f2587, %f570, %f2586, 0f00000000;
	sub.f32 	%f2588, %f2582, %f2587;
	mul.f32 	%f2589, %f562, %f2588;
	sub.f32 	%f2590, %f2501, %f2581;
	fma.rn.f32 	%f2591, %f563, %f2590, %f2583;
	sub.f32 	%f2592, %f2532, %f2591;
	div.rn.f32 	%f2593, %f2592, %f2499;
	mad.lo.s32 	%r699, %r717, %r716, %r4;
	cvta.to.global.u64 	%rd76, %rd98;
	mul.wide.s32 	%rd77, %r699, 4;
	add.s64 	%rd78, %rd76, %rd77;
	st.global.f32 	[%rd78], %f2787;
	shl.b32 	%r700, %r718, 2;
	cvt.s64.s32	%rd79, %r700;
	add.s64 	%rd80, %rd78, %rd79;
	st.global.f32 	[%rd80], %f2786;
	add.s64 	%rd81, %rd80, %rd79;
	st.global.f32 	[%rd81], %f2785;
	add.s64 	%rd82, %rd81, %rd79;
	st.global.f32 	[%rd82], %f2784;
	add.s64 	%rd83, %rd82, %rd79;
	st.global.f32 	[%rd83], %f2783;
	cvta.to.global.u64 	%rd84, %rd99;
	add.s64 	%rd85, %rd84, %rd77;
	st.global.f32 	[%rd85], %f2534;
	add.s64 	%rd86, %rd85, %rd79;
	st.global.f32 	[%rd86], %f2561;
	add.s64 	%rd87, %rd86, %rd79;
	st.global.f32 	[%rd87], %f2579;
	add.s64 	%rd88, %rd87, %rd79;
	st.global.f32 	[%rd88], %f2589;
	add.s64 	%rd89, %rd88, %rd79;
	st.global.f32 	[%rd89], %f2593;
	cvta.to.global.u64 	%rd90, %rd100;
	add.s64 	%rd91, %rd90, %rd77;
	st.global.f32 	[%rd91], %f550;
	add.s64 	%rd92, %rd91, %rd79;
	st.global.f32 	[%rd92], %f549;
	add.s64 	%rd93, %rd92, %rd79;
	st.global.f32 	[%rd93], %f548;
	add.s64 	%rd94, %rd93, %rd79;
	st.global.f32 	[%rd94], %f547;
	add.s64 	%rd95, %rd94, %rd79;
	st.global.f32 	[%rd95], %f546;
	cvta.to.global.u64 	%rd96, %rd101;
	add.s64 	%rd97, %rd96, %rd77;
	st.global.f32 	[%rd97], %f2851;

BB3_439:
	ret;
}

	// .globl	_Z24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_i
.visible .entry _Z24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_i(
	.param .u64 _Z24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_i_param_0,
	.param .f32 _Z24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_i_param_1,
	.param .u64 _Z24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_i_param_2,
	.param .u32 _Z24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_i_param_3,
	.param .u32 _Z24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_i_param_4,
	.param .u64 _Z24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_i_param_5,
	.param .u64 _Z24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_i_param_6,
	.param .u64 _Z24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_i_param_7,
	.param .u32 _Z24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_i_param_8
)
{
	.local .align 4 .b8 	__local_depot4[100];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<581>;
	.reg .f32 	%f<2807>;
	.reg .b32 	%r<773>;
	.reg .f64 	%fd<445>;
	.reg .b64 	%rd<106>;
	// demoted variable
	.shared .align 4 .b8 _ZZ24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_iE6s_data[15488];
	// demoted variable
	.shared .align 4 .b8 _ZZ24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_iE4s_bg[15488];
	// demoted variable
	.shared .align 4 .b8 _ZZ24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_iE6s_diff[15488];

	mov.u64 	%SPL, __local_depot4;
	ld.param.u64 	%rd47, [_Z24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_i_param_0];
	ld.param.f32 	%f2722, [_Z24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_i_param_1];
	ld.param.u64 	%rd48, [_Z24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_i_param_2];
	ld.param.u32 	%r141, [_Z24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_i_param_3];
	ld.param.u32 	%r142, [_Z24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_i_param_4];
	ld.param.u32 	%r143, [_Z24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_i_param_8];
	cvta.to.global.u64 	%rd1, %rd48;
	cvta.to.global.u64 	%rd2, %rd47;
	add.u64 	%rd3, %SPL, 0;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mul.lo.s32 	%r3, %r1, %r2;
	mov.u32 	%r4, %tid.x;
	add.s32 	%r144, %r3, %r4;
	setp.ge.s32	%p31, %r144, %r143;
	@%p31 bra 	BB4_437;

	mov.u64 	%rd50, 0;
	st.local.u32 	[%rd3+4], %rd50;
	st.local.u32 	[%rd3], %rd50;
	st.local.u32 	[%rd3+12], %rd50;
	st.local.u32 	[%rd3+8], %rd50;
	st.local.u32 	[%rd3+20], %rd50;
	st.local.u32 	[%rd3+16], %rd50;
	st.local.u32 	[%rd3+28], %rd50;
	st.local.u32 	[%rd3+24], %rd50;
	st.local.u32 	[%rd3+36], %rd50;
	st.local.u32 	[%rd3+32], %rd50;
	st.local.u32 	[%rd3+44], %rd50;
	st.local.u32 	[%rd3+40], %rd50;
	st.local.u32 	[%rd3+52], %rd50;
	st.local.u32 	[%rd3+48], %rd50;
	st.local.u32 	[%rd3+60], %rd50;
	st.local.u32 	[%rd3+56], %rd50;
	st.local.u32 	[%rd3+68], %rd50;
	st.local.u32 	[%rd3+64], %rd50;
	st.local.u32 	[%rd3+76], %rd50;
	st.local.u32 	[%rd3+72], %rd50;
	st.local.u32 	[%rd3+84], %rd50;
	st.local.u32 	[%rd3+80], %rd50;
	st.local.u32 	[%rd3+92], %rd50;
	st.local.u32 	[%rd3+88], %rd50;
	mov.u32 	%r145, 0;
	st.local.u32 	[%rd3+96], %r145;
	mul.lo.s32 	%r5, %r141, %r141;
	mul.lo.s32 	%r6, %r4, %r5;
	setp.lt.s32	%p32, %r141, 1;
	@%p32 bra 	BB4_13;

	mad.lo.s32 	%r7, %r3, %r5, %r6;
	and.b32  	%r8, %r141, 3;
	mad.lo.s32 	%r147, %r2, %r1, %r4;
	mul.lo.s32 	%r9, %r141, %r147;
	shl.b32 	%r10, %r141, 2;
	mul.lo.s32 	%r12, %r4, %r141;
	mov.u32 	%r146, 0;
	mov.u32 	%r743, %r146;

BB4_3:
	add.s32 	%r14, %r7, %r743;
	add.s32 	%r15, %r743, %r6;
	setp.eq.s32	%p33, %r8, 0;
	mov.u32 	%r748, %r146;
	@%p33 bra 	BB4_9;

	setp.eq.s32	%p34, %r8, 1;
	mov.u32 	%r745, %r146;
	@%p34 bra 	BB4_8;

	setp.eq.s32	%p35, %r8, 2;
	mov.u32 	%r744, %r146;
	@%p35 bra 	BB4_7;

	mul.wide.s32 	%rd51, %r14, 4;
	add.s64 	%rd52, %rd2, %rd51;
	ld.global.f32 	%f538, [%rd52];
	shl.b32 	%r152, %r15, 2;
	mov.u32 	%r153, _ZZ24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_iE6s_data;
	add.s32 	%r154, %r153, %r152;
	st.shared.f32 	[%r154], %f538;
	add.s64 	%rd53, %rd1, %rd51;
	ld.global.f32 	%f539, [%rd53];
	mov.u32 	%r155, _ZZ24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_iE4s_bg;
	add.s32 	%r156, %r155, %r152;
	st.shared.f32 	[%r156], %f539;
	sub.f32 	%f540, %f538, %f539;
	mov.u32 	%r157, _ZZ24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_iE6s_diff;
	add.s32 	%r158, %r157, %r152;
	st.shared.f32 	[%r158], %f540;
	mov.u32 	%r744, 1;

BB4_7:
	neg.s32 	%r159, %r744;
	and.b32  	%r160, %r159, %r141;
	add.s32 	%r161, %r14, %r160;
	mul.wide.s32 	%rd54, %r161, 4;
	add.s64 	%rd55, %rd2, %rd54;
	ld.global.f32 	%f541, [%rd55];
	add.s32 	%r162, %r15, %r160;
	shl.b32 	%r163, %r162, 2;
	mov.u32 	%r164, _ZZ24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_iE6s_data;
	add.s32 	%r165, %r164, %r163;
	st.shared.f32 	[%r165], %f541;
	add.s64 	%rd56, %rd1, %rd54;
	ld.global.f32 	%f542, [%rd56];
	mov.u32 	%r166, _ZZ24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_iE4s_bg;
	add.s32 	%r167, %r166, %r163;
	st.shared.f32 	[%r167], %f542;
	sub.f32 	%f543, %f541, %f542;
	mov.u32 	%r168, _ZZ24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_iE6s_diff;
	add.s32 	%r169, %r168, %r163;
	st.shared.f32 	[%r169], %f543;
	add.s32 	%r745, %r744, 1;

BB4_8:
	mul.lo.s32 	%r170, %r745, %r141;
	add.s32 	%r171, %r14, %r170;
	mul.wide.s32 	%rd57, %r171, 4;
	add.s64 	%rd58, %rd2, %rd57;
	ld.global.f32 	%f544, [%rd58];
	add.s32 	%r172, %r15, %r170;
	shl.b32 	%r173, %r172, 2;
	mov.u32 	%r174, _ZZ24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_iE6s_data;
	add.s32 	%r175, %r174, %r173;
	st.shared.f32 	[%r175], %f544;
	add.s64 	%rd59, %rd1, %rd57;
	ld.global.f32 	%f545, [%rd59];
	mov.u32 	%r176, _ZZ24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_iE4s_bg;
	add.s32 	%r177, %r176, %r173;
	st.shared.f32 	[%r177], %f545;
	sub.f32 	%f546, %f544, %f545;
	mov.u32 	%r178, _ZZ24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_iE6s_diff;
	add.s32 	%r179, %r178, %r173;
	st.shared.f32 	[%r179], %f546;
	add.s32 	%r748, %r745, 1;

BB4_9:
	setp.lt.u32	%p36, %r141, 4;
	@%p36 bra 	BB4_12;

	add.s32 	%r180, %r9, %r748;
	mad.lo.s32 	%r747, %r141, %r180, %r743;
	add.s32 	%r181, %r12, %r748;
	mul.lo.s32 	%r182, %r141, %r181;
	shl.b32 	%r183, %r743, 2;
	mov.u32 	%r184, _ZZ24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_iE6s_data;
	add.s32 	%r185, %r184, %r183;
	shl.b32 	%r186, %r182, 2;
	add.s32 	%r749, %r185, %r186;
	mov.u32 	%r187, _ZZ24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_iE4s_bg;
	add.s32 	%r188, %r187, %r183;
	add.s32 	%r750, %r188, %r186;
	mov.u32 	%r189, _ZZ24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_iE6s_diff;
	add.s32 	%r190, %r189, %r183;
	add.s32 	%r751, %r190, %r186;

BB4_11:
	mul.wide.s32 	%rd60, %r747, 4;
	add.s64 	%rd61, %rd2, %rd60;
	ld.global.f32 	%f547, [%rd61];
	st.shared.f32 	[%r749], %f547;
	add.s64 	%rd62, %rd1, %rd60;
	ld.global.f32 	%f548, [%rd62];
	st.shared.f32 	[%r750], %f548;
	sub.f32 	%f549, %f547, %f548;
	st.shared.f32 	[%r751], %f549;
	cvt.s64.s32	%rd63, %r10;
	add.s64 	%rd64, %rd61, %rd63;
	ld.global.f32 	%f550, [%rd64];
	add.s32 	%r191, %r749, %r10;
	st.shared.f32 	[%r191], %f550;
	add.s64 	%rd65, %rd62, %rd63;
	ld.global.f32 	%f551, [%rd65];
	add.s32 	%r192, %r750, %r10;
	st.shared.f32 	[%r192], %f551;
	sub.f32 	%f552, %f550, %f551;
	add.s32 	%r193, %r751, %r10;
	st.shared.f32 	[%r193], %f552;
	add.s64 	%rd66, %rd64, %rd63;
	ld.global.f32 	%f553, [%rd66];
	add.s32 	%r194, %r191, %r10;
	st.shared.f32 	[%r194], %f553;
	add.s64 	%rd67, %rd65, %rd63;
	ld.global.f32 	%f554, [%rd67];
	add.s32 	%r195, %r192, %r10;
	st.shared.f32 	[%r195], %f554;
	sub.f32 	%f555, %f553, %f554;
	add.s32 	%r196, %r193, %r10;
	st.shared.f32 	[%r196], %f555;
	add.s64 	%rd68, %rd66, %rd63;
	ld.global.f32 	%f556, [%rd68];
	add.s32 	%r197, %r194, %r10;
	add.s32 	%r749, %r197, %r10;
	st.shared.f32 	[%r197], %f556;
	add.s64 	%rd69, %rd67, %rd63;
	ld.global.f32 	%f557, [%rd69];
	add.s32 	%r198, %r195, %r10;
	add.s32 	%r750, %r198, %r10;
	st.shared.f32 	[%r198], %f557;
	sub.f32 	%f558, %f556, %f557;
	add.s32 	%r199, %r196, %r10;
	add.s32 	%r751, %r199, %r10;
	st.shared.f32 	[%r199], %f558;
	add.s32 	%r747, %r747, %r10;
	add.s32 	%r748, %r748, 4;
	setp.lt.s32	%p37, %r748, %r141;
	@%p37 bra 	BB4_11;

BB4_12:
	add.s32 	%r743, %r743, 1;
	setp.lt.s32	%p38, %r743, %r141;
	@%p38 bra 	BB4_3;

BB4_13:
	mov.f32 	%f561, 0f00000000;
	mov.f32 	%f2652, %f561;
	mov.f32 	%f2653, %f561;
	mov.f32 	%f2654, %f561;
	@%p32 bra 	BB4_28;

	and.b32  	%r37, %r141, 3;
	mul.lo.s32 	%r38, %r4, %r141;
	shl.b32 	%r39, %r141, 2;
	mov.f32 	%f564, 0f00000000;
	mov.u32 	%r200, 0;
	mov.u32 	%r752, %r200;
	mov.f32 	%f2652, %f564;
	mov.f32 	%f2653, %f564;
	mov.f32 	%f2654, %f564;

BB4_15:
	add.s32 	%r41, %r752, %r6;
	cvt.rn.f32.s32	%f4, %r752;
	setp.eq.s32	%p40, %r37, 0;
	@%p40 bra 	BB4_16;

	setp.eq.s32	%p41, %r37, 1;
	@%p41 bra 	BB4_18;
	bra.uni 	BB4_19;

BB4_18:
	mov.u32 	%r754, %r200;
	bra.uni 	BB4_23;

BB4_16:
	mov.u32 	%r757, %r200;
	mov.f32 	%f2643, %f2652;
	mov.f32 	%f2644, %f2653;
	mov.f32 	%f2645, %f2654;
	mov.f32 	%f2652, %f564;
	mov.f32 	%f2653, %f564;
	mov.f32 	%f2654, %f564;
	bra.uni 	BB4_24;

BB4_19:
	setp.eq.s32	%p42, %r37, 2;
	@%p42 bra 	BB4_20;
	bra.uni 	BB4_21;

BB4_20:
	mov.u32 	%r753, %r200;
	bra.uni 	BB4_22;

BB4_21:
	shl.b32 	%r205, %r41, 2;
	mov.u32 	%r206, _ZZ24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_iE6s_diff;
	add.s32 	%r207, %r206, %r205;
	ld.shared.f32 	%f568, [%r207];
	fma.rn.f32 	%f2654, %f4, %f568, %f2654;
	fma.rn.f32 	%f2653, %f568, 0f00000000, %f2653;
	add.f32 	%f2652, %f2652, %f568;
	mov.u32 	%r753, 1;

BB4_22:
	neg.s32 	%r208, %r753;
	and.b32  	%r209, %r208, %r141;
	add.s32 	%r210, %r41, %r209;
	shl.b32 	%r211, %r210, 2;
	mov.u32 	%r212, _ZZ24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_iE6s_diff;
	add.s32 	%r213, %r212, %r211;
	ld.shared.f32 	%f569, [%r213];
	fma.rn.f32 	%f2654, %f4, %f569, %f2654;
	cvt.rn.f32.s32	%f570, %r753;
	fma.rn.f32 	%f2653, %f570, %f569, %f2653;
	add.f32 	%f2652, %f2652, %f569;
	add.s32 	%r754, %r753, 1;

BB4_23:
	mad.lo.s32 	%r214, %r754, %r141, %r41;
	shl.b32 	%r215, %r214, 2;
	mov.u32 	%r216, _ZZ24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_iE6s_diff;
	add.s32 	%r217, %r216, %r215;
	ld.shared.f32 	%f571, [%r217];
	fma.rn.f32 	%f2645, %f4, %f571, %f2654;
	cvt.rn.f32.s32	%f572, %r754;
	fma.rn.f32 	%f2644, %f572, %f571, %f2653;
	add.f32 	%f2643, %f2652, %f571;
	add.s32 	%r757, %r754, 1;
	mov.f32 	%f2652, %f2643;
	mov.f32 	%f2653, %f2644;
	mov.f32 	%f2654, %f2645;

BB4_24:
	setp.lt.u32	%p43, %r141, 4;
	@%p43 bra 	BB4_27;

	add.s32 	%r218, %r38, %r757;
	mad.lo.s32 	%r219, %r141, %r218, %r752;
	shl.b32 	%r220, %r219, 2;
	mov.u32 	%r221, _ZZ24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_iE6s_diff;
	add.s32 	%r756, %r221, %r220;
	mov.f32 	%f2652, %f2643;
	mov.f32 	%f2653, %f2644;
	mov.f32 	%f2654, %f2645;

BB4_26:
	ld.shared.f32 	%f573, [%r756];
	fma.rn.f32 	%f574, %f4, %f573, %f2654;
	cvt.rn.f32.s32	%f575, %r757;
	fma.rn.f32 	%f576, %f575, %f573, %f2653;
	add.f32 	%f577, %f2652, %f573;
	add.s32 	%r222, %r756, %r39;
	ld.shared.f32 	%f578, [%r222];
	fma.rn.f32 	%f579, %f4, %f578, %f574;
	add.s32 	%r223, %r757, 1;
	cvt.rn.f32.s32	%f580, %r223;
	fma.rn.f32 	%f581, %f580, %f578, %f576;
	add.f32 	%f582, %f577, %f578;
	add.s32 	%r224, %r222, %r39;
	ld.shared.f32 	%f583, [%r224];
	fma.rn.f32 	%f584, %f4, %f583, %f579;
	add.s32 	%r225, %r757, 2;
	cvt.rn.f32.s32	%f585, %r225;
	fma.rn.f32 	%f586, %f585, %f583, %f581;
	add.f32 	%f587, %f582, %f583;
	add.s32 	%r226, %r224, %r39;
	add.s32 	%r756, %r226, %r39;
	ld.shared.f32 	%f588, [%r226];
	fma.rn.f32 	%f2654, %f4, %f588, %f584;
	add.s32 	%r227, %r757, 3;
	cvt.rn.f32.s32	%f589, %r227;
	fma.rn.f32 	%f2653, %f589, %f588, %f586;
	add.f32 	%f2652, %f587, %f588;
	add.s32 	%r757, %r757, 4;
	setp.lt.s32	%p44, %r757, %r141;
	@%p44 bra 	BB4_26;

BB4_27:
	add.s32 	%r752, %r752, 1;
	setp.lt.s32	%p45, %r752, %r141;
	@%p45 bra 	BB4_15;

BB4_28:
	div.rn.f32 	%f2725, %f2654, %f2652;
	div.rn.f32 	%f2724, %f2653, %f2652;
	mov.f32 	%f592, 0f3F000000;
	div.rn.f32 	%f593, %f592, %f2722;
	div.rn.f32 	%f40, %f593, %f2722;
	mov.f32 	%f2660, 0f51BA43B7;
	mov.f32 	%f2661, %f561;
	@%p32 bra 	BB4_73;

	cvt.f64.f32	%fd1, %f40;
	mov.f32 	%f2661, 0f00000000;
	mov.u32 	%r228, 0;
	mov.f32 	%f2660, 0f51BA43B7;
	mov.u32 	%r758, %r228;

BB4_30:
	mov.u32 	%r759, %r228;

BB4_31:
	mov.f32 	%f2664, 0f00000000;
	mov.f32 	%f2665, %f2664;
	mov.u32 	%r760, %r228;

BB4_32:
	sub.s32 	%r232, %r760, %r758;
	cvt.rn.f32.s32	%f47, %r232;
	cvt.f64.f32	%fd2, %f47;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r56}, %fd2;
	}
	mov.f64 	%fd178, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r57}, %fd178;
	}
	bfe.u32 	%r233, %r57, 20, 11;
	add.s32 	%r234, %r233, -1012;
	mov.u64 	%rd70, 4611686018427387904;
	shl.b64 	%rd5, %rd70, %r234;
	setp.eq.s64	%p47, %rd5, -9223372036854775808;
	abs.f64 	%fd179, %fd2;
	// Callseq Start 40
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd179;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd178;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd3, [retval0+0];
	
	//{
	}// Callseq End 40
	setp.lt.s32	%p48, %r56, 0;
	and.pred  	%p1, %p48, %p47;
	selp.b32	%r235, %r56, 0, %p47;
	setp.lt.s32	%p49, %r57, 0;
	or.b32  	%r236, %r235, 2146435072;
	selp.b32	%r58, %r236, %r235, %p49;
	add.f64 	%fd4, %fd2, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r237}, %fd4;
	}
	and.b32  	%r59, %r237, 2146435072;
	setp.gtu.f64	%p50, %fd179, 0d7FF0000000000000;
	and.b32  	%r60, %r57, 2147483647;
	setp.gt.f64	%p51, %fd179, 0d3FF0000000000000;
	selp.b32	%r238, 2146435072, 0, %p51;
	xor.b32  	%r239, %r238, 2146435072;
	selp.b32	%r240, %r239, %r238, %p49;
	setp.eq.f32	%p52, %f47, 0fBF800000;
	selp.b32	%r61, 1072693248, %r240, %p52;
	and.b32  	%r62, %r56, 2147483647;
	shr.s32 	%r241, %r57, 31;
	and.b32  	%r242, %r241, -2146435072;
	add.s32 	%r63, %r242, 2146435072;
	or.b32  	%r64, %r63, -2147483648;
	selp.b32	%r65, %r64, %r63, %p1;
	mad.lo.s32 	%r66, %r760, %r141, %r6;
	setp.ne.s32	%p53, %r59, 2146435072;
	or.pred  	%p2, %p53, %p50;
	mov.u32 	%r761, %r228;
	bra.uni 	BB4_33;

BB4_61:
	and.b32  	%r274, %r71, 2147483647;
	setp.ne.s32	%p77, %r274, 2146435072;
	@%p77 bra 	BB4_62;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r275, %temp}, %fd19;
	}
	setp.ne.s32	%p78, %r275, 0;
	mov.f64 	%fd407, %fd406;
	@%p78 bra 	BB4_66;

	selp.b32	%r276, %r64, %r63, %p3;
	mov.u32 	%r277, 0;
	mov.b64 	%fd407, {%r277, %r276};
	bra.uni 	BB4_66;

BB4_62:
	mov.f64 	%fd407, %fd406;
	bra.uni 	BB4_66;

BB4_33:
	mov.f64 	%fd402, %fd3;
	@!%p1 bra 	BB4_35;
	bra.uni 	BB4_34;

BB4_34:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r243}, %fd3;
	}
	xor.b32  	%r244, %r243, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r245, %temp}, %fd3;
	}
	mov.b64 	%fd402, {%r245, %r244};

BB4_35:
	setp.eq.f32	%p54, %f47, 0f00000000;
	@%p54 bra 	BB4_38;
	bra.uni 	BB4_36;

BB4_38:
	mov.u32 	%r246, 0;
	mov.b64 	%fd402, {%r246, %r58};
	bra.uni 	BB4_39;

BB4_36:
	setp.gt.s32	%p55, %r56, -1;
	@%p55 bra 	BB4_39;

	cvt.rzi.f64.f64	%fd181, %fd178;
	setp.neu.f64	%p56, %fd181, 0d4000000000000000;
	selp.f64	%fd402, 0dFFF8000000000000, %fd402, %p56;

BB4_39:
	selp.f64	%fd403, %fd402, %fd4, %p53;
	@%p2 bra 	BB4_47;

	setp.ne.s32	%p58, %r60, 2146435072;
	@%p58 bra 	BB4_42;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r247, %temp}, %fd178;
	}
	setp.eq.s32	%p59, %r247, 0;
	@%p59 bra 	BB4_46;
	bra.uni 	BB4_42;

BB4_46:
	mov.u32 	%r250, 0;
	mov.b64 	%fd403, {%r250, %r61};
	bra.uni 	BB4_47;

BB4_42:
	setp.ne.s32	%p60, %r62, 2146435072;
	@%p60 bra 	BB4_43;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r248, %temp}, %fd2;
	}
	setp.ne.s32	%p61, %r248, 0;
	mov.f64 	%fd403, %fd402;
	@%p61 bra 	BB4_47;

	mov.u32 	%r249, 0;
	mov.b64 	%fd403, {%r249, %r65};
	bra.uni 	BB4_47;

BB4_43:
	mov.f64 	%fd403, %fd402;

BB4_47:
	setp.eq.f32	%p62, %f47, 0f3F800000;
	selp.f64	%fd183, 0d3FF0000000000000, %fd403, %p62;
	mul.f64 	%fd14, %fd1, %fd183;
	neg.f64 	%fd184, %fd14;
	mov.f64 	%fd185, 0d4338000000000000;
	mov.f64 	%fd186, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd187, %fd184, %fd186, %fd185;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r68, %temp}, %fd187;
	}
	mov.f64 	%fd188, 0dC338000000000000;
	add.rn.f64 	%fd189, %fd187, %fd188;
	mov.f64 	%fd190, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd191, %fd189, %fd190, %fd184;
	mov.f64 	%fd192, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd193, %fd189, %fd192, %fd191;
	mov.f64 	%fd194, 0d3E928AF3FCA213EA;
	mov.f64 	%fd195, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd196, %fd195, %fd193, %fd194;
	mov.f64 	%fd197, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd198, %fd196, %fd193, %fd197;
	mov.f64 	%fd199, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd200, %fd198, %fd193, %fd199;
	mov.f64 	%fd201, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd202, %fd200, %fd193, %fd201;
	mov.f64 	%fd203, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd204, %fd202, %fd193, %fd203;
	mov.f64 	%fd205, 0d3F81111111122322;
	fma.rn.f64 	%fd206, %fd204, %fd193, %fd205;
	mov.f64 	%fd207, 0d3FA55555555502A1;
	fma.rn.f64 	%fd208, %fd206, %fd193, %fd207;
	mov.f64 	%fd209, 0d3FC5555555555511;
	fma.rn.f64 	%fd210, %fd208, %fd193, %fd209;
	mov.f64 	%fd211, 0d3FE000000000000B;
	fma.rn.f64 	%fd212, %fd210, %fd193, %fd211;
	mov.f64 	%fd213, 0d3FF0000000000000;
	fma.rn.f64 	%fd214, %fd212, %fd193, %fd213;
	fma.rn.f64 	%fd215, %fd214, %fd193, %fd213;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r69, %temp}, %fd215;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r70}, %fd215;
	}
	shl.b32 	%r251, %r68, 20;
	add.s32 	%r252, %r70, %r251;
	mov.b64 	%fd404, {%r69, %r252};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r253}, %fd184;
	}
	mov.b32 	 %f598, %r253;
	abs.f32 	%f50, %f598;
	setp.lt.f32	%p63, %f50, 0f4086232B;
	@%p63 bra 	BB4_50;

	setp.gt.f64	%p64, %fd14, 0d8000000000000000;
	mov.f64 	%fd216, 0d7FF0000000000000;
	sub.f64 	%fd217, %fd216, %fd14;
	selp.f64	%fd404, 0d0000000000000000, %fd217, %p64;
	setp.geu.f32	%p65, %f50, 0f40874800;
	@%p65 bra 	BB4_50;

	shr.u32 	%r254, %r68, 31;
	add.s32 	%r255, %r68, %r254;
	shr.s32 	%r256, %r255, 1;
	shl.b32 	%r257, %r256, 20;
	add.s32 	%r258, %r257, %r70;
	mov.b64 	%fd218, {%r69, %r258};
	sub.s32 	%r259, %r68, %r256;
	shl.b32 	%r260, %r259, 20;
	add.s32 	%r261, %r260, 1072693248;
	mov.u32 	%r262, 0;
	mov.b64 	%fd219, {%r262, %r261};
	mul.f64 	%fd404, %fd218, %fd219;

BB4_50:
	sub.s32 	%r263, %r759, %r761;
	cvt.rn.f32.s32	%f51, %r263;
	cvt.f64.f32	%fd19, %f51;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r71}, %fd19;
	}
	abs.f64 	%fd20, %fd19;
	// Callseq Start 41
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd20;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd178;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd406, [retval0+0];
	
	//{
	}// Callseq End 41
	setp.lt.s32	%p66, %r71, 0;
	and.pred  	%p3, %p66, %p47;
	@!%p3 bra 	BB4_52;
	bra.uni 	BB4_51;

BB4_51:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r264}, %fd406;
	}
	xor.b32  	%r265, %r264, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r266, %temp}, %fd406;
	}
	mov.b64 	%fd406, {%r266, %r265};

BB4_52:
	setp.eq.f32	%p68, %f51, 0f00000000;
	@%p68 bra 	BB4_55;
	bra.uni 	BB4_53;

BB4_55:
	mov.u32 	%r267, 0;
	selp.b32	%r268, %r71, 0, %p47;
	or.b32  	%r269, %r268, 2146435072;
	selp.b32	%r270, %r269, %r268, %p49;
	mov.b64 	%fd406, {%r267, %r270};
	bra.uni 	BB4_56;

BB4_53:
	setp.gt.s32	%p69, %r71, -1;
	@%p69 bra 	BB4_56;

	cvt.rzi.f64.f64	%fd222, %fd178;
	setp.neu.f64	%p70, %fd222, 0d4000000000000000;
	selp.f64	%fd406, 0dFFF8000000000000, %fd406, %p70;

BB4_56:
	add.f64 	%fd407, %fd19, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r271}, %fd407;
	}
	and.b32  	%r272, %r271, 2146435072;
	setp.ne.s32	%p73, %r272, 2146435072;
	@%p73 bra 	BB4_57;

	setp.gtu.f64	%p74, %fd20, 0d7FF0000000000000;
	@%p74 bra 	BB4_66;

	setp.ne.s32	%p75, %r60, 2146435072;
	@%p75 bra 	BB4_61;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r273, %temp}, %fd178;
	}
	setp.eq.s32	%p76, %r273, 0;
	@%p76 bra 	BB4_65;
	bra.uni 	BB4_61;

BB4_65:
	mov.u32 	%r278, 0;
	setp.gt.f64	%p80, %fd20, 0d3FF0000000000000;
	selp.b32	%r279, 2146435072, 0, %p80;
	xor.b32  	%r280, %r279, 2146435072;
	selp.b32	%r281, %r280, %r279, %p49;
	setp.eq.f32	%p81, %f51, 0fBF800000;
	selp.b32	%r282, 1072693248, %r281, %p81;
	mov.b64 	%fd407, {%r278, %r282};
	bra.uni 	BB4_66;

BB4_57:
	mov.f64 	%fd407, %fd406;

BB4_66:
	setp.eq.f32	%p82, %f51, 0f3F800000;
	selp.f64	%fd224, 0d3FF0000000000000, %fd407, %p82;
	mul.f64 	%fd31, %fd1, %fd224;
	neg.f64 	%fd225, %fd31;
	fma.rn.f64 	%fd228, %fd225, %fd186, %fd185;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r72, %temp}, %fd228;
	}
	add.rn.f64 	%fd230, %fd228, %fd188;
	fma.rn.f64 	%fd232, %fd230, %fd190, %fd225;
	fma.rn.f64 	%fd234, %fd230, %fd192, %fd232;
	fma.rn.f64 	%fd237, %fd195, %fd234, %fd194;
	fma.rn.f64 	%fd239, %fd237, %fd234, %fd197;
	fma.rn.f64 	%fd241, %fd239, %fd234, %fd199;
	fma.rn.f64 	%fd243, %fd241, %fd234, %fd201;
	fma.rn.f64 	%fd245, %fd243, %fd234, %fd203;
	fma.rn.f64 	%fd247, %fd245, %fd234, %fd205;
	fma.rn.f64 	%fd249, %fd247, %fd234, %fd207;
	fma.rn.f64 	%fd251, %fd249, %fd234, %fd209;
	fma.rn.f64 	%fd253, %fd251, %fd234, %fd211;
	fma.rn.f64 	%fd255, %fd253, %fd234, %fd213;
	fma.rn.f64 	%fd256, %fd255, %fd234, %fd213;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r73, %temp}, %fd256;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r74}, %fd256;
	}
	shl.b32 	%r283, %r72, 20;
	add.s32 	%r284, %r74, %r283;
	mov.b64 	%fd408, {%r73, %r284};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r285}, %fd225;
	}
	mov.b32 	 %f599, %r285;
	abs.f32 	%f52, %f599;
	setp.lt.f32	%p83, %f52, 0f4086232B;
	@%p83 bra 	BB4_69;

	setp.gt.f64	%p84, %fd31, 0d8000000000000000;
	mov.f64 	%fd257, 0d7FF0000000000000;
	sub.f64 	%fd258, %fd257, %fd31;
	selp.f64	%fd408, 0d0000000000000000, %fd258, %p84;
	setp.geu.f32	%p85, %f52, 0f40874800;
	@%p85 bra 	BB4_69;

	shr.u32 	%r286, %r72, 31;
	add.s32 	%r287, %r72, %r286;
	shr.s32 	%r288, %r287, 1;
	shl.b32 	%r289, %r288, 20;
	add.s32 	%r290, %r289, %r74;
	mov.b64 	%fd259, {%r73, %r290};
	sub.s32 	%r291, %r72, %r288;
	shl.b32 	%r292, %r291, 20;
	add.s32 	%r293, %r292, 1072693248;
	mov.u32 	%r294, 0;
	mov.b64 	%fd260, {%r294, %r293};
	mul.f64 	%fd408, %fd259, %fd260;

BB4_69:
	add.s32 	%r295, %r66, %r761;
	shl.b32 	%r296, %r295, 2;
	mov.u32 	%r297, _ZZ24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_iE6s_diff;
	add.s32 	%r298, %r297, %r296;
	ld.shared.f32 	%f600, [%r298];
	cvt.f64.f32	%fd261, %f600;
	mul.f64 	%fd262, %fd404, %fd408;
	cvt.f64.f32	%fd263, %f2665;
	fma.rn.f64 	%fd264, %fd262, %fd261, %fd263;
	cvt.f64.f32	%fd265, %f2664;
	add.f64 	%fd266, %fd265, %fd262;
	cvt.rn.f32.f64	%f2664, %fd266;
	cvt.rn.f32.f64	%f2665, %fd264;
	add.s32 	%r761, %r761, 1;
	setp.lt.s32	%p86, %r761, %r141;
	@%p86 bra 	BB4_33;

	add.s32 	%r760, %r760, 1;
	setp.lt.s32	%p87, %r760, %r141;
	@%p87 bra 	BB4_32;

	div.rn.f32 	%f601, %f2665, %f2664;
	max.f32 	%f2661, %f2661, %f601;
	min.f32 	%f2660, %f2660, %f601;
	add.s32 	%r759, %r759, 1;
	setp.lt.s32	%p88, %r759, %r141;
	@%p88 bra 	BB4_31;

	add.s32 	%r758, %r758, 1;
	setp.lt.s32	%p89, %r758, %r141;
	@%p89 bra 	BB4_30;

BB4_73:
	sub.f32 	%f602, %f2661, %f2660;
	add.f32 	%f603, %f602, %f602;
	mul.f32 	%f604, %f603, 0f40490FD8;
	mul.f32 	%f605, %f604, %f2722;
	mul.f32 	%f606, %f605, %f2722;
	max.f32 	%f2723, %f561, %f606;
	setp.lt.s32	%p90, %r142, 1;
	@%p90 bra 	BB4_339;

	cvt.rn.f32.s32	%f608, %r141;
	mul.f32 	%f60, %f608, 0f3F000000;
	mov.u32 	%r762, 0;

BB4_75:
	mov.f32 	%f2680, 0f00000000;
	mov.f32 	%f2681, %f2680;
	mov.f32 	%f2682, %f2680;
	mov.f32 	%f2683, %f2680;
	mov.f32 	%f2684, %f2680;
	mov.f32 	%f2685, %f2680;
	mov.f32 	%f2686, %f2680;
	mov.f32 	%f2687, %f2680;
	@%p32 bra 	BB4_338;

	div.rn.f32 	%f626, %f592, %f2722;
	div.rn.f32 	%f65, %f626, %f2722;
	neg.f32 	%f627, %f2723;
	div.rn.f32 	%f628, %f627, 0f40206C98;
	div.rn.f32 	%f66, %f628, %f2722;
	cvt.f64.f32	%fd36, %f628;
	cvt.f64.f32	%fd267, %f2722;
	add.f64 	%fd37, %fd267, 0d4008000000000000;
	div.rn.f32 	%f67, %f66, %f2722;
	mov.f32 	%f629, 0fC0000000;
	div.rn.f32 	%f68, %f629, %f2722;
	div.rn.f32 	%f630, %f2723, 0f40206C98;
	cvt.f64.f32	%fd38, %f630;
	mov.u32 	%r763, 0;
	mov.f32 	%f2680, 0f00000000;
	mov.f32 	%f2681, %f2680;
	mov.f32 	%f2682, %f2680;
	mov.f32 	%f2683, %f2680;
	mov.f32 	%f2684, %f2680;
	mov.f32 	%f2685, %f2680;
	mov.f32 	%f2686, %f2680;
	mov.f32 	%f2687, %f2680;

BB4_77:
	cvt.f64.f32	%fd398, %f2722;
	mov.u32 	%r764, 0;
	cvt.rn.f32.s32	%f77, %r763;
	sub.f32 	%f78, %f77, %f2725;
	add.f32 	%f79, %f78, 0f3F000000;
	sqrt.rn.f32 	%f80, %f65;
	mul.f32 	%f81, %f79, %f80;
	abs.f32 	%f82, %f81;
	mul.f32 	%f83, %f81, %f81;
	add.f32 	%f84, %f78, 0fBF000000;
	mul.f32 	%f85, %f84, %f80;
	abs.f32 	%f86, %f85;
	mul.f32 	%f87, %f85, %f85;
	add.f32 	%f631, %f77, 0f3F000000;
	sub.f32 	%f632, %f631, %f2725;
	div.rn.f32 	%f88, %f632, %f2722;
	mov.f32 	%f633, 0f3F800000;
	cvt.rzi.f32.f32	%f634, %f633;
	add.f32 	%f635, %f634, %f634;
	mov.f32 	%f636, 0f40000000;
	sub.f32 	%f637, %f636, %f635;
	abs.f32 	%f89, %f637;
	setp.eq.f32	%p92, %f89, 0f3F800000;
	abs.f32 	%f90, %f88;
	setp.lt.f32	%p93, %f90, 0f00800000;
	mul.f32 	%f638, %f90, 0f4B800000;
	selp.f32	%f639, 0fC3170000, 0fC2FE0000, %p93;
	selp.f32	%f640, %f638, %f90, %p93;
	mov.b32 	 %r304, %f640;
	and.b32  	%r305, %r304, 8388607;
	or.b32  	%r306, %r305, 1065353216;
	mov.b32 	 %f641, %r306;
	shr.u32 	%r307, %r304, 23;
	cvt.rn.f32.u32	%f642, %r307;
	add.f32 	%f643, %f639, %f642;
	setp.gt.f32	%p94, %f641, 0f3FB504F3;
	mul.f32 	%f644, %f641, 0f3F000000;
	add.f32 	%f645, %f643, 0f3F800000;
	selp.f32	%f646, %f644, %f641, %p94;
	selp.f32	%f647, %f645, %f643, %p94;
	add.f32 	%f91, %f646, 0fBF800000;
	add.f32 	%f92, %f646, 0f3F800000;
	add.f32 	%f93, %f91, %f91;
	mov.f32 	%f648, 0f3F317200;
	mul.rn.f32 	%f94, %f647, %f648;
	mov.f32 	%f649, 0f35BFBE8E;
	mul.rn.f32 	%f95, %f647, %f649;
	setp.lt.f32	%p95, %f88, 0f00000000;
	and.pred  	%p4, %p95, %p92;
	add.f32 	%f650, %f88, %f88;
	selp.f32	%f96, %f650, 0f00000000, %p92;
	add.f32 	%f652, %f77, 0fBF000000;
	sub.f32 	%f653, %f652, %f2725;
	div.rn.f32 	%f97, %f653, %f2722;
	abs.f32 	%f98, %f97;
	setp.lt.f32	%p96, %f98, 0f00800000;
	mul.f32 	%f654, %f98, 0f4B800000;
	selp.f32	%f655, 0fC3170000, 0fC2FE0000, %p96;
	selp.f32	%f656, %f654, %f98, %p96;
	mov.b32 	 %r308, %f656;
	and.b32  	%r309, %r308, 8388607;
	or.b32  	%r310, %r309, 1065353216;
	mov.b32 	 %f657, %r310;
	shr.u32 	%r311, %r308, 23;
	cvt.rn.f32.u32	%f658, %r311;
	add.f32 	%f659, %f655, %f658;
	setp.gt.f32	%p97, %f657, 0f3FB504F3;
	mul.f32 	%f660, %f657, 0f3F000000;
	add.f32 	%f661, %f659, 0f3F800000;
	selp.f32	%f662, %f660, %f657, %p97;
	selp.f32	%f663, %f661, %f659, %p97;
	add.f32 	%f99, %f662, 0fBF800000;
	add.f32 	%f100, %f662, 0f3F800000;
	add.f32 	%f101, %f99, %f99;
	mul.rn.f32 	%f102, %f663, %f648;
	mul.rn.f32 	%f103, %f663, %f649;
	setp.lt.f32	%p98, %f97, 0f00000000;
	and.pred  	%p5, %p98, %p92;
	add.f32 	%f664, %f97, %f97;
	selp.f32	%f104, %f664, 0f00000000, %p92;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r84}, %fd398;
	}
	mov.f64 	%fd269, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r85}, %fd269;
	}
	bfe.u32 	%r312, %r85, 20, 11;
	add.s32 	%r313, %r312, -1012;
	mov.u64 	%rd71, 4613937818241073152;
	shl.b64 	%rd6, %rd71, %r313;
	setp.eq.s64	%p99, %rd6, -9223372036854775808;
	abs.f64 	%fd270, %fd398;
	// Callseq Start 42
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd270;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd269;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd39, [retval0+0];
	
	//{
	}// Callseq End 42
	setp.lt.s32	%p100, %r84, 0;
	and.pred  	%p6, %p100, %p99;
	selp.b32	%r314, %r84, 0, %p99;
	setp.lt.s32	%p101, %r85, 0;
	or.b32  	%r315, %r314, 2146435072;
	selp.b32	%r86, %r315, %r314, %p101;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r316}, %fd37;
	}
	and.b32  	%r87, %r316, 2146435072;
	setp.gtu.f64	%p102, %fd270, 0d7FF0000000000000;
	setp.gt.f64	%p103, %fd270, 0d3FF0000000000000;
	selp.b32	%r317, 2146435072, 0, %p103;
	xor.b32  	%r318, %r317, 2146435072;
	selp.b32	%r319, %r318, %r317, %p101;
	setp.eq.f32	%p104, %f2722, 0fBF800000;
	selp.b32	%r88, 1072693248, %r319, %p104;
	shr.s32 	%r320, %r85, 31;
	and.b32  	%r321, %r320, -2146435072;
	add.s32 	%r89, %r321, 2146435072;
	or.b32  	%r90, %r89, -2147483648;
	mov.f64 	%fd271, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r322}, %fd271;
	}
	bfe.u32 	%r323, %r322, 20, 11;
	add.s32 	%r324, %r323, -1012;
	mov.u64 	%rd72, 4617315517961601024;
	shl.b64 	%rd73, %rd72, %r324;
	setp.eq.s64	%p105, %rd73, -9223372036854775808;
	// Callseq Start 43
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd270;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd271;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd40, [retval0+0];
	
	//{
	}// Callseq End 43
	and.pred  	%p7, %p100, %p105;
	selp.b32	%r325, %r84, 0, %p105;
	setp.lt.s32	%p106, %r322, 0;
	or.b32  	%r326, %r325, 2146435072;
	selp.b32	%r91, %r326, %r325, %p106;
	add.f64 	%fd272, %fd398, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r327}, %fd272;
	}
	and.b32  	%r92, %r327, 2146435072;
	selp.b32	%r328, %r318, %r317, %p106;
	selp.b32	%r94, 1072693248, %r328, %p104;
	cvt.f64.f32	%fd273, %f79;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r96}, %fd273;
	}
	abs.f64 	%fd274, %fd273;
	// Callseq Start 44
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd274;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd269;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd41, [retval0+0];
	
	//{
	}// Callseq End 44
	setp.lt.s32	%p107, %r96, 0;
	and.pred  	%p8, %p107, %p99;
	add.f64 	%fd42, %fd273, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r333}, %fd42;
	}
	and.b32  	%r97, %r333, 2146435072;
	setp.gtu.f64	%p108, %fd274, 0d7FF0000000000000;
	setp.gt.f64	%p109, %fd274, 0d3FF0000000000000;
	selp.b32	%r334, 2146435072, 0, %p109;
	xor.b32  	%r335, %r334, 2146435072;
	selp.b32	%r336, %r335, %r334, %p101;
	setp.eq.f32	%p110, %f79, 0fBF800000;
	selp.b32	%r98, 1072693248, %r336, %p110;
	cvt.f64.f32	%fd275, %f84;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r99}, %fd275;
	}
	abs.f64 	%fd276, %fd275;
	// Callseq Start 45
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd276;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd269;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd43, [retval0+0];
	
	//{
	}// Callseq End 45
	setp.lt.s32	%p111, %r99, 0;
	and.pred  	%p9, %p111, %p99;
	add.f64 	%fd44, %fd275, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r337}, %fd44;
	}
	and.b32  	%r100, %r337, 2146435072;
	setp.gtu.f64	%p112, %fd276, 0d7FF0000000000000;
	setp.gt.f64	%p113, %fd276, 0d3FF0000000000000;
	selp.b32	%r338, 2146435072, 0, %p113;
	xor.b32  	%r339, %r338, 2146435072;
	selp.b32	%r340, %r339, %r338, %p101;
	setp.eq.f32	%p114, %f84, 0fBF800000;
	selp.b32	%r101, 1072693248, %r340, %p114;
	mov.f64 	%fd277, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r102}, %fd277;
	}
	bfe.u32 	%r341, %r102, 20, 11;
	add.s32 	%r342, %r341, -1012;
	mov.u64 	%rd74, 4611686018427387904;
	shl.b64 	%rd7, %rd74, %r342;
	shr.s32 	%r343, %r102, 31;
	and.b32  	%r344, %r343, -2146435072;
	add.s32 	%r103, %r344, 2146435072;
	setp.ne.s32	%p115, %r87, 2146435072;
	or.pred  	%p12, %p115, %p102;
	setp.ne.s32	%p116, %r92, 2146435072;
	or.pred  	%p13, %p116, %p102;
	setp.ne.s32	%p117, %r97, 2146435072;
	or.pred  	%p14, %p117, %p108;
	setp.ne.s32	%p118, %r100, 2146435072;
	or.pred  	%p15, %p118, %p112;
	bra.uni 	BB4_78;

BB4_231:
	and.b32  	%r485, %r107, 2147483647;
	setp.ne.s32	%p299, %r485, 2146435072;
	@%p299 bra 	BB4_232;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r486, %temp}, %fd92;
	}
	setp.ne.s32	%p300, %r486, 0;
	mov.f64 	%fd426, %fd425;
	@%p300 bra 	BB4_236;

	selp.b32	%r487, %r90, %r89, %p18;
	mov.u32 	%r488, 0;
	mov.b64 	%fd426, {%r488, %r487};
	bra.uni 	BB4_236;

BB4_247:
	and.b32  	%r505, %r108, 2147483647;
	setp.ne.s32	%p316, %r505, 2146435072;
	@%p316 bra 	BB4_248;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r506, %temp}, %fd105;
	}
	setp.ne.s32	%p317, %r506, 0;
	mov.f64 	%fd429, %fd428;
	@%p317 bra 	BB4_252;

	selp.b32	%r507, %r90, %r89, %p19;
	mov.u32 	%r508, 0;
	mov.b64 	%fd429, {%r508, %r507};
	bra.uni 	BB4_252;

BB4_283:
	and.b32  	%r546, %r110, 2147483647;
	setp.ne.s32	%p352, %r546, 2146435072;
	@%p352 bra 	BB4_284;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r547, %temp}, %fd130;
	}
	setp.ne.s32	%p353, %r547, 0;
	mov.f64 	%fd435, %fd434;
	@%p353 bra 	BB4_288;

	or.b32  	%r548, %r103, -2147483648;
	selp.b32	%r549, %r548, %r103, %p21;
	mov.u32 	%r550, 0;
	mov.b64 	%fd435, {%r550, %r549};
	bra.uni 	BB4_288;

BB4_299:
	and.b32  	%r567, %r111, 2147483647;
	setp.ne.s32	%p369, %r567, 2146435072;
	@%p369 bra 	BB4_300;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r568, %temp}, %fd142;
	}
	setp.ne.s32	%p370, %r568, 0;
	mov.f64 	%fd438, %fd437;
	@%p370 bra 	BB4_304;

	or.b32  	%r569, %r103, -2147483648;
	selp.b32	%r570, %r569, %r103, %p22;
	mov.u32 	%r571, 0;
	mov.b64 	%fd438, {%r571, %r570};
	bra.uni 	BB4_304;

BB4_315:
	and.b32  	%r588, %r112, 2147483647;
	setp.ne.s32	%p386, %r588, 2146435072;
	@%p386 bra 	BB4_316;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r589, %temp}, %fd154;
	}
	setp.ne.s32	%p387, %r589, 0;
	mov.f64 	%fd441, %fd440;
	@%p387 bra 	BB4_320;

	or.b32  	%r590, %r103, -2147483648;
	selp.b32	%r591, %r590, %r103, %p23;
	mov.u32 	%r592, 0;
	mov.b64 	%fd441, {%r592, %r591};
	bra.uni 	BB4_320;

BB4_331:
	and.b32  	%r609, %r113, 2147483647;
	setp.ne.s32	%p403, %r609, 2146435072;
	@%p403 bra 	BB4_332;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r610, %temp}, %fd166;
	}
	setp.ne.s32	%p404, %r610, 0;
	mov.f64 	%fd444, %fd443;
	@%p404 bra 	BB4_336;

	or.b32  	%r611, %r103, -2147483648;
	selp.b32	%r612, %r611, %r103, %p24;
	mov.u32 	%r613, 0;
	mov.b64 	%fd444, {%r613, %r612};
	bra.uni 	BB4_336;

BB4_266:
	and.b32  	%r525, %r109, 2147483647;
	setp.ne.s32	%p335, %r525, 2146435072;
	@%p335 bra 	BB4_267;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r526, %temp}, %fd117;
	}
	setp.ne.s32	%p336, %r526, 0;
	mov.f64 	%fd432, %fd431;
	@%p336 bra 	BB4_271;

	or.b32  	%r527, %r103, -2147483648;
	selp.b32	%r528, %r527, %r103, %p20;
	mov.u32 	%r529, 0;
	mov.b64 	%fd432, {%r529, %r528};
	bra.uni 	BB4_271;

BB4_232:
	mov.f64 	%fd426, %fd425;
	bra.uni 	BB4_236;

BB4_248:
	mov.f64 	%fd429, %fd428;
	bra.uni 	BB4_252;

BB4_284:
	mov.f64 	%fd435, %fd434;
	bra.uni 	BB4_288;

BB4_300:
	mov.f64 	%fd438, %fd437;
	bra.uni 	BB4_304;

BB4_316:
	mov.f64 	%fd441, %fd440;
	bra.uni 	BB4_320;

BB4_332:
	mov.f64 	%fd444, %fd443;
	bra.uni 	BB4_336;

BB4_267:
	mov.f64 	%fd432, %fd431;
	bra.uni 	BB4_271;

BB4_78:
	setp.ltu.f32	%p119, %f82, 0f3F800000;
	@%p119 bra 	BB4_80;
	bra.uni 	BB4_79;

BB4_80:
	mov.f32 	%f684, 0f3BA0C9F8;
	mov.f32 	%f685, 0fBA1268FB;
	fma.rn.f32 	%f686, %f685, %f83, %f684;
	mov.f32 	%f687, 0fBCDABFD4;
	fma.rn.f32 	%f688, %f686, %f83, %f687;
	mov.f32 	%f689, 0f3DE70331;
	fma.rn.f32 	%f690, %f688, %f83, %f689;
	mov.f32 	%f691, 0fBEC09330;
	fma.rn.f32 	%f692, %f690, %f83, %f691;
	mov.f32 	%f693, 0f3F906EBA;
	fma.rn.f32 	%f694, %f692, %f83, %f693;
	mul.f32 	%f2688, %f81, %f694;
	bra.uni 	BB4_81;

BB4_79:
	mov.f32 	%f2592, 0f3F800000;
	setp.ltu.f32	%p120, %f82, 0f407AD445;
	mov.f32 	%f666, 0f3A03BB71;
	mov.f32 	%f667, 0fB7B730FB;
	fma.rn.f32 	%f668, %f667, %f82, %f666;
	mov.f32 	%f669, 0fBBACA3B3;
	fma.rn.f32 	%f670, %f668, %f82, %f669;
	mov.f32 	%f671, 0f3D0A7445;
	fma.rn.f32 	%f672, %f670, %f82, %f671;
	mov.f32 	%f673, 0fBE1B3B75;
	fma.rn.f32 	%f674, %f672, %f82, %f673;
	mov.f32 	%f675, 0fBF6B385A;
	fma.rn.f32 	%f676, %f674, %f82, %f675;
	mov.f32 	%f677, 0fBFD0316E;
	fma.rn.f32 	%f678, %f676, %f82, %f677;
	mov.f32 	%f679, 0fBA031CCE;
	fma.rn.f32 	%f680, %f678, %f82, %f679;
	ex2.approx.ftz.f32 	%f681, %f680;
	sub.f32 	%f683, %f2592, %f681;
	mov.b32 	 %r345, %f683;
	selp.b32	%r346, %r345, 1065353216, %p120;
	mov.b32 	 %r347, %f81;
	and.b32  	%r348, %r347, -2147483648;
	or.b32  	%r349, %r346, %r348;
	mov.b32 	 %f2688, %r349;

BB4_81:
	setp.ltu.f32	%p121, %f86, 0f3F800000;
	@%p121 bra 	BB4_83;
	bra.uni 	BB4_82;

BB4_83:
	mov.f32 	%f713, 0f3BA0C9F8;
	mov.f32 	%f714, 0fBA1268FB;
	fma.rn.f32 	%f715, %f714, %f87, %f713;
	mov.f32 	%f716, 0fBCDABFD4;
	fma.rn.f32 	%f717, %f715, %f87, %f716;
	mov.f32 	%f718, 0f3DE70331;
	fma.rn.f32 	%f719, %f717, %f87, %f718;
	mov.f32 	%f720, 0fBEC09330;
	fma.rn.f32 	%f721, %f719, %f87, %f720;
	mov.f32 	%f722, 0f3F906EBA;
	fma.rn.f32 	%f723, %f721, %f87, %f722;
	mul.f32 	%f2689, %f85, %f723;
	bra.uni 	BB4_84;

BB4_82:
	mov.f32 	%f2593, 0f3F800000;
	setp.ltu.f32	%p122, %f86, 0f407AD445;
	mov.f32 	%f695, 0f3A03BB71;
	mov.f32 	%f696, 0fB7B730FB;
	fma.rn.f32 	%f697, %f696, %f86, %f695;
	mov.f32 	%f698, 0fBBACA3B3;
	fma.rn.f32 	%f699, %f697, %f86, %f698;
	mov.f32 	%f700, 0f3D0A7445;
	fma.rn.f32 	%f701, %f699, %f86, %f700;
	mov.f32 	%f702, 0fBE1B3B75;
	fma.rn.f32 	%f703, %f701, %f86, %f702;
	mov.f32 	%f704, 0fBF6B385A;
	fma.rn.f32 	%f705, %f703, %f86, %f704;
	mov.f32 	%f706, 0fBFD0316E;
	fma.rn.f32 	%f707, %f705, %f86, %f706;
	mov.f32 	%f708, 0fBA031CCE;
	fma.rn.f32 	%f709, %f707, %f86, %f708;
	ex2.approx.ftz.f32 	%f710, %f709;
	sub.f32 	%f712, %f2593, %f710;
	mov.b32 	 %r350, %f712;
	selp.b32	%r351, %r350, 1065353216, %p122;
	mov.b32 	 %r352, %f85;
	and.b32  	%r353, %r352, -2147483648;
	or.b32  	%r354, %r351, %r353;
	mov.b32 	 %f2689, %r354;

BB4_84:
	sub.f32 	%f724, %f2688, %f2689;
	mul.f32 	%f119, %f724, 0f3F000000;
	cvt.rn.f32.s32	%f120, %r764;
	sub.f32 	%f121, %f120, %f2724;
	add.f32 	%f122, %f121, 0f3F000000;
	mul.f32 	%f123, %f122, %f80;
	abs.f32 	%f124, %f123;
	setp.ltu.f32	%p123, %f124, 0f3F800000;
	@%p123 bra 	BB4_86;
	bra.uni 	BB4_85;

BB4_86:
	mul.f32 	%f743, %f123, %f123;
	mov.f32 	%f744, 0f3BA0C9F8;
	mov.f32 	%f745, 0fBA1268FB;
	fma.rn.f32 	%f746, %f745, %f743, %f744;
	mov.f32 	%f747, 0fBCDABFD4;
	fma.rn.f32 	%f748, %f746, %f743, %f747;
	mov.f32 	%f749, 0f3DE70331;
	fma.rn.f32 	%f750, %f748, %f743, %f749;
	mov.f32 	%f751, 0fBEC09330;
	fma.rn.f32 	%f752, %f750, %f743, %f751;
	mov.f32 	%f753, 0f3F906EBA;
	fma.rn.f32 	%f754, %f752, %f743, %f753;
	mul.f32 	%f2690, %f123, %f754;
	bra.uni 	BB4_87;

BB4_85:
	mov.f32 	%f2594, 0f3F800000;
	mov.f32 	%f725, 0f3A03BB71;
	mov.f32 	%f726, 0fB7B730FB;
	fma.rn.f32 	%f727, %f726, %f124, %f725;
	mov.f32 	%f728, 0fBBACA3B3;
	fma.rn.f32 	%f729, %f727, %f124, %f728;
	mov.f32 	%f730, 0f3D0A7445;
	fma.rn.f32 	%f731, %f729, %f124, %f730;
	mov.f32 	%f732, 0fBE1B3B75;
	fma.rn.f32 	%f733, %f731, %f124, %f732;
	mov.f32 	%f734, 0fBF6B385A;
	fma.rn.f32 	%f735, %f733, %f124, %f734;
	mov.f32 	%f736, 0fBFD0316E;
	fma.rn.f32 	%f737, %f735, %f124, %f736;
	mov.f32 	%f738, 0fBA031CCE;
	fma.rn.f32 	%f739, %f737, %f124, %f738;
	ex2.approx.ftz.f32 	%f740, %f739;
	sub.f32 	%f742, %f2594, %f740;
	mov.b32 	 %r355, %f742;
	setp.ltu.f32	%p124, %f124, 0f407AD445;
	selp.b32	%r356, %r355, 1065353216, %p124;
	mov.b32 	 %r357, %f123;
	and.b32  	%r358, %r357, -2147483648;
	or.b32  	%r359, %r356, %r358;
	mov.b32 	 %f2690, %r359;

BB4_87:
	add.f32 	%f128, %f121, 0fBF000000;
	mul.f32 	%f129, %f128, %f80;
	abs.f32 	%f130, %f129;
	setp.ltu.f32	%p125, %f130, 0f3F800000;
	@%p125 bra 	BB4_89;
	bra.uni 	BB4_88;

BB4_89:
	mul.f32 	%f773, %f129, %f129;
	mov.f32 	%f774, 0f3BA0C9F8;
	mov.f32 	%f775, 0fBA1268FB;
	fma.rn.f32 	%f776, %f775, %f773, %f774;
	mov.f32 	%f777, 0fBCDABFD4;
	fma.rn.f32 	%f778, %f776, %f773, %f777;
	mov.f32 	%f779, 0f3DE70331;
	fma.rn.f32 	%f780, %f778, %f773, %f779;
	mov.f32 	%f781, 0fBEC09330;
	fma.rn.f32 	%f782, %f780, %f773, %f781;
	mov.f32 	%f783, 0f3F906EBA;
	fma.rn.f32 	%f784, %f782, %f773, %f783;
	mul.f32 	%f2691, %f129, %f784;
	bra.uni 	BB4_90;

BB4_88:
	mov.f32 	%f2595, 0f3F800000;
	mov.f32 	%f755, 0f3A03BB71;
	mov.f32 	%f756, 0fB7B730FB;
	fma.rn.f32 	%f757, %f756, %f130, %f755;
	mov.f32 	%f758, 0fBBACA3B3;
	fma.rn.f32 	%f759, %f757, %f130, %f758;
	mov.f32 	%f760, 0f3D0A7445;
	fma.rn.f32 	%f761, %f759, %f130, %f760;
	mov.f32 	%f762, 0fBE1B3B75;
	fma.rn.f32 	%f763, %f761, %f130, %f762;
	mov.f32 	%f764, 0fBF6B385A;
	fma.rn.f32 	%f765, %f763, %f130, %f764;
	mov.f32 	%f766, 0fBFD0316E;
	fma.rn.f32 	%f767, %f765, %f130, %f766;
	mov.f32 	%f768, 0fBA031CCE;
	fma.rn.f32 	%f769, %f767, %f130, %f768;
	ex2.approx.ftz.f32 	%f770, %f769;
	sub.f32 	%f772, %f2595, %f770;
	mov.b32 	 %r360, %f772;
	setp.ltu.f32	%p126, %f130, 0f407AD445;
	selp.b32	%r361, %r360, 1065353216, %p126;
	mov.b32 	 %r362, %f129;
	and.b32  	%r363, %r362, -2147483648;
	or.b32  	%r364, %r361, %r363;
	mov.b32 	 %f2691, %r364;

BB4_90:
	mul.lo.s32 	%r736, %r141, %r141;
	mad.lo.s32 	%r735, %r4, %r736, %r763;
	sub.f32 	%f787, %f2690, %f2691;
	mul.f32 	%f134, %f787, 0f3F000000;
	mad.lo.s32 	%r365, %r764, %r141, %r735;
	shl.b32 	%r366, %r365, 2;
	mov.u32 	%r367, _ZZ24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_iE4s_bg;
	add.s32 	%r368, %r367, %r366;
	mul.f32 	%f788, %f119, %f2723;
	ld.shared.f32 	%f789, [%r368];
	fma.rn.f32 	%f135, %f134, %f788, %f789;
	mov.u32 	%r369, _ZZ24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_iE6s_data;
	add.s32 	%r370, %r369, %r366;
	ld.shared.f32 	%f136, [%r370];
	// inline asm
	rcp.approx.ftz.f32 %f785,%f92;
	// inline asm
	mul.f32 	%f790, %f785, %f93;
	mul.f32 	%f791, %f790, %f790;
	mov.f32 	%f792, 0f3C4CAF63;
	mov.f32 	%f793, 0f3B18F0FE;
	fma.rn.f32 	%f794, %f793, %f791, %f792;
	mov.f32 	%f795, 0f3DAAAABD;
	fma.rn.f32 	%f796, %f794, %f791, %f795;
	mul.rn.f32 	%f797, %f796, %f791;
	mul.rn.f32 	%f798, %f797, %f790;
	sub.f32 	%f799, %f91, %f790;
	neg.f32 	%f800, %f790;
	add.f32 	%f801, %f799, %f799;
	fma.rn.f32 	%f802, %f800, %f91, %f801;
	mul.rn.f32 	%f803, %f785, %f802;
	add.f32 	%f804, %f798, %f790;
	sub.f32 	%f805, %f790, %f804;
	add.f32 	%f806, %f798, %f805;
	add.f32 	%f807, %f803, %f806;
	add.f32 	%f808, %f804, %f807;
	sub.f32 	%f809, %f804, %f808;
	add.f32 	%f810, %f807, %f809;
	add.f32 	%f811, %f94, %f808;
	sub.f32 	%f812, %f94, %f811;
	add.f32 	%f813, %f808, %f812;
	add.f32 	%f814, %f810, %f813;
	add.f32 	%f815, %f95, %f814;
	add.f32 	%f816, %f811, %f815;
	sub.f32 	%f817, %f811, %f816;
	add.f32 	%f818, %f815, %f817;
	mul.rn.f32 	%f820, %f636, %f816;
	neg.f32 	%f821, %f820;
	fma.rn.f32 	%f822, %f636, %f816, %f821;
	fma.rn.f32 	%f823, %f636, %f818, %f822;
	mov.f32 	%f824, 0f00000000;
	fma.rn.f32 	%f825, %f824, %f816, %f823;
	add.rn.f32 	%f826, %f820, %f825;
	neg.f32 	%f827, %f826;
	add.rn.f32 	%f828, %f820, %f827;
	add.rn.f32 	%f829, %f828, %f825;
	mov.b32 	 %r371, %f826;
	setp.eq.s32	%p127, %r371, 1118925336;
	add.s32 	%r372, %r371, -1;
	mov.b32 	 %f830, %r372;
	add.f32 	%f831, %f829, 0f37000000;
	selp.f32	%f832, %f830, %f826, %p127;
	selp.f32	%f137, %f831, %f829, %p127;
	mul.f32 	%f833, %f832, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f834, %f833;
	mov.f32 	%f835, 0fBF317200;
	fma.rn.f32 	%f836, %f834, %f835, %f832;
	mov.f32 	%f837, 0fB5BFBE8E;
	fma.rn.f32 	%f838, %f834, %f837, %f836;
	mul.f32 	%f839, %f838, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f840, %f839;
	add.f32 	%f841, %f834, 0f00000000;
	ex2.approx.f32 	%f842, %f841;
	mul.f32 	%f843, %f840, %f842;
	setp.lt.f32	%p128, %f832, 0fC2D20000;
	selp.f32	%f844, 0f00000000, %f843, %p128;
	setp.gt.f32	%p129, %f832, 0f42D20000;
	selp.f32	%f2692, 0f7F800000, %f844, %p129;
	setp.eq.f32	%p130, %f2692, 0f7F800000;
	@%p130 bra 	BB4_92;

	fma.rn.f32 	%f2692, %f2692, %f137, %f2692;

BB4_92:
	setp.geu.f32	%p576, %f88, 0f00000000;
	mov.b32 	 %r373, %f2692;
	xor.b32  	%r374, %r373, -2147483648;
	mov.b32 	 %f845, %r374;
	selp.f32	%f141, %f845, %f2692, %p4;
	setp.eq.f32	%p131, %f88, 0f00000000;
	selp.f32	%f2693, %f96, %f141, %p131;
	@%p576 bra 	BB4_94;

	cvt.rzi.f32.f32	%f847, %f636;
	setp.neu.f32	%p132, %f847, 0f40000000;
	selp.f32	%f2693, 0f7FFFFFFF, %f141, %p132;

BB4_94:
	abs.f32 	%f2601, %f88;
	add.f32 	%f2600, %f2601, 0f40000000;
	mov.b32 	 %r737, %f2600;
	mov.f32 	%f2599, 0f00000000;
	mov.f32 	%f2598, 0f3DAAAABD;
	mov.f32 	%f2597, 0f3C4CAF63;
	mov.f32 	%f2596, 0f3B18F0FE;
	add.f32 	%f850, %f88, 0f40000000;
	setp.gtu.f32	%p133, %f2601, 0f7F800000;
	selp.f32	%f851, %f850, %f2693, %p133;
	selp.f32	%f852, 0fFF800000, 0f7F800000, %p4;
	setp.neu.f32	%p134, %f2601, 0f7F800000;
	selp.f32	%f853, %f851, %f852, %p134;
	setp.gt.s32	%p135, %r737, 2139095039;
	selp.f32	%f854, %f853, %f2693, %p135;
	mul.f32 	%f855, %f854, 0fBF000000;
	setp.eq.f32	%p136, %f88, 0f3F800000;
	selp.f32	%f856, 0fBF000000, %f855, %p136;
	mul.f32 	%f857, %f856, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f858, %f857;
	fma.rn.f32 	%f860, %f858, %f835, %f856;
	fma.rn.f32 	%f862, %f858, %f837, %f860;
	mul.f32 	%f863, %f862, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f864, %f863;
	add.f32 	%f865, %f858, 0f00000000;
	ex2.approx.f32 	%f866, %f865;
	mul.f32 	%f867, %f864, %f866;
	setp.lt.f32	%p137, %f856, 0fC2D20000;
	selp.f32	%f868, 0f00000000, %f867, %p137;
	setp.gt.f32	%p138, %f856, 0f42D20000;
	selp.f32	%f145, 0f7F800000, %f868, %p138;
	// inline asm
	rcp.approx.ftz.f32 %f848,%f100;
	// inline asm
	mul.f32 	%f869, %f848, %f101;
	mul.f32 	%f870, %f869, %f869;
	fma.rn.f32 	%f873, %f2596, %f870, %f2597;
	fma.rn.f32 	%f875, %f873, %f870, %f2598;
	mul.rn.f32 	%f876, %f875, %f870;
	mul.rn.f32 	%f877, %f876, %f869;
	sub.f32 	%f878, %f99, %f869;
	neg.f32 	%f879, %f869;
	add.f32 	%f880, %f878, %f878;
	fma.rn.f32 	%f881, %f879, %f99, %f880;
	mul.rn.f32 	%f882, %f848, %f881;
	add.f32 	%f883, %f877, %f869;
	sub.f32 	%f884, %f869, %f883;
	add.f32 	%f885, %f877, %f884;
	add.f32 	%f886, %f882, %f885;
	add.f32 	%f887, %f883, %f886;
	sub.f32 	%f888, %f883, %f887;
	add.f32 	%f889, %f886, %f888;
	add.f32 	%f890, %f102, %f887;
	sub.f32 	%f891, %f102, %f890;
	add.f32 	%f892, %f887, %f891;
	add.f32 	%f893, %f889, %f892;
	add.f32 	%f894, %f103, %f893;
	add.f32 	%f895, %f890, %f894;
	sub.f32 	%f896, %f890, %f895;
	add.f32 	%f897, %f894, %f896;
	mul.rn.f32 	%f899, %f636, %f895;
	neg.f32 	%f900, %f899;
	fma.rn.f32 	%f901, %f636, %f895, %f900;
	fma.rn.f32 	%f902, %f636, %f897, %f901;
	fma.rn.f32 	%f904, %f2599, %f895, %f902;
	add.rn.f32 	%f905, %f899, %f904;
	neg.f32 	%f906, %f905;
	add.rn.f32 	%f907, %f899, %f906;
	add.rn.f32 	%f908, %f907, %f904;
	mov.b32 	 %r375, %f905;
	setp.eq.s32	%p139, %r375, 1118925336;
	add.s32 	%r376, %r375, -1;
	mov.b32 	 %f909, %r376;
	add.f32 	%f910, %f908, 0f37000000;
	selp.f32	%f911, %f909, %f905, %p139;
	selp.f32	%f146, %f910, %f908, %p139;
	mul.f32 	%f912, %f911, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f913, %f912;
	fma.rn.f32 	%f914, %f913, %f835, %f911;
	fma.rn.f32 	%f915, %f913, %f837, %f914;
	mul.f32 	%f916, %f915, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f917, %f916;
	add.f32 	%f918, %f913, 0f00000000;
	ex2.approx.f32 	%f919, %f918;
	mul.f32 	%f920, %f917, %f919;
	setp.lt.f32	%p140, %f911, 0fC2D20000;
	selp.f32	%f921, 0f00000000, %f920, %p140;
	setp.gt.f32	%p141, %f911, 0f42D20000;
	selp.f32	%f2694, 0f7F800000, %f921, %p141;
	setp.eq.f32	%p142, %f2694, 0f7F800000;
	@%p142 bra 	BB4_96;

	fma.rn.f32 	%f2694, %f2694, %f146, %f2694;

BB4_96:
	setp.geu.f32	%p577, %f97, 0f00000000;
	mov.b32 	 %r377, %f2694;
	xor.b32  	%r378, %r377, -2147483648;
	mov.b32 	 %f922, %r378;
	selp.f32	%f150, %f922, %f2694, %p5;
	setp.eq.f32	%p143, %f97, 0f00000000;
	selp.f32	%f2695, %f104, %f150, %p143;
	@%p577 bra 	BB4_98;

	cvt.rzi.f32.f32	%f924, %f636;
	setp.neu.f32	%p144, %f924, 0f40000000;
	selp.f32	%f2695, 0f7FFFFFFF, %f150, %p144;

BB4_98:
	abs.f32 	%f2603, %f97;
	add.f32 	%f2602, %f2603, 0f40000000;
	mov.b32 	 %r738, %f2602;
	add.f32 	%f925, %f97, 0f40000000;
	setp.gtu.f32	%p145, %f2603, 0f7F800000;
	selp.f32	%f926, %f925, %f2695, %p145;
	selp.f32	%f927, 0fFF800000, 0f7F800000, %p5;
	setp.neu.f32	%p146, %f2603, 0f7F800000;
	selp.f32	%f928, %f926, %f927, %p146;
	setp.gt.s32	%p147, %r738, 2139095039;
	selp.f32	%f929, %f928, %f2695, %p147;
	mul.f32 	%f930, %f929, 0fBF000000;
	setp.eq.f32	%p148, %f97, 0f3F800000;
	selp.f32	%f931, 0fBF000000, %f930, %p148;
	mul.f32 	%f932, %f931, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f933, %f932;
	fma.rn.f32 	%f935, %f933, %f835, %f931;
	fma.rn.f32 	%f937, %f933, %f837, %f935;
	mul.f32 	%f938, %f937, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f939, %f938;
	add.f32 	%f940, %f933, 0f00000000;
	ex2.approx.f32 	%f941, %f940;
	mul.f32 	%f942, %f939, %f941;
	setp.lt.f32	%p149, %f931, 0fC2D20000;
	selp.f32	%f943, 0f00000000, %f942, %p149;
	setp.gt.f32	%p150, %f931, 0f42D20000;
	selp.f32	%f154, 0f7F800000, %f943, %p150;
	sub.f32 	%f944, %f145, %f154;
	mul.f32 	%f945, %f66, %f944;
	mul.f32 	%f155, %f134, %f945;
	mov.f64 	%fd410, %fd39;
	@!%p6 bra 	BB4_100;
	bra.uni 	BB4_99;

BB4_99:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r379}, %fd39;
	}
	xor.b32  	%r380, %r379, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r381, %temp}, %fd39;
	}
	mov.b64 	%fd410, {%r381, %r380};

BB4_100:
	setp.eq.f32	%p151, %f2722, 0f00000000;
	@%p151 bra 	BB4_103;
	bra.uni 	BB4_101;

BB4_103:
	mov.u32 	%r382, 0;
	mov.b64 	%fd410, {%r382, %r86};
	bra.uni 	BB4_104;

BB4_101:
	setp.gt.s32	%p152, %r84, -1;
	@%p152 bra 	BB4_104;

	cvt.rzi.f64.f64	%fd279, %fd269;
	setp.neu.f64	%p153, %fd279, 0d4008000000000000;
	selp.f64	%fd410, 0dFFF8000000000000, %fd410, %p153;

BB4_104:
	selp.f64	%fd411, %fd410, %fd37, %p115;
	@%p12 bra 	BB4_112;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r739}, %fd269;
	}
	and.b32  	%r383, %r739, 2147483647;
	setp.ne.s32	%p155, %r383, 2146435072;
	@%p155 bra 	BB4_107;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r384, %temp}, %fd269;
	}
	setp.eq.s32	%p156, %r384, 0;
	@%p156 bra 	BB4_111;
	bra.uni 	BB4_107;

BB4_111:
	mov.u32 	%r390, 0;
	mov.b64 	%fd411, {%r390, %r88};
	bra.uni 	BB4_112;

BB4_107:
	and.b32  	%r385, %r84, 2147483647;
	setp.ne.s32	%p157, %r385, 2146435072;
	@%p157 bra 	BB4_108;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r386, %temp}, %fd267;
	}
	setp.ne.s32	%p158, %r386, 0;
	mov.f64 	%fd411, %fd410;
	@%p158 bra 	BB4_112;

	selp.b32	%r388, %r90, %r89, %p6;
	mov.u32 	%r389, 0;
	mov.b64 	%fd411, {%r389, %r388};
	bra.uni 	BB4_112;

BB4_108:
	mov.f64 	%fd411, %fd410;

BB4_112:
	cvt.rn.f32.s32	%f2615, %r763;
	cvt.rn.f32.s32	%f2614, %r764;
	mov.f32 	%f2613, 0f35BFBE8E;
	mov.f32 	%f2612, 0f3F317200;
	add.f32 	%f2611, %f2615, 0fBF000000;
	sub.f32 	%f2610, %f2611, %f2725;
	add.f32 	%f2609, %f2615, 0f3F000000;
	sub.f32 	%f2608, %f2609, %f2725;
	mov.f32 	%f2607, 0f00000000;
	mov.f32 	%f2606, 0f3DAAAABD;
	mov.f32 	%f2605, 0f3C4CAF63;
	mov.f32 	%f2604, 0f3B18F0FE;
	setp.eq.f32	%p159, %f2722, 0f3F800000;
	selp.f64	%fd282, 0d3FF0000000000000, %fd411, %p159;
	div.rn.f64 	%fd283, %fd36, %fd282;
	mul.f32 	%f950, %f2608, %f145;
	mul.f32 	%f953, %f2610, %f154;
	sub.f32 	%f954, %f950, %f953;
	cvt.f64.f32	%fd284, %f954;
	mul.f64 	%fd285, %fd284, %fd283;
	cvt.f64.f32	%fd286, %f134;
	mul.f64 	%fd287, %fd286, %fd285;
	cvt.rn.f32.f64	%f156, %fd287;
	add.f32 	%f955, %f2614, 0f3F000000;
	sub.f32 	%f157, %f955, %f2724;
	div.rn.f32 	%f158, %f157, %f2722;
	abs.f32 	%f159, %f158;
	setp.lt.f32	%p160, %f159, 0f00800000;
	mul.f32 	%f956, %f159, 0f4B800000;
	selp.f32	%f957, 0fC3170000, 0fC2FE0000, %p160;
	selp.f32	%f958, %f956, %f159, %p160;
	mov.b32 	 %r391, %f958;
	and.b32  	%r392, %r391, 8388607;
	or.b32  	%r393, %r392, 1065353216;
	mov.b32 	 %f959, %r393;
	shr.u32 	%r394, %r391, 23;
	cvt.rn.f32.u32	%f960, %r394;
	add.f32 	%f961, %f957, %f960;
	setp.gt.f32	%p161, %f959, 0f3FB504F3;
	mul.f32 	%f962, %f959, 0f3F000000;
	add.f32 	%f963, %f961, 0f3F800000;
	selp.f32	%f964, %f962, %f959, %p161;
	selp.f32	%f965, %f963, %f961, %p161;
	add.f32 	%f160, %f964, 0fBF800000;
	add.f32 	%f947, %f964, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f946,%f947;
	// inline asm
	add.f32 	%f162, %f160, %f160;
	mul.f32 	%f966, %f946, %f162;
	mul.f32 	%f967, %f966, %f966;
	fma.rn.f32 	%f970, %f2604, %f967, %f2605;
	fma.rn.f32 	%f972, %f970, %f967, %f2606;
	mul.rn.f32 	%f973, %f972, %f967;
	mul.rn.f32 	%f974, %f973, %f966;
	sub.f32 	%f975, %f160, %f966;
	neg.f32 	%f976, %f966;
	add.f32 	%f977, %f975, %f975;
	fma.rn.f32 	%f978, %f976, %f160, %f977;
	mul.rn.f32 	%f979, %f946, %f978;
	add.f32 	%f980, %f974, %f966;
	sub.f32 	%f981, %f966, %f980;
	add.f32 	%f982, %f974, %f981;
	add.f32 	%f983, %f979, %f982;
	add.f32 	%f984, %f980, %f983;
	sub.f32 	%f985, %f980, %f984;
	add.f32 	%f986, %f983, %f985;
	mul.rn.f32 	%f163, %f965, %f2612;
	mul.rn.f32 	%f164, %f965, %f2613;
	add.f32 	%f989, %f163, %f984;
	sub.f32 	%f990, %f163, %f989;
	add.f32 	%f991, %f984, %f990;
	add.f32 	%f992, %f986, %f991;
	add.f32 	%f993, %f164, %f992;
	add.f32 	%f994, %f989, %f993;
	sub.f32 	%f995, %f989, %f994;
	add.f32 	%f996, %f993, %f995;
	mul.rn.f32 	%f998, %f636, %f994;
	neg.f32 	%f999, %f998;
	fma.rn.f32 	%f1000, %f636, %f994, %f999;
	fma.rn.f32 	%f1001, %f636, %f996, %f1000;
	fma.rn.f32 	%f1003, %f2607, %f994, %f1001;
	add.rn.f32 	%f1004, %f998, %f1003;
	neg.f32 	%f1005, %f1004;
	add.rn.f32 	%f1006, %f998, %f1005;
	add.rn.f32 	%f1007, %f1006, %f1003;
	mov.b32 	 %r395, %f1004;
	setp.eq.s32	%p162, %r395, 1118925336;
	add.s32 	%r396, %r395, -1;
	mov.b32 	 %f1008, %r396;
	add.f32 	%f1009, %f1007, 0f37000000;
	selp.f32	%f1010, %f1008, %f1004, %p162;
	selp.f32	%f165, %f1009, %f1007, %p162;
	mul.f32 	%f1011, %f1010, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1012, %f1011;
	fma.rn.f32 	%f1014, %f1012, %f835, %f1010;
	fma.rn.f32 	%f1016, %f1012, %f837, %f1014;
	mul.f32 	%f1017, %f1016, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1018, %f1017;
	add.f32 	%f1019, %f1012, 0f00000000;
	ex2.approx.f32 	%f1020, %f1019;
	mul.f32 	%f1021, %f1018, %f1020;
	setp.lt.f32	%p163, %f1010, 0fC2D20000;
	selp.f32	%f1022, 0f00000000, %f1021, %p163;
	setp.gt.f32	%p164, %f1010, 0f42D20000;
	selp.f32	%f2696, 0f7F800000, %f1022, %p164;
	setp.eq.f32	%p165, %f2696, 0f7F800000;
	@%p165 bra 	BB4_114;

	fma.rn.f32 	%f2696, %f2696, %f165, %f2696;

BB4_114:
	setp.lt.f32	%p166, %f158, 0f00000000;
	and.pred  	%p16, %p166, %p92;
	mov.b32 	 %r397, %f2696;
	xor.b32  	%r398, %r397, -2147483648;
	mov.b32 	 %f1023, %r398;
	selp.f32	%f2698, %f1023, %f2696, %p16;
	setp.eq.f32	%p168, %f158, 0f00000000;
	@%p168 bra 	BB4_117;
	bra.uni 	BB4_115;

BB4_117:
	add.f32 	%f1026, %f158, %f158;
	selp.f32	%f2698, %f1026, 0f00000000, %p92;
	bra.uni 	BB4_118;

BB4_115:
	setp.geu.f32	%p169, %f158, 0f00000000;
	@%p169 bra 	BB4_118;

	cvt.rzi.f32.f32	%f1025, %f636;
	setp.neu.f32	%p170, %f1025, 0f40000000;
	selp.f32	%f2698, 0f7FFFFFFF, %f2698, %p170;

BB4_118:
	abs.f32 	%f2616, %f158;
	add.f32 	%f1027, %f2616, 0f40000000;
	mov.b32 	 %r105, %f1027;
	setp.lt.s32	%p172, %r105, 2139095040;
	@%p172 bra 	BB4_123;

	abs.f32 	%f2624, %f158;
	setp.gtu.f32	%p173, %f2624, 0f7F800000;
	@%p173 bra 	BB4_122;
	bra.uni 	BB4_120;

BB4_122:
	add.f32 	%f2698, %f158, 0f40000000;
	bra.uni 	BB4_123;

BB4_120:
	abs.f32 	%f2625, %f158;
	setp.neu.f32	%p174, %f2625, 0f7F800000;
	@%p174 bra 	BB4_123;

	selp.f32	%f2698, 0fFF800000, 0f7F800000, %p16;

BB4_123:
	cvt.rn.f32.s32	%f2623, %r764;
	mov.f32 	%f2622, 0f35BFBE8E;
	mov.f32 	%f2621, 0f3F317200;
	mov.f32 	%f2620, 0f00000000;
	mov.f32 	%f2619, 0f3DAAAABD;
	mov.f32 	%f2618, 0f3C4CAF63;
	mov.f32 	%f2617, 0f3B18F0FE;
	mul.f32 	%f1030, %f2698, 0fBF000000;
	setp.eq.f32	%p175, %f158, 0f3F800000;
	selp.f32	%f1031, 0fBF000000, %f1030, %p175;
	mul.f32 	%f1032, %f1031, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1033, %f1032;
	fma.rn.f32 	%f1035, %f1033, %f835, %f1031;
	fma.rn.f32 	%f1037, %f1033, %f837, %f1035;
	mul.f32 	%f1038, %f1037, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1039, %f1038;
	add.f32 	%f1040, %f1033, 0f00000000;
	ex2.approx.f32 	%f1041, %f1040;
	mul.f32 	%f1042, %f1039, %f1041;
	setp.lt.f32	%p176, %f1031, 0fC2D20000;
	selp.f32	%f1043, 0f00000000, %f1042, %p176;
	setp.gt.f32	%p177, %f1031, 0f42D20000;
	selp.f32	%f176, 0f7F800000, %f1043, %p177;
	add.f32 	%f1044, %f2623, 0fBF000000;
	sub.f32 	%f177, %f1044, %f2724;
	div.rn.f32 	%f178, %f177, %f2722;
	abs.f32 	%f179, %f178;
	setp.lt.f32	%p178, %f179, 0f00800000;
	mul.f32 	%f1045, %f179, 0f4B800000;
	selp.f32	%f1046, 0fC3170000, 0fC2FE0000, %p178;
	selp.f32	%f1047, %f1045, %f179, %p178;
	mov.b32 	 %r399, %f1047;
	and.b32  	%r400, %r399, 8388607;
	or.b32  	%r401, %r400, 1065353216;
	mov.b32 	 %f1048, %r401;
	shr.u32 	%r402, %r399, 23;
	cvt.rn.f32.u32	%f1049, %r402;
	add.f32 	%f1050, %f1046, %f1049;
	setp.gt.f32	%p179, %f1048, 0f3FB504F3;
	mul.f32 	%f1051, %f1048, 0f3F000000;
	add.f32 	%f1052, %f1050, 0f3F800000;
	selp.f32	%f1053, %f1051, %f1048, %p179;
	selp.f32	%f1054, %f1052, %f1050, %p179;
	add.f32 	%f180, %f1053, 0fBF800000;
	add.f32 	%f1029, %f1053, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1028,%f1029;
	// inline asm
	add.f32 	%f182, %f180, %f180;
	mul.f32 	%f1055, %f1028, %f182;
	mul.f32 	%f1056, %f1055, %f1055;
	fma.rn.f32 	%f1059, %f2617, %f1056, %f2618;
	fma.rn.f32 	%f1061, %f1059, %f1056, %f2619;
	mul.rn.f32 	%f1062, %f1061, %f1056;
	mul.rn.f32 	%f1063, %f1062, %f1055;
	sub.f32 	%f1064, %f180, %f1055;
	neg.f32 	%f1065, %f1055;
	add.f32 	%f1066, %f1064, %f1064;
	fma.rn.f32 	%f1067, %f1065, %f180, %f1066;
	mul.rn.f32 	%f1068, %f1028, %f1067;
	add.f32 	%f1069, %f1063, %f1055;
	sub.f32 	%f1070, %f1055, %f1069;
	add.f32 	%f1071, %f1063, %f1070;
	add.f32 	%f1072, %f1068, %f1071;
	add.f32 	%f1073, %f1069, %f1072;
	sub.f32 	%f1074, %f1069, %f1073;
	add.f32 	%f1075, %f1072, %f1074;
	mul.rn.f32 	%f183, %f1054, %f2621;
	mul.rn.f32 	%f184, %f1054, %f2622;
	add.f32 	%f1078, %f183, %f1073;
	sub.f32 	%f1079, %f183, %f1078;
	add.f32 	%f1080, %f1073, %f1079;
	add.f32 	%f1081, %f1075, %f1080;
	add.f32 	%f1082, %f184, %f1081;
	add.f32 	%f1083, %f1078, %f1082;
	sub.f32 	%f1084, %f1078, %f1083;
	add.f32 	%f1085, %f1082, %f1084;
	mul.rn.f32 	%f1087, %f636, %f1083;
	neg.f32 	%f1088, %f1087;
	fma.rn.f32 	%f1089, %f636, %f1083, %f1088;
	fma.rn.f32 	%f1090, %f636, %f1085, %f1089;
	fma.rn.f32 	%f1092, %f2620, %f1083, %f1090;
	add.rn.f32 	%f1093, %f1087, %f1092;
	neg.f32 	%f1094, %f1093;
	add.rn.f32 	%f1095, %f1087, %f1094;
	add.rn.f32 	%f1096, %f1095, %f1092;
	mov.b32 	 %r403, %f1093;
	setp.eq.s32	%p180, %r403, 1118925336;
	add.s32 	%r404, %r403, -1;
	mov.b32 	 %f1097, %r404;
	add.f32 	%f1098, %f1096, 0f37000000;
	selp.f32	%f1099, %f1097, %f1093, %p180;
	selp.f32	%f185, %f1098, %f1096, %p180;
	mul.f32 	%f1100, %f1099, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1101, %f1100;
	fma.rn.f32 	%f1102, %f1101, %f835, %f1099;
	fma.rn.f32 	%f1103, %f1101, %f837, %f1102;
	mul.f32 	%f1104, %f1103, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1105, %f1104;
	add.f32 	%f1106, %f1101, 0f00000000;
	ex2.approx.f32 	%f1107, %f1106;
	mul.f32 	%f1108, %f1105, %f1107;
	setp.lt.f32	%p181, %f1099, 0fC2D20000;
	selp.f32	%f1109, 0f00000000, %f1108, %p181;
	setp.gt.f32	%p182, %f1099, 0f42D20000;
	selp.f32	%f2699, 0f7F800000, %f1109, %p182;
	setp.eq.f32	%p183, %f2699, 0f7F800000;
	@%p183 bra 	BB4_125;

	fma.rn.f32 	%f2699, %f2699, %f185, %f2699;

BB4_125:
	setp.lt.f32	%p184, %f178, 0f00000000;
	and.pred  	%p17, %p184, %p92;
	mov.b32 	 %r405, %f2699;
	xor.b32  	%r406, %r405, -2147483648;
	mov.b32 	 %f1110, %r406;
	selp.f32	%f2701, %f1110, %f2699, %p17;
	setp.eq.f32	%p186, %f178, 0f00000000;
	@%p186 bra 	BB4_128;
	bra.uni 	BB4_126;

BB4_128:
	add.f32 	%f1113, %f178, %f178;
	selp.f32	%f2701, %f1113, 0f00000000, %p92;
	bra.uni 	BB4_129;

BB4_126:
	setp.geu.f32	%p187, %f178, 0f00000000;
	@%p187 bra 	BB4_129;

	cvt.rzi.f32.f32	%f1112, %f636;
	setp.neu.f32	%p188, %f1112, 0f40000000;
	selp.f32	%f2701, 0f7FFFFFFF, %f2701, %p188;

BB4_129:
	abs.f32 	%f2552, %f178;
	add.f32 	%f1114, %f2552, 0f40000000;
	mov.b32 	 %r106, %f1114;
	setp.lt.s32	%p190, %r106, 2139095040;
	@%p190 bra 	BB4_134;

	abs.f32 	%f2630, %f178;
	setp.gtu.f32	%p191, %f2630, 0f7F800000;
	@%p191 bra 	BB4_133;
	bra.uni 	BB4_131;

BB4_133:
	add.f32 	%f2701, %f178, 0f40000000;
	bra.uni 	BB4_134;

BB4_131:
	abs.f32 	%f2631, %f178;
	setp.neu.f32	%p192, %f2631, 0f7F800000;
	@%p192 bra 	BB4_134;

	selp.f32	%f2701, 0fFF800000, 0f7F800000, %p17;

BB4_134:
	mul.f32 	%f1115, %f2701, 0fBF000000;
	setp.eq.f32	%p193, %f178, 0f3F800000;
	selp.f32	%f1116, 0fBF000000, %f1115, %p193;
	mul.f32 	%f1117, %f1116, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1118, %f1117;
	fma.rn.f32 	%f1120, %f1118, %f835, %f1116;
	fma.rn.f32 	%f1122, %f1118, %f837, %f1120;
	mul.f32 	%f1123, %f1122, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1124, %f1123;
	add.f32 	%f1125, %f1118, 0f00000000;
	ex2.approx.f32 	%f1126, %f1125;
	mul.f32 	%f1127, %f1124, %f1126;
	setp.lt.f32	%p194, %f1116, 0fC2D20000;
	selp.f32	%f1128, 0f00000000, %f1127, %p194;
	setp.gt.f32	%p195, %f1116, 0f42D20000;
	selp.f32	%f196, 0f7F800000, %f1128, %p195;
	sub.f32 	%f1129, %f176, %f196;
	mul.f32 	%f1130, %f66, %f1129;
	mul.f32 	%f197, %f119, %f1130;
	mov.f64 	%fd413, %fd39;
	@!%p6 bra 	BB4_136;
	bra.uni 	BB4_135;

BB4_135:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r407}, %fd39;
	}
	xor.b32  	%r408, %r407, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r409, %temp}, %fd39;
	}
	mov.b64 	%fd413, {%r409, %r408};

BB4_136:
	setp.eq.f32	%p557, %f2722, 0f00000000;
	@%p557 bra 	BB4_139;
	bra.uni 	BB4_137;

BB4_139:
	mov.u32 	%r410, 0;
	mov.b64 	%fd413, {%r410, %r86};
	bra.uni 	BB4_140;

BB4_137:
	setp.gt.s32	%p197, %r84, -1;
	@%p197 bra 	BB4_140;

	cvt.rzi.f64.f64	%fd289, %fd269;
	setp.neu.f64	%p198, %fd289, 0d4008000000000000;
	selp.f64	%fd413, 0dFFF8000000000000, %fd413, %p198;

BB4_140:
	selp.f64	%fd414, %fd413, %fd37, %p115;
	@%p12 bra 	BB4_148;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r715}, %fd269;
	}
	and.b32  	%r411, %r715, 2147483647;
	setp.ne.s32	%p200, %r411, 2146435072;
	@%p200 bra 	BB4_143;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r412, %temp}, %fd269;
	}
	setp.eq.s32	%p201, %r412, 0;
	@%p201 bra 	BB4_147;
	bra.uni 	BB4_143;

BB4_147:
	mov.u32 	%r418, 0;
	mov.b64 	%fd414, {%r418, %r88};
	bra.uni 	BB4_148;

BB4_143:
	and.b32  	%r413, %r84, 2147483647;
	setp.ne.s32	%p202, %r413, 2146435072;
	@%p202 bra 	BB4_144;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r414, %temp}, %fd267;
	}
	setp.ne.s32	%p203, %r414, 0;
	mov.f64 	%fd414, %fd413;
	@%p203 bra 	BB4_148;

	selp.b32	%r416, %r90, %r89, %p6;
	mov.u32 	%r417, 0;
	mov.b64 	%fd414, {%r417, %r416};
	bra.uni 	BB4_148;

BB4_144:
	mov.f64 	%fd414, %fd413;

BB4_148:
	cvt.rn.f32.s32	%f2561, %r764;
	add.f32 	%f2560, %f2561, 0f3F000000;
	sub.f32 	%f2559, %f2560, %f2724;
	add.f32 	%f2558, %f2561, 0fBF000000;
	sub.f32 	%f2557, %f2558, %f2724;
	setp.eq.f32	%p558, %f2722, 0f3F800000;
	mov.f32 	%f2556, 0f00000000;
	mov.f32 	%f2555, 0f3DAAAABD;
	mov.f32 	%f2554, 0f3C4CAF63;
	mov.f32 	%f2553, 0f3B18F0FE;
	selp.f64	%fd292, 0d3FF0000000000000, %fd414, %p558;
	div.rn.f64 	%fd293, %fd36, %fd292;
	mul.f32 	%f1133, %f2557, %f196;
	mul.f32 	%f1134, %f2559, %f176;
	sub.f32 	%f1135, %f1134, %f1133;
	cvt.f64.f32	%fd294, %f1135;
	mul.f64 	%fd295, %fd294, %fd293;
	cvt.f64.f32	%fd296, %f119;
	mul.f64 	%fd297, %fd296, %fd295;
	cvt.rn.f32.f64	%f198, %fd297;
	// inline asm
	rcp.approx.ftz.f32 %f1131,%f92;
	// inline asm
	mul.f32 	%f1136, %f1131, %f93;
	mul.f32 	%f1137, %f1136, %f1136;
	fma.rn.f32 	%f1140, %f2553, %f1137, %f2554;
	fma.rn.f32 	%f1142, %f1140, %f1137, %f2555;
	mul.rn.f32 	%f1143, %f1142, %f1137;
	mul.rn.f32 	%f1144, %f1143, %f1136;
	sub.f32 	%f1145, %f91, %f1136;
	neg.f32 	%f1146, %f1136;
	add.f32 	%f1147, %f1145, %f1145;
	fma.rn.f32 	%f1148, %f1146, %f91, %f1147;
	mul.rn.f32 	%f1149, %f1131, %f1148;
	add.f32 	%f1150, %f1144, %f1136;
	sub.f32 	%f1151, %f1136, %f1150;
	add.f32 	%f1152, %f1144, %f1151;
	add.f32 	%f1153, %f1149, %f1152;
	add.f32 	%f1154, %f1150, %f1153;
	sub.f32 	%f1155, %f1150, %f1154;
	add.f32 	%f1156, %f1153, %f1155;
	add.f32 	%f1157, %f94, %f1154;
	sub.f32 	%f1158, %f94, %f1157;
	add.f32 	%f1159, %f1154, %f1158;
	add.f32 	%f1160, %f1156, %f1159;
	add.f32 	%f1161, %f95, %f1160;
	add.f32 	%f1162, %f1157, %f1161;
	sub.f32 	%f1163, %f1157, %f1162;
	add.f32 	%f1164, %f1161, %f1163;
	mul.rn.f32 	%f1166, %f636, %f1162;
	neg.f32 	%f1167, %f1166;
	fma.rn.f32 	%f1168, %f636, %f1162, %f1167;
	fma.rn.f32 	%f1169, %f636, %f1164, %f1168;
	fma.rn.f32 	%f1171, %f2556, %f1162, %f1169;
	add.rn.f32 	%f1172, %f1166, %f1171;
	neg.f32 	%f1173, %f1172;
	add.rn.f32 	%f1174, %f1166, %f1173;
	add.rn.f32 	%f1175, %f1174, %f1171;
	mov.b32 	 %r419, %f1172;
	setp.eq.s32	%p205, %r419, 1118925336;
	add.s32 	%r420, %r419, -1;
	mov.b32 	 %f1176, %r420;
	add.f32 	%f1177, %f1175, 0f37000000;
	selp.f32	%f1178, %f1176, %f1172, %p205;
	selp.f32	%f199, %f1177, %f1175, %p205;
	mul.f32 	%f1179, %f1178, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1180, %f1179;
	fma.rn.f32 	%f1182, %f1180, %f835, %f1178;
	fma.rn.f32 	%f1184, %f1180, %f837, %f1182;
	mul.f32 	%f1185, %f1184, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1186, %f1185;
	add.f32 	%f1187, %f1180, 0f00000000;
	ex2.approx.f32 	%f1188, %f1187;
	mul.f32 	%f1189, %f1186, %f1188;
	setp.lt.f32	%p206, %f1178, 0fC2D20000;
	selp.f32	%f1190, 0f00000000, %f1189, %p206;
	setp.gt.f32	%p207, %f1178, 0f42D20000;
	selp.f32	%f2702, 0f7F800000, %f1190, %p207;
	setp.eq.f32	%p208, %f2702, 0f7F800000;
	@%p208 bra 	BB4_150;

	fma.rn.f32 	%f2702, %f2702, %f199, %f2702;

BB4_150:
	setp.eq.f32	%p560, %f88, 0f00000000;
	setp.geu.f32	%p559, %f88, 0f00000000;
	mov.b32 	 %r421, %f2702;
	xor.b32  	%r422, %r421, -2147483648;
	mov.b32 	 %f1191, %r422;
	selp.f32	%f203, %f1191, %f2702, %p4;
	selp.f32	%f2703, %f96, %f203, %p560;
	@%p559 bra 	BB4_152;

	cvt.rzi.f32.f32	%f1193, %f636;
	setp.neu.f32	%p210, %f1193, 0f40000000;
	selp.f32	%f2703, 0f7FFFFFFF, %f203, %p210;

BB4_152:
	abs.f32 	%f2569, %f88;
	setp.eq.f32	%p564, %f88, 0f3F800000;
	add.f32 	%f2568, %f2569, 0f40000000;
	mov.b32 	 %r716, %f2568;
	setp.gt.s32	%p563, %r716, 2139095039;
	setp.neu.f32	%p562, %f2569, 0f7F800000;
	selp.f32	%f2567, 0fFF800000, 0f7F800000, %p4;
	setp.gtu.f32	%p561, %f2569, 0f7F800000;
	add.f32 	%f2566, %f88, 0f40000000;
	mov.f32 	%f2565, 0f00000000;
	mov.f32 	%f2564, 0f3DAAAABD;
	mov.f32 	%f2563, 0f3C4CAF63;
	mov.f32 	%f2562, 0f3B18F0FE;
	selp.f32	%f1197, %f2566, %f2703, %p561;
	selp.f32	%f1199, %f1197, %f2567, %p562;
	selp.f32	%f1200, %f1199, %f2703, %p563;
	mul.f32 	%f1201, %f1200, 0fBF000000;
	selp.f32	%f1202, 0fBF000000, %f1201, %p564;
	mul.f32 	%f1203, %f1202, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1204, %f1203;
	fma.rn.f32 	%f1206, %f1204, %f835, %f1202;
	fma.rn.f32 	%f1208, %f1204, %f837, %f1206;
	mul.f32 	%f1209, %f1208, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1210, %f1209;
	add.f32 	%f1211, %f1204, 0f00000000;
	ex2.approx.f32 	%f1212, %f1211;
	mul.f32 	%f1213, %f1210, %f1212;
	setp.lt.f32	%p215, %f1202, 0fC2D20000;
	selp.f32	%f1214, 0f00000000, %f1213, %p215;
	setp.gt.f32	%p216, %f1202, 0f42D20000;
	selp.f32	%f207, 0f7F800000, %f1214, %p216;
	// inline asm
	rcp.approx.ftz.f32 %f1194,%f100;
	// inline asm
	mul.f32 	%f1215, %f1194, %f101;
	mul.f32 	%f1216, %f1215, %f1215;
	fma.rn.f32 	%f1219, %f2562, %f1216, %f2563;
	fma.rn.f32 	%f1221, %f1219, %f1216, %f2564;
	mul.rn.f32 	%f1222, %f1221, %f1216;
	mul.rn.f32 	%f1223, %f1222, %f1215;
	sub.f32 	%f1224, %f99, %f1215;
	neg.f32 	%f1225, %f1215;
	add.f32 	%f1226, %f1224, %f1224;
	fma.rn.f32 	%f1227, %f1225, %f99, %f1226;
	mul.rn.f32 	%f1228, %f1194, %f1227;
	add.f32 	%f1229, %f1223, %f1215;
	sub.f32 	%f1230, %f1215, %f1229;
	add.f32 	%f1231, %f1223, %f1230;
	add.f32 	%f1232, %f1228, %f1231;
	add.f32 	%f1233, %f1229, %f1232;
	sub.f32 	%f1234, %f1229, %f1233;
	add.f32 	%f1235, %f1232, %f1234;
	add.f32 	%f1236, %f102, %f1233;
	sub.f32 	%f1237, %f102, %f1236;
	add.f32 	%f1238, %f1233, %f1237;
	add.f32 	%f1239, %f1235, %f1238;
	add.f32 	%f1240, %f103, %f1239;
	add.f32 	%f1241, %f1236, %f1240;
	sub.f32 	%f1242, %f1236, %f1241;
	add.f32 	%f1243, %f1240, %f1242;
	mul.rn.f32 	%f1245, %f636, %f1241;
	neg.f32 	%f1246, %f1245;
	fma.rn.f32 	%f1247, %f636, %f1241, %f1246;
	fma.rn.f32 	%f1248, %f636, %f1243, %f1247;
	fma.rn.f32 	%f1250, %f2565, %f1241, %f1248;
	add.rn.f32 	%f1251, %f1245, %f1250;
	neg.f32 	%f1252, %f1251;
	add.rn.f32 	%f1253, %f1245, %f1252;
	add.rn.f32 	%f1254, %f1253, %f1250;
	mov.b32 	 %r423, %f1251;
	setp.eq.s32	%p217, %r423, 1118925336;
	add.s32 	%r424, %r423, -1;
	mov.b32 	 %f1255, %r424;
	add.f32 	%f1256, %f1254, 0f37000000;
	selp.f32	%f1257, %f1255, %f1251, %p217;
	selp.f32	%f208, %f1256, %f1254, %p217;
	mul.f32 	%f1258, %f1257, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1259, %f1258;
	fma.rn.f32 	%f1260, %f1259, %f835, %f1257;
	fma.rn.f32 	%f1261, %f1259, %f837, %f1260;
	mul.f32 	%f1262, %f1261, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1263, %f1262;
	add.f32 	%f1264, %f1259, 0f00000000;
	ex2.approx.f32 	%f1265, %f1264;
	mul.f32 	%f1266, %f1263, %f1265;
	setp.lt.f32	%p218, %f1257, 0fC2D20000;
	selp.f32	%f1267, 0f00000000, %f1266, %p218;
	setp.gt.f32	%p219, %f1257, 0f42D20000;
	selp.f32	%f2704, 0f7F800000, %f1267, %p219;
	setp.eq.f32	%p220, %f2704, 0f7F800000;
	@%p220 bra 	BB4_154;

	fma.rn.f32 	%f2704, %f2704, %f208, %f2704;

BB4_154:
	setp.eq.f32	%p566, %f97, 0f00000000;
	setp.geu.f32	%p565, %f97, 0f00000000;
	mov.b32 	 %r425, %f2704;
	xor.b32  	%r426, %r425, -2147483648;
	mov.b32 	 %f1268, %r426;
	selp.f32	%f212, %f1268, %f2704, %p5;
	selp.f32	%f2705, %f104, %f212, %p566;
	@%p565 bra 	BB4_156;

	cvt.rzi.f32.f32	%f1270, %f636;
	setp.neu.f32	%p222, %f1270, 0f40000000;
	selp.f32	%f2705, 0f7FFFFFFF, %f212, %p222;

BB4_156:
	abs.f32 	%f2573, %f97;
	setp.eq.f32	%p570, %f97, 0f3F800000;
	add.f32 	%f2572, %f2573, 0f40000000;
	mov.b32 	 %r717, %f2572;
	setp.gt.s32	%p569, %r717, 2139095039;
	setp.neu.f32	%p568, %f2573, 0f7F800000;
	selp.f32	%f2571, 0fFF800000, 0f7F800000, %p5;
	setp.gtu.f32	%p567, %f2573, 0f7F800000;
	add.f32 	%f2570, %f97, 0f40000000;
	selp.f32	%f1272, %f2570, %f2705, %p567;
	selp.f32	%f1274, %f1272, %f2571, %p568;
	selp.f32	%f1275, %f1274, %f2705, %p569;
	mul.f32 	%f1276, %f1275, 0fBF000000;
	selp.f32	%f1277, 0fBF000000, %f1276, %p570;
	mul.f32 	%f1278, %f1277, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1279, %f1278;
	fma.rn.f32 	%f1281, %f1279, %f835, %f1277;
	fma.rn.f32 	%f1283, %f1279, %f837, %f1281;
	mul.f32 	%f1284, %f1283, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1285, %f1284;
	add.f32 	%f1286, %f1279, 0f00000000;
	ex2.approx.f32 	%f1287, %f1286;
	mul.f32 	%f1288, %f1285, %f1287;
	setp.lt.f32	%p227, %f1277, 0fC2D20000;
	selp.f32	%f1289, 0f00000000, %f1288, %p227;
	setp.gt.f32	%p228, %f1277, 0f42D20000;
	selp.f32	%f216, 0f7F800000, %f1289, %p228;
	mul.f32 	%f1290, %f84, %f216;
	mul.f32 	%f1291, %f79, %f207;
	sub.f32 	%f1292, %f1291, %f1290;
	mul.f32 	%f1293, %f67, %f1292;
	mul.f32 	%f217, %f134, %f1293;
	mov.f64 	%fd416, %fd40;
	@!%p7 bra 	BB4_158;
	bra.uni 	BB4_157;

BB4_157:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r427}, %fd40;
	}
	xor.b32  	%r428, %r427, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r429, %temp}, %fd40;
	}
	mov.b64 	%fd416, {%r429, %r428};

BB4_158:
	setp.eq.f32	%p571, %f2722, 0f00000000;
	@%p571 bra 	BB4_161;
	bra.uni 	BB4_159;

BB4_161:
	mov.u32 	%r430, 0;
	mov.b64 	%fd416, {%r430, %r91};
	bra.uni 	BB4_162;

BB4_159:
	setp.gt.s32	%p230, %r84, -1;
	@%p230 bra 	BB4_162;

	mov.f64 	%fd399, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd299, %fd399;
	setp.neu.f64	%p231, %fd299, 0d4014000000000000;
	selp.f64	%fd416, 0dFFF8000000000000, %fd416, %p231;

BB4_162:
	cvt.f64.f32	%fd391, %f2722;
	add.f64 	%fd390, %fd391, 0d4014000000000000;
	selp.f64	%fd417, %fd416, %fd390, %p116;
	@%p13 bra 	BB4_170;

	mov.f64 	%fd392, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r719}, %fd392;
	}
	and.b32  	%r718, %r719, 2147483647;
	setp.ne.s32	%p233, %r718, 2146435072;
	@%p233 bra 	BB4_165;

	mov.f64 	%fd394, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r431, %temp}, %fd394;
	}
	setp.eq.s32	%p234, %r431, 0;
	@%p234 bra 	BB4_169;
	bra.uni 	BB4_165;

BB4_169:
	mov.u32 	%r435, 0;
	mov.b64 	%fd417, {%r435, %r94};
	bra.uni 	BB4_170;

BB4_165:
	and.b32  	%r432, %r84, 2147483647;
	setp.ne.s32	%p235, %r432, 2146435072;
	@%p235 bra 	BB4_166;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r433, %temp}, %fd267;
	}
	setp.ne.s32	%p236, %r433, 0;
	mov.f64 	%fd417, %fd416;
	@%p236 bra 	BB4_170;

	mov.f64 	%fd393, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r725}, %fd393;
	}
	shr.s32 	%r724, %r725, 31;
	and.b32  	%r723, %r724, -2146435072;
	add.s32 	%r722, %r723, 2146435072;
	or.b32  	%r721, %r722, -2147483648;
	selp.b32	%r720, %r721, %r722, %p7;
	mov.u32 	%r434, 0;
	mov.b64 	%fd417, {%r434, %r720};
	bra.uni 	BB4_170;

BB4_166:
	mov.f64 	%fd417, %fd416;

BB4_170:
	setp.eq.f32	%p572, %f2722, 0f3F800000;
	selp.f64	%fd304, 0d3FF0000000000000, %fd417, %p572;
	div.rn.f64 	%fd72, %fd38, %fd304;
	mov.f64 	%fd419, %fd41;
	@!%p8 bra 	BB4_172;
	bra.uni 	BB4_171;

BB4_171:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r436}, %fd41;
	}
	xor.b32  	%r437, %r436, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r438, %temp}, %fd41;
	}
	mov.b64 	%fd419, {%r438, %r437};

BB4_172:
	setp.eq.f32	%p238, %f79, 0f00000000;
	@%p238 bra 	BB4_175;
	bra.uni 	BB4_173;

BB4_175:
	mov.u32 	%r439, 0;
	selp.b32	%r440, %r96, 0, %p99;
	or.b32  	%r441, %r440, 2146435072;
	selp.b32	%r442, %r441, %r440, %p101;
	mov.b64 	%fd419, {%r439, %r442};
	bra.uni 	BB4_176;

BB4_173:
	setp.gt.s32	%p239, %r96, -1;
	@%p239 bra 	BB4_176;

	cvt.rzi.f64.f64	%fd306, %fd269;
	setp.neu.f64	%p240, %fd306, 0d4008000000000000;
	selp.f64	%fd419, 0dFFF8000000000000, %fd419, %p240;

BB4_176:
	selp.f64	%fd420, %fd419, %fd42, %p117;
	@%p14 bra 	BB4_184;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r726}, %fd269;
	}
	and.b32  	%r443, %r726, 2147483647;
	setp.ne.s32	%p244, %r443, 2146435072;
	@%p244 bra 	BB4_179;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r444, %temp}, %fd269;
	}
	setp.eq.s32	%p245, %r444, 0;
	@%p245 bra 	BB4_183;
	bra.uni 	BB4_179;

BB4_183:
	mov.u32 	%r450, 0;
	mov.b64 	%fd420, {%r450, %r98};
	bra.uni 	BB4_184;

BB4_179:
	and.b32  	%r445, %r96, 2147483647;
	setp.ne.s32	%p246, %r445, 2146435072;
	@%p246 bra 	BB4_180;

	cvt.rn.f32.s32	%f2576, %r763;
	sub.f32 	%f2575, %f2576, %f2725;
	add.f32 	%f2574, %f2575, 0f3F000000;
	cvt.f64.f32	%fd395, %f2574;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r446, %temp}, %fd395;
	}
	setp.ne.s32	%p247, %r446, 0;
	mov.f64 	%fd420, %fd419;
	@%p247 bra 	BB4_184;

	selp.b32	%r448, %r90, %r89, %p8;
	mov.u32 	%r449, 0;
	mov.b64 	%fd420, {%r449, %r448};
	bra.uni 	BB4_184;

BB4_180:
	mov.f64 	%fd420, %fd419;

BB4_184:
	setp.eq.f32	%p248, %f79, 0f3F800000;
	selp.f64	%fd309, 0d3FF0000000000000, %fd420, %p248;
	cvt.f64.f32	%fd310, %f207;
	mul.f64 	%fd82, %fd310, %fd309;
	mov.f64 	%fd422, %fd43;
	@!%p9 bra 	BB4_186;
	bra.uni 	BB4_185;

BB4_185:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r451}, %fd43;
	}
	xor.b32  	%r452, %r451, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r453, %temp}, %fd43;
	}
	mov.b64 	%fd422, {%r453, %r452};

BB4_186:
	setp.eq.f32	%p249, %f84, 0f00000000;
	@%p249 bra 	BB4_189;
	bra.uni 	BB4_187;

BB4_189:
	mov.u32 	%r454, 0;
	selp.b32	%r455, %r99, 0, %p99;
	or.b32  	%r456, %r455, 2146435072;
	selp.b32	%r457, %r456, %r455, %p101;
	mov.b64 	%fd422, {%r454, %r457};
	bra.uni 	BB4_190;

BB4_187:
	setp.gt.s32	%p250, %r99, -1;
	@%p250 bra 	BB4_190;

	cvt.rzi.f64.f64	%fd312, %fd269;
	setp.neu.f64	%p251, %fd312, 0d4008000000000000;
	selp.f64	%fd422, 0dFFF8000000000000, %fd422, %p251;

BB4_190:
	selp.f64	%fd423, %fd422, %fd44, %p118;
	@%p15 bra 	BB4_198;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r727}, %fd269;
	}
	and.b32  	%r458, %r727, 2147483647;
	setp.ne.s32	%p255, %r458, 2146435072;
	@%p255 bra 	BB4_193;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r459, %temp}, %fd269;
	}
	setp.eq.s32	%p256, %r459, 0;
	@%p256 bra 	BB4_197;
	bra.uni 	BB4_193;

BB4_197:
	mov.u32 	%r465, 0;
	mov.b64 	%fd423, {%r465, %r101};
	bra.uni 	BB4_198;

BB4_193:
	and.b32  	%r460, %r99, 2147483647;
	setp.ne.s32	%p257, %r460, 2146435072;
	@%p257 bra 	BB4_194;

	cvt.rn.f32.s32	%f2579, %r763;
	sub.f32 	%f2578, %f2579, %f2725;
	add.f32 	%f2577, %f2578, 0fBF000000;
	cvt.f64.f32	%fd396, %f2577;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r461, %temp}, %fd396;
	}
	setp.ne.s32	%p258, %r461, 0;
	mov.f64 	%fd423, %fd422;
	@%p258 bra 	BB4_198;

	selp.b32	%r463, %r90, %r89, %p9;
	mov.u32 	%r464, 0;
	mov.b64 	%fd423, {%r464, %r463};
	bra.uni 	BB4_198;

BB4_194:
	mov.f64 	%fd423, %fd422;

BB4_198:
	cvt.f64.f32	%fd397, %f134;
	mov.f32 	%f2583, 0f00000000;
	mov.f32 	%f2582, 0f3DAAAABD;
	mov.f32 	%f2581, 0f3C4CAF63;
	mov.f32 	%f2580, 0f3B18F0FE;
	setp.eq.f32	%p259, %f84, 0f3F800000;
	selp.f64	%fd315, 0d3FF0000000000000, %fd423, %p259;
	cvt.f64.f32	%fd316, %f216;
	mul.f64 	%fd317, %fd316, %fd315;
	sub.f64 	%fd318, %fd82, %fd317;
	mul.f64 	%fd319, %fd72, %fd318;
	mul.f64 	%fd321, %fd397, %fd319;
	mul.f32 	%f1298, %f68, %f217;
	cvt.f64.f32	%fd322, %f1298;
	sub.f64 	%fd323, %fd322, %fd321;
	cvt.rn.f32.f64	%f218, %fd323;
	// inline asm
	rcp.approx.ftz.f32 %f1296,%f947;
	// inline asm
	mul.f32 	%f1299, %f1296, %f162;
	mul.f32 	%f1300, %f1299, %f1299;
	fma.rn.f32 	%f1303, %f2580, %f1300, %f2581;
	fma.rn.f32 	%f1305, %f1303, %f1300, %f2582;
	mul.rn.f32 	%f1306, %f1305, %f1300;
	mul.rn.f32 	%f1307, %f1306, %f1299;
	sub.f32 	%f1308, %f160, %f1299;
	neg.f32 	%f1309, %f1299;
	add.f32 	%f1310, %f1308, %f1308;
	fma.rn.f32 	%f1311, %f1309, %f160, %f1310;
	mul.rn.f32 	%f1312, %f1296, %f1311;
	add.f32 	%f1313, %f1307, %f1299;
	sub.f32 	%f1314, %f1299, %f1313;
	add.f32 	%f1315, %f1307, %f1314;
	add.f32 	%f1316, %f1312, %f1315;
	add.f32 	%f1317, %f1313, %f1316;
	sub.f32 	%f1318, %f1313, %f1317;
	add.f32 	%f1319, %f1316, %f1318;
	add.f32 	%f1320, %f163, %f1317;
	sub.f32 	%f1321, %f163, %f1320;
	add.f32 	%f1322, %f1317, %f1321;
	add.f32 	%f1323, %f1319, %f1322;
	add.f32 	%f1324, %f164, %f1323;
	add.f32 	%f1325, %f1320, %f1324;
	sub.f32 	%f1326, %f1320, %f1325;
	add.f32 	%f1327, %f1324, %f1326;
	mul.rn.f32 	%f1329, %f636, %f1325;
	neg.f32 	%f1330, %f1329;
	fma.rn.f32 	%f1331, %f636, %f1325, %f1330;
	fma.rn.f32 	%f1332, %f636, %f1327, %f1331;
	fma.rn.f32 	%f1334, %f2583, %f1325, %f1332;
	add.rn.f32 	%f1335, %f1329, %f1334;
	neg.f32 	%f1336, %f1335;
	add.rn.f32 	%f1337, %f1329, %f1336;
	add.rn.f32 	%f1338, %f1337, %f1334;
	mov.b32 	 %r466, %f1335;
	setp.eq.s32	%p260, %r466, 1118925336;
	add.s32 	%r467, %r466, -1;
	mov.b32 	 %f1339, %r467;
	add.f32 	%f1340, %f1338, 0f37000000;
	selp.f32	%f1341, %f1339, %f1335, %p260;
	selp.f32	%f219, %f1340, %f1338, %p260;
	mul.f32 	%f1342, %f1341, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1343, %f1342;
	fma.rn.f32 	%f1345, %f1343, %f835, %f1341;
	fma.rn.f32 	%f1347, %f1343, %f837, %f1345;
	mul.f32 	%f1348, %f1347, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1349, %f1348;
	add.f32 	%f1350, %f1343, 0f00000000;
	ex2.approx.f32 	%f1351, %f1350;
	mul.f32 	%f1352, %f1349, %f1351;
	setp.lt.f32	%p261, %f1341, 0fC2D20000;
	selp.f32	%f1353, 0f00000000, %f1352, %p261;
	setp.gt.f32	%p262, %f1341, 0f42D20000;
	selp.f32	%f2706, 0f7F800000, %f1353, %p262;
	setp.eq.f32	%p263, %f2706, 0f7F800000;
	@%p263 bra 	BB4_200;

	fma.rn.f32 	%f2706, %f2706, %f219, %f2706;

BB4_200:
	setp.eq.f32	%p573, %f158, 0f00000000;
	mov.b32 	 %r468, %f2706;
	xor.b32  	%r469, %r468, -2147483648;
	mov.b32 	 %f1354, %r469;
	selp.f32	%f2708, %f1354, %f2706, %p16;
	@%p573 bra 	BB4_203;
	bra.uni 	BB4_201;

BB4_203:
	add.f32 	%f1357, %f158, %f158;
	selp.f32	%f2708, %f1357, 0f00000000, %p92;
	bra.uni 	BB4_204;

BB4_201:
	setp.geu.f32	%p265, %f158, 0f00000000;
	@%p265 bra 	BB4_204;

	cvt.rzi.f32.f32	%f1356, %f636;
	setp.neu.f32	%p266, %f1356, 0f40000000;
	selp.f32	%f2708, 0f7FFFFFFF, %f2708, %p266;

BB4_204:
	abs.f32 	%f2585, %f158;
	add.f32 	%f2584, %f2585, 0f40000000;
	mov.b32 	 %r728, %f2584;
	setp.lt.s32	%p574, %r728, 2139095040;
	@%p574 bra 	BB4_209;

	abs.f32 	%f2628, %f158;
	setp.gtu.f32	%p269, %f2628, 0f7F800000;
	@%p269 bra 	BB4_208;
	bra.uni 	BB4_206;

BB4_208:
	add.f32 	%f2708, %f158, 0f40000000;
	bra.uni 	BB4_209;

BB4_206:
	abs.f32 	%f2629, %f158;
	setp.neu.f32	%p270, %f2629, 0f7F800000;
	@%p270 bra 	BB4_209;

	selp.f32	%f2708, 0fFF800000, 0f7F800000, %p16;

BB4_209:
	setp.eq.f32	%p575, %f158, 0f3F800000;
	mov.f32 	%f2589, 0f00000000;
	mov.f32 	%f2588, 0f3DAAAABD;
	mov.f32 	%f2587, 0f3C4CAF63;
	mov.f32 	%f2586, 0f3B18F0FE;
	mul.f32 	%f1360, %f2708, 0fBF000000;
	selp.f32	%f1361, 0fBF000000, %f1360, %p575;
	mul.f32 	%f1362, %f1361, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1363, %f1362;
	fma.rn.f32 	%f1365, %f1363, %f835, %f1361;
	fma.rn.f32 	%f1367, %f1363, %f837, %f1365;
	mul.f32 	%f1368, %f1367, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1369, %f1368;
	add.f32 	%f1370, %f1363, 0f00000000;
	ex2.approx.f32 	%f1371, %f1370;
	mul.f32 	%f1372, %f1369, %f1371;
	setp.lt.f32	%p272, %f1361, 0fC2D20000;
	selp.f32	%f1373, 0f00000000, %f1372, %p272;
	setp.gt.f32	%p273, %f1361, 0f42D20000;
	selp.f32	%f230, 0f7F800000, %f1373, %p273;
	// inline asm
	rcp.approx.ftz.f32 %f1358,%f1029;
	// inline asm
	mul.f32 	%f1374, %f1358, %f182;
	mul.f32 	%f1375, %f1374, %f1374;
	fma.rn.f32 	%f1378, %f2586, %f1375, %f2587;
	fma.rn.f32 	%f1380, %f1378, %f1375, %f2588;
	mul.rn.f32 	%f1381, %f1380, %f1375;
	mul.rn.f32 	%f1382, %f1381, %f1374;
	sub.f32 	%f1383, %f180, %f1374;
	neg.f32 	%f1384, %f1374;
	add.f32 	%f1385, %f1383, %f1383;
	fma.rn.f32 	%f1386, %f1384, %f180, %f1385;
	mul.rn.f32 	%f1387, %f1358, %f1386;
	add.f32 	%f1388, %f1382, %f1374;
	sub.f32 	%f1389, %f1374, %f1388;
	add.f32 	%f1390, %f1382, %f1389;
	add.f32 	%f1391, %f1387, %f1390;
	add.f32 	%f1392, %f1388, %f1391;
	sub.f32 	%f1393, %f1388, %f1392;
	add.f32 	%f1394, %f1391, %f1393;
	add.f32 	%f1395, %f183, %f1392;
	sub.f32 	%f1396, %f183, %f1395;
	add.f32 	%f1397, %f1392, %f1396;
	add.f32 	%f1398, %f1394, %f1397;
	add.f32 	%f1399, %f184, %f1398;
	add.f32 	%f1400, %f1395, %f1399;
	sub.f32 	%f1401, %f1395, %f1400;
	add.f32 	%f1402, %f1399, %f1401;
	mul.rn.f32 	%f1404, %f636, %f1400;
	neg.f32 	%f1405, %f1404;
	fma.rn.f32 	%f1406, %f636, %f1400, %f1405;
	fma.rn.f32 	%f1407, %f636, %f1402, %f1406;
	fma.rn.f32 	%f1409, %f2589, %f1400, %f1407;
	add.rn.f32 	%f1410, %f1404, %f1409;
	neg.f32 	%f1411, %f1410;
	add.rn.f32 	%f1412, %f1404, %f1411;
	add.rn.f32 	%f1413, %f1412, %f1409;
	mov.b32 	 %r470, %f1410;
	setp.eq.s32	%p274, %r470, 1118925336;
	add.s32 	%r471, %r470, -1;
	mov.b32 	 %f1414, %r471;
	add.f32 	%f1415, %f1413, 0f37000000;
	selp.f32	%f1416, %f1414, %f1410, %p274;
	selp.f32	%f231, %f1415, %f1413, %p274;
	mul.f32 	%f1417, %f1416, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1418, %f1417;
	fma.rn.f32 	%f1419, %f1418, %f835, %f1416;
	fma.rn.f32 	%f1420, %f1418, %f837, %f1419;
	mul.f32 	%f1421, %f1420, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1422, %f1421;
	add.f32 	%f1423, %f1418, 0f00000000;
	ex2.approx.f32 	%f1424, %f1423;
	mul.f32 	%f1425, %f1422, %f1424;
	setp.lt.f32	%p275, %f1416, 0fC2D20000;
	selp.f32	%f1426, 0f00000000, %f1425, %p275;
	setp.gt.f32	%p276, %f1416, 0f42D20000;
	selp.f32	%f2709, 0f7F800000, %f1426, %p276;
	setp.eq.f32	%p277, %f2709, 0f7F800000;
	@%p277 bra 	BB4_211;

	fma.rn.f32 	%f2709, %f2709, %f231, %f2709;

BB4_211:
	setp.eq.f32	%p578, %f178, 0f00000000;
	mov.b32 	 %r472, %f2709;
	xor.b32  	%r473, %r472, -2147483648;
	mov.b32 	 %f1427, %r473;
	selp.f32	%f2711, %f1427, %f2709, %p17;
	@%p578 bra 	BB4_214;
	bra.uni 	BB4_212;

BB4_214:
	add.f32 	%f1430, %f178, %f178;
	selp.f32	%f2711, %f1430, 0f00000000, %p92;
	bra.uni 	BB4_215;

BB4_212:
	setp.geu.f32	%p279, %f178, 0f00000000;
	@%p279 bra 	BB4_215;

	cvt.rzi.f32.f32	%f1429, %f636;
	setp.neu.f32	%p280, %f1429, 0f40000000;
	selp.f32	%f2711, 0f7FFFFFFF, %f2711, %p280;

BB4_215:
	abs.f32 	%f2633, %f178;
	add.f32 	%f2632, %f2633, 0f40000000;
	mov.b32 	 %r742, %f2632;
	setp.lt.s32	%p579, %r742, 2139095040;
	@%p579 bra 	BB4_220;

	abs.f32 	%f2626, %f178;
	setp.gtu.f32	%p283, %f2626, 0f7F800000;
	@%p283 bra 	BB4_219;
	bra.uni 	BB4_217;

BB4_219:
	add.f32 	%f2711, %f178, 0f40000000;
	bra.uni 	BB4_220;

BB4_217:
	abs.f32 	%f2627, %f178;
	setp.neu.f32	%p284, %f2627, 0f7F800000;
	@%p284 bra 	BB4_220;

	selp.f32	%f2711, 0fFF800000, 0f7F800000, %p17;

BB4_220:
	setp.eq.f32	%p580, %f178, 0f3F800000;
	mul.f32 	%f1431, %f2711, 0fBF000000;
	selp.f32	%f1432, 0fBF000000, %f1431, %p580;
	mul.f32 	%f1433, %f1432, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1434, %f1433;
	fma.rn.f32 	%f1436, %f1434, %f835, %f1432;
	fma.rn.f32 	%f1438, %f1434, %f837, %f1436;
	mul.f32 	%f1439, %f1438, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1440, %f1439;
	add.f32 	%f1441, %f1434, 0f00000000;
	ex2.approx.f32 	%f1442, %f1441;
	mul.f32 	%f1443, %f1440, %f1442;
	setp.lt.f32	%p286, %f1432, 0fC2D20000;
	selp.f32	%f1444, 0f00000000, %f1443, %p286;
	setp.gt.f32	%p287, %f1432, 0f42D20000;
	selp.f32	%f242, 0f7F800000, %f1444, %p287;
	cvt.f64.f32	%fd92, %f122;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r107}, %fd92;
	}
	abs.f64 	%fd93, %fd92;
	// Callseq Start 46
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd93;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd269;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd425, [retval0+0];
	
	//{
	}// Callseq End 46
	setp.lt.s32	%p288, %r107, 0;
	and.pred  	%p18, %p288, %p99;
	@!%p18 bra 	BB4_222;
	bra.uni 	BB4_221;

BB4_221:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r474}, %fd425;
	}
	xor.b32  	%r475, %r474, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r476, %temp}, %fd425;
	}
	mov.b64 	%fd425, {%r476, %r475};

BB4_222:
	setp.eq.f32	%p290, %f122, 0f00000000;
	@%p290 bra 	BB4_225;
	bra.uni 	BB4_223;

BB4_225:
	mov.u32 	%r477, 0;
	selp.b32	%r478, %r107, 0, %p99;
	or.b32  	%r479, %r478, 2146435072;
	selp.b32	%r480, %r479, %r478, %p101;
	mov.b64 	%fd425, {%r477, %r480};
	bra.uni 	BB4_226;

BB4_223:
	setp.gt.s32	%p291, %r107, -1;
	@%p291 bra 	BB4_226;

	cvt.rzi.f64.f64	%fd326, %fd269;
	setp.neu.f64	%p292, %fd326, 0d4008000000000000;
	selp.f64	%fd425, 0dFFF8000000000000, %fd425, %p292;

BB4_226:
	add.f64 	%fd426, %fd92, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r481}, %fd426;
	}
	and.b32  	%r482, %r481, 2146435072;
	setp.ne.s32	%p295, %r482, 2146435072;
	@%p295 bra 	BB4_227;

	setp.gtu.f64	%p296, %fd93, 0d7FF0000000000000;
	@%p296 bra 	BB4_236;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r741}, %fd269;
	}
	and.b32  	%r483, %r741, 2147483647;
	setp.ne.s32	%p297, %r483, 2146435072;
	@%p297 bra 	BB4_231;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r484, %temp}, %fd269;
	}
	setp.eq.s32	%p298, %r484, 0;
	@%p298 bra 	BB4_235;
	bra.uni 	BB4_231;

BB4_235:
	mov.u32 	%r489, 0;
	setp.gt.f64	%p302, %fd93, 0d3FF0000000000000;
	selp.b32	%r490, 2146435072, 0, %p302;
	xor.b32  	%r491, %r490, 2146435072;
	selp.b32	%r492, %r491, %r490, %p101;
	setp.eq.f32	%p303, %f122, 0fBF800000;
	selp.b32	%r493, 1072693248, %r492, %p303;
	mov.b64 	%fd426, {%r489, %r493};
	bra.uni 	BB4_236;

BB4_227:
	mov.f64 	%fd426, %fd425;

BB4_236:
	mul.f32 	%f1445, %f122, %f230;
	mul.f32 	%f1446, %f128, %f242;
	sub.f32 	%f1447, %f1445, %f1446;
	mul.f32 	%f1448, %f67, %f1447;
	mul.f32 	%f243, %f119, %f1448;
	setp.eq.f32	%p304, %f122, 0f3F800000;
	selp.f64	%fd328, 0d3FF0000000000000, %fd426, %p304;
	cvt.f64.f32	%fd329, %f230;
	mul.f64 	%fd104, %fd329, %fd328;
	cvt.f64.f32	%fd105, %f128;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r108}, %fd105;
	}
	abs.f64 	%fd106, %fd105;
	// Callseq Start 47
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd106;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd269;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd428, [retval0+0];
	
	//{
	}// Callseq End 47
	setp.lt.s32	%p305, %r108, 0;
	and.pred  	%p19, %p305, %p99;
	@!%p19 bra 	BB4_238;
	bra.uni 	BB4_237;

BB4_237:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r494}, %fd428;
	}
	xor.b32  	%r495, %r494, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r496, %temp}, %fd428;
	}
	mov.b64 	%fd428, {%r496, %r495};

BB4_238:
	setp.eq.f32	%p307, %f128, 0f00000000;
	@%p307 bra 	BB4_241;
	bra.uni 	BB4_239;

BB4_241:
	mov.u32 	%r497, 0;
	selp.b32	%r498, %r108, 0, %p99;
	or.b32  	%r499, %r498, 2146435072;
	selp.b32	%r500, %r499, %r498, %p101;
	mov.b64 	%fd428, {%r497, %r500};
	bra.uni 	BB4_242;

BB4_239:
	setp.gt.s32	%p308, %r108, -1;
	@%p308 bra 	BB4_242;

	cvt.rzi.f64.f64	%fd332, %fd269;
	setp.neu.f64	%p309, %fd332, 0d4008000000000000;
	selp.f64	%fd428, 0dFFF8000000000000, %fd428, %p309;

BB4_242:
	add.f64 	%fd429, %fd105, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r501}, %fd429;
	}
	and.b32  	%r502, %r501, 2146435072;
	setp.ne.s32	%p312, %r502, 2146435072;
	@%p312 bra 	BB4_243;

	setp.gtu.f64	%p313, %fd106, 0d7FF0000000000000;
	@%p313 bra 	BB4_252;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r740}, %fd269;
	}
	and.b32  	%r503, %r740, 2147483647;
	setp.ne.s32	%p314, %r503, 2146435072;
	@%p314 bra 	BB4_247;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r504, %temp}, %fd269;
	}
	setp.eq.s32	%p315, %r504, 0;
	@%p315 bra 	BB4_251;
	bra.uni 	BB4_247;

BB4_251:
	mov.u32 	%r509, 0;
	setp.gt.f64	%p319, %fd106, 0d3FF0000000000000;
	selp.b32	%r510, 2146435072, 0, %p319;
	xor.b32  	%r511, %r510, 2146435072;
	selp.b32	%r512, %r511, %r510, %p101;
	setp.eq.f32	%p320, %f128, 0fBF800000;
	selp.b32	%r513, 1072693248, %r512, %p320;
	mov.b64 	%fd429, {%r509, %r513};
	bra.uni 	BB4_252;

BB4_243:
	mov.f64 	%fd429, %fd428;

BB4_252:
	cvt.f64.f32	%fd400, %f119;
	mov.f32 	%f2712, 0f00000000;
	setp.eq.f32	%p321, %f128, 0f3F800000;
	selp.f64	%fd334, 0d3FF0000000000000, %fd429, %p321;
	cvt.f64.f32	%fd335, %f242;
	mul.f64 	%fd336, %fd335, %fd334;
	sub.f64 	%fd337, %fd104, %fd336;
	mul.f64 	%fd338, %fd72, %fd337;
	mul.f64 	%fd340, %fd400, %fd338;
	mul.f32 	%f1450, %f68, %f243;
	cvt.f64.f32	%fd341, %f1450;
	sub.f64 	%fd342, %fd341, %fd340;
	cvt.rn.f32.f64	%f1451, %fd342;
	add.f32 	%f244, %f217, %f243;
	add.f32 	%f245, %f218, %f1451;
	mul.f32 	%f246, %f119, %f134;
	setp.leu.f32	%p322, %f135, 0f3C23D70A;
	@%p322 bra 	BB4_254;

	div.rn.f32 	%f1452, %f136, %f135;
	add.f32 	%f2712, %f1452, 0fBF800000;

BB4_254:
	mov.f32 	%f2713, 0f00000000;
	@%p322 bra 	BB4_272;

	setp.eq.s64	%p324, %rd7, -9223372036854775808;
	cvt.f64.f32	%fd117, %f135;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r109}, %fd117;
	}
	abs.f64 	%fd118, %fd117;
	// Callseq Start 48
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd118;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd431, [retval0+0];
	
	//{
	}// Callseq End 48
	setp.lt.s32	%p325, %r109, 0;
	and.pred  	%p20, %p325, %p324;
	@!%p20 bra 	BB4_257;
	bra.uni 	BB4_256;

BB4_256:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r514}, %fd431;
	}
	xor.b32  	%r515, %r514, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r516, %temp}, %fd431;
	}
	mov.b64 	%fd431, {%r516, %r515};

BB4_257:
	setp.eq.f32	%p326, %f135, 0f00000000;
	@%p326 bra 	BB4_260;
	bra.uni 	BB4_258;

BB4_260:
	setp.lt.s32	%p329, %r102, 0;
	mov.u32 	%r517, 0;
	selp.b32	%r518, %r109, 0, %p324;
	or.b32  	%r519, %r518, 2146435072;
	selp.b32	%r520, %r519, %r518, %p329;
	mov.b64 	%fd431, {%r517, %r520};
	bra.uni 	BB4_261;

BB4_258:
	setp.gt.s32	%p327, %r109, -1;
	@%p327 bra 	BB4_261;

	cvt.rzi.f64.f64	%fd345, %fd277;
	setp.neu.f64	%p328, %fd345, 0d4000000000000000;
	selp.f64	%fd431, 0dFFF8000000000000, %fd431, %p328;

BB4_261:
	add.f64 	%fd432, %fd117, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r521}, %fd432;
	}
	and.b32  	%r522, %r521, 2146435072;
	setp.ne.s32	%p331, %r522, 2146435072;
	@%p331 bra 	BB4_262;

	setp.gtu.f64	%p332, %fd118, 0d7FF0000000000000;
	@%p332 bra 	BB4_271;

	and.b32  	%r523, %r102, 2147483647;
	setp.ne.s32	%p333, %r523, 2146435072;
	@%p333 bra 	BB4_266;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r524, %temp}, %fd277;
	}
	setp.eq.s32	%p334, %r524, 0;
	@%p334 bra 	BB4_270;
	bra.uni 	BB4_266;

BB4_270:
	setp.lt.s32	%p337, %r102, 0;
	mov.u32 	%r530, 0;
	setp.gt.f64	%p338, %fd118, 0d3FF0000000000000;
	selp.b32	%r531, 2146435072, 0, %p338;
	xor.b32  	%r532, %r531, 2146435072;
	selp.b32	%r533, %r532, %r531, %p337;
	setp.eq.f32	%p339, %f135, 0fBF800000;
	selp.b32	%r534, 1072693248, %r533, %p339;
	mov.b64 	%fd432, {%r530, %r534};
	bra.uni 	BB4_271;

BB4_262:
	mov.f64 	%fd432, %fd431;

BB4_271:
	setp.eq.f32	%p340, %f135, 0f3F800000;
	selp.f64	%fd347, 0d3FF0000000000000, %fd432, %p340;
	cvt.f64.f32	%fd348, %f136;
	div.rn.f64 	%fd349, %fd348, %fd347;
	cvt.rn.f32.f64	%f2713, %fd349;

BB4_272:
	mov.f32 	%f1454, 0f47C35000;
	min.f32 	%f1455, %f2713, %f1454;
	cvt.f64.f32	%fd129, %f1455;
	min.f32 	%f251, %f2712, %f1454;
	fma.rn.f32 	%f2683, %f251, %f155, %f2683;
	cvt.f64.f32	%fd130, %f155;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r110}, %fd130;
	}
	abs.f64 	%fd131, %fd130;
	// Callseq Start 49
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd131;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd434, [retval0+0];
	
	//{
	}// Callseq End 49
	setp.lt.s32	%p341, %r110, 0;
	setp.eq.s64	%p342, %rd7, -9223372036854775808;
	and.pred  	%p21, %p341, %p342;
	@!%p21 bra 	BB4_274;
	bra.uni 	BB4_273;

BB4_273:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r535}, %fd434;
	}
	xor.b32  	%r536, %r535, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r537, %temp}, %fd434;
	}
	mov.b64 	%fd434, {%r537, %r536};

BB4_274:
	setp.eq.f32	%p343, %f155, 0f00000000;
	@%p343 bra 	BB4_277;
	bra.uni 	BB4_275;

BB4_277:
	setp.lt.s32	%p346, %r102, 0;
	mov.u32 	%r538, 0;
	selp.b32	%r539, %r110, 0, %p342;
	or.b32  	%r540, %r539, 2146435072;
	selp.b32	%r541, %r540, %r539, %p346;
	mov.b64 	%fd434, {%r538, %r541};
	bra.uni 	BB4_278;

BB4_275:
	setp.gt.s32	%p344, %r110, -1;
	@%p344 bra 	BB4_278;

	cvt.rzi.f64.f64	%fd352, %fd277;
	setp.neu.f64	%p345, %fd352, 0d4000000000000000;
	selp.f64	%fd434, 0dFFF8000000000000, %fd434, %p345;

BB4_278:
	add.f64 	%fd435, %fd130, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r542}, %fd435;
	}
	and.b32  	%r543, %r542, 2146435072;
	setp.ne.s32	%p348, %r543, 2146435072;
	@%p348 bra 	BB4_279;

	setp.gtu.f64	%p349, %fd131, 0d7FF0000000000000;
	@%p349 bra 	BB4_288;

	and.b32  	%r544, %r102, 2147483647;
	setp.ne.s32	%p350, %r544, 2146435072;
	@%p350 bra 	BB4_283;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r545, %temp}, %fd277;
	}
	setp.eq.s32	%p351, %r545, 0;
	@%p351 bra 	BB4_287;
	bra.uni 	BB4_283;

BB4_287:
	setp.lt.s32	%p354, %r102, 0;
	mov.u32 	%r551, 0;
	setp.gt.f64	%p355, %fd131, 0d3FF0000000000000;
	selp.b32	%r552, 2146435072, 0, %p355;
	xor.b32  	%r553, %r552, 2146435072;
	selp.b32	%r554, %r553, %r552, %p354;
	setp.eq.f32	%p356, %f155, 0fBF800000;
	selp.b32	%r555, 1072693248, %r554, %p356;
	mov.b64 	%fd435, {%r551, %r555};
	bra.uni 	BB4_288;

BB4_279:
	mov.f64 	%fd435, %fd434;

BB4_288:
	setp.eq.f32	%p357, %f155, 0f3F800000;
	selp.f64	%fd354, 0d3FF0000000000000, %fd435, %p357;
	mul.f64 	%fd355, %fd129, %fd354;
	mul.f32 	%f1456, %f251, %f156;
	cvt.f64.f32	%fd356, %f1456;
	sub.f64 	%fd357, %fd356, %fd355;
	cvt.f64.f32	%fd358, %f2687;
	add.f64 	%fd359, %fd358, %fd357;
	cvt.rn.f32.f64	%f2687, %fd359;
	fma.rn.f32 	%f2682, %f251, %f197, %f2682;
	cvt.f64.f32	%fd142, %f197;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r111}, %fd142;
	}
	abs.f64 	%fd143, %fd142;
	// Callseq Start 50
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd143;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd437, [retval0+0];
	
	//{
	}// Callseq End 50
	setp.lt.s32	%p358, %r111, 0;
	and.pred  	%p22, %p358, %p342;
	@!%p22 bra 	BB4_290;
	bra.uni 	BB4_289;

BB4_289:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r556}, %fd437;
	}
	xor.b32  	%r557, %r556, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r558, %temp}, %fd437;
	}
	mov.b64 	%fd437, {%r558, %r557};

BB4_290:
	setp.eq.f32	%p360, %f197, 0f00000000;
	@%p360 bra 	BB4_293;
	bra.uni 	BB4_291;

BB4_293:
	setp.lt.s32	%p363, %r102, 0;
	mov.u32 	%r559, 0;
	selp.b32	%r560, %r111, 0, %p342;
	or.b32  	%r561, %r560, 2146435072;
	selp.b32	%r562, %r561, %r560, %p363;
	mov.b64 	%fd437, {%r559, %r562};
	bra.uni 	BB4_294;

BB4_291:
	setp.gt.s32	%p361, %r111, -1;
	@%p361 bra 	BB4_294;

	cvt.rzi.f64.f64	%fd362, %fd277;
	setp.neu.f64	%p362, %fd362, 0d4000000000000000;
	selp.f64	%fd437, 0dFFF8000000000000, %fd437, %p362;

BB4_294:
	add.f64 	%fd438, %fd142, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r563}, %fd438;
	}
	and.b32  	%r564, %r563, 2146435072;
	setp.ne.s32	%p365, %r564, 2146435072;
	@%p365 bra 	BB4_295;

	setp.gtu.f64	%p366, %fd143, 0d7FF0000000000000;
	@%p366 bra 	BB4_304;

	and.b32  	%r565, %r102, 2147483647;
	setp.ne.s32	%p367, %r565, 2146435072;
	@%p367 bra 	BB4_299;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r566, %temp}, %fd277;
	}
	setp.eq.s32	%p368, %r566, 0;
	@%p368 bra 	BB4_303;
	bra.uni 	BB4_299;

BB4_303:
	setp.lt.s32	%p371, %r102, 0;
	mov.u32 	%r572, 0;
	setp.gt.f64	%p372, %fd143, 0d3FF0000000000000;
	selp.b32	%r573, 2146435072, 0, %p372;
	xor.b32  	%r574, %r573, 2146435072;
	selp.b32	%r575, %r574, %r573, %p371;
	setp.eq.f32	%p373, %f197, 0fBF800000;
	selp.b32	%r576, 1072693248, %r575, %p373;
	mov.b64 	%fd438, {%r572, %r576};
	bra.uni 	BB4_304;

BB4_295:
	mov.f64 	%fd438, %fd437;

BB4_304:
	setp.eq.f32	%p374, %f197, 0f3F800000;
	selp.f64	%fd364, 0d3FF0000000000000, %fd438, %p374;
	mul.f64 	%fd365, %fd129, %fd364;
	mul.f32 	%f1457, %f251, %f198;
	cvt.f64.f32	%fd366, %f1457;
	sub.f64 	%fd367, %fd366, %fd365;
	cvt.f64.f32	%fd368, %f2686;
	add.f64 	%fd369, %fd368, %fd367;
	cvt.rn.f32.f64	%f2686, %fd369;
	fma.rn.f32 	%f2681, %f251, %f246, %f2681;
	cvt.f64.f32	%fd154, %f246;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r112}, %fd154;
	}
	abs.f64 	%fd155, %fd154;
	// Callseq Start 51
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd155;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd440, [retval0+0];
	
	//{
	}// Callseq End 51
	setp.lt.s32	%p375, %r112, 0;
	and.pred  	%p23, %p375, %p342;
	@!%p23 bra 	BB4_306;
	bra.uni 	BB4_305;

BB4_305:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r577}, %fd440;
	}
	xor.b32  	%r578, %r577, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r579, %temp}, %fd440;
	}
	mov.b64 	%fd440, {%r579, %r578};

BB4_306:
	setp.eq.f32	%p377, %f246, 0f00000000;
	@%p377 bra 	BB4_309;
	bra.uni 	BB4_307;

BB4_309:
	setp.lt.s32	%p380, %r102, 0;
	mov.u32 	%r580, 0;
	selp.b32	%r581, %r112, 0, %p342;
	or.b32  	%r582, %r581, 2146435072;
	selp.b32	%r583, %r582, %r581, %p380;
	mov.b64 	%fd440, {%r580, %r583};
	bra.uni 	BB4_310;

BB4_307:
	setp.gt.s32	%p378, %r112, -1;
	@%p378 bra 	BB4_310;

	cvt.rzi.f64.f64	%fd372, %fd277;
	setp.neu.f64	%p379, %fd372, 0d4000000000000000;
	selp.f64	%fd440, 0dFFF8000000000000, %fd440, %p379;

BB4_310:
	add.f64 	%fd441, %fd154, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r584}, %fd441;
	}
	and.b32  	%r585, %r584, 2146435072;
	setp.ne.s32	%p382, %r585, 2146435072;
	@%p382 bra 	BB4_311;

	setp.gtu.f64	%p383, %fd155, 0d7FF0000000000000;
	@%p383 bra 	BB4_320;

	and.b32  	%r586, %r102, 2147483647;
	setp.ne.s32	%p384, %r586, 2146435072;
	@%p384 bra 	BB4_315;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r587, %temp}, %fd277;
	}
	setp.eq.s32	%p385, %r587, 0;
	@%p385 bra 	BB4_319;
	bra.uni 	BB4_315;

BB4_319:
	setp.lt.s32	%p388, %r102, 0;
	mov.u32 	%r593, 0;
	setp.gt.f64	%p389, %fd155, 0d3FF0000000000000;
	selp.b32	%r594, 2146435072, 0, %p389;
	xor.b32  	%r595, %r594, 2146435072;
	selp.b32	%r596, %r595, %r594, %p388;
	setp.eq.f32	%p390, %f246, 0fBF800000;
	selp.b32	%r597, 1072693248, %r596, %p390;
	mov.b64 	%fd441, {%r593, %r597};
	bra.uni 	BB4_320;

BB4_311:
	mov.f64 	%fd441, %fd440;

BB4_320:
	setp.eq.f32	%p391, %f246, 0f3F800000;
	selp.f64	%fd374, 0d3FF0000000000000, %fd441, %p391;
	mul.f64 	%fd375, %fd129, %fd374;
	mul.f32 	%f1458, %f251, 0f00000000;
	cvt.f64.f32	%fd376, %f1458;
	sub.f64 	%fd377, %fd376, %fd375;
	cvt.f64.f32	%fd378, %f2685;
	add.f64 	%fd379, %fd378, %fd377;
	cvt.rn.f32.f64	%f2685, %fd379;
	fma.rn.f32 	%f2680, %f251, %f244, %f2680;
	mul.f32 	%f259, %f251, %f245;
	cvt.f64.f32	%fd166, %f244;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r113}, %fd166;
	}
	abs.f64 	%fd167, %fd166;
	// Callseq Start 52
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd167;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd277;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd443, [retval0+0];
	
	//{
	}// Callseq End 52
	setp.lt.s32	%p392, %r113, 0;
	and.pred  	%p24, %p392, %p342;
	@!%p24 bra 	BB4_322;
	bra.uni 	BB4_321;

BB4_321:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r598}, %fd443;
	}
	xor.b32  	%r599, %r598, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r600, %temp}, %fd443;
	}
	mov.b64 	%fd443, {%r600, %r599};

BB4_322:
	setp.eq.f32	%p394, %f244, 0f00000000;
	@%p394 bra 	BB4_325;
	bra.uni 	BB4_323;

BB4_325:
	setp.lt.s32	%p397, %r102, 0;
	mov.u32 	%r601, 0;
	selp.b32	%r602, %r113, 0, %p342;
	or.b32  	%r603, %r602, 2146435072;
	selp.b32	%r604, %r603, %r602, %p397;
	mov.b64 	%fd443, {%r601, %r604};
	bra.uni 	BB4_326;

BB4_323:
	setp.gt.s32	%p395, %r113, -1;
	@%p395 bra 	BB4_326;

	cvt.rzi.f64.f64	%fd382, %fd277;
	setp.neu.f64	%p396, %fd382, 0d4000000000000000;
	selp.f64	%fd443, 0dFFF8000000000000, %fd443, %p396;

BB4_326:
	add.f64 	%fd444, %fd166, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r605}, %fd444;
	}
	and.b32  	%r606, %r605, 2146435072;
	setp.ne.s32	%p399, %r606, 2146435072;
	@%p399 bra 	BB4_327;

	setp.gtu.f64	%p400, %fd167, 0d7FF0000000000000;
	@%p400 bra 	BB4_336;

	and.b32  	%r607, %r102, 2147483647;
	setp.ne.s32	%p401, %r607, 2146435072;
	@%p401 bra 	BB4_331;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r608, %temp}, %fd277;
	}
	setp.eq.s32	%p402, %r608, 0;
	@%p402 bra 	BB4_335;
	bra.uni 	BB4_331;

BB4_335:
	setp.lt.s32	%p405, %r102, 0;
	mov.u32 	%r614, 0;
	setp.gt.f64	%p406, %fd167, 0d3FF0000000000000;
	selp.b32	%r615, 2146435072, 0, %p406;
	xor.b32  	%r616, %r615, 2146435072;
	selp.b32	%r617, %r616, %r615, %p405;
	setp.eq.f32	%p407, %f244, 0fBF800000;
	selp.b32	%r618, 1072693248, %r617, %p407;
	mov.b64 	%fd444, {%r614, %r618};
	bra.uni 	BB4_336;

BB4_327:
	mov.f64 	%fd444, %fd443;

BB4_336:
	setp.eq.f32	%p408, %f244, 0f3F800000;
	selp.f64	%fd384, 0d3FF0000000000000, %fd444, %p408;
	mul.f64 	%fd385, %fd129, %fd384;
	cvt.f64.f32	%fd386, %f259;
	sub.f64 	%fd387, %fd386, %fd385;
	cvt.f64.f32	%fd388, %f2684;
	add.f64 	%fd389, %fd388, %fd387;
	cvt.rn.f32.f64	%f2684, %fd389;
	add.s32 	%r764, %r764, 1;
	setp.lt.s32	%p409, %r764, %r141;
	@%p409 bra 	BB4_78;

	add.s32 	%r763, %r763, 1;
	setp.lt.s32	%p410, %r763, %r141;
	@%p410 bra 	BB4_77;

BB4_338:
	ld.param.u32 	%r729, [_Z24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_i_param_4];
	div.rn.f32 	%f1459, %f2683, %f2687;
	mov.f32 	%f1460, 0fBF800000;
	max.f32 	%f1461, %f1459, %f1460;
	mov.f32 	%f1462, 0f3F800000;
	min.f32 	%f1463, %f1461, %f1462;
	div.rn.f32 	%f1464, %f2682, %f2686;
	max.f32 	%f1465, %f1464, %f1460;
	min.f32 	%f1466, %f1465, %f1462;
	div.rn.f32 	%f1467, %f2681, %f2685;
	mov.f32 	%f1468, 0fC2C80000;
	max.f32 	%f1469, %f1467, %f1468;
	mov.f32 	%f1470, 0f42C80000;
	min.f32 	%f1471, %f1469, %f1470;
	div.rn.f32 	%f1472, %f2680, %f2684;
	mov.f32 	%f1473, 0fBF000000;
	max.f32 	%f1474, %f1472, %f1473;
	min.f32 	%f1476, %f1474, %f592;
	mul.f32 	%f1477, %f1471, 0f3F000000;
	setp.lt.s32	%p411, %r762, 5;
	selp.f32	%f1478, %f1477, %f1471, %p411;
	sub.f32 	%f2725, %f2725, %f1463;
	sub.f32 	%f2724, %f2724, %f1466;
	sub.f32 	%f1479, %f2723, %f1478;
	sub.f32 	%f1480, %f2722, %f1476;
	max.f32 	%f2723, %f1479, %f1462;
	max.f32 	%f1481, %f1480, %f592;
	min.f32 	%f2722, %f1481, %f60;
	add.s32 	%r762, %r762, 1;
	setp.lt.s32	%p412, %r762, %r729;
	@%p412 bra 	BB4_75;

BB4_339:
	mov.f32 	%f2801, 0f00000000;
	mov.f32 	%f2742, %f2801;
	mov.f32 	%f2743, %f2801;
	mov.f32 	%f2744, %f2801;
	mov.f32 	%f2745, %f2801;
	mov.f32 	%f2746, %f2801;
	mov.f32 	%f2747, %f2801;
	mov.f32 	%f2748, %f2801;
	mov.f32 	%f2749, %f2801;
	mov.f32 	%f2750, %f2801;
	mov.f32 	%f2751, %f2801;
	mov.f32 	%f2752, %f2801;
	mov.f32 	%f2753, %f2801;
	mov.f32 	%f2754, %f2801;
	mov.f32 	%f2755, %f2801;
	mov.f32 	%f2756, %f2801;
	mov.f32 	%f2784, %f2801;
	@%p32 bra 	BB4_424;

	div.rn.f32 	%f1514, %f2723, 0fC0206C98;
	div.rn.f32 	%f277, %f1514, %f2722;
	div.rn.f32 	%f278, %f277, %f2722;
	mov.u32 	%r619, 0;
	mov.f32 	%f2742, 0f00000000;
	mov.f32 	%f2743, %f2742;
	mov.f32 	%f2744, %f2742;
	mov.f32 	%f2745, %f2742;
	mov.f32 	%f2746, %f2742;
	mov.f32 	%f2747, %f2742;
	mov.f32 	%f2748, %f2742;
	mov.f32 	%f2749, %f2742;
	mov.f32 	%f2750, %f2742;
	mov.f32 	%f2751, %f2742;
	mov.f32 	%f2752, %f2742;
	mov.f32 	%f2753, %f2742;
	mov.f32 	%f2754, %f2742;
	mov.f32 	%f2755, %f2742;
	mov.f32 	%f2756, %f2742;
	mov.f32 	%f2784, %f2742;
	mov.u32 	%r765, %r619;

BB4_341:
	cvt.rn.f32.s32	%f1515, %r765;
	sub.f32 	%f1516, %f1515, %f2725;
	add.f32 	%f295, %f1516, 0f3F000000;
	sqrt.rn.f32 	%f296, %f40;
	mul.f32 	%f297, %f295, %f296;
	abs.f32 	%f298, %f297;
	mul.f32 	%f299, %f297, %f297;
	add.f32 	%f300, %f1516, 0fBF000000;
	mul.f32 	%f301, %f300, %f296;
	abs.f32 	%f302, %f301;
	mul.f32 	%f303, %f301, %f301;
	add.s32 	%r119, %r765, %r6;
	add.f32 	%f1517, %f1515, 0f3F000000;
	sub.f32 	%f1518, %f1517, %f2725;
	div.rn.f32 	%f304, %f1518, %f2722;
	mov.f32 	%f1519, 0f3F800000;
	cvt.rzi.f32.f32	%f1520, %f1519;
	add.f32 	%f1521, %f1520, %f1520;
	mov.f32 	%f1522, 0f40000000;
	sub.f32 	%f1523, %f1522, %f1521;
	abs.f32 	%f305, %f1523;
	setp.eq.f32	%p414, %f305, 0f3F800000;
	abs.f32 	%f306, %f304;
	setp.lt.f32	%p415, %f306, 0f00800000;
	mul.f32 	%f1524, %f306, 0f4B800000;
	selp.f32	%f1525, 0fC3170000, 0fC2FE0000, %p415;
	selp.f32	%f1526, %f1524, %f306, %p415;
	mov.b32 	 %r623, %f1526;
	and.b32  	%r624, %r623, 8388607;
	or.b32  	%r625, %r624, 1065353216;
	mov.b32 	 %f1527, %r625;
	shr.u32 	%r626, %r623, 23;
	cvt.rn.f32.u32	%f1528, %r626;
	add.f32 	%f1529, %f1525, %f1528;
	setp.gt.f32	%p416, %f1527, 0f3FB504F3;
	mul.f32 	%f1530, %f1527, 0f3F000000;
	add.f32 	%f1531, %f1529, 0f3F800000;
	selp.f32	%f1532, %f1530, %f1527, %p416;
	selp.f32	%f1533, %f1531, %f1529, %p416;
	add.f32 	%f307, %f1532, 0fBF800000;
	add.f32 	%f308, %f1532, 0f3F800000;
	add.f32 	%f309, %f307, %f307;
	mov.f32 	%f1534, 0f3F317200;
	mul.rn.f32 	%f310, %f1533, %f1534;
	mov.f32 	%f1535, 0f35BFBE8E;
	mul.rn.f32 	%f311, %f1533, %f1535;
	setp.lt.f32	%p417, %f304, 0f00000000;
	and.pred  	%p25, %p417, %p414;
	add.f32 	%f1536, %f304, %f304;
	selp.f32	%f312, %f1536, 0f00000000, %p414;
	add.f32 	%f1537, %f306, 0f40000000;
	mov.b32 	 %r120, %f1537;
	add.f32 	%f313, %f304, 0f40000000;
	selp.f32	%f314, 0fFF800000, 0f7F800000, %p25;
	add.f32 	%f1538, %f1515, 0fBF000000;
	sub.f32 	%f1539, %f1538, %f2725;
	div.rn.f32 	%f315, %f1539, %f2722;
	abs.f32 	%f316, %f315;
	setp.lt.f32	%p418, %f316, 0f00800000;
	mul.f32 	%f1540, %f316, 0f4B800000;
	selp.f32	%f1541, 0fC3170000, 0fC2FE0000, %p418;
	selp.f32	%f1542, %f1540, %f316, %p418;
	mov.b32 	 %r627, %f1542;
	and.b32  	%r628, %r627, 8388607;
	or.b32  	%r629, %r628, 1065353216;
	mov.b32 	 %f1543, %r629;
	shr.u32 	%r630, %r627, 23;
	cvt.rn.f32.u32	%f1544, %r630;
	add.f32 	%f1545, %f1541, %f1544;
	setp.gt.f32	%p419, %f1543, 0f3FB504F3;
	mul.f32 	%f1546, %f1543, 0f3F000000;
	add.f32 	%f1547, %f1545, 0f3F800000;
	selp.f32	%f1548, %f1546, %f1543, %p419;
	selp.f32	%f1549, %f1547, %f1545, %p419;
	add.f32 	%f317, %f1548, 0fBF800000;
	add.f32 	%f318, %f1548, 0f3F800000;
	add.f32 	%f319, %f317, %f317;
	mul.rn.f32 	%f320, %f1549, %f1534;
	mul.rn.f32 	%f321, %f1549, %f1535;
	setp.lt.f32	%p420, %f315, 0f00000000;
	and.pred  	%p26, %p420, %p414;
	add.f32 	%f1550, %f315, %f315;
	selp.f32	%f322, %f1550, 0f00000000, %p414;
	add.f32 	%f1551, %f316, 0f40000000;
	mov.b32 	 %r121, %f1551;
	add.f32 	%f323, %f315, 0f40000000;
	selp.f32	%f324, 0fFF800000, 0f7F800000, %p26;
	mov.b32 	 %r631, %f301;
	and.b32  	%r122, %r631, -2147483648;
	mov.b32 	 %r632, %f297;
	and.b32  	%r123, %r632, -2147483648;
	setp.geu.f32	%p27, %f304, 0f00000000;
	setp.geu.f32	%p28, %f315, 0f00000000;
	mov.u32 	%r766, %r619;

BB4_342:
	setp.ltu.f32	%p421, %f298, 0f3F800000;
	@%p421 bra 	BB4_344;
	bra.uni 	BB4_343;

BB4_344:
	mov.f32 	%f1570, 0f3BA0C9F8;
	mov.f32 	%f1571, 0fBA1268FB;
	fma.rn.f32 	%f1572, %f1571, %f299, %f1570;
	mov.f32 	%f1573, 0fBCDABFD4;
	fma.rn.f32 	%f1574, %f1572, %f299, %f1573;
	mov.f32 	%f1575, 0f3DE70331;
	fma.rn.f32 	%f1576, %f1574, %f299, %f1575;
	mov.f32 	%f1577, 0fBEC09330;
	fma.rn.f32 	%f1578, %f1576, %f299, %f1577;
	mov.f32 	%f1579, 0f3F906EBA;
	fma.rn.f32 	%f1580, %f1578, %f299, %f1579;
	mul.f32 	%f2758, %f297, %f1580;
	bra.uni 	BB4_345;

BB4_343:
	setp.ltu.f32	%p422, %f298, 0f407AD445;
	mov.f32 	%f1552, 0f3A03BB71;
	mov.f32 	%f1553, 0fB7B730FB;
	fma.rn.f32 	%f1554, %f1553, %f298, %f1552;
	mov.f32 	%f1555, 0fBBACA3B3;
	fma.rn.f32 	%f1556, %f1554, %f298, %f1555;
	mov.f32 	%f1557, 0f3D0A7445;
	fma.rn.f32 	%f1558, %f1556, %f298, %f1557;
	mov.f32 	%f1559, 0fBE1B3B75;
	fma.rn.f32 	%f1560, %f1558, %f298, %f1559;
	mov.f32 	%f1561, 0fBF6B385A;
	fma.rn.f32 	%f1562, %f1560, %f298, %f1561;
	mov.f32 	%f1563, 0fBFD0316E;
	fma.rn.f32 	%f1564, %f1562, %f298, %f1563;
	mov.f32 	%f1565, 0fBA031CCE;
	fma.rn.f32 	%f1566, %f1564, %f298, %f1565;
	ex2.approx.ftz.f32 	%f1567, %f1566;
	sub.f32 	%f1569, %f1519, %f1567;
	mov.b32 	 %r633, %f1569;
	selp.b32	%r634, %r633, 1065353216, %p422;
	or.b32  	%r635, %r634, %r123;
	mov.b32 	 %f2758, %r635;

BB4_345:
	setp.ltu.f32	%p423, %f302, 0f3F800000;
	@%p423 bra 	BB4_347;
	bra.uni 	BB4_346;

BB4_347:
	mov.f32 	%f1599, 0f3BA0C9F8;
	mov.f32 	%f1600, 0fBA1268FB;
	fma.rn.f32 	%f1601, %f1600, %f303, %f1599;
	mov.f32 	%f1602, 0fBCDABFD4;
	fma.rn.f32 	%f1603, %f1601, %f303, %f1602;
	mov.f32 	%f1604, 0f3DE70331;
	fma.rn.f32 	%f1605, %f1603, %f303, %f1604;
	mov.f32 	%f1606, 0fBEC09330;
	fma.rn.f32 	%f1607, %f1605, %f303, %f1606;
	mov.f32 	%f1608, 0f3F906EBA;
	fma.rn.f32 	%f1609, %f1607, %f303, %f1608;
	mul.f32 	%f2759, %f301, %f1609;
	bra.uni 	BB4_348;

BB4_346:
	setp.ltu.f32	%p424, %f302, 0f407AD445;
	mov.f32 	%f1581, 0f3A03BB71;
	mov.f32 	%f1582, 0fB7B730FB;
	fma.rn.f32 	%f1583, %f1582, %f302, %f1581;
	mov.f32 	%f1584, 0fBBACA3B3;
	fma.rn.f32 	%f1585, %f1583, %f302, %f1584;
	mov.f32 	%f1586, 0f3D0A7445;
	fma.rn.f32 	%f1587, %f1585, %f302, %f1586;
	mov.f32 	%f1588, 0fBE1B3B75;
	fma.rn.f32 	%f1589, %f1587, %f302, %f1588;
	mov.f32 	%f1590, 0fBF6B385A;
	fma.rn.f32 	%f1591, %f1589, %f302, %f1590;
	mov.f32 	%f1592, 0fBFD0316E;
	fma.rn.f32 	%f1593, %f1591, %f302, %f1592;
	mov.f32 	%f1594, 0fBA031CCE;
	fma.rn.f32 	%f1595, %f1593, %f302, %f1594;
	ex2.approx.ftz.f32 	%f1596, %f1595;
	sub.f32 	%f1598, %f1519, %f1596;
	mov.b32 	 %r636, %f1598;
	selp.b32	%r637, %r636, 1065353216, %p424;
	or.b32  	%r638, %r637, %r122;
	mov.b32 	 %f2759, %r638;

BB4_348:
	sub.f32 	%f1610, %f2758, %f2759;
	mul.f32 	%f347, %f1610, 0f3F000000;
	cvt.rn.f32.s32	%f348, %r766;
	sub.f32 	%f349, %f348, %f2724;
	add.f32 	%f350, %f349, 0f3F000000;
	mul.f32 	%f351, %f350, %f296;
	abs.f32 	%f352, %f351;
	setp.ltu.f32	%p425, %f352, 0f3F800000;
	@%p425 bra 	BB4_350;
	bra.uni 	BB4_349;

BB4_350:
	mul.f32 	%f1629, %f351, %f351;
	mov.f32 	%f1630, 0f3BA0C9F8;
	mov.f32 	%f1631, 0fBA1268FB;
	fma.rn.f32 	%f1632, %f1631, %f1629, %f1630;
	mov.f32 	%f1633, 0fBCDABFD4;
	fma.rn.f32 	%f1634, %f1632, %f1629, %f1633;
	mov.f32 	%f1635, 0f3DE70331;
	fma.rn.f32 	%f1636, %f1634, %f1629, %f1635;
	mov.f32 	%f1637, 0fBEC09330;
	fma.rn.f32 	%f1638, %f1636, %f1629, %f1637;
	mov.f32 	%f1639, 0f3F906EBA;
	fma.rn.f32 	%f1640, %f1638, %f1629, %f1639;
	mul.f32 	%f2760, %f351, %f1640;
	bra.uni 	BB4_351;

BB4_349:
	mov.f32 	%f1611, 0f3A03BB71;
	mov.f32 	%f1612, 0fB7B730FB;
	fma.rn.f32 	%f1613, %f1612, %f352, %f1611;
	mov.f32 	%f1614, 0fBBACA3B3;
	fma.rn.f32 	%f1615, %f1613, %f352, %f1614;
	mov.f32 	%f1616, 0f3D0A7445;
	fma.rn.f32 	%f1617, %f1615, %f352, %f1616;
	mov.f32 	%f1618, 0fBE1B3B75;
	fma.rn.f32 	%f1619, %f1617, %f352, %f1618;
	mov.f32 	%f1620, 0fBF6B385A;
	fma.rn.f32 	%f1621, %f1619, %f352, %f1620;
	mov.f32 	%f1622, 0fBFD0316E;
	fma.rn.f32 	%f1623, %f1621, %f352, %f1622;
	mov.f32 	%f1624, 0fBA031CCE;
	fma.rn.f32 	%f1625, %f1623, %f352, %f1624;
	ex2.approx.ftz.f32 	%f1626, %f1625;
	sub.f32 	%f1628, %f1519, %f1626;
	mov.b32 	 %r639, %f1628;
	setp.ltu.f32	%p426, %f352, 0f407AD445;
	selp.b32	%r640, %r639, 1065353216, %p426;
	mov.b32 	 %r641, %f351;
	and.b32  	%r642, %r641, -2147483648;
	or.b32  	%r643, %r640, %r642;
	mov.b32 	 %f2760, %r643;

BB4_351:
	add.f32 	%f356, %f349, 0fBF000000;
	mul.f32 	%f357, %f356, %f296;
	abs.f32 	%f358, %f357;
	setp.ltu.f32	%p427, %f358, 0f3F800000;
	@%p427 bra 	BB4_353;
	bra.uni 	BB4_352;

BB4_353:
	mul.f32 	%f1659, %f357, %f357;
	mov.f32 	%f1660, 0f3BA0C9F8;
	mov.f32 	%f1661, 0fBA1268FB;
	fma.rn.f32 	%f1662, %f1661, %f1659, %f1660;
	mov.f32 	%f1663, 0fBCDABFD4;
	fma.rn.f32 	%f1664, %f1662, %f1659, %f1663;
	mov.f32 	%f1665, 0f3DE70331;
	fma.rn.f32 	%f1666, %f1664, %f1659, %f1665;
	mov.f32 	%f1667, 0fBEC09330;
	fma.rn.f32 	%f1668, %f1666, %f1659, %f1667;
	mov.f32 	%f1669, 0f3F906EBA;
	fma.rn.f32 	%f1670, %f1668, %f1659, %f1669;
	mul.f32 	%f2761, %f357, %f1670;
	bra.uni 	BB4_354;

BB4_352:
	mov.f32 	%f1641, 0f3A03BB71;
	mov.f32 	%f1642, 0fB7B730FB;
	fma.rn.f32 	%f1643, %f1642, %f358, %f1641;
	mov.f32 	%f1644, 0fBBACA3B3;
	fma.rn.f32 	%f1645, %f1643, %f358, %f1644;
	mov.f32 	%f1646, 0f3D0A7445;
	fma.rn.f32 	%f1647, %f1645, %f358, %f1646;
	mov.f32 	%f1648, 0fBE1B3B75;
	fma.rn.f32 	%f1649, %f1647, %f358, %f1648;
	mov.f32 	%f1650, 0fBF6B385A;
	fma.rn.f32 	%f1651, %f1649, %f358, %f1650;
	mov.f32 	%f1652, 0fBFD0316E;
	fma.rn.f32 	%f1653, %f1651, %f358, %f1652;
	mov.f32 	%f1654, 0fBA031CCE;
	fma.rn.f32 	%f1655, %f1653, %f358, %f1654;
	ex2.approx.ftz.f32 	%f1656, %f1655;
	sub.f32 	%f1658, %f1519, %f1656;
	mov.b32 	 %r644, %f1658;
	setp.ltu.f32	%p428, %f358, 0f407AD445;
	selp.b32	%r645, %r644, 1065353216, %p428;
	mov.b32 	 %r646, %f357;
	and.b32  	%r647, %r646, -2147483648;
	or.b32  	%r648, %r645, %r647;
	mov.b32 	 %f2761, %r648;

BB4_354:
	sub.f32 	%f1673, %f2760, %f2761;
	mul.f32 	%f362, %f1673, 0f3F000000;
	mad.lo.s32 	%r649, %r766, %r141, %r119;
	shl.b32 	%r650, %r649, 2;
	mov.u32 	%r651, _ZZ24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_iE4s_bg;
	add.s32 	%r652, %r651, %r650;
	mul.f32 	%f1674, %f347, %f2723;
	ld.shared.f32 	%f1675, [%r652];
	fma.rn.f32 	%f363, %f362, %f1674, %f1675;
	mov.u32 	%r653, _ZZ24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_iE6s_data;
	add.s32 	%r654, %r653, %r650;
	ld.shared.f32 	%f364, [%r654];
	// inline asm
	rcp.approx.ftz.f32 %f1671,%f308;
	// inline asm
	mul.f32 	%f1676, %f1671, %f309;
	mul.f32 	%f1677, %f1676, %f1676;
	mov.f32 	%f1678, 0f3C4CAF63;
	mov.f32 	%f1679, 0f3B18F0FE;
	fma.rn.f32 	%f1680, %f1679, %f1677, %f1678;
	mov.f32 	%f1681, 0f3DAAAABD;
	fma.rn.f32 	%f1682, %f1680, %f1677, %f1681;
	mul.rn.f32 	%f1683, %f1682, %f1677;
	mul.rn.f32 	%f1684, %f1683, %f1676;
	sub.f32 	%f1685, %f307, %f1676;
	neg.f32 	%f1686, %f1676;
	add.f32 	%f1687, %f1685, %f1685;
	fma.rn.f32 	%f1688, %f1686, %f307, %f1687;
	mul.rn.f32 	%f1689, %f1671, %f1688;
	add.f32 	%f1690, %f1684, %f1676;
	sub.f32 	%f1691, %f1676, %f1690;
	add.f32 	%f1692, %f1684, %f1691;
	add.f32 	%f1693, %f1689, %f1692;
	add.f32 	%f1694, %f1690, %f1693;
	sub.f32 	%f1695, %f1690, %f1694;
	add.f32 	%f1696, %f1693, %f1695;
	add.f32 	%f1697, %f310, %f1694;
	sub.f32 	%f1698, %f310, %f1697;
	add.f32 	%f1699, %f1694, %f1698;
	add.f32 	%f1700, %f1696, %f1699;
	add.f32 	%f1701, %f311, %f1700;
	add.f32 	%f1702, %f1697, %f1701;
	sub.f32 	%f1703, %f1697, %f1702;
	add.f32 	%f1704, %f1701, %f1703;
	mul.rn.f32 	%f1706, %f1522, %f1702;
	neg.f32 	%f1707, %f1706;
	fma.rn.f32 	%f1708, %f1522, %f1702, %f1707;
	fma.rn.f32 	%f1709, %f1522, %f1704, %f1708;
	mov.f32 	%f1710, 0f00000000;
	fma.rn.f32 	%f1711, %f1710, %f1702, %f1709;
	add.rn.f32 	%f1712, %f1706, %f1711;
	neg.f32 	%f1713, %f1712;
	add.rn.f32 	%f1714, %f1706, %f1713;
	add.rn.f32 	%f1715, %f1714, %f1711;
	mov.b32 	 %r655, %f1712;
	setp.eq.s32	%p429, %r655, 1118925336;
	add.s32 	%r656, %r655, -1;
	mov.b32 	 %f1716, %r656;
	add.f32 	%f1717, %f1715, 0f37000000;
	selp.f32	%f1718, %f1716, %f1712, %p429;
	selp.f32	%f365, %f1717, %f1715, %p429;
	mul.f32 	%f1719, %f1718, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1720, %f1719;
	mov.f32 	%f1721, 0fBF317200;
	fma.rn.f32 	%f1722, %f1720, %f1721, %f1718;
	mov.f32 	%f1723, 0fB5BFBE8E;
	fma.rn.f32 	%f1724, %f1720, %f1723, %f1722;
	mul.f32 	%f1725, %f1724, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1726, %f1725;
	add.f32 	%f1727, %f1720, 0f00000000;
	ex2.approx.f32 	%f1728, %f1727;
	mul.f32 	%f1729, %f1726, %f1728;
	setp.lt.f32	%p430, %f1718, 0fC2D20000;
	selp.f32	%f1730, 0f00000000, %f1729, %p430;
	setp.gt.f32	%p431, %f1718, 0f42D20000;
	selp.f32	%f2762, 0f7F800000, %f1730, %p431;
	setp.eq.f32	%p432, %f2762, 0f7F800000;
	@%p432 bra 	BB4_356;

	fma.rn.f32 	%f2762, %f2762, %f365, %f2762;

BB4_356:
	mov.b32 	 %r657, %f2762;
	xor.b32  	%r658, %r657, -2147483648;
	mov.b32 	 %f1731, %r658;
	selp.f32	%f369, %f1731, %f2762, %p25;
	setp.eq.f32	%p433, %f304, 0f00000000;
	selp.f32	%f2763, %f312, %f369, %p433;
	@%p27 bra 	BB4_358;

	cvt.rzi.f32.f32	%f1733, %f1522;
	setp.neu.f32	%p434, %f1733, 0f40000000;
	selp.f32	%f2763, 0f7FFFFFFF, %f369, %p434;

BB4_358:
	setp.gtu.f32	%p435, %f306, 0f7F800000;
	selp.f32	%f1736, %f313, %f2763, %p435;
	setp.neu.f32	%p436, %f306, 0f7F800000;
	selp.f32	%f1737, %f1736, %f314, %p436;
	setp.gt.s32	%p437, %r120, 2139095039;
	selp.f32	%f1738, %f1737, %f2763, %p437;
	mul.f32 	%f1739, %f1738, 0fBF000000;
	setp.eq.f32	%p438, %f304, 0f3F800000;
	selp.f32	%f1740, 0fBF000000, %f1739, %p438;
	mul.f32 	%f1741, %f1740, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1742, %f1741;
	fma.rn.f32 	%f1744, %f1742, %f1721, %f1740;
	fma.rn.f32 	%f1746, %f1742, %f1723, %f1744;
	mul.f32 	%f1747, %f1746, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1748, %f1747;
	add.f32 	%f1749, %f1742, 0f00000000;
	ex2.approx.f32 	%f1750, %f1749;
	mul.f32 	%f1751, %f1748, %f1750;
	setp.lt.f32	%p439, %f1740, 0fC2D20000;
	selp.f32	%f1752, 0f00000000, %f1751, %p439;
	setp.gt.f32	%p440, %f1740, 0f42D20000;
	selp.f32	%f373, 0f7F800000, %f1752, %p440;
	// inline asm
	rcp.approx.ftz.f32 %f1734,%f318;
	// inline asm
	mul.f32 	%f1753, %f1734, %f319;
	mul.f32 	%f1754, %f1753, %f1753;
	fma.rn.f32 	%f1757, %f1679, %f1754, %f1678;
	fma.rn.f32 	%f1759, %f1757, %f1754, %f1681;
	mul.rn.f32 	%f1760, %f1759, %f1754;
	mul.rn.f32 	%f1761, %f1760, %f1753;
	sub.f32 	%f1762, %f317, %f1753;
	neg.f32 	%f1763, %f1753;
	add.f32 	%f1764, %f1762, %f1762;
	fma.rn.f32 	%f1765, %f1763, %f317, %f1764;
	mul.rn.f32 	%f1766, %f1734, %f1765;
	add.f32 	%f1767, %f1761, %f1753;
	sub.f32 	%f1768, %f1753, %f1767;
	add.f32 	%f1769, %f1761, %f1768;
	add.f32 	%f1770, %f1766, %f1769;
	add.f32 	%f1771, %f1767, %f1770;
	sub.f32 	%f1772, %f1767, %f1771;
	add.f32 	%f1773, %f1770, %f1772;
	add.f32 	%f1774, %f320, %f1771;
	sub.f32 	%f1775, %f320, %f1774;
	add.f32 	%f1776, %f1771, %f1775;
	add.f32 	%f1777, %f1773, %f1776;
	add.f32 	%f1778, %f321, %f1777;
	add.f32 	%f1779, %f1774, %f1778;
	sub.f32 	%f1780, %f1774, %f1779;
	add.f32 	%f1781, %f1778, %f1780;
	mul.rn.f32 	%f1783, %f1522, %f1779;
	neg.f32 	%f1784, %f1783;
	fma.rn.f32 	%f1785, %f1522, %f1779, %f1784;
	fma.rn.f32 	%f1786, %f1522, %f1781, %f1785;
	fma.rn.f32 	%f1788, %f1710, %f1779, %f1786;
	add.rn.f32 	%f1789, %f1783, %f1788;
	neg.f32 	%f1790, %f1789;
	add.rn.f32 	%f1791, %f1783, %f1790;
	add.rn.f32 	%f1792, %f1791, %f1788;
	mov.b32 	 %r659, %f1789;
	setp.eq.s32	%p441, %r659, 1118925336;
	add.s32 	%r660, %r659, -1;
	mov.b32 	 %f1793, %r660;
	add.f32 	%f1794, %f1792, 0f37000000;
	selp.f32	%f1795, %f1793, %f1789, %p441;
	selp.f32	%f374, %f1794, %f1792, %p441;
	mul.f32 	%f1796, %f1795, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1797, %f1796;
	fma.rn.f32 	%f1798, %f1797, %f1721, %f1795;
	fma.rn.f32 	%f1799, %f1797, %f1723, %f1798;
	mul.f32 	%f1800, %f1799, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1801, %f1800;
	add.f32 	%f1802, %f1797, 0f00000000;
	ex2.approx.f32 	%f1803, %f1802;
	mul.f32 	%f1804, %f1801, %f1803;
	setp.lt.f32	%p442, %f1795, 0fC2D20000;
	selp.f32	%f1805, 0f00000000, %f1804, %p442;
	setp.gt.f32	%p443, %f1795, 0f42D20000;
	selp.f32	%f2764, 0f7F800000, %f1805, %p443;
	setp.eq.f32	%p444, %f2764, 0f7F800000;
	@%p444 bra 	BB4_360;

	fma.rn.f32 	%f2764, %f2764, %f374, %f2764;

BB4_360:
	mov.b32 	 %r661, %f2764;
	xor.b32  	%r662, %r661, -2147483648;
	mov.b32 	 %f1806, %r662;
	selp.f32	%f378, %f1806, %f2764, %p26;
	setp.eq.f32	%p445, %f315, 0f00000000;
	selp.f32	%f2765, %f322, %f378, %p445;
	@%p28 bra 	BB4_362;

	cvt.rzi.f32.f32	%f1808, %f1522;
	setp.neu.f32	%p446, %f1808, 0f40000000;
	selp.f32	%f2765, 0f7FFFFFFF, %f378, %p446;

BB4_362:
	setp.gtu.f32	%p447, %f316, 0f7F800000;
	selp.f32	%f1811, %f323, %f2765, %p447;
	setp.neu.f32	%p448, %f316, 0f7F800000;
	selp.f32	%f1812, %f1811, %f324, %p448;
	setp.gt.s32	%p449, %r121, 2139095039;
	selp.f32	%f1813, %f1812, %f2765, %p449;
	mul.f32 	%f1814, %f1813, 0fBF000000;
	setp.eq.f32	%p450, %f315, 0f3F800000;
	selp.f32	%f1815, 0fBF000000, %f1814, %p450;
	mul.f32 	%f1816, %f1815, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1817, %f1816;
	fma.rn.f32 	%f1819, %f1817, %f1721, %f1815;
	fma.rn.f32 	%f1821, %f1817, %f1723, %f1819;
	mul.f32 	%f1822, %f1821, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1823, %f1822;
	add.f32 	%f1824, %f1817, 0f00000000;
	ex2.approx.f32 	%f1825, %f1824;
	mul.f32 	%f1826, %f1823, %f1825;
	setp.lt.f32	%p451, %f1815, 0fC2D20000;
	selp.f32	%f1827, 0f00000000, %f1826, %p451;
	setp.gt.f32	%p452, %f1815, 0f42D20000;
	selp.f32	%f1828, 0f7F800000, %f1827, %p452;
	sub.f32 	%f1829, %f373, %f1828;
	mul.f32 	%f1830, %f277, %f1829;
	mul.f32 	%f382, %f362, %f1830;
	add.f32 	%f1831, %f348, 0f3F000000;
	sub.f32 	%f1832, %f1831, %f2724;
	div.rn.f32 	%f383, %f1832, %f2722;
	abs.f32 	%f384, %f383;
	setp.lt.f32	%p453, %f384, 0f00800000;
	mul.f32 	%f1833, %f384, 0f4B800000;
	selp.f32	%f1834, 0fC3170000, 0fC2FE0000, %p453;
	selp.f32	%f1835, %f1833, %f384, %p453;
	mov.b32 	 %r663, %f1835;
	and.b32  	%r664, %r663, 8388607;
	or.b32  	%r665, %r664, 1065353216;
	mov.b32 	 %f1836, %r665;
	shr.u32 	%r666, %r663, 23;
	cvt.rn.f32.u32	%f1837, %r666;
	add.f32 	%f1838, %f1834, %f1837;
	setp.gt.f32	%p454, %f1836, 0f3FB504F3;
	mul.f32 	%f1839, %f1836, 0f3F000000;
	add.f32 	%f1840, %f1838, 0f3F800000;
	selp.f32	%f1841, %f1839, %f1836, %p454;
	selp.f32	%f1842, %f1840, %f1838, %p454;
	add.f32 	%f385, %f1841, 0fBF800000;
	add.f32 	%f1810, %f1841, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1809,%f1810;
	// inline asm
	add.f32 	%f387, %f385, %f385;
	mul.f32 	%f1843, %f1809, %f387;
	mul.f32 	%f1844, %f1843, %f1843;
	fma.rn.f32 	%f1847, %f1679, %f1844, %f1678;
	fma.rn.f32 	%f1849, %f1847, %f1844, %f1681;
	mul.rn.f32 	%f1850, %f1849, %f1844;
	mul.rn.f32 	%f1851, %f1850, %f1843;
	sub.f32 	%f1852, %f385, %f1843;
	neg.f32 	%f1853, %f1843;
	add.f32 	%f1854, %f1852, %f1852;
	fma.rn.f32 	%f1855, %f1853, %f385, %f1854;
	mul.rn.f32 	%f1856, %f1809, %f1855;
	add.f32 	%f1857, %f1851, %f1843;
	sub.f32 	%f1858, %f1843, %f1857;
	add.f32 	%f1859, %f1851, %f1858;
	add.f32 	%f1860, %f1856, %f1859;
	add.f32 	%f1861, %f1857, %f1860;
	sub.f32 	%f1862, %f1857, %f1861;
	add.f32 	%f1863, %f1860, %f1862;
	mul.rn.f32 	%f388, %f1842, %f1534;
	mul.rn.f32 	%f389, %f1842, %f1535;
	add.f32 	%f1866, %f388, %f1861;
	sub.f32 	%f1867, %f388, %f1866;
	add.f32 	%f1868, %f1861, %f1867;
	add.f32 	%f1869, %f1863, %f1868;
	add.f32 	%f1870, %f389, %f1869;
	add.f32 	%f1871, %f1866, %f1870;
	sub.f32 	%f1872, %f1866, %f1871;
	add.f32 	%f1873, %f1870, %f1872;
	mul.rn.f32 	%f1875, %f1522, %f1871;
	neg.f32 	%f1876, %f1875;
	fma.rn.f32 	%f1877, %f1522, %f1871, %f1876;
	fma.rn.f32 	%f1878, %f1522, %f1873, %f1877;
	fma.rn.f32 	%f1880, %f1710, %f1871, %f1878;
	add.rn.f32 	%f1881, %f1875, %f1880;
	neg.f32 	%f1882, %f1881;
	add.rn.f32 	%f1883, %f1875, %f1882;
	add.rn.f32 	%f1884, %f1883, %f1880;
	mov.b32 	 %r667, %f1881;
	setp.eq.s32	%p455, %r667, 1118925336;
	add.s32 	%r668, %r667, -1;
	mov.b32 	 %f1885, %r668;
	add.f32 	%f1886, %f1884, 0f37000000;
	selp.f32	%f1887, %f1885, %f1881, %p455;
	selp.f32	%f390, %f1886, %f1884, %p455;
	mul.f32 	%f1888, %f1887, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1889, %f1888;
	fma.rn.f32 	%f1890, %f1889, %f1721, %f1887;
	fma.rn.f32 	%f1891, %f1889, %f1723, %f1890;
	mul.f32 	%f1892, %f1891, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1893, %f1892;
	add.f32 	%f1894, %f1889, 0f00000000;
	ex2.approx.f32 	%f1895, %f1894;
	mul.f32 	%f1896, %f1893, %f1895;
	setp.lt.f32	%p456, %f1887, 0fC2D20000;
	selp.f32	%f1897, 0f00000000, %f1896, %p456;
	setp.gt.f32	%p457, %f1887, 0f42D20000;
	selp.f32	%f2766, 0f7F800000, %f1897, %p457;
	setp.eq.f32	%p458, %f2766, 0f7F800000;
	@%p458 bra 	BB4_364;

	fma.rn.f32 	%f2766, %f2766, %f390, %f2766;

BB4_364:
	setp.lt.f32	%p459, %f383, 0f00000000;
	and.pred  	%p29, %p459, %p414;
	mov.b32 	 %r669, %f2766;
	xor.b32  	%r670, %r669, -2147483648;
	mov.b32 	 %f1898, %r670;
	selp.f32	%f2768, %f1898, %f2766, %p29;
	setp.eq.f32	%p461, %f383, 0f00000000;
	@%p461 bra 	BB4_367;
	bra.uni 	BB4_365;

BB4_367:
	add.f32 	%f1901, %f383, %f383;
	selp.f32	%f2768, %f1901, 0f00000000, %p414;
	bra.uni 	BB4_368;

BB4_365:
	setp.geu.f32	%p462, %f383, 0f00000000;
	@%p462 bra 	BB4_368;

	cvt.rzi.f32.f32	%f1900, %f1522;
	setp.neu.f32	%p463, %f1900, 0f40000000;
	selp.f32	%f2768, 0f7FFFFFFF, %f2768, %p463;

BB4_368:
	add.f32 	%f1902, %f384, 0f40000000;
	mov.b32 	 %r125, %f1902;
	setp.lt.s32	%p465, %r125, 2139095040;
	@%p465 bra 	BB4_373;

	setp.gtu.f32	%p466, %f384, 0f7F800000;
	@%p466 bra 	BB4_372;
	bra.uni 	BB4_370;

BB4_372:
	add.f32 	%f2768, %f383, 0f40000000;
	bra.uni 	BB4_373;

BB4_370:
	setp.neu.f32	%p467, %f384, 0f7F800000;
	@%p467 bra 	BB4_373;

	selp.f32	%f2768, 0fFF800000, 0f7F800000, %p29;

BB4_373:
	mul.f32 	%f1905, %f2768, 0fBF000000;
	setp.eq.f32	%p468, %f383, 0f3F800000;
	selp.f32	%f1906, 0fBF000000, %f1905, %p468;
	mul.f32 	%f1907, %f1906, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1908, %f1907;
	fma.rn.f32 	%f1910, %f1908, %f1721, %f1906;
	fma.rn.f32 	%f1912, %f1908, %f1723, %f1910;
	mul.f32 	%f1913, %f1912, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1914, %f1913;
	add.f32 	%f1915, %f1908, 0f00000000;
	ex2.approx.f32 	%f1916, %f1915;
	mul.f32 	%f1917, %f1914, %f1916;
	setp.lt.f32	%p469, %f1906, 0fC2D20000;
	selp.f32	%f1918, 0f00000000, %f1917, %p469;
	setp.gt.f32	%p470, %f1906, 0f42D20000;
	selp.f32	%f401, 0f7F800000, %f1918, %p470;
	add.f32 	%f1919, %f348, 0fBF000000;
	sub.f32 	%f1920, %f1919, %f2724;
	div.rn.f32 	%f402, %f1920, %f2722;
	abs.f32 	%f403, %f402;
	setp.lt.f32	%p471, %f403, 0f00800000;
	mul.f32 	%f1921, %f403, 0f4B800000;
	selp.f32	%f1922, 0fC3170000, 0fC2FE0000, %p471;
	selp.f32	%f1923, %f1921, %f403, %p471;
	mov.b32 	 %r671, %f1923;
	and.b32  	%r672, %r671, 8388607;
	or.b32  	%r673, %r672, 1065353216;
	mov.b32 	 %f1924, %r673;
	shr.u32 	%r674, %r671, 23;
	cvt.rn.f32.u32	%f1925, %r674;
	add.f32 	%f1926, %f1922, %f1925;
	setp.gt.f32	%p472, %f1924, 0f3FB504F3;
	mul.f32 	%f1927, %f1924, 0f3F000000;
	add.f32 	%f1928, %f1926, 0f3F800000;
	selp.f32	%f1929, %f1927, %f1924, %p472;
	selp.f32	%f1930, %f1928, %f1926, %p472;
	add.f32 	%f404, %f1929, 0fBF800000;
	add.f32 	%f1904, %f1929, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1903,%f1904;
	// inline asm
	add.f32 	%f406, %f404, %f404;
	mul.f32 	%f1931, %f1903, %f406;
	mul.f32 	%f1932, %f1931, %f1931;
	fma.rn.f32 	%f1935, %f1679, %f1932, %f1678;
	fma.rn.f32 	%f1937, %f1935, %f1932, %f1681;
	mul.rn.f32 	%f1938, %f1937, %f1932;
	mul.rn.f32 	%f1939, %f1938, %f1931;
	sub.f32 	%f1940, %f404, %f1931;
	neg.f32 	%f1941, %f1931;
	add.f32 	%f1942, %f1940, %f1940;
	fma.rn.f32 	%f1943, %f1941, %f404, %f1942;
	mul.rn.f32 	%f1944, %f1903, %f1943;
	add.f32 	%f1945, %f1939, %f1931;
	sub.f32 	%f1946, %f1931, %f1945;
	add.f32 	%f1947, %f1939, %f1946;
	add.f32 	%f1948, %f1944, %f1947;
	add.f32 	%f1949, %f1945, %f1948;
	sub.f32 	%f1950, %f1945, %f1949;
	add.f32 	%f1951, %f1948, %f1950;
	mul.rn.f32 	%f407, %f1930, %f1534;
	mul.rn.f32 	%f408, %f1930, %f1535;
	add.f32 	%f1954, %f407, %f1949;
	sub.f32 	%f1955, %f407, %f1954;
	add.f32 	%f1956, %f1949, %f1955;
	add.f32 	%f1957, %f1951, %f1956;
	add.f32 	%f1958, %f408, %f1957;
	add.f32 	%f1959, %f1954, %f1958;
	sub.f32 	%f1960, %f1954, %f1959;
	add.f32 	%f1961, %f1958, %f1960;
	mul.rn.f32 	%f1963, %f1522, %f1959;
	neg.f32 	%f1964, %f1963;
	fma.rn.f32 	%f1965, %f1522, %f1959, %f1964;
	fma.rn.f32 	%f1966, %f1522, %f1961, %f1965;
	fma.rn.f32 	%f1968, %f1710, %f1959, %f1966;
	add.rn.f32 	%f1969, %f1963, %f1968;
	neg.f32 	%f1970, %f1969;
	add.rn.f32 	%f1971, %f1963, %f1970;
	add.rn.f32 	%f1972, %f1971, %f1968;
	mov.b32 	 %r675, %f1969;
	setp.eq.s32	%p473, %r675, 1118925336;
	add.s32 	%r676, %r675, -1;
	mov.b32 	 %f1973, %r676;
	add.f32 	%f1974, %f1972, 0f37000000;
	selp.f32	%f1975, %f1973, %f1969, %p473;
	selp.f32	%f409, %f1974, %f1972, %p473;
	mul.f32 	%f1976, %f1975, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1977, %f1976;
	fma.rn.f32 	%f1978, %f1977, %f1721, %f1975;
	fma.rn.f32 	%f1979, %f1977, %f1723, %f1978;
	mul.f32 	%f1980, %f1979, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1981, %f1980;
	add.f32 	%f1982, %f1977, 0f00000000;
	ex2.approx.f32 	%f1983, %f1982;
	mul.f32 	%f1984, %f1981, %f1983;
	setp.lt.f32	%p474, %f1975, 0fC2D20000;
	selp.f32	%f1985, 0f00000000, %f1984, %p474;
	setp.gt.f32	%p475, %f1975, 0f42D20000;
	selp.f32	%f2769, 0f7F800000, %f1985, %p475;
	setp.eq.f32	%p476, %f2769, 0f7F800000;
	@%p476 bra 	BB4_375;

	fma.rn.f32 	%f2769, %f2769, %f409, %f2769;

BB4_375:
	setp.lt.f32	%p477, %f402, 0f00000000;
	and.pred  	%p30, %p477, %p414;
	mov.b32 	 %r677, %f2769;
	xor.b32  	%r678, %r677, -2147483648;
	mov.b32 	 %f1986, %r678;
	selp.f32	%f2771, %f1986, %f2769, %p30;
	setp.eq.f32	%p479, %f402, 0f00000000;
	@%p479 bra 	BB4_378;
	bra.uni 	BB4_376;

BB4_378:
	add.f32 	%f1989, %f402, %f402;
	selp.f32	%f2771, %f1989, 0f00000000, %p414;
	bra.uni 	BB4_379;

BB4_376:
	setp.geu.f32	%p480, %f402, 0f00000000;
	@%p480 bra 	BB4_379;

	cvt.rzi.f32.f32	%f1988, %f1522;
	setp.neu.f32	%p481, %f1988, 0f40000000;
	selp.f32	%f2771, 0f7FFFFFFF, %f2771, %p481;

BB4_379:
	add.f32 	%f1990, %f403, 0f40000000;
	mov.b32 	 %r126, %f1990;
	setp.lt.s32	%p483, %r126, 2139095040;
	@%p483 bra 	BB4_384;

	setp.gtu.f32	%p484, %f403, 0f7F800000;
	@%p484 bra 	BB4_383;
	bra.uni 	BB4_381;

BB4_383:
	add.f32 	%f2771, %f402, 0f40000000;
	bra.uni 	BB4_384;

BB4_381:
	setp.neu.f32	%p485, %f403, 0f7F800000;
	@%p485 bra 	BB4_384;

	selp.f32	%f2771, 0fFF800000, 0f7F800000, %p30;

BB4_384:
	mul.f32 	%f1993, %f2771, 0fBF000000;
	setp.eq.f32	%p486, %f402, 0f3F800000;
	selp.f32	%f1994, 0fBF000000, %f1993, %p486;
	mul.f32 	%f1995, %f1994, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1996, %f1995;
	fma.rn.f32 	%f1998, %f1996, %f1721, %f1994;
	fma.rn.f32 	%f2000, %f1996, %f1723, %f1998;
	mul.f32 	%f2001, %f2000, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2002, %f2001;
	add.f32 	%f2003, %f1996, 0f00000000;
	ex2.approx.f32 	%f2004, %f2003;
	mul.f32 	%f2005, %f2002, %f2004;
	setp.lt.f32	%p487, %f1994, 0fC2D20000;
	selp.f32	%f2006, 0f00000000, %f2005, %p487;
	setp.gt.f32	%p488, %f1994, 0f42D20000;
	selp.f32	%f2007, 0f7F800000, %f2006, %p488;
	sub.f32 	%f2008, %f401, %f2007;
	mul.f32 	%f2009, %f277, %f2008;
	mul.f32 	%f420, %f347, %f2009;
	// inline asm
	rcp.approx.ftz.f32 %f1991,%f308;
	// inline asm
	mul.f32 	%f2010, %f1991, %f309;
	mul.f32 	%f2011, %f2010, %f2010;
	fma.rn.f32 	%f2014, %f1679, %f2011, %f1678;
	fma.rn.f32 	%f2016, %f2014, %f2011, %f1681;
	mul.rn.f32 	%f2017, %f2016, %f2011;
	mul.rn.f32 	%f2018, %f2017, %f2010;
	sub.f32 	%f2019, %f307, %f2010;
	neg.f32 	%f2020, %f2010;
	add.f32 	%f2021, %f2019, %f2019;
	fma.rn.f32 	%f2022, %f2020, %f307, %f2021;
	mul.rn.f32 	%f2023, %f1991, %f2022;
	add.f32 	%f2024, %f2018, %f2010;
	sub.f32 	%f2025, %f2010, %f2024;
	add.f32 	%f2026, %f2018, %f2025;
	add.f32 	%f2027, %f2023, %f2026;
	add.f32 	%f2028, %f2024, %f2027;
	sub.f32 	%f2029, %f2024, %f2028;
	add.f32 	%f2030, %f2027, %f2029;
	add.f32 	%f2031, %f310, %f2028;
	sub.f32 	%f2032, %f310, %f2031;
	add.f32 	%f2033, %f2028, %f2032;
	add.f32 	%f2034, %f2030, %f2033;
	add.f32 	%f2035, %f311, %f2034;
	add.f32 	%f2036, %f2031, %f2035;
	sub.f32 	%f2037, %f2031, %f2036;
	add.f32 	%f2038, %f2035, %f2037;
	mul.rn.f32 	%f2040, %f1522, %f2036;
	neg.f32 	%f2041, %f2040;
	fma.rn.f32 	%f2042, %f1522, %f2036, %f2041;
	fma.rn.f32 	%f2043, %f1522, %f2038, %f2042;
	fma.rn.f32 	%f2045, %f1710, %f2036, %f2043;
	add.rn.f32 	%f2046, %f2040, %f2045;
	neg.f32 	%f2047, %f2046;
	add.rn.f32 	%f2048, %f2040, %f2047;
	add.rn.f32 	%f2049, %f2048, %f2045;
	mov.b32 	 %r679, %f2046;
	setp.eq.s32	%p489, %r679, 1118925336;
	add.s32 	%r680, %r679, -1;
	mov.b32 	 %f2050, %r680;
	add.f32 	%f2051, %f2049, 0f37000000;
	selp.f32	%f2052, %f2050, %f2046, %p489;
	selp.f32	%f421, %f2051, %f2049, %p489;
	mul.f32 	%f2053, %f2052, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2054, %f2053;
	fma.rn.f32 	%f2055, %f2054, %f1721, %f2052;
	fma.rn.f32 	%f2056, %f2054, %f1723, %f2055;
	mul.f32 	%f2057, %f2056, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2058, %f2057;
	add.f32 	%f2059, %f2054, 0f00000000;
	ex2.approx.f32 	%f2060, %f2059;
	mul.f32 	%f2061, %f2058, %f2060;
	setp.lt.f32	%p490, %f2052, 0fC2D20000;
	selp.f32	%f2062, 0f00000000, %f2061, %p490;
	setp.gt.f32	%p491, %f2052, 0f42D20000;
	selp.f32	%f2772, 0f7F800000, %f2062, %p491;
	setp.eq.f32	%p492, %f2772, 0f7F800000;
	@%p492 bra 	BB4_386;

	fma.rn.f32 	%f2772, %f2772, %f421, %f2772;

BB4_386:
	mov.b32 	 %r681, %f2772;
	xor.b32  	%r682, %r681, -2147483648;
	mov.b32 	 %f2063, %r682;
	selp.f32	%f425, %f2063, %f2772, %p25;
	selp.f32	%f2773, %f312, %f425, %p433;
	@%p27 bra 	BB4_388;

	cvt.rzi.f32.f32	%f2065, %f1522;
	setp.neu.f32	%p494, %f2065, 0f40000000;
	selp.f32	%f2773, 0f7FFFFFFF, %f425, %p494;

BB4_388:
	selp.f32	%f2068, %f313, %f2773, %p435;
	selp.f32	%f2069, %f2068, %f314, %p436;
	selp.f32	%f2070, %f2069, %f2773, %p437;
	mul.f32 	%f2071, %f2070, 0fBF000000;
	selp.f32	%f2072, 0fBF000000, %f2071, %p438;
	mul.f32 	%f2073, %f2072, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2074, %f2073;
	fma.rn.f32 	%f2076, %f2074, %f1721, %f2072;
	fma.rn.f32 	%f2078, %f2074, %f1723, %f2076;
	mul.f32 	%f2079, %f2078, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2080, %f2079;
	add.f32 	%f2081, %f2074, 0f00000000;
	ex2.approx.f32 	%f2082, %f2081;
	mul.f32 	%f2083, %f2080, %f2082;
	setp.lt.f32	%p499, %f2072, 0fC2D20000;
	selp.f32	%f2084, 0f00000000, %f2083, %p499;
	setp.gt.f32	%p500, %f2072, 0f42D20000;
	selp.f32	%f429, 0f7F800000, %f2084, %p500;
	// inline asm
	rcp.approx.ftz.f32 %f2066,%f318;
	// inline asm
	mul.f32 	%f2085, %f2066, %f319;
	mul.f32 	%f2086, %f2085, %f2085;
	fma.rn.f32 	%f2089, %f1679, %f2086, %f1678;
	fma.rn.f32 	%f2091, %f2089, %f2086, %f1681;
	mul.rn.f32 	%f2092, %f2091, %f2086;
	mul.rn.f32 	%f2093, %f2092, %f2085;
	sub.f32 	%f2094, %f317, %f2085;
	neg.f32 	%f2095, %f2085;
	add.f32 	%f2096, %f2094, %f2094;
	fma.rn.f32 	%f2097, %f2095, %f317, %f2096;
	mul.rn.f32 	%f2098, %f2066, %f2097;
	add.f32 	%f2099, %f2093, %f2085;
	sub.f32 	%f2100, %f2085, %f2099;
	add.f32 	%f2101, %f2093, %f2100;
	add.f32 	%f2102, %f2098, %f2101;
	add.f32 	%f2103, %f2099, %f2102;
	sub.f32 	%f2104, %f2099, %f2103;
	add.f32 	%f2105, %f2102, %f2104;
	add.f32 	%f2106, %f320, %f2103;
	sub.f32 	%f2107, %f320, %f2106;
	add.f32 	%f2108, %f2103, %f2107;
	add.f32 	%f2109, %f2105, %f2108;
	add.f32 	%f2110, %f321, %f2109;
	add.f32 	%f2111, %f2106, %f2110;
	sub.f32 	%f2112, %f2106, %f2111;
	add.f32 	%f2113, %f2110, %f2112;
	mul.rn.f32 	%f2115, %f1522, %f2111;
	neg.f32 	%f2116, %f2115;
	fma.rn.f32 	%f2117, %f1522, %f2111, %f2116;
	fma.rn.f32 	%f2118, %f1522, %f2113, %f2117;
	fma.rn.f32 	%f2120, %f1710, %f2111, %f2118;
	add.rn.f32 	%f2121, %f2115, %f2120;
	neg.f32 	%f2122, %f2121;
	add.rn.f32 	%f2123, %f2115, %f2122;
	add.rn.f32 	%f2124, %f2123, %f2120;
	mov.b32 	 %r683, %f2121;
	setp.eq.s32	%p501, %r683, 1118925336;
	add.s32 	%r684, %r683, -1;
	mov.b32 	 %f2125, %r684;
	add.f32 	%f2126, %f2124, 0f37000000;
	selp.f32	%f2127, %f2125, %f2121, %p501;
	selp.f32	%f430, %f2126, %f2124, %p501;
	mul.f32 	%f2128, %f2127, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2129, %f2128;
	fma.rn.f32 	%f2130, %f2129, %f1721, %f2127;
	fma.rn.f32 	%f2131, %f2129, %f1723, %f2130;
	mul.f32 	%f2132, %f2131, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2133, %f2132;
	add.f32 	%f2134, %f2129, 0f00000000;
	ex2.approx.f32 	%f2135, %f2134;
	mul.f32 	%f2136, %f2133, %f2135;
	setp.lt.f32	%p502, %f2127, 0fC2D20000;
	selp.f32	%f2137, 0f00000000, %f2136, %p502;
	setp.gt.f32	%p503, %f2127, 0f42D20000;
	selp.f32	%f2774, 0f7F800000, %f2137, %p503;
	setp.eq.f32	%p504, %f2774, 0f7F800000;
	@%p504 bra 	BB4_390;

	fma.rn.f32 	%f2774, %f2774, %f430, %f2774;

BB4_390:
	mov.b32 	 %r685, %f2774;
	xor.b32  	%r686, %r685, -2147483648;
	mov.b32 	 %f2138, %r686;
	selp.f32	%f434, %f2138, %f2774, %p26;
	selp.f32	%f2775, %f322, %f434, %p445;
	@%p28 bra 	BB4_392;

	cvt.rzi.f32.f32	%f2140, %f1522;
	setp.neu.f32	%p506, %f2140, 0f40000000;
	selp.f32	%f2775, 0f7FFFFFFF, %f434, %p506;

BB4_392:
	selp.f32	%f2143, %f323, %f2775, %p447;
	selp.f32	%f2144, %f2143, %f324, %p448;
	selp.f32	%f2145, %f2144, %f2775, %p449;
	mul.f32 	%f2146, %f2145, 0fBF000000;
	selp.f32	%f2147, 0fBF000000, %f2146, %p450;
	mul.f32 	%f2148, %f2147, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2149, %f2148;
	fma.rn.f32 	%f2151, %f2149, %f1721, %f2147;
	fma.rn.f32 	%f2153, %f2149, %f1723, %f2151;
	mul.f32 	%f2154, %f2153, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2155, %f2154;
	add.f32 	%f2156, %f2149, 0f00000000;
	ex2.approx.f32 	%f2157, %f2156;
	mul.f32 	%f2158, %f2155, %f2157;
	setp.lt.f32	%p511, %f2147, 0fC2D20000;
	selp.f32	%f2159, 0f00000000, %f2158, %p511;
	setp.gt.f32	%p512, %f2147, 0f42D20000;
	selp.f32	%f2160, 0f7F800000, %f2159, %p512;
	mul.f32 	%f2161, %f300, %f2160;
	mul.f32 	%f2162, %f295, %f429;
	sub.f32 	%f2163, %f2162, %f2161;
	mul.f32 	%f2164, %f278, %f2163;
	mul.f32 	%f438, %f362, %f2164;
	// inline asm
	rcp.approx.ftz.f32 %f2141,%f1810;
	// inline asm
	mul.f32 	%f2165, %f2141, %f387;
	mul.f32 	%f2166, %f2165, %f2165;
	fma.rn.f32 	%f2169, %f1679, %f2166, %f1678;
	fma.rn.f32 	%f2171, %f2169, %f2166, %f1681;
	mul.rn.f32 	%f2172, %f2171, %f2166;
	mul.rn.f32 	%f2173, %f2172, %f2165;
	sub.f32 	%f2174, %f385, %f2165;
	neg.f32 	%f2175, %f2165;
	add.f32 	%f2176, %f2174, %f2174;
	fma.rn.f32 	%f2177, %f2175, %f385, %f2176;
	mul.rn.f32 	%f2178, %f2141, %f2177;
	add.f32 	%f2179, %f2173, %f2165;
	sub.f32 	%f2180, %f2165, %f2179;
	add.f32 	%f2181, %f2173, %f2180;
	add.f32 	%f2182, %f2178, %f2181;
	add.f32 	%f2183, %f2179, %f2182;
	sub.f32 	%f2184, %f2179, %f2183;
	add.f32 	%f2185, %f2182, %f2184;
	add.f32 	%f2186, %f388, %f2183;
	sub.f32 	%f2187, %f388, %f2186;
	add.f32 	%f2188, %f2183, %f2187;
	add.f32 	%f2189, %f2185, %f2188;
	add.f32 	%f2190, %f389, %f2189;
	add.f32 	%f2191, %f2186, %f2190;
	sub.f32 	%f2192, %f2186, %f2191;
	add.f32 	%f2193, %f2190, %f2192;
	mul.rn.f32 	%f2195, %f1522, %f2191;
	neg.f32 	%f2196, %f2195;
	fma.rn.f32 	%f2197, %f1522, %f2191, %f2196;
	fma.rn.f32 	%f2198, %f1522, %f2193, %f2197;
	fma.rn.f32 	%f2200, %f1710, %f2191, %f2198;
	add.rn.f32 	%f2201, %f2195, %f2200;
	neg.f32 	%f2202, %f2201;
	add.rn.f32 	%f2203, %f2195, %f2202;
	add.rn.f32 	%f2204, %f2203, %f2200;
	mov.b32 	 %r687, %f2201;
	setp.eq.s32	%p513, %r687, 1118925336;
	add.s32 	%r688, %r687, -1;
	mov.b32 	 %f2205, %r688;
	add.f32 	%f2206, %f2204, 0f37000000;
	selp.f32	%f2207, %f2205, %f2201, %p513;
	selp.f32	%f439, %f2206, %f2204, %p513;
	mul.f32 	%f2208, %f2207, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2209, %f2208;
	fma.rn.f32 	%f2210, %f2209, %f1721, %f2207;
	fma.rn.f32 	%f2211, %f2209, %f1723, %f2210;
	mul.f32 	%f2212, %f2211, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2213, %f2212;
	add.f32 	%f2214, %f2209, 0f00000000;
	ex2.approx.f32 	%f2215, %f2214;
	mul.f32 	%f2216, %f2213, %f2215;
	setp.lt.f32	%p514, %f2207, 0fC2D20000;
	selp.f32	%f2217, 0f00000000, %f2216, %p514;
	setp.gt.f32	%p515, %f2207, 0f42D20000;
	selp.f32	%f2776, 0f7F800000, %f2217, %p515;
	setp.eq.f32	%p516, %f2776, 0f7F800000;
	@%p516 bra 	BB4_394;

	fma.rn.f32 	%f2776, %f2776, %f439, %f2776;

BB4_394:
	mov.b32 	 %r689, %f2776;
	xor.b32  	%r690, %r689, -2147483648;
	mov.b32 	 %f2218, %r690;
	selp.f32	%f2778, %f2218, %f2776, %p29;
	@%p461 bra 	BB4_397;
	bra.uni 	BB4_395;

BB4_397:
	add.f32 	%f2221, %f383, %f383;
	selp.f32	%f2778, %f2221, 0f00000000, %p414;
	bra.uni 	BB4_398;

BB4_395:
	setp.geu.f32	%p518, %f383, 0f00000000;
	@%p518 bra 	BB4_398;

	cvt.rzi.f32.f32	%f2220, %f1522;
	setp.neu.f32	%p519, %f2220, 0f40000000;
	selp.f32	%f2778, 0f7FFFFFFF, %f2778, %p519;

BB4_398:
	@%p465 bra 	BB4_403;

	setp.gtu.f32	%p522, %f384, 0f7F800000;
	@%p522 bra 	BB4_402;
	bra.uni 	BB4_400;

BB4_402:
	add.f32 	%f2778, %f383, 0f40000000;
	bra.uni 	BB4_403;

BB4_400:
	setp.neu.f32	%p523, %f384, 0f7F800000;
	@%p523 bra 	BB4_403;

	selp.f32	%f2778, 0fFF800000, 0f7F800000, %p29;

BB4_403:
	mul.f32 	%f2224, %f2778, 0fBF000000;
	selp.f32	%f2225, 0fBF000000, %f2224, %p468;
	mul.f32 	%f2226, %f2225, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2227, %f2226;
	fma.rn.f32 	%f2229, %f2227, %f1721, %f2225;
	fma.rn.f32 	%f2231, %f2227, %f1723, %f2229;
	mul.f32 	%f2232, %f2231, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2233, %f2232;
	add.f32 	%f2234, %f2227, 0f00000000;
	ex2.approx.f32 	%f2235, %f2234;
	mul.f32 	%f2236, %f2233, %f2235;
	setp.lt.f32	%p525, %f2225, 0fC2D20000;
	selp.f32	%f2237, 0f00000000, %f2236, %p525;
	setp.gt.f32	%p526, %f2225, 0f42D20000;
	selp.f32	%f450, 0f7F800000, %f2237, %p526;
	// inline asm
	rcp.approx.ftz.f32 %f2222,%f1904;
	// inline asm
	mul.f32 	%f2238, %f2222, %f406;
	mul.f32 	%f2239, %f2238, %f2238;
	fma.rn.f32 	%f2242, %f1679, %f2239, %f1678;
	fma.rn.f32 	%f2244, %f2242, %f2239, %f1681;
	mul.rn.f32 	%f2245, %f2244, %f2239;
	mul.rn.f32 	%f2246, %f2245, %f2238;
	sub.f32 	%f2247, %f404, %f2238;
	neg.f32 	%f2248, %f2238;
	add.f32 	%f2249, %f2247, %f2247;
	fma.rn.f32 	%f2250, %f2248, %f404, %f2249;
	mul.rn.f32 	%f2251, %f2222, %f2250;
	add.f32 	%f2252, %f2246, %f2238;
	sub.f32 	%f2253, %f2238, %f2252;
	add.f32 	%f2254, %f2246, %f2253;
	add.f32 	%f2255, %f2251, %f2254;
	add.f32 	%f2256, %f2252, %f2255;
	sub.f32 	%f2257, %f2252, %f2256;
	add.f32 	%f2258, %f2255, %f2257;
	add.f32 	%f2259, %f407, %f2256;
	sub.f32 	%f2260, %f407, %f2259;
	add.f32 	%f2261, %f2256, %f2260;
	add.f32 	%f2262, %f2258, %f2261;
	add.f32 	%f2263, %f408, %f2262;
	add.f32 	%f2264, %f2259, %f2263;
	sub.f32 	%f2265, %f2259, %f2264;
	add.f32 	%f2266, %f2263, %f2265;
	mul.rn.f32 	%f2268, %f1522, %f2264;
	neg.f32 	%f2269, %f2268;
	fma.rn.f32 	%f2270, %f1522, %f2264, %f2269;
	fma.rn.f32 	%f2271, %f1522, %f2266, %f2270;
	fma.rn.f32 	%f2273, %f1710, %f2264, %f2271;
	add.rn.f32 	%f2274, %f2268, %f2273;
	neg.f32 	%f2275, %f2274;
	add.rn.f32 	%f2276, %f2268, %f2275;
	add.rn.f32 	%f2277, %f2276, %f2273;
	mov.b32 	 %r691, %f2274;
	setp.eq.s32	%p527, %r691, 1118925336;
	add.s32 	%r692, %r691, -1;
	mov.b32 	 %f2278, %r692;
	add.f32 	%f2279, %f2277, 0f37000000;
	selp.f32	%f2280, %f2278, %f2274, %p527;
	selp.f32	%f451, %f2279, %f2277, %p527;
	mul.f32 	%f2281, %f2280, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2282, %f2281;
	fma.rn.f32 	%f2283, %f2282, %f1721, %f2280;
	fma.rn.f32 	%f2284, %f2282, %f1723, %f2283;
	mul.f32 	%f2285, %f2284, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2286, %f2285;
	add.f32 	%f2287, %f2282, 0f00000000;
	ex2.approx.f32 	%f2288, %f2287;
	mul.f32 	%f2289, %f2286, %f2288;
	setp.lt.f32	%p528, %f2280, 0fC2D20000;
	selp.f32	%f2290, 0f00000000, %f2289, %p528;
	setp.gt.f32	%p529, %f2280, 0f42D20000;
	selp.f32	%f2779, 0f7F800000, %f2290, %p529;
	setp.eq.f32	%p530, %f2779, 0f7F800000;
	@%p530 bra 	BB4_405;

	fma.rn.f32 	%f2779, %f2779, %f451, %f2779;

BB4_405:
	mov.b32 	 %r693, %f2779;
	xor.b32  	%r694, %r693, -2147483648;
	mov.b32 	 %f2291, %r694;
	selp.f32	%f2781, %f2291, %f2779, %p30;
	@%p479 bra 	BB4_408;
	bra.uni 	BB4_406;

BB4_408:
	add.f32 	%f2294, %f402, %f402;
	selp.f32	%f2781, %f2294, 0f00000000, %p414;
	bra.uni 	BB4_409;

BB4_406:
	setp.geu.f32	%p532, %f402, 0f00000000;
	@%p532 bra 	BB4_409;

	cvt.rzi.f32.f32	%f2293, %f1522;
	setp.neu.f32	%p533, %f2293, 0f40000000;
	selp.f32	%f2781, 0f7FFFFFFF, %f2781, %p533;

BB4_409:
	@%p483 bra 	BB4_414;

	setp.gtu.f32	%p536, %f403, 0f7F800000;
	@%p536 bra 	BB4_413;
	bra.uni 	BB4_411;

BB4_413:
	add.f32 	%f2781, %f402, 0f40000000;
	bra.uni 	BB4_414;

BB4_411:
	setp.neu.f32	%p537, %f403, 0f7F800000;
	@%p537 bra 	BB4_414;

	selp.f32	%f2781, 0fFF800000, 0f7F800000, %p30;

BB4_414:
	mul.f32 	%f2295, %f2781, 0fBF000000;
	selp.f32	%f2296, 0fBF000000, %f2295, %p486;
	mul.f32 	%f2297, %f2296, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2298, %f2297;
	fma.rn.f32 	%f2300, %f2298, %f1721, %f2296;
	fma.rn.f32 	%f2302, %f2298, %f1723, %f2300;
	mul.f32 	%f2303, %f2302, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2304, %f2303;
	add.f32 	%f2305, %f2298, 0f00000000;
	ex2.approx.f32 	%f2306, %f2305;
	mul.f32 	%f2307, %f2304, %f2306;
	setp.lt.f32	%p539, %f2296, 0fC2D20000;
	selp.f32	%f2308, 0f00000000, %f2307, %p539;
	setp.gt.f32	%p540, %f2296, 0f42D20000;
	selp.f32	%f2309, 0f7F800000, %f2308, %p540;
	mul.f32 	%f2310, %f356, %f2309;
	mul.f32 	%f2311, %f350, %f450;
	sub.f32 	%f2312, %f2311, %f2310;
	mul.f32 	%f2313, %f278, %f2312;
	fma.rn.f32 	%f2314, %f347, %f2313, %f438;
	mul.f32 	%f2315, %f382, %f382;
	div.rn.f32 	%f2316, %f2315, %f363;
	add.f32 	%f2756, %f2316, %f2756;
	mul.f32 	%f2317, %f420, %f382;
	div.rn.f32 	%f2318, %f2317, %f363;
	add.f32 	%f2755, %f2318, %f2755;
	mul.f32 	%f2319, %f347, %f362;
	mul.f32 	%f2320, %f2319, %f382;
	div.rn.f32 	%f2321, %f2320, %f363;
	add.f32 	%f2754, %f2321, %f2754;
	mul.f32 	%f2322, %f382, 0f00000000;
	div.rn.f32 	%f2323, %f2322, %f363;
	add.f32 	%f2753, %f2323, %f2753;
	mul.f32 	%f2324, %f2314, %f382;
	div.rn.f32 	%f2325, %f2324, %f363;
	add.f32 	%f2752, %f2325, %f2752;
	mul.f32 	%f2326, %f420, %f420;
	div.rn.f32 	%f2327, %f2326, %f363;
	add.f32 	%f2751, %f2327, %f2751;
	mul.f32 	%f2328, %f2319, %f420;
	div.rn.f32 	%f2329, %f2328, %f363;
	add.f32 	%f2750, %f2329, %f2750;
	mul.f32 	%f2330, %f420, 0f00000000;
	div.rn.f32 	%f2331, %f2330, %f363;
	add.f32 	%f2749, %f2331, %f2749;
	mul.f32 	%f2332, %f2314, %f420;
	div.rn.f32 	%f2333, %f2332, %f363;
	add.f32 	%f2748, %f2333, %f2748;
	mul.f32 	%f2334, %f2319, %f2319;
	div.rn.f32 	%f2335, %f2334, %f363;
	add.f32 	%f2747, %f2335, %f2747;
	mul.f32 	%f2336, %f2319, 0f00000000;
	div.rn.f32 	%f2337, %f2336, %f363;
	add.f32 	%f2746, %f2337, %f2746;
	mul.f32 	%f2338, %f2314, %f2319;
	div.rn.f32 	%f2339, %f2338, %f363;
	add.f32 	%f2745, %f2339, %f2745;
	div.rn.f32 	%f2341, %f1710, %f363;
	add.f32 	%f2744, %f2341, %f2744;
	mul.f32 	%f2342, %f2314, 0f00000000;
	div.rn.f32 	%f2343, %f2342, %f363;
	add.f32 	%f2743, %f2343, %f2743;
	mul.f32 	%f2344, %f2314, %f2314;
	div.rn.f32 	%f2345, %f2344, %f363;
	add.f32 	%f2742, %f2345, %f2742;
	setp.leu.f32	%p541, %f363, 0f00000000;
	@%p541 bra 	BB4_422;

	setp.gt.f32	%p542, %f364, 0f00000000;
	@%p542 bra 	BB4_417;
	bra.uni 	BB4_416;

BB4_417:
	setp.lt.f32	%p543, %f363, 0f00800000;
	mul.f32 	%f2346, %f363, 0f4B000000;
	selp.f32	%f478, %f2346, %f363, %p543;
	selp.f32	%f2347, 0fC1B80000, 0f00000000, %p543;
	mov.b32 	 %r695, %f478;
	add.s32 	%r696, %r695, -1059760811;
	and.b32  	%r697, %r696, -8388608;
	sub.s32 	%r698, %r695, %r697;
	mov.b32 	 %f2348, %r698;
	cvt.rn.f32.s32	%f2349, %r697;
	mov.f32 	%f2350, 0f34000000;
	fma.rn.f32 	%f2351, %f2349, %f2350, %f2347;
	add.f32 	%f2352, %f2348, 0fBF800000;
	mov.f32 	%f2353, 0f3E1039F6;
	mov.f32 	%f2354, 0fBE055027;
	fma.rn.f32 	%f2355, %f2354, %f2352, %f2353;
	mov.f32 	%f2356, 0fBDF8CDCC;
	fma.rn.f32 	%f2357, %f2355, %f2352, %f2356;
	mov.f32 	%f2358, 0f3E0F2955;
	fma.rn.f32 	%f2359, %f2357, %f2352, %f2358;
	mov.f32 	%f2360, 0fBE2AD8B9;
	fma.rn.f32 	%f2361, %f2359, %f2352, %f2360;
	mov.f32 	%f2362, 0f3E4CED0B;
	fma.rn.f32 	%f2363, %f2361, %f2352, %f2362;
	mov.f32 	%f2364, 0fBE7FFF22;
	fma.rn.f32 	%f2365, %f2363, %f2352, %f2364;
	mov.f32 	%f2366, 0f3EAAAA78;
	fma.rn.f32 	%f2367, %f2365, %f2352, %f2366;
	mov.f32 	%f2368, 0fBF000000;
	fma.rn.f32 	%f2369, %f2367, %f2352, %f2368;
	mul.f32 	%f2370, %f2352, %f2369;
	fma.rn.f32 	%f2371, %f2370, %f2352, %f2352;
	mov.f32 	%f2372, 0f3F317218;
	fma.rn.f32 	%f2782, %f2351, %f2372, %f2371;
	setp.lt.u32	%p544, %r695, 2139095040;
	@%p544 bra 	BB4_419;

	mov.f32 	%f2373, 0f7F800000;
	fma.rn.f32 	%f2782, %f478, %f2373, %f2373;

BB4_419:
	setp.eq.f32	%p545, %f478, 0f00000000;
	selp.f32	%f2374, 0fFF800000, %f2782, %p545;
	mul.f32 	%f2375, %f364, %f2374;
	sub.f32 	%f482, %f2375, %f363;
	mul.f32 	%f2376, %f364, 0f4B000000;
	setp.lt.f32	%p546, %f364, 0f00800000;
	selp.f32	%f483, %f2376, %f364, %p546;
	selp.f32	%f2377, 0fC1B80000, 0f00000000, %p546;
	mov.b32 	 %r699, %f483;
	add.s32 	%r700, %r699, -1059760811;
	and.b32  	%r701, %r700, -8388608;
	sub.s32 	%r702, %r699, %r701;
	mov.b32 	 %f2378, %r702;
	cvt.rn.f32.s32	%f2379, %r701;
	fma.rn.f32 	%f2381, %f2379, %f2350, %f2377;
	add.f32 	%f2382, %f2378, 0fBF800000;
	fma.rn.f32 	%f2385, %f2354, %f2382, %f2353;
	fma.rn.f32 	%f2387, %f2385, %f2382, %f2356;
	fma.rn.f32 	%f2389, %f2387, %f2382, %f2358;
	fma.rn.f32 	%f2391, %f2389, %f2382, %f2360;
	fma.rn.f32 	%f2393, %f2391, %f2382, %f2362;
	fma.rn.f32 	%f2395, %f2393, %f2382, %f2364;
	fma.rn.f32 	%f2397, %f2395, %f2382, %f2366;
	fma.rn.f32 	%f2399, %f2397, %f2382, %f2368;
	mul.f32 	%f2400, %f2382, %f2399;
	fma.rn.f32 	%f2401, %f2400, %f2382, %f2382;
	fma.rn.f32 	%f2783, %f2381, %f2372, %f2401;
	setp.lt.u32	%p547, %r699, 2139095040;
	@%p547 bra 	BB4_421;

	mov.f32 	%f2403, 0f7F800000;
	fma.rn.f32 	%f2783, %f483, %f2403, %f2403;

BB4_421:
	setp.eq.f32	%p548, %f483, 0f00000000;
	selp.f32	%f2404, 0fFF800000, %f2783, %p548;
	mul.f32 	%f2405, %f364, %f2404;
	sub.f32 	%f2406, %f482, %f2405;
	add.f32 	%f2407, %f364, %f2406;
	add.f32 	%f2784, %f2784, %f2407;
	bra.uni 	BB4_422;

BB4_416:
	sub.f32 	%f2784, %f2784, %f363;

BB4_422:
	add.s32 	%r766, %r766, 1;
	setp.lt.s32	%p549, %r766, %r141;
	@%p549 bra 	BB4_342;

	st.local.f32 	[%rd3], %f2756;
	st.local.f32 	[%rd3+4], %f2755;
	st.local.f32 	[%rd3+20], %f2755;
	st.local.f32 	[%rd3+8], %f2754;
	st.local.f32 	[%rd3+40], %f2754;
	st.local.f32 	[%rd3+12], %f2753;
	st.local.f32 	[%rd3+60], %f2753;
	st.local.f32 	[%rd3+16], %f2752;
	st.local.f32 	[%rd3+80], %f2752;
	st.local.f32 	[%rd3+24], %f2751;
	st.local.f32 	[%rd3+28], %f2750;
	st.local.f32 	[%rd3+44], %f2750;
	st.local.f32 	[%rd3+32], %f2749;
	st.local.f32 	[%rd3+64], %f2749;
	st.local.f32 	[%rd3+36], %f2748;
	st.local.f32 	[%rd3+84], %f2748;
	st.local.f32 	[%rd3+48], %f2747;
	st.local.f32 	[%rd3+52], %f2746;
	st.local.f32 	[%rd3+68], %f2746;
	st.local.f32 	[%rd3+56], %f2745;
	st.local.f32 	[%rd3+88], %f2745;
	st.local.f32 	[%rd3+72], %f2744;
	st.local.f32 	[%rd3+76], %f2743;
	st.local.f32 	[%rd3+92], %f2743;
	st.local.f32 	[%rd3+96], %f2742;
	add.s32 	%r765, %r765, 1;
	setp.lt.s32	%p550, %r765, %r141;
	@%p550 bra 	BB4_341;

BB4_424:
	mov.u32 	%r767, 0;
	rcp.rn.f32 	%f505, %f2756;
	mul.f32 	%f506, %f505, %f2755;
	st.local.f32 	[%rd3+4], %f506;
	mul.f32 	%f507, %f505, %f2754;
	st.local.f32 	[%rd3+8], %f507;
	mul.f32 	%f508, %f505, %f2753;
	st.local.f32 	[%rd3+12], %f508;
	mul.f32 	%f509, %f505, %f2752;
	st.local.f32 	[%rd3+16], %f509;
	ld.local.f32 	%f2409, [%rd3+20];
	ld.local.f32 	%f2410, [%rd3+4];
	fma.rn.f32 	%f2411, %f2410, %f2409, 0f00000000;
	sub.f32 	%f2412, %f2751, %f2411;
	ld.local.f32 	%f2413, [%rd3+40];
	st.local.f32 	[%rd3+24], %f2412;
	fma.rn.f32 	%f2414, %f507, %f2755, 0f00000000;
	rcp.rn.f32 	%f510, %f2412;
	sub.f32 	%f2415, %f2750, %f2414;
	mul.f32 	%f511, %f510, %f2415;
	st.local.f32 	[%rd3+28], %f511;
	fma.rn.f32 	%f2416, %f508, %f2755, 0f00000000;
	sub.f32 	%f2417, %f2749, %f2416;
	mul.f32 	%f512, %f510, %f2417;
	st.local.f32 	[%rd3+32], %f512;
	fma.rn.f32 	%f2418, %f509, %f2755, 0f00000000;
	sub.f32 	%f2419, %f2748, %f2418;
	mul.f32 	%f513, %f510, %f2419;
	st.local.f32 	[%rd3+36], %f513;
	ld.local.f32 	%f2420, [%rd3+4];
	fma.rn.f32 	%f2421, %f2420, %f2413, 0f00000000;
	sub.f32 	%f514, %f2750, %f2421;
	st.local.f32 	[%rd3+44], %f514;
	add.s64 	%rd95, %rd3, 40;
	add.s64 	%rd94, %rd3, 8;
	bra.uni 	BB4_425;

BB4_443:
	add.s32 	%r767, %r767, 1;
	add.s64 	%rd95, %rd95, 4;
	add.s64 	%rd94, %rd94, 20;

BB4_425:
	ld.local.f32 	%f2422, [%rd95];
	ld.local.f32 	%f2423, [%rd94];
	fma.rn.f32 	%f2801, %f2423, %f2422, %f2801;
	setp.lt.s32	%p551, %r767, 1;
	@%p551 bra 	BB4_443;

	sub.f32 	%f2425, %f2747, %f2801;
	st.local.f32 	[%rd3+48], %f2425;
	fma.rn.f32 	%f2426, %f508, %f2754, 0f00000000;
	fma.rn.f32 	%f2427, %f512, %f514, %f2426;
	rcp.rn.f32 	%f517, %f2425;
	sub.f32 	%f2428, %f2746, %f2427;
	mul.f32 	%f518, %f517, %f2428;
	st.local.f32 	[%rd3+52], %f518;
	fma.rn.f32 	%f2429, %f509, %f2754, 0f00000000;
	fma.rn.f32 	%f2430, %f513, %f514, %f2429;
	sub.f32 	%f2431, %f2745, %f2430;
	mul.f32 	%f519, %f517, %f2431;
	st.local.f32 	[%rd3+56], %f519;
	ld.local.f32 	%f2432, [%rd3+60];
	ld.local.f32 	%f2433, [%rd3+4];
	fma.rn.f32 	%f2434, %f2433, %f2432, 0f00000000;
	sub.f32 	%f520, %f2749, %f2434;
	st.local.f32 	[%rd3+64], %f520;
	add.s64 	%rd97, %rd3, 60;
	add.s64 	%rd96, %rd3, 8;
	mov.u32 	%r768, 0;
	mov.f32 	%f2802, 0f00000000;
	bra.uni 	BB4_427;

BB4_442:
	add.s32 	%r768, %r768, 1;
	add.s64 	%rd97, %rd97, 4;
	add.s64 	%rd96, %rd96, 20;

BB4_427:
	ld.local.f32 	%f2435, [%rd97];
	ld.local.f32 	%f2436, [%rd96];
	fma.rn.f32 	%f2802, %f2436, %f2435, %f2802;
	setp.lt.s32	%p552, %r768, 1;
	@%p552 bra 	BB4_442;

	sub.f32 	%f523, %f2746, %f2802;
	st.local.f32 	[%rd3+68], %f523;
	add.s64 	%rd99, %rd3, 60;
	add.s64 	%rd98, %rd3, 12;
	mov.u32 	%r769, 0;
	mov.f32 	%f2803, 0f00000000;
	bra.uni 	BB4_429;

BB4_441:
	add.s32 	%r769, %r769, 1;
	add.s64 	%rd99, %rd99, 4;
	add.s64 	%rd98, %rd98, 20;

BB4_429:
	ld.local.f32 	%f2438, [%rd99];
	ld.local.f32 	%f2439, [%rd98];
	fma.rn.f32 	%f2803, %f2439, %f2438, %f2803;
	setp.lt.s32	%p553, %r769, 2;
	@%p553 bra 	BB4_441;

	sub.f32 	%f2441, %f2744, %f2803;
	st.local.f32 	[%rd3+72], %f2441;
	fma.rn.f32 	%f2442, %f509, %f2753, 0f00000000;
	fma.rn.f32 	%f2443, %f513, %f520, %f2442;
	fma.rn.f32 	%f2444, %f519, %f523, %f2443;
	rcp.rn.f32 	%f526, %f2441;
	sub.f32 	%f2445, %f2743, %f2444;
	mul.f32 	%f527, %f526, %f2445;
	st.local.f32 	[%rd3+76], %f527;
	ld.local.f32 	%f2446, [%rd3+80];
	ld.local.f32 	%f2447, [%rd3+4];
	fma.rn.f32 	%f2448, %f2447, %f2446, 0f00000000;
	sub.f32 	%f528, %f2748, %f2448;
	st.local.f32 	[%rd3+84], %f528;
	add.s64 	%rd101, %rd3, 80;
	add.s64 	%rd100, %rd3, 8;
	mov.u32 	%r770, 0;
	mov.f32 	%f2804, 0f00000000;
	bra.uni 	BB4_431;

BB4_440:
	add.s32 	%r770, %r770, 1;
	add.s64 	%rd101, %rd101, 4;
	add.s64 	%rd100, %rd100, 20;

BB4_431:
	ld.local.f32 	%f2449, [%rd101];
	ld.local.f32 	%f2450, [%rd100];
	fma.rn.f32 	%f2804, %f2450, %f2449, %f2804;
	setp.lt.s32	%p554, %r770, 1;
	@%p554 bra 	BB4_440;

	sub.f32 	%f531, %f2745, %f2804;
	st.local.f32 	[%rd3+88], %f531;
	add.s64 	%rd103, %rd3, 80;
	add.s64 	%rd102, %rd3, 12;
	mov.u32 	%r771, 0;
	mov.f32 	%f2805, 0f00000000;
	bra.uni 	BB4_433;

BB4_439:
	add.s32 	%r771, %r771, 1;
	add.s64 	%rd103, %rd103, 4;
	add.s64 	%rd102, %rd102, 20;

BB4_433:
	ld.local.f32 	%f2452, [%rd103];
	ld.local.f32 	%f2453, [%rd102];
	fma.rn.f32 	%f2805, %f2453, %f2452, %f2805;
	setp.lt.s32	%p555, %r771, 2;
	@%p555 bra 	BB4_439;

	sub.f32 	%f534, %f2743, %f2805;
	st.local.f32 	[%rd3+92], %f534;
	add.s64 	%rd105, %rd3, 80;
	add.s64 	%rd104, %rd3, 16;
	mov.u32 	%r772, 0;
	mov.f32 	%f2806, 0f00000000;
	bra.uni 	BB4_435;

BB4_438:
	add.s32 	%r772, %r772, 1;
	add.s64 	%rd105, %rd105, 4;
	add.s64 	%rd104, %rd104, 20;

BB4_435:
	ld.local.f32 	%f2455, [%rd105];
	ld.local.f32 	%f2456, [%rd104];
	fma.rn.f32 	%f2806, %f2456, %f2455, %f2806;
	setp.lt.s32	%p556, %r772, 3;
	@%p556 bra 	BB4_438;

	ld.param.u64 	%rd93, [_Z24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_i_param_7];
	ld.param.u64 	%rd92, [_Z24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_i_param_6];
	ld.param.u32 	%r733, [_Z24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_i_param_8];
	ld.param.u64 	%rd91, [_Z24kernel_MLEFit_sigma_no_bPffS_iiS_S_S_i_param_5];
	mov.u32 	%r732, %ntid.x;
	mov.u32 	%r731, %ctaid.x;
	sub.f32 	%f2457, %f2742, %f2806;
	st.local.f32 	[%rd3+96], %f2457;
	add.f32 	%f2458, %f506, 0f00000000;
	mov.f32 	%f2459, 0f00000000;
	sub.f32 	%f2460, %f2459, %f2458;
	add.f32 	%f2461, %f507, 0f00000000;
	fma.rn.f32 	%f2462, %f511, %f2460, %f2461;
	sub.f32 	%f2463, %f2459, %f2462;
	add.f32 	%f2464, %f508, 0f00000000;
	fma.rn.f32 	%f2465, %f512, %f2460, %f2464;
	fma.rn.f32 	%f2466, %f518, %f2463, %f2465;
	sub.f32 	%f2467, %f2459, %f2466;
	add.f32 	%f2468, %f509, 0f00000000;
	fma.rn.f32 	%f2469, %f513, %f2460, %f2468;
	fma.rn.f32 	%f2470, %f519, %f2463, %f2469;
	fma.rn.f32 	%f2471, %f527, %f2467, %f2470;
	sub.f32 	%f2472, %f2459, %f2471;
	div.rn.f32 	%f2473, %f2472, %f2457;
	fma.rn.f32 	%f2474, %f534, %f2473, 0f00000000;
	sub.f32 	%f2475, %f2467, %f2474;
	mul.f32 	%f2476, %f526, %f2475;
	fma.rn.f32 	%f2477, %f523, %f2476, 0f00000000;
	fma.rn.f32 	%f2478, %f531, %f2473, %f2477;
	sub.f32 	%f2479, %f2463, %f2478;
	mul.f32 	%f2480, %f517, %f2479;
	fma.rn.f32 	%f2481, %f514, %f2480, 0f00000000;
	fma.rn.f32 	%f2482, %f520, %f2476, %f2481;
	fma.rn.f32 	%f2483, %f528, %f2473, %f2482;
	sub.f32 	%f2484, %f2460, %f2483;
	mul.f32 	%f2485, %f510, %f2484;
	fma.rn.f32 	%f2486, %f2755, %f2485, 0f00000000;
	fma.rn.f32 	%f2487, %f2754, %f2480, %f2486;
	fma.rn.f32 	%f2488, %f2753, %f2476, %f2487;
	fma.rn.f32 	%f2489, %f2752, %f2473, %f2488;
	mov.f32 	%f2490, 0f3F800000;
	sub.f32 	%f2491, %f2490, %f2489;
	mul.f32 	%f2492, %f505, %f2491;
	fma.rn.f32 	%f2493, %f506, 0f00000000, 0f00000000;
	sub.f32 	%f2494, %f2490, %f2493;
	fma.rn.f32 	%f2495, %f507, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2496, %f511, %f2494, %f2495;
	sub.f32 	%f2497, %f2459, %f2496;
	fma.rn.f32 	%f2498, %f508, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2499, %f512, %f2494, %f2498;
	fma.rn.f32 	%f2500, %f518, %f2497, %f2499;
	sub.f32 	%f2501, %f2459, %f2500;
	fma.rn.f32 	%f2502, %f509, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2503, %f513, %f2494, %f2502;
	fma.rn.f32 	%f2504, %f519, %f2497, %f2503;
	fma.rn.f32 	%f2505, %f527, %f2501, %f2504;
	sub.f32 	%f2506, %f2459, %f2505;
	div.rn.f32 	%f2507, %f2506, %f2457;
	fma.rn.f32 	%f2508, %f534, %f2507, 0f00000000;
	sub.f32 	%f2509, %f2501, %f2508;
	mul.f32 	%f2510, %f526, %f2509;
	fma.rn.f32 	%f2511, %f523, %f2510, 0f00000000;
	fma.rn.f32 	%f2512, %f531, %f2507, %f2511;
	sub.f32 	%f2513, %f2497, %f2512;
	mul.f32 	%f2514, %f517, %f2513;
	fma.rn.f32 	%f2515, %f514, %f2514, 0f00000000;
	fma.rn.f32 	%f2516, %f520, %f2510, %f2515;
	fma.rn.f32 	%f2517, %f528, %f2507, %f2516;
	sub.f32 	%f2518, %f2494, %f2517;
	mul.f32 	%f2519, %f510, %f2518;
	sub.f32 	%f2520, %f2459, %f2493;
	fma.rn.f32 	%f2521, %f511, %f2520, %f2495;
	sub.f32 	%f2522, %f2490, %f2521;
	fma.rn.f32 	%f2523, %f512, %f2520, %f2498;
	fma.rn.f32 	%f2524, %f518, %f2522, %f2523;
	sub.f32 	%f2525, %f2459, %f2524;
	fma.rn.f32 	%f2526, %f513, %f2520, %f2502;
	fma.rn.f32 	%f2527, %f519, %f2522, %f2526;
	fma.rn.f32 	%f2528, %f527, %f2525, %f2527;
	sub.f32 	%f2529, %f2459, %f2528;
	div.rn.f32 	%f2530, %f2529, %f2457;
	fma.rn.f32 	%f2531, %f534, %f2530, 0f00000000;
	sub.f32 	%f2532, %f2525, %f2531;
	mul.f32 	%f2533, %f526, %f2532;
	fma.rn.f32 	%f2534, %f523, %f2533, 0f00000000;
	fma.rn.f32 	%f2535, %f531, %f2530, %f2534;
	sub.f32 	%f2536, %f2522, %f2535;
	mul.f32 	%f2537, %f517, %f2536;
	sub.f32 	%f2538, %f2459, %f2521;
	fma.rn.f32 	%f2539, %f518, %f2538, %f2523;
	sub.f32 	%f2540, %f2490, %f2539;
	fma.rn.f32 	%f2541, %f519, %f2538, %f2526;
	fma.rn.f32 	%f2542, %f527, %f2540, %f2541;
	sub.f32 	%f2543, %f2459, %f2542;
	div.rn.f32 	%f2544, %f2543, %f2457;
	fma.rn.f32 	%f2545, %f534, %f2544, 0f00000000;
	sub.f32 	%f2546, %f2540, %f2545;
	mul.f32 	%f2547, %f526, %f2546;
	sub.f32 	%f2548, %f2459, %f2539;
	fma.rn.f32 	%f2549, %f527, %f2548, %f2541;
	sub.f32 	%f2550, %f2490, %f2549;
	div.rn.f32 	%f2551, %f2550, %f2457;
	mad.lo.s32 	%r712, %r732, %r731, %r4;
	cvta.to.global.u64 	%rd75, %rd91;
	mul.wide.s32 	%rd76, %r712, 4;
	add.s64 	%rd77, %rd75, %rd76;
	st.global.f32 	[%rd77], %f2725;
	shl.b32 	%r713, %r733, 2;
	cvt.s64.s32	%rd78, %r713;
	add.s64 	%rd79, %rd77, %rd78;
	st.global.f32 	[%rd79], %f2724;
	add.s64 	%rd80, %rd79, %rd78;
	st.global.f32 	[%rd80], %f2723;
	add.s64 	%rd81, %rd80, %rd78;
	mov.u32 	%r714, 0;
	st.global.u32 	[%rd81], %r714;
	add.s64 	%rd82, %rd81, %rd78;
	st.global.f32 	[%rd82], %f2722;
	cvta.to.global.u64 	%rd83, %rd92;
	add.s64 	%rd84, %rd83, %rd76;
	st.global.f32 	[%rd84], %f2492;
	add.s64 	%rd85, %rd84, %rd78;
	st.global.f32 	[%rd85], %f2519;
	add.s64 	%rd86, %rd85, %rd78;
	st.global.f32 	[%rd86], %f2537;
	add.s64 	%rd87, %rd86, %rd78;
	st.global.f32 	[%rd87], %f2547;
	add.s64 	%rd88, %rd87, %rd78;
	st.global.f32 	[%rd88], %f2551;
	cvta.to.global.u64 	%rd89, %rd93;
	add.s64 	%rd90, %rd89, %rd76;
	st.global.f32 	[%rd90], %f2784;

BB4_437:
	ret;
}

	// .globl	_Z15kernel_MLEFit_zPfffffffffiiS_S_S_i
.visible .entry _Z15kernel_MLEFit_zPfffffffffiiS_S_S_i(
	.param .u64 _Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_0,
	.param .f32 _Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_1,
	.param .f32 _Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_2,
	.param .f32 _Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_3,
	.param .f32 _Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_4,
	.param .f32 _Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_5,
	.param .f32 _Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_6,
	.param .f32 _Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_7,
	.param .f32 _Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_8,
	.param .u32 _Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_9,
	.param .u32 _Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_10,
	.param .u64 _Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_11,
	.param .u64 _Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_12,
	.param .u64 _Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_13,
	.param .u32 _Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_14
)
{
	.local .align 4 .b8 	__local_depot5[100];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<1063>;
	.reg .f32 	%f<3156>;
	.reg .b32 	%r<1315>;
	.reg .f64 	%fd<1122>;
	.reg .b64 	%rd<107>;
	// demoted variable
	.shared .align 4 .b8 _ZZ15kernel_MLEFit_zPfffffffffiiS_S_S_iE6s_data[15488];

	mov.u64 	%SPL, __local_depot5;
	ld.param.u64 	%rd47, [_Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_0];
	ld.param.f32 	%f627, [_Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_1];
	ld.param.f32 	%f628, [_Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_2];
	ld.param.f32 	%f629, [_Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_3];
	ld.param.f32 	%f630, [_Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_4];
	ld.param.f32 	%f631, [_Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_5];
	ld.param.f32 	%f632, [_Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_6];
	ld.param.f32 	%f633, [_Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_7];
	ld.param.f32 	%f634, [_Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_8];
	ld.param.u32 	%r225, [_Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_9];
	ld.param.u32 	%r226, [_Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_10];
	ld.param.u32 	%r227, [_Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_14];
	cvta.to.global.u64 	%rd1, %rd47;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mul.lo.s32 	%r3, %r1, %r2;
	mov.u32 	%r4, %tid.x;
	add.s32 	%r228, %r3, %r4;
	setp.ge.s32	%p75, %r228, %r227;
	@%p75 bra 	BB5_961;

	mov.u64 	%rd49, 0;
	st.local.u32 	[%rd2+4], %rd49;
	st.local.u32 	[%rd2], %rd49;
	st.local.u32 	[%rd2+12], %rd49;
	st.local.u32 	[%rd2+8], %rd49;
	st.local.u32 	[%rd2+20], %rd49;
	st.local.u32 	[%rd2+16], %rd49;
	st.local.u32 	[%rd2+28], %rd49;
	st.local.u32 	[%rd2+24], %rd49;
	st.local.u32 	[%rd2+36], %rd49;
	st.local.u32 	[%rd2+32], %rd49;
	st.local.u32 	[%rd2+44], %rd49;
	st.local.u32 	[%rd2+40], %rd49;
	st.local.u32 	[%rd2+52], %rd49;
	st.local.u32 	[%rd2+48], %rd49;
	st.local.u32 	[%rd2+60], %rd49;
	st.local.u32 	[%rd2+56], %rd49;
	st.local.u32 	[%rd2+68], %rd49;
	st.local.u32 	[%rd2+64], %rd49;
	st.local.u32 	[%rd2+76], %rd49;
	st.local.u32 	[%rd2+72], %rd49;
	st.local.u32 	[%rd2+84], %rd49;
	st.local.u32 	[%rd2+80], %rd49;
	st.local.u32 	[%rd2+92], %rd49;
	st.local.u32 	[%rd2+88], %rd49;
	mov.u32 	%r229, 0;
	st.local.u32 	[%rd2+96], %r229;
	mul.lo.s32 	%r5, %r225, %r225;
	mul.lo.s32 	%r6, %r4, %r5;
	setp.lt.s32	%p76, %r225, 1;
	@%p76 bra 	BB5_13;

	mad.lo.s32 	%r7, %r3, %r5, %r6;
	and.b32  	%r8, %r225, 3;
	mul.lo.s32 	%r9, %r4, %r225;
	mad.lo.s32 	%r231, %r2, %r1, %r4;
	mul.lo.s32 	%r10, %r225, %r231;
	shl.b32 	%r11, %r225, 2;
	mov.u32 	%r230, 0;
	mov.u32 	%r1287, %r230;

BB5_3:
	add.s32 	%r14, %r7, %r1287;
	add.s32 	%r15, %r1287, %r6;
	setp.eq.s32	%p77, %r8, 0;
	mov.u32 	%r1293, %r230;
	@%p77 bra 	BB5_9;

	setp.eq.s32	%p78, %r8, 1;
	mov.u32 	%r1289, %r230;
	@%p78 bra 	BB5_8;

	setp.eq.s32	%p79, %r8, 2;
	mov.u32 	%r1288, %r230;
	@%p79 bra 	BB5_7;

	mul.wide.s32 	%rd50, %r14, 4;
	add.s64 	%rd51, %rd1, %rd50;
	ld.global.f32 	%f635, [%rd51];
	shl.b32 	%r236, %r15, 2;
	mov.u32 	%r237, _ZZ15kernel_MLEFit_zPfffffffffiiS_S_S_iE6s_data;
	add.s32 	%r238, %r237, %r236;
	st.shared.f32 	[%r238], %f635;
	mov.u32 	%r1288, 1;

BB5_7:
	neg.s32 	%r239, %r1288;
	and.b32  	%r240, %r239, %r225;
	add.s32 	%r241, %r14, %r240;
	mul.wide.s32 	%rd52, %r241, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.global.f32 	%f636, [%rd53];
	add.s32 	%r242, %r15, %r240;
	shl.b32 	%r243, %r242, 2;
	mov.u32 	%r244, _ZZ15kernel_MLEFit_zPfffffffffiiS_S_S_iE6s_data;
	add.s32 	%r245, %r244, %r243;
	st.shared.f32 	[%r245], %f636;
	add.s32 	%r1289, %r1288, 1;

BB5_8:
	mul.lo.s32 	%r246, %r1289, %r225;
	add.s32 	%r247, %r14, %r246;
	mul.wide.s32 	%rd54, %r247, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.global.f32 	%f637, [%rd55];
	add.s32 	%r248, %r15, %r246;
	shl.b32 	%r249, %r248, 2;
	mov.u32 	%r250, _ZZ15kernel_MLEFit_zPfffffffffiiS_S_S_iE6s_data;
	add.s32 	%r251, %r250, %r249;
	st.shared.f32 	[%r251], %f637;
	add.s32 	%r1293, %r1289, 1;

BB5_9:
	setp.lt.u32	%p80, %r225, 4;
	@%p80 bra 	BB5_12;

	add.s32 	%r252, %r9, %r1293;
	mad.lo.s32 	%r253, %r225, %r252, %r1287;
	shl.b32 	%r254, %r253, 2;
	mov.u32 	%r255, _ZZ15kernel_MLEFit_zPfffffffffiiS_S_S_iE6s_data;
	add.s32 	%r1292, %r255, %r254;
	add.s32 	%r256, %r10, %r1293;
	mad.lo.s32 	%r1291, %r225, %r256, %r1287;

BB5_11:
	mul.wide.s32 	%rd56, %r1291, 4;
	add.s64 	%rd57, %rd1, %rd56;
	ld.global.f32 	%f638, [%rd57];
	st.shared.f32 	[%r1292], %f638;
	cvt.s64.s32	%rd58, %r11;
	add.s64 	%rd59, %rd57, %rd58;
	ld.global.f32 	%f639, [%rd59];
	add.s32 	%r257, %r1292, %r11;
	st.shared.f32 	[%r257], %f639;
	add.s64 	%rd60, %rd59, %rd58;
	ld.global.f32 	%f640, [%rd60];
	add.s32 	%r258, %r257, %r11;
	st.shared.f32 	[%r258], %f640;
	add.s64 	%rd61, %rd60, %rd58;
	ld.global.f32 	%f641, [%rd61];
	add.s32 	%r259, %r258, %r11;
	add.s32 	%r1292, %r259, %r11;
	st.shared.f32 	[%r259], %f641;
	add.s32 	%r1291, %r1291, %r11;
	add.s32 	%r1293, %r1293, 4;
	setp.lt.s32	%p81, %r1293, %r225;
	@%p81 bra 	BB5_11;

BB5_12:
	add.s32 	%r1287, %r1287, 1;
	setp.lt.s32	%p82, %r1287, %r225;
	@%p82 bra 	BB5_3;

BB5_13:
	mov.f32 	%f3066, 0f00000000;
	mov.f32 	%f2979, %f3066;
	mov.f32 	%f2980, %f3066;
	mov.f32 	%f2981, %f3066;
	@%p76 bra 	BB5_28;

	and.b32  	%r31, %r225, 3;
	mul.lo.s32 	%r32, %r4, %r225;
	shl.b32 	%r33, %r225, 2;
	mov.f32 	%f647, 0f00000000;
	mov.u32 	%r260, 0;
	mov.u32 	%r1294, %r260;
	mov.f32 	%f2979, %f647;
	mov.f32 	%f2980, %f647;
	mov.f32 	%f2981, %f647;

BB5_15:
	add.s32 	%r35, %r1294, %r6;
	cvt.rn.f32.s32	%f4, %r1294;
	setp.eq.s32	%p84, %r31, 0;
	@%p84 bra 	BB5_16;

	setp.eq.s32	%p85, %r31, 1;
	@%p85 bra 	BB5_18;
	bra.uni 	BB5_19;

BB5_18:
	mov.u32 	%r1296, %r260;
	bra.uni 	BB5_23;

BB5_16:
	mov.u32 	%r1299, %r260;
	mov.f32 	%f2970, %f2979;
	mov.f32 	%f2971, %f2980;
	mov.f32 	%f2972, %f2981;
	mov.f32 	%f2979, %f647;
	mov.f32 	%f2980, %f647;
	mov.f32 	%f2981, %f647;
	bra.uni 	BB5_24;

BB5_19:
	setp.eq.s32	%p86, %r31, 2;
	@%p86 bra 	BB5_20;
	bra.uni 	BB5_21;

BB5_20:
	mov.u32 	%r1295, %r260;
	bra.uni 	BB5_22;

BB5_21:
	shl.b32 	%r265, %r35, 2;
	mov.u32 	%r266, _ZZ15kernel_MLEFit_zPfffffffffiiS_S_S_iE6s_data;
	add.s32 	%r267, %r266, %r265;
	ld.shared.f32 	%f651, [%r267];
	fma.rn.f32 	%f2981, %f4, %f651, %f2981;
	fma.rn.f32 	%f2980, %f651, 0f00000000, %f2980;
	add.f32 	%f2979, %f2979, %f651;
	mov.u32 	%r1295, 1;

BB5_22:
	neg.s32 	%r268, %r1295;
	and.b32  	%r269, %r268, %r225;
	add.s32 	%r270, %r35, %r269;
	shl.b32 	%r271, %r270, 2;
	mov.u32 	%r272, _ZZ15kernel_MLEFit_zPfffffffffiiS_S_S_iE6s_data;
	add.s32 	%r273, %r272, %r271;
	ld.shared.f32 	%f652, [%r273];
	fma.rn.f32 	%f2981, %f4, %f652, %f2981;
	cvt.rn.f32.s32	%f653, %r1295;
	fma.rn.f32 	%f2980, %f653, %f652, %f2980;
	add.f32 	%f2979, %f2979, %f652;
	add.s32 	%r1296, %r1295, 1;

BB5_23:
	mad.lo.s32 	%r274, %r1296, %r225, %r35;
	shl.b32 	%r275, %r274, 2;
	mov.u32 	%r276, _ZZ15kernel_MLEFit_zPfffffffffiiS_S_S_iE6s_data;
	add.s32 	%r277, %r276, %r275;
	ld.shared.f32 	%f654, [%r277];
	fma.rn.f32 	%f2972, %f4, %f654, %f2981;
	cvt.rn.f32.s32	%f655, %r1296;
	fma.rn.f32 	%f2971, %f655, %f654, %f2980;
	add.f32 	%f2970, %f2979, %f654;
	add.s32 	%r1299, %r1296, 1;
	mov.f32 	%f2979, %f2970;
	mov.f32 	%f2980, %f2971;
	mov.f32 	%f2981, %f2972;

BB5_24:
	setp.lt.u32	%p87, %r225, 4;
	@%p87 bra 	BB5_27;

	add.s32 	%r278, %r32, %r1299;
	mad.lo.s32 	%r279, %r225, %r278, %r1294;
	shl.b32 	%r280, %r279, 2;
	mov.u32 	%r281, _ZZ15kernel_MLEFit_zPfffffffffiiS_S_S_iE6s_data;
	add.s32 	%r1298, %r281, %r280;
	mov.f32 	%f2979, %f2970;
	mov.f32 	%f2980, %f2971;
	mov.f32 	%f2981, %f2972;

BB5_26:
	ld.shared.f32 	%f656, [%r1298];
	fma.rn.f32 	%f657, %f4, %f656, %f2981;
	cvt.rn.f32.s32	%f658, %r1299;
	fma.rn.f32 	%f659, %f658, %f656, %f2980;
	add.f32 	%f660, %f2979, %f656;
	add.s32 	%r282, %r1298, %r33;
	ld.shared.f32 	%f661, [%r282];
	fma.rn.f32 	%f662, %f4, %f661, %f657;
	add.s32 	%r283, %r1299, 1;
	cvt.rn.f32.s32	%f663, %r283;
	fma.rn.f32 	%f664, %f663, %f661, %f659;
	add.f32 	%f665, %f660, %f661;
	add.s32 	%r284, %r282, %r33;
	ld.shared.f32 	%f666, [%r284];
	fma.rn.f32 	%f667, %f4, %f666, %f662;
	add.s32 	%r285, %r1299, 2;
	cvt.rn.f32.s32	%f668, %r285;
	fma.rn.f32 	%f669, %f668, %f666, %f664;
	add.f32 	%f670, %f665, %f666;
	add.s32 	%r286, %r284, %r33;
	add.s32 	%r1298, %r286, %r33;
	ld.shared.f32 	%f671, [%r286];
	fma.rn.f32 	%f2981, %f4, %f671, %f667;
	add.s32 	%r287, %r1299, 3;
	cvt.rn.f32.s32	%f672, %r287;
	fma.rn.f32 	%f2980, %f672, %f671, %f669;
	add.f32 	%f2979, %f670, %f671;
	add.s32 	%r1299, %r1299, 4;
	setp.lt.s32	%p88, %r1299, %r225;
	@%p88 bra 	BB5_26;

BB5_27:
	add.s32 	%r1294, %r1294, 1;
	setp.lt.s32	%p89, %r1294, %r225;
	@%p89 bra 	BB5_15;

BB5_28:
	div.rn.f32 	%f3070, %f2981, %f2979;
	div.rn.f32 	%f3069, %f2980, %f2979;
	mov.f32 	%f2987, 0f51BA43B7;
	mov.f32 	%f2988, %f3066;
	@%p76 bra 	BB5_73;

	mov.f32 	%f677, 0f3F000000;
	div.rn.f32 	%f678, %f677, %f627;
	div.rn.f32 	%f679, %f678, %f627;
	cvt.f64.f32	%fd1, %f679;
	mov.f32 	%f2988, 0f00000000;
	mov.u32 	%r288, 0;
	mov.f32 	%f2987, 0f51BA43B7;
	mov.u32 	%r1300, %r288;

BB5_30:
	mov.u32 	%r1301, %r288;

BB5_31:
	mov.f32 	%f2991, 0f00000000;
	mov.f32 	%f2992, %f2991;
	mov.u32 	%r1302, %r288;

BB5_32:
	sub.s32 	%r292, %r1302, %r1300;
	cvt.rn.f32.s32	%f46, %r292;
	cvt.f64.f32	%fd2, %f46;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd2;
	}
	mov.f64 	%fd548, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r51}, %fd548;
	}
	bfe.u32 	%r293, %r51, 20, 11;
	add.s32 	%r294, %r293, -1012;
	mov.u64 	%rd62, 4611686018427387904;
	shl.b64 	%rd4, %rd62, %r294;
	setp.eq.s64	%p91, %rd4, -9223372036854775808;
	abs.f64 	%fd549, %fd2;
	// Callseq Start 53
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd549;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd548;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd3, [retval0+0];
	
	//{
	}// Callseq End 53
	setp.lt.s32	%p92, %r50, 0;
	and.pred  	%p1, %p92, %p91;
	selp.b32	%r295, %r50, 0, %p91;
	setp.lt.s32	%p93, %r51, 0;
	or.b32  	%r296, %r295, 2146435072;
	selp.b32	%r52, %r296, %r295, %p93;
	add.f64 	%fd4, %fd2, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r297}, %fd4;
	}
	and.b32  	%r53, %r297, 2146435072;
	setp.gtu.f64	%p94, %fd549, 0d7FF0000000000000;
	and.b32  	%r54, %r51, 2147483647;
	setp.gt.f64	%p95, %fd549, 0d3FF0000000000000;
	selp.b32	%r298, 2146435072, 0, %p95;
	xor.b32  	%r299, %r298, 2146435072;
	selp.b32	%r300, %r299, %r298, %p93;
	setp.eq.f32	%p96, %f46, 0fBF800000;
	selp.b32	%r55, 1072693248, %r300, %p96;
	and.b32  	%r56, %r50, 2147483647;
	shr.s32 	%r301, %r51, 31;
	and.b32  	%r302, %r301, -2146435072;
	add.s32 	%r57, %r302, 2146435072;
	or.b32  	%r58, %r57, -2147483648;
	selp.b32	%r59, %r58, %r57, %p1;
	mad.lo.s32 	%r60, %r1302, %r225, %r6;
	setp.ne.s32	%p97, %r53, 2146435072;
	or.pred  	%p2, %p97, %p94;
	mov.u32 	%r1303, %r288;
	bra.uni 	BB5_33;

BB5_61:
	and.b32  	%r334, %r65, 2147483647;
	setp.ne.s32	%p121, %r334, 2146435072;
	@%p121 bra 	BB5_62;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r335, %temp}, %fd19;
	}
	setp.ne.s32	%p122, %r335, 0;
	mov.f64 	%fd991, %fd990;
	@%p122 bra 	BB5_66;

	selp.b32	%r336, %r58, %r57, %p3;
	mov.u32 	%r337, 0;
	mov.b64 	%fd991, {%r337, %r336};
	bra.uni 	BB5_66;

BB5_62:
	mov.f64 	%fd991, %fd990;
	bra.uni 	BB5_66;

BB5_33:
	mov.f64 	%fd986, %fd3;
	@!%p1 bra 	BB5_35;
	bra.uni 	BB5_34;

BB5_34:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r303}, %fd3;
	}
	xor.b32  	%r304, %r303, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r305, %temp}, %fd3;
	}
	mov.b64 	%fd986, {%r305, %r304};

BB5_35:
	setp.eq.f32	%p98, %f46, 0f00000000;
	@%p98 bra 	BB5_38;
	bra.uni 	BB5_36;

BB5_38:
	mov.u32 	%r306, 0;
	mov.b64 	%fd986, {%r306, %r52};
	bra.uni 	BB5_39;

BB5_36:
	setp.gt.s32	%p99, %r50, -1;
	@%p99 bra 	BB5_39;

	cvt.rzi.f64.f64	%fd551, %fd548;
	setp.neu.f64	%p100, %fd551, 0d4000000000000000;
	selp.f64	%fd986, 0dFFF8000000000000, %fd986, %p100;

BB5_39:
	selp.f64	%fd987, %fd986, %fd4, %p97;
	@%p2 bra 	BB5_47;

	setp.ne.s32	%p102, %r54, 2146435072;
	@%p102 bra 	BB5_42;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r307, %temp}, %fd548;
	}
	setp.eq.s32	%p103, %r307, 0;
	@%p103 bra 	BB5_46;
	bra.uni 	BB5_42;

BB5_46:
	mov.u32 	%r310, 0;
	mov.b64 	%fd987, {%r310, %r55};
	bra.uni 	BB5_47;

BB5_42:
	setp.ne.s32	%p104, %r56, 2146435072;
	@%p104 bra 	BB5_43;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r308, %temp}, %fd2;
	}
	setp.ne.s32	%p105, %r308, 0;
	mov.f64 	%fd987, %fd986;
	@%p105 bra 	BB5_47;

	mov.u32 	%r309, 0;
	mov.b64 	%fd987, {%r309, %r59};
	bra.uni 	BB5_47;

BB5_43:
	mov.f64 	%fd987, %fd986;

BB5_47:
	setp.eq.f32	%p106, %f46, 0f3F800000;
	selp.f64	%fd553, 0d3FF0000000000000, %fd987, %p106;
	mul.f64 	%fd14, %fd1, %fd553;
	neg.f64 	%fd554, %fd14;
	mov.f64 	%fd555, 0d4338000000000000;
	mov.f64 	%fd556, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd557, %fd554, %fd556, %fd555;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r62, %temp}, %fd557;
	}
	mov.f64 	%fd558, 0dC338000000000000;
	add.rn.f64 	%fd559, %fd557, %fd558;
	mov.f64 	%fd560, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd561, %fd559, %fd560, %fd554;
	mov.f64 	%fd562, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd563, %fd559, %fd562, %fd561;
	mov.f64 	%fd564, 0d3E928AF3FCA213EA;
	mov.f64 	%fd565, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd566, %fd565, %fd563, %fd564;
	mov.f64 	%fd567, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd568, %fd566, %fd563, %fd567;
	mov.f64 	%fd569, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd570, %fd568, %fd563, %fd569;
	mov.f64 	%fd571, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd572, %fd570, %fd563, %fd571;
	mov.f64 	%fd573, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd574, %fd572, %fd563, %fd573;
	mov.f64 	%fd575, 0d3F81111111122322;
	fma.rn.f64 	%fd576, %fd574, %fd563, %fd575;
	mov.f64 	%fd577, 0d3FA55555555502A1;
	fma.rn.f64 	%fd578, %fd576, %fd563, %fd577;
	mov.f64 	%fd579, 0d3FC5555555555511;
	fma.rn.f64 	%fd580, %fd578, %fd563, %fd579;
	mov.f64 	%fd581, 0d3FE000000000000B;
	fma.rn.f64 	%fd582, %fd580, %fd563, %fd581;
	mov.f64 	%fd583, 0d3FF0000000000000;
	fma.rn.f64 	%fd584, %fd582, %fd563, %fd583;
	fma.rn.f64 	%fd585, %fd584, %fd563, %fd583;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r63, %temp}, %fd585;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r64}, %fd585;
	}
	shl.b32 	%r311, %r62, 20;
	add.s32 	%r312, %r64, %r311;
	mov.b64 	%fd988, {%r63, %r312};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r313}, %fd554;
	}
	mov.b32 	 %f682, %r313;
	abs.f32 	%f49, %f682;
	setp.lt.f32	%p107, %f49, 0f4086232B;
	@%p107 bra 	BB5_50;

	setp.gt.f64	%p108, %fd14, 0d8000000000000000;
	mov.f64 	%fd586, 0d7FF0000000000000;
	sub.f64 	%fd587, %fd586, %fd14;
	selp.f64	%fd988, 0d0000000000000000, %fd587, %p108;
	setp.geu.f32	%p109, %f49, 0f40874800;
	@%p109 bra 	BB5_50;

	shr.u32 	%r314, %r62, 31;
	add.s32 	%r315, %r62, %r314;
	shr.s32 	%r316, %r315, 1;
	shl.b32 	%r317, %r316, 20;
	add.s32 	%r318, %r317, %r64;
	mov.b64 	%fd588, {%r63, %r318};
	sub.s32 	%r319, %r62, %r316;
	shl.b32 	%r320, %r319, 20;
	add.s32 	%r321, %r320, 1072693248;
	mov.u32 	%r322, 0;
	mov.b64 	%fd589, {%r322, %r321};
	mul.f64 	%fd988, %fd588, %fd589;

BB5_50:
	sub.s32 	%r323, %r1301, %r1303;
	cvt.rn.f32.s32	%f50, %r323;
	cvt.f64.f32	%fd19, %f50;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd19;
	}
	abs.f64 	%fd20, %fd19;
	// Callseq Start 54
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd20;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd548;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd990, [retval0+0];
	
	//{
	}// Callseq End 54
	setp.lt.s32	%p110, %r65, 0;
	and.pred  	%p3, %p110, %p91;
	@!%p3 bra 	BB5_52;
	bra.uni 	BB5_51;

BB5_51:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r324}, %fd990;
	}
	xor.b32  	%r325, %r324, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r326, %temp}, %fd990;
	}
	mov.b64 	%fd990, {%r326, %r325};

BB5_52:
	setp.eq.f32	%p112, %f50, 0f00000000;
	@%p112 bra 	BB5_55;
	bra.uni 	BB5_53;

BB5_55:
	mov.u32 	%r327, 0;
	selp.b32	%r328, %r65, 0, %p91;
	or.b32  	%r329, %r328, 2146435072;
	selp.b32	%r330, %r329, %r328, %p93;
	mov.b64 	%fd990, {%r327, %r330};
	bra.uni 	BB5_56;

BB5_53:
	setp.gt.s32	%p113, %r65, -1;
	@%p113 bra 	BB5_56;

	cvt.rzi.f64.f64	%fd592, %fd548;
	setp.neu.f64	%p114, %fd592, 0d4000000000000000;
	selp.f64	%fd990, 0dFFF8000000000000, %fd990, %p114;

BB5_56:
	add.f64 	%fd991, %fd19, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r331}, %fd991;
	}
	and.b32  	%r332, %r331, 2146435072;
	setp.ne.s32	%p117, %r332, 2146435072;
	@%p117 bra 	BB5_57;

	setp.gtu.f64	%p118, %fd20, 0d7FF0000000000000;
	@%p118 bra 	BB5_66;

	setp.ne.s32	%p119, %r54, 2146435072;
	@%p119 bra 	BB5_61;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r333, %temp}, %fd548;
	}
	setp.eq.s32	%p120, %r333, 0;
	@%p120 bra 	BB5_65;
	bra.uni 	BB5_61;

BB5_65:
	mov.u32 	%r338, 0;
	setp.gt.f64	%p124, %fd20, 0d3FF0000000000000;
	selp.b32	%r339, 2146435072, 0, %p124;
	xor.b32  	%r340, %r339, 2146435072;
	selp.b32	%r341, %r340, %r339, %p93;
	setp.eq.f32	%p125, %f50, 0fBF800000;
	selp.b32	%r342, 1072693248, %r341, %p125;
	mov.b64 	%fd991, {%r338, %r342};
	bra.uni 	BB5_66;

BB5_57:
	mov.f64 	%fd991, %fd990;

BB5_66:
	setp.eq.f32	%p126, %f50, 0f3F800000;
	selp.f64	%fd594, 0d3FF0000000000000, %fd991, %p126;
	mul.f64 	%fd31, %fd1, %fd594;
	neg.f64 	%fd595, %fd31;
	fma.rn.f64 	%fd598, %fd595, %fd556, %fd555;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r66, %temp}, %fd598;
	}
	add.rn.f64 	%fd600, %fd598, %fd558;
	fma.rn.f64 	%fd602, %fd600, %fd560, %fd595;
	fma.rn.f64 	%fd604, %fd600, %fd562, %fd602;
	fma.rn.f64 	%fd607, %fd565, %fd604, %fd564;
	fma.rn.f64 	%fd609, %fd607, %fd604, %fd567;
	fma.rn.f64 	%fd611, %fd609, %fd604, %fd569;
	fma.rn.f64 	%fd613, %fd611, %fd604, %fd571;
	fma.rn.f64 	%fd615, %fd613, %fd604, %fd573;
	fma.rn.f64 	%fd617, %fd615, %fd604, %fd575;
	fma.rn.f64 	%fd619, %fd617, %fd604, %fd577;
	fma.rn.f64 	%fd621, %fd619, %fd604, %fd579;
	fma.rn.f64 	%fd623, %fd621, %fd604, %fd581;
	fma.rn.f64 	%fd625, %fd623, %fd604, %fd583;
	fma.rn.f64 	%fd626, %fd625, %fd604, %fd583;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r67, %temp}, %fd626;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r68}, %fd626;
	}
	shl.b32 	%r343, %r66, 20;
	add.s32 	%r344, %r68, %r343;
	mov.b64 	%fd992, {%r67, %r344};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r345}, %fd595;
	}
	mov.b32 	 %f683, %r345;
	abs.f32 	%f51, %f683;
	setp.lt.f32	%p127, %f51, 0f4086232B;
	@%p127 bra 	BB5_69;

	setp.gt.f64	%p128, %fd31, 0d8000000000000000;
	mov.f64 	%fd627, 0d7FF0000000000000;
	sub.f64 	%fd628, %fd627, %fd31;
	selp.f64	%fd992, 0d0000000000000000, %fd628, %p128;
	setp.geu.f32	%p129, %f51, 0f40874800;
	@%p129 bra 	BB5_69;

	shr.u32 	%r346, %r66, 31;
	add.s32 	%r347, %r66, %r346;
	shr.s32 	%r348, %r347, 1;
	shl.b32 	%r349, %r348, 20;
	add.s32 	%r350, %r349, %r68;
	mov.b64 	%fd629, {%r67, %r350};
	sub.s32 	%r351, %r66, %r348;
	shl.b32 	%r352, %r351, 20;
	add.s32 	%r353, %r352, 1072693248;
	mov.u32 	%r354, 0;
	mov.b64 	%fd630, {%r354, %r353};
	mul.f64 	%fd992, %fd629, %fd630;

BB5_69:
	add.s32 	%r355, %r60, %r1303;
	shl.b32 	%r356, %r355, 2;
	mov.u32 	%r357, _ZZ15kernel_MLEFit_zPfffffffffiiS_S_S_iE6s_data;
	add.s32 	%r358, %r357, %r356;
	ld.shared.f32 	%f684, [%r358];
	cvt.f64.f32	%fd631, %f684;
	mul.f64 	%fd632, %fd988, %fd992;
	cvt.f64.f32	%fd633, %f2992;
	fma.rn.f64 	%fd634, %fd632, %fd631, %fd633;
	cvt.f64.f32	%fd635, %f2991;
	add.f64 	%fd636, %fd635, %fd632;
	cvt.rn.f32.f64	%f2991, %fd636;
	cvt.rn.f32.f64	%f2992, %fd634;
	add.s32 	%r1303, %r1303, 1;
	setp.lt.s32	%p130, %r1303, %r225;
	@%p130 bra 	BB5_33;

	add.s32 	%r1302, %r1302, 1;
	setp.lt.s32	%p131, %r1302, %r225;
	@%p131 bra 	BB5_32;

	div.rn.f32 	%f685, %f2992, %f2991;
	max.f32 	%f2988, %f2988, %f685;
	min.f32 	%f2987, %f2987, %f685;
	add.s32 	%r1301, %r1301, 1;
	setp.lt.s32	%p132, %r1301, %r225;
	@%p132 bra 	BB5_31;

	add.s32 	%r1300, %r1300, 1;
	setp.lt.s32	%p133, %r1300, %r225;
	@%p133 bra 	BB5_30;

BB5_73:
	sub.f32 	%f687, %f2988, %f2987;
	add.f32 	%f688, %f687, %f687;
	mul.f32 	%f689, %f688, 0f40490FD8;
	mul.f32 	%f690, %f689, %f627;
	mul.f32 	%f691, %f690, %f634;
	mul.f32 	%f692, %f691, 0f3FB504F3;
	max.f32 	%f3068, %f3066, %f692;
	setp.lt.s32	%p134, %r226, 1;
	@%p134 bra 	BB5_667;

	mul.f32 	%f59, %f627, 0f3F000000;
	mul.f32 	%f60, %f634, 0f3F000000;
	mul.f32 	%f694, %f628, 0f40400000;
	cvt.f64.f32	%fd36, %f694;
	mul.f32 	%f61, %f633, %f633;
	mul.f32 	%f62, %f61, %f633;
	mul.f32 	%f695, %f630, 0f40800000;
	cvt.f64.f32	%fd37, %f695;
	cvt.f64.f32	%fd637, %f633;
	add.f64 	%fd38, %fd637, 0d4010000000000000;
	mul.f32 	%f696, %f629, 0f40400000;
	cvt.f64.f32	%fd39, %f696;
	mul.f32 	%f697, %f631, 0f40800000;
	cvt.f64.f32	%fd40, %f697;
	mul.f32 	%f63, %f627, 0fBE800000;
	mul.f32 	%f64, %f634, 0fBE800000;
	mov.f32 	%f698, 0f40000000;
	div.rn.f32 	%f65, %f698, %f61;
	mul.f32 	%f66, %f628, 0f40C00000;
	mul.f32 	%f699, %f630, 0f41400000;
	cvt.f64.f32	%fd41, %f699;
	mul.f32 	%f67, %f629, 0f40C00000;
	mul.f32 	%f700, %f631, 0f41400000;
	cvt.f64.f32	%fd42, %f700;
	mov.u32 	%r1304, 0;
	mov.f32 	%f693, 0f00000000;
	mov.f32 	%f3066, %f693;

BB5_75:
	mov.f32 	%f3010, %f693;
	mov.f32 	%f3011, %f693;
	mov.f32 	%f3012, %f693;
	mov.f32 	%f3013, %f693;
	mov.f32 	%f3014, %f693;
	mov.f32 	%f3015, %f693;
	mov.f32 	%f3016, %f693;
	mov.f32 	%f3017, %f693;
	mov.f32 	%f3018, %f693;
	mov.f32 	%f3019, %f693;
	@%p76 bra 	BB5_666;

	sub.f32 	%f73, %f3066, %f632;
	div.rn.f32 	%f74, %f73, %f633;
	cvt.f64.f32	%fd43, %f74;
	add.f32 	%f75, %f3066, %f632;
	div.rn.f32 	%f76, %f75, %f633;
	cvt.f64.f32	%fd44, %f76;
	neg.f32 	%f721, %f3068;
	div.rn.f32 	%f77, %f721, 0f40206C98;
	div.rn.f32 	%f722, %f3068, 0f40206C98;
	cvt.f64.f32	%fd45, %f722;
	add.f32 	%f723, %f73, %f73;
	div.rn.f32 	%f724, %f723, %f61;
	cvt.f64.f32	%fd46, %f724;
	cvt.f64.f32	%fd47, %f73;
	add.f64 	%fd48, %fd47, 0d4000000000000000;
	add.f64 	%fd49, %fd47, 0d4008000000000000;
	add.f32 	%f725, %f75, %f75;
	div.rn.f32 	%f726, %f725, %f61;
	cvt.f64.f32	%fd50, %f726;
	cvt.f64.f32	%fd51, %f75;
	add.f64 	%fd52, %fd51, 0d4000000000000000;
	add.f64 	%fd53, %fd51, 0d4008000000000000;
	mul.f32 	%f727, %f66, %f73;
	div.rn.f32 	%f728, %f727, %f62;
	add.f32 	%f729, %f65, %f728;
	cvt.f64.f32	%fd54, %f729;
	mul.f32 	%f730, %f67, %f75;
	div.rn.f32 	%f731, %f730, %f62;
	add.f32 	%f732, %f65, %f731;
	cvt.f64.f32	%fd55, %f732;
	mov.u32 	%r1305, 0;
	mov.f32 	%f3010, 0f00000000;
	mov.f32 	%f3011, %f3010;
	mov.f32 	%f3012, %f3010;
	mov.f32 	%f3013, %f3010;
	mov.f32 	%f3014, %f3010;
	mov.f32 	%f3015, %f3010;
	mov.f32 	%f3016, %f3010;
	mov.f32 	%f3017, %f3010;
	mov.f32 	%f3018, %f3010;
	mov.f32 	%f3019, %f3010;

BB5_77:
	cvt.f64.f32	%fd967, %f76;
	cvt.f64.f32	%fd966, %f74;
	mov.u32 	%r1306, 0;
	add.f32 	%f2896, %f3066, %f632;
	sub.f32 	%f2895, %f3066, %f632;
	mov.f64 	%fd638, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r75}, %fd638;
	}
	bfe.u32 	%r362, %r75, 20, 11;
	add.s32 	%r363, %r362, -1012;
	mov.u64 	%rd63, 4611686018427387904;
	shl.b64 	%rd5, %rd63, %r363;
	setp.eq.s64	%p136, %rd5, -9223372036854775808;
	abs.f64 	%fd639, %fd966;
	// Callseq Start 55
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd639;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd638;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd56, [retval0+0];
	
	//{
	}// Callseq End 55
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r76}, %fd966;
	}
	setp.lt.s32	%p137, %r76, 0;
	and.pred  	%p4, %p137, %p136;
	setp.lt.s32	%p138, %r75, 0;
	add.f64 	%fd640, %fd966, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r364}, %fd640;
	}
	and.b32  	%r77, %r364, 2146435072;
	setp.gtu.f64	%p139, %fd639, 0d7FF0000000000000;
	and.b32  	%r78, %r75, 2147483647;
	setp.gt.f64	%p140, %fd639, 0d3FF0000000000000;
	selp.b32	%r365, 2146435072, 0, %p140;
	xor.b32  	%r366, %r365, 2146435072;
	selp.b32	%r367, %r366, %r365, %p138;
	setp.eq.f32	%p141, %f74, 0fBF800000;
	selp.b32	%r79, 1072693248, %r367, %p141;
	shr.s32 	%r368, %r75, 31;
	and.b32  	%r369, %r368, -2146435072;
	add.s32 	%r80, %r369, 2146435072;
	or.b32  	%r81, %r80, -2147483648;
	mov.f64 	%fd641, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r82}, %fd641;
	}
	bfe.u32 	%r370, %r82, 20, 11;
	add.s32 	%r371, %r370, -1012;
	mov.u64 	%rd64, 4613937818241073152;
	shl.b64 	%rd6, %rd64, %r371;
	setp.eq.s64	%p142, %rd6, -9223372036854775808;
	// Callseq Start 56
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd639;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd641;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd57, [retval0+0];
	
	//{
	}// Callseq End 56
	and.pred  	%p5, %p137, %p142;
	setp.lt.s32	%p143, %r82, 0;
	add.f64 	%fd642, %fd966, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r372}, %fd642;
	}
	and.b32  	%r83, %r372, 2146435072;
	and.b32  	%r84, %r82, 2147483647;
	selp.b32	%r373, %r366, %r365, %p143;
	selp.b32	%r85, 1072693248, %r373, %p141;
	shr.s32 	%r374, %r82, 31;
	and.b32  	%r375, %r374, -2146435072;
	add.s32 	%r86, %r375, 2146435072;
	or.b32  	%r87, %r86, -2147483648;
	mov.f64 	%fd643, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r376}, %fd643;
	}
	bfe.u32 	%r377, %r376, 20, 11;
	add.s32 	%r378, %r377, -1012;
	mov.u64 	%rd65, 4616189618054758400;
	shl.b64 	%rd66, %rd65, %r378;
	setp.eq.s64	%p144, %rd66, -9223372036854775808;
	// Callseq Start 57
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd639;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd643;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd58, [retval0+0];
	
	//{
	}// Callseq End 57
	and.pred  	%p6, %p137, %p144;
	selp.b32	%r379, %r76, 0, %p144;
	setp.lt.s32	%p145, %r376, 0;
	or.b32  	%r380, %r379, 2146435072;
	selp.b32	%r88, %r380, %r379, %p145;
	add.f64 	%fd644, %fd966, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r381}, %fd644;
	}
	and.b32  	%r89, %r381, 2146435072;
	and.b32  	%r90, %r376, 2147483647;
	selp.b32	%r382, %r366, %r365, %p145;
	selp.b32	%r91, 1072693248, %r382, %p141;
	shr.s32 	%r383, %r376, 31;
	and.b32  	%r384, %r383, -2146435072;
	add.s32 	%r385, %r384, 2146435072;
	or.b32  	%r386, %r385, -2147483648;
	abs.f64 	%fd645, %fd967;
	// Callseq Start 58
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd645;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd638;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd59, [retval0+0];
	
	//{
	}// Callseq End 58
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r93}, %fd967;
	}
	setp.lt.s32	%p146, %r93, 0;
	and.pred  	%p7, %p146, %p136;
	add.f64 	%fd646, %fd967, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r387}, %fd646;
	}
	and.b32  	%r94, %r387, 2146435072;
	setp.gtu.f64	%p147, %fd645, 0d7FF0000000000000;
	setp.gt.f64	%p148, %fd645, 0d3FF0000000000000;
	selp.b32	%r388, 2146435072, 0, %p148;
	xor.b32  	%r389, %r388, 2146435072;
	selp.b32	%r390, %r389, %r388, %p138;
	setp.eq.f32	%p149, %f76, 0fBF800000;
	selp.b32	%r95, 1072693248, %r390, %p149;
	// Callseq Start 59
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd645;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd641;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd60, [retval0+0];
	
	//{
	}// Callseq End 59
	and.pred  	%p8, %p146, %p142;
	add.f64 	%fd647, %fd967, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r391}, %fd647;
	}
	and.b32  	%r96, %r391, 2146435072;
	selp.b32	%r392, %r389, %r388, %p143;
	selp.b32	%r97, 1072693248, %r392, %p149;
	// Callseq Start 60
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd645;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd643;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd61, [retval0+0];
	
	//{
	}// Callseq End 60
	and.pred  	%p9, %p146, %p144;
	selp.b32	%r393, %r93, 0, %p144;
	or.b32  	%r394, %r393, 2146435072;
	selp.b32	%r98, %r394, %r393, %p145;
	add.f64 	%fd648, %fd967, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r395}, %fd648;
	}
	and.b32  	%r99, %r395, 2146435072;
	selp.b32	%r396, %r389, %r388, %p145;
	selp.b32	%r100, 1072693248, %r396, %p149;
	cvt.rn.f32.s32	%f88, %r1305;
	sub.f32 	%f733, %f88, %f3070;
	add.f32 	%f89, %f733, 0f3F000000;
	add.f32 	%f90, %f733, 0fBF000000;
	mov.f64 	%fd649, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r102}, %fd649;
	}
	cvt.f64.f32	%fd650, %f89;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r103}, %fd650;
	}
	abs.f64 	%fd651, %fd650;
	// Callseq Start 61
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd651;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd641;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd62, [retval0+0];
	
	//{
	}// Callseq End 61
	setp.lt.s32	%p150, %r103, 0;
	and.pred  	%p10, %p150, %p142;
	add.f64 	%fd63, %fd650, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r399}, %fd63;
	}
	and.b32  	%r104, %r399, 2146435072;
	setp.gtu.f64	%p151, %fd651, 0d7FF0000000000000;
	setp.gt.f64	%p152, %fd651, 0d3FF0000000000000;
	selp.b32	%r400, 2146435072, 0, %p152;
	xor.b32  	%r401, %r400, 2146435072;
	selp.b32	%r402, %r401, %r400, %p143;
	setp.eq.f32	%p153, %f89, 0fBF800000;
	selp.b32	%r105, 1072693248, %r402, %p153;
	cvt.f64.f32	%fd652, %f90;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r106}, %fd652;
	}
	abs.f64 	%fd653, %fd652;
	// Callseq Start 62
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd653;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd641;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd64, [retval0+0];
	
	//{
	}// Callseq End 62
	setp.lt.s32	%p154, %r106, 0;
	and.pred  	%p11, %p154, %p142;
	add.f64 	%fd65, %fd652, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r403}, %fd65;
	}
	and.b32  	%r107, %r403, 2146435072;
	setp.gtu.f64	%p155, %fd653, 0d7FF0000000000000;
	setp.gt.f64	%p156, %fd653, 0d3FF0000000000000;
	selp.b32	%r404, 2146435072, 0, %p156;
	xor.b32  	%r405, %r404, 2146435072;
	selp.b32	%r406, %r405, %r404, %p143;
	setp.eq.f32	%p157, %f90, 0fBF800000;
	selp.b32	%r108, 1072693248, %r406, %p157;
	abs.f64 	%fd654, %fd47;
	// Callseq Start 63
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd654;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd638;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd66, [retval0+0];
	
	//{
	}// Callseq End 63
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r109}, %fd47;
	}
	setp.lt.s32	%p158, %r109, 0;
	and.pred  	%p12, %p158, %p136;
	selp.b32	%r407, %r109, 0, %p136;
	or.b32  	%r408, %r407, 2146435072;
	selp.b32	%r110, %r408, %r407, %p138;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r409}, %fd48;
	}
	and.b32  	%r111, %r409, 2146435072;
	setp.gtu.f64	%p159, %fd654, 0d7FF0000000000000;
	setp.gt.f64	%p160, %fd654, 0d3FF0000000000000;
	selp.b32	%r410, 2146435072, 0, %p160;
	xor.b32  	%r411, %r410, 2146435072;
	selp.b32	%r412, %r411, %r410, %p138;
	setp.eq.f32	%p161, %f2895, 0fBF800000;
	selp.b32	%r112, 1072693248, %r412, %p161;
	// Callseq Start 64
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd654;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd641;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd67, [retval0+0];
	
	//{
	}// Callseq End 64
	and.pred  	%p13, %p158, %p142;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r413}, %fd49;
	}
	and.b32  	%r113, %r413, 2146435072;
	selp.b32	%r414, %r411, %r410, %p143;
	selp.b32	%r114, 1072693248, %r414, %p161;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r115}, %fd637;
	}
	abs.f64 	%fd656, %fd637;
	// Callseq Start 65
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd656;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd643;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd68, [retval0+0];
	
	//{
	}// Callseq End 65
	setp.lt.s32	%p162, %r115, 0;
	and.pred  	%p14, %p162, %p144;
	selp.b32	%r415, %r115, 0, %p144;
	or.b32  	%r416, %r415, 2146435072;
	selp.b32	%r116, %r416, %r415, %p145;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r417}, %fd38;
	}
	and.b32  	%r117, %r417, 2146435072;
	setp.gtu.f64	%p163, %fd656, 0d7FF0000000000000;
	setp.gt.f64	%p164, %fd656, 0d3FF0000000000000;
	selp.b32	%r418, 2146435072, 0, %p164;
	xor.b32  	%r419, %r418, 2146435072;
	selp.b32	%r420, %r419, %r418, %p145;
	setp.eq.f32	%p165, %f633, 0fBF800000;
	selp.b32	%r118, 1072693248, %r420, %p165;
	selp.b32	%r119, %r386, %r385, %p14;
	abs.f64 	%fd657, %fd51;
	// Callseq Start 66
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd657;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd638;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd69, [retval0+0];
	
	//{
	}// Callseq End 66
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r120}, %fd51;
	}
	setp.lt.s32	%p166, %r120, 0;
	and.pred  	%p15, %p166, %p136;
	selp.b32	%r421, %r120, 0, %p136;
	or.b32  	%r422, %r421, 2146435072;
	selp.b32	%r121, %r422, %r421, %p138;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r423}, %fd52;
	}
	and.b32  	%r122, %r423, 2146435072;
	setp.gtu.f64	%p167, %fd657, 0d7FF0000000000000;
	setp.gt.f64	%p168, %fd657, 0d3FF0000000000000;
	selp.b32	%r424, 2146435072, 0, %p168;
	xor.b32  	%r425, %r424, 2146435072;
	selp.b32	%r426, %r425, %r424, %p138;
	setp.eq.f32	%p169, %f2896, 0fBF800000;
	selp.b32	%r123, 1072693248, %r426, %p169;
	// Callseq Start 67
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd657;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd641;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd70, [retval0+0];
	
	//{
	}// Callseq End 67
	and.pred  	%p16, %p166, %p142;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r427}, %fd53;
	}
	and.b32  	%r124, %r427, 2146435072;
	selp.b32	%r428, %r425, %r424, %p143;
	selp.b32	%r125, 1072693248, %r428, %p169;
	setp.ne.s32	%p170, %r77, 2146435072;
	or.pred  	%p17, %p170, %p139;
	setp.ne.s32	%p171, %r83, 2146435072;
	or.pred  	%p18, %p171, %p139;
	setp.ne.s32	%p172, %r89, 2146435072;
	or.pred  	%p19, %p172, %p139;
	setp.ne.s32	%p173, %r94, 2146435072;
	or.pred  	%p20, %p173, %p147;
	setp.ne.s32	%p174, %r96, 2146435072;
	or.pred  	%p21, %p174, %p147;
	setp.ne.s32	%p175, %r99, 2146435072;
	or.pred  	%p22, %p175, %p147;
	setp.ne.s32	%p176, %r104, 2146435072;
	or.pred  	%p23, %p176, %p151;
	setp.ne.s32	%p177, %r107, 2146435072;
	or.pred  	%p24, %p177, %p155;
	setp.ne.s32	%p178, %r111, 2146435072;
	or.pred  	%p25, %p178, %p159;
	setp.ne.s32	%p179, %r113, 2146435072;
	or.pred  	%p26, %p179, %p159;
	setp.ne.s32	%p180, %r117, 2146435072;
	or.pred  	%p27, %p180, %p163;
	setp.ne.s32	%p181, %r122, 2146435072;
	or.pred  	%p28, %p181, %p167;
	setp.ne.s32	%p182, %r124, 2146435072;
	or.pred  	%p29, %p182, %p167;
	bra.uni 	BB5_78;

BB5_611:
	and.b32  	%r922, %r139, 2147483647;
	setp.ne.s32	%p692, %r922, 2146435072;
	@%p692 bra 	BB5_612;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r923, %temp}, %fd351;
	}
	setp.ne.s32	%p693, %r923, 0;
	mov.f64 	%fd1076, %fd1075;
	@%p693 bra 	BB5_616;

	selp.b32	%r924, %r81, %r80, %p45;
	mov.u32 	%r925, 0;
	mov.b64 	%fd1076, {%r925, %r924};
	bra.uni 	BB5_616;

BB5_627:
	and.b32  	%r941, %r140, 2147483647;
	setp.ne.s32	%p709, %r941, 2146435072;
	@%p709 bra 	BB5_628;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r942, %temp}, %fd363;
	}
	setp.ne.s32	%p710, %r942, 0;
	mov.f64 	%fd1079, %fd1078;
	@%p710 bra 	BB5_632;

	selp.b32	%r943, %r81, %r80, %p46;
	mov.u32 	%r944, 0;
	mov.b64 	%fd1079, {%r944, %r943};
	bra.uni 	BB5_632;

BB5_643:
	and.b32  	%r960, %r141, 2147483647;
	setp.ne.s32	%p726, %r960, 2146435072;
	@%p726 bra 	BB5_644;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r961, %temp}, %fd375;
	}
	setp.ne.s32	%p727, %r961, 0;
	mov.f64 	%fd1082, %fd1081;
	@%p727 bra 	BB5_648;

	selp.b32	%r962, %r81, %r80, %p47;
	mov.u32 	%r963, 0;
	mov.b64 	%fd1082, {%r963, %r962};
	bra.uni 	BB5_648;

BB5_659:
	and.b32  	%r979, %r142, 2147483647;
	setp.ne.s32	%p743, %r979, 2146435072;
	@%p743 bra 	BB5_660;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r980, %temp}, %fd387;
	}
	setp.ne.s32	%p744, %r980, 0;
	mov.f64 	%fd1085, %fd1084;
	@%p744 bra 	BB5_664;

	selp.b32	%r981, %r81, %r80, %p48;
	mov.u32 	%r982, 0;
	mov.b64 	%fd1085, {%r982, %r981};
	bra.uni 	BB5_664;

BB5_208:
	mov.f64 	%fd1013, %fd1012;
	bra.uni 	BB5_212;

BB5_246:
	mov.f64 	%fd1016, %fd1015;
	bra.uni 	BB5_250;

BB5_284:
	mov.f64 	%fd1019, %fd1018;
	bra.uni 	BB5_288;

BB5_350:
	mov.f64 	%fd1028, %fd1027;
	bra.uni 	BB5_354;

BB5_366:
	mov.f64 	%fd1031, %fd1030;
	bra.uni 	BB5_370;

BB5_382:
	mov.f64 	%fd1034, %fd1033;
	bra.uni 	BB5_386;

BB5_504:
	mov.f64 	%fd1055, %fd1054;
	bra.uni 	BB5_508;

BB5_548:
	mov.f64 	%fd1064, %fd1063;
	bra.uni 	BB5_552;

BB5_594:
	and.b32  	%r903, %r138, 2147483647;
	setp.ne.s32	%p675, %r903, 2146435072;
	@%p675 bra 	BB5_595;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r904, %temp}, %fd338;
	}
	setp.ne.s32	%p676, %r904, 0;
	mov.f64 	%fd1073, %fd1072;
	@%p676 bra 	BB5_599;

	selp.b32	%r905, %r81, %r80, %p44;
	mov.u32 	%r906, 0;
	mov.b64 	%fd1073, {%r906, %r905};
	bra.uni 	BB5_599;

BB5_612:
	mov.f64 	%fd1076, %fd1075;
	bra.uni 	BB5_616;

BB5_628:
	mov.f64 	%fd1079, %fd1078;
	bra.uni 	BB5_632;

BB5_644:
	mov.f64 	%fd1082, %fd1081;
	bra.uni 	BB5_648;

BB5_660:
	mov.f64 	%fd1085, %fd1084;
	bra.uni 	BB5_664;

BB5_595:
	mov.f64 	%fd1073, %fd1072;
	bra.uni 	BB5_599;

BB5_78:
	mov.f64 	%fd994, %fd56;
	@!%p4 bra 	BB5_80;
	bra.uni 	BB5_79;

BB5_79:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r431}, %fd56;
	}
	xor.b32  	%r432, %r431, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r433, %temp}, %fd56;
	}
	mov.b64 	%fd994, {%r433, %r432};

BB5_80:
	setp.eq.f32	%p183, %f74, 0f00000000;
	@%p183 bra 	BB5_83;
	bra.uni 	BB5_81;

BB5_83:
	mov.u32 	%r434, 0;
	selp.b32	%r435, %r76, 0, %p136;
	or.b32  	%r436, %r435, 2146435072;
	selp.b32	%r437, %r436, %r435, %p138;
	mov.b64 	%fd994, {%r434, %r437};
	bra.uni 	BB5_84;

BB5_81:
	setp.gt.s32	%p184, %r76, -1;
	@%p184 bra 	BB5_84;

	cvt.rzi.f64.f64	%fd659, %fd638;
	setp.neu.f64	%p185, %fd659, 0d4000000000000000;
	selp.f64	%fd994, 0dFFF8000000000000, %fd994, %p185;

BB5_84:
	add.f64 	%fd968, %fd966, 0d4000000000000000;
	selp.f64	%fd995, %fd994, %fd968, %p170;
	@%p17 bra 	BB5_92;

	setp.ne.s32	%p189, %r78, 2146435072;
	@%p189 bra 	BB5_87;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r438, %temp}, %fd638;
	}
	setp.eq.s32	%p190, %r438, 0;
	@%p190 bra 	BB5_91;
	bra.uni 	BB5_87;

BB5_91:
	mov.u32 	%r444, 0;
	mov.b64 	%fd995, {%r444, %r79};
	bra.uni 	BB5_92;

BB5_87:
	and.b32  	%r439, %r76, 2147483647;
	setp.ne.s32	%p191, %r439, 2146435072;
	@%p191 bra 	BB5_88;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r440, %temp}, %fd43;
	}
	setp.ne.s32	%p192, %r440, 0;
	mov.f64 	%fd995, %fd994;
	@%p192 bra 	BB5_92;

	selp.b32	%r442, %r81, %r80, %p4;
	mov.u32 	%r443, 0;
	mov.b64 	%fd995, {%r443, %r442};
	bra.uni 	BB5_92;

BB5_88:
	mov.f64 	%fd995, %fd994;

BB5_92:
	mov.f64 	%fd997, %fd57;
	@!%p5 bra 	BB5_94;
	bra.uni 	BB5_93;

BB5_93:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r445}, %fd57;
	}
	xor.b32  	%r446, %r445, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r447, %temp}, %fd57;
	}
	mov.b64 	%fd997, {%r447, %r446};

BB5_94:
	@%p183 bra 	BB5_97;
	bra.uni 	BB5_95;

BB5_97:
	mov.u32 	%r448, 0;
	selp.b32	%r449, %r76, 0, %p142;
	or.b32  	%r450, %r449, 2146435072;
	selp.b32	%r451, %r450, %r449, %p143;
	mov.b64 	%fd997, {%r448, %r451};
	bra.uni 	BB5_98;

BB5_95:
	setp.gt.s32	%p194, %r76, -1;
	@%p194 bra 	BB5_98;

	cvt.rzi.f64.f64	%fd663, %fd641;
	setp.neu.f64	%p195, %fd663, 0d4008000000000000;
	selp.f64	%fd997, 0dFFF8000000000000, %fd997, %p195;

BB5_98:
	add.f64 	%fd970, %fd966, 0d4008000000000000;
	selp.f64	%fd998, %fd997, %fd970, %p171;
	@%p18 bra 	BB5_106;

	setp.ne.s32	%p199, %r84, 2146435072;
	@%p199 bra 	BB5_101;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r452, %temp}, %fd641;
	}
	setp.eq.s32	%p200, %r452, 0;
	@%p200 bra 	BB5_105;
	bra.uni 	BB5_101;

BB5_105:
	mov.u32 	%r458, 0;
	mov.b64 	%fd998, {%r458, %r85};
	bra.uni 	BB5_106;

BB5_101:
	and.b32  	%r453, %r76, 2147483647;
	setp.ne.s32	%p201, %r453, 2146435072;
	@%p201 bra 	BB5_102;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r454, %temp}, %fd43;
	}
	setp.ne.s32	%p202, %r454, 0;
	mov.f64 	%fd998, %fd997;
	@%p202 bra 	BB5_106;

	selp.b32	%r456, %r87, %r86, %p5;
	mov.u32 	%r457, 0;
	mov.b64 	%fd998, {%r457, %r456};
	bra.uni 	BB5_106;

BB5_102:
	mov.f64 	%fd998, %fd997;

BB5_106:
	setp.eq.f32	%p203, %f74, 0f3F800000;
	selp.f64	%fd666, 0d3FF0000000000000, %fd998, %p203;
	cvt.f64.f32	%fd667, %f628;
	add.f64 	%fd668, %fd995, 0d3FF0000000000000;
	selp.f64	%fd669, 0d4000000000000000, %fd668, %p203;
	fma.rn.f64 	%fd89, %fd667, %fd666, %fd669;
	mov.f64 	%fd1000, %fd58;
	@!%p6 bra 	BB5_108;
	bra.uni 	BB5_107;

BB5_107:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r459}, %fd58;
	}
	xor.b32  	%r460, %r459, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r461, %temp}, %fd58;
	}
	mov.b64 	%fd1000, {%r461, %r460};

BB5_108:
	@%p183 bra 	BB5_111;
	bra.uni 	BB5_109;

BB5_111:
	mov.u32 	%r462, 0;
	mov.b64 	%fd1000, {%r462, %r88};
	bra.uni 	BB5_112;

BB5_109:
	setp.gt.s32	%p205, %r76, -1;
	@%p205 bra 	BB5_112;

	cvt.rzi.f64.f64	%fd671, %fd643;
	setp.neu.f64	%p206, %fd671, 0d4010000000000000;
	selp.f64	%fd1000, 0dFFF8000000000000, %fd1000, %p206;

BB5_112:
	add.f64 	%fd972, %fd966, 0d4010000000000000;
	selp.f64	%fd1001, %fd1000, %fd972, %p172;
	@%p19 bra 	BB5_120;

	setp.ne.s32	%p208, %r90, 2146435072;
	@%p208 bra 	BB5_115;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r463, %temp}, %fd643;
	}
	setp.eq.s32	%p209, %r463, 0;
	@%p209 bra 	BB5_119;
	bra.uni 	BB5_115;

BB5_119:
	mov.u32 	%r467, 0;
	mov.b64 	%fd1001, {%r467, %r91};
	bra.uni 	BB5_120;

BB5_115:
	and.b32  	%r464, %r76, 2147483647;
	setp.ne.s32	%p210, %r464, 2146435072;
	@%p210 bra 	BB5_116;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r465, %temp}, %fd43;
	}
	setp.ne.s32	%p211, %r465, 0;
	mov.f64 	%fd1001, %fd1000;
	@%p211 bra 	BB5_120;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1279}, %fd643;
	}
	shr.s32 	%r1278, %r1279, 31;
	and.b32  	%r1277, %r1278, -2146435072;
	add.s32 	%r1276, %r1277, 2146435072;
	or.b32  	%r1275, %r1276, -2147483648;
	selp.b32	%r1274, %r1275, %r1276, %p6;
	mov.u32 	%r466, 0;
	mov.b64 	%fd1001, {%r466, %r1274};
	bra.uni 	BB5_120;

BB5_116:
	mov.f64 	%fd1001, %fd1000;

BB5_120:
	selp.f64	%fd674, 0d3FF0000000000000, %fd1001, %p203;
	cvt.f64.f32	%fd675, %f630;
	fma.rn.f64 	%fd676, %fd675, %fd674, %fd89;
	cvt.rn.f32.f64	%f105, %fd676;
	mov.f64 	%fd1003, %fd59;
	@!%p7 bra 	BB5_122;
	bra.uni 	BB5_121;

BB5_121:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r468}, %fd59;
	}
	xor.b32  	%r469, %r468, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r470, %temp}, %fd59;
	}
	mov.b64 	%fd1003, {%r470, %r469};

BB5_122:
	setp.eq.f32	%p213, %f76, 0f00000000;
	@%p213 bra 	BB5_125;
	bra.uni 	BB5_123;

BB5_125:
	mov.u32 	%r471, 0;
	selp.b32	%r472, %r93, 0, %p136;
	or.b32  	%r473, %r472, 2146435072;
	selp.b32	%r474, %r473, %r472, %p138;
	mov.b64 	%fd1003, {%r471, %r474};
	bra.uni 	BB5_126;

BB5_123:
	setp.gt.s32	%p214, %r93, -1;
	@%p214 bra 	BB5_126;

	cvt.rzi.f64.f64	%fd678, %fd638;
	setp.neu.f64	%p215, %fd678, 0d4000000000000000;
	selp.f64	%fd1003, 0dFFF8000000000000, %fd1003, %p215;

BB5_126:
	add.f64 	%fd974, %fd967, 0d4000000000000000;
	selp.f64	%fd1004, %fd1003, %fd974, %p173;
	@%p20 bra 	BB5_134;

	setp.ne.s32	%p219, %r78, 2146435072;
	@%p219 bra 	BB5_129;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r475, %temp}, %fd638;
	}
	setp.eq.s32	%p220, %r475, 0;
	@%p220 bra 	BB5_133;
	bra.uni 	BB5_129;

BB5_133:
	mov.u32 	%r481, 0;
	mov.b64 	%fd1004, {%r481, %r95};
	bra.uni 	BB5_134;

BB5_129:
	and.b32  	%r476, %r93, 2147483647;
	setp.ne.s32	%p221, %r476, 2146435072;
	@%p221 bra 	BB5_130;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r477, %temp}, %fd44;
	}
	setp.ne.s32	%p222, %r477, 0;
	mov.f64 	%fd1004, %fd1003;
	@%p222 bra 	BB5_134;

	selp.b32	%r479, %r81, %r80, %p7;
	mov.u32 	%r480, 0;
	mov.b64 	%fd1004, {%r480, %r479};
	bra.uni 	BB5_134;

BB5_130:
	mov.f64 	%fd1004, %fd1003;

BB5_134:
	mov.f64 	%fd1006, %fd60;
	@!%p8 bra 	BB5_136;
	bra.uni 	BB5_135;

BB5_135:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r482}, %fd60;
	}
	xor.b32  	%r483, %r482, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r484, %temp}, %fd60;
	}
	mov.b64 	%fd1006, {%r484, %r483};

BB5_136:
	@%p213 bra 	BB5_139;
	bra.uni 	BB5_137;

BB5_139:
	mov.u32 	%r485, 0;
	selp.b32	%r486, %r93, 0, %p142;
	or.b32  	%r487, %r486, 2146435072;
	selp.b32	%r488, %r487, %r486, %p143;
	mov.b64 	%fd1006, {%r485, %r488};
	bra.uni 	BB5_140;

BB5_137:
	setp.gt.s32	%p224, %r93, -1;
	@%p224 bra 	BB5_140;

	cvt.rzi.f64.f64	%fd682, %fd641;
	setp.neu.f64	%p225, %fd682, 0d4008000000000000;
	selp.f64	%fd1006, 0dFFF8000000000000, %fd1006, %p225;

BB5_140:
	add.f64 	%fd976, %fd967, 0d4008000000000000;
	selp.f64	%fd1007, %fd1006, %fd976, %p174;
	@%p21 bra 	BB5_148;

	setp.ne.s32	%p229, %r84, 2146435072;
	@%p229 bra 	BB5_143;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r489, %temp}, %fd641;
	}
	setp.eq.s32	%p230, %r489, 0;
	@%p230 bra 	BB5_147;
	bra.uni 	BB5_143;

BB5_147:
	mov.u32 	%r495, 0;
	mov.b64 	%fd1007, {%r495, %r97};
	bra.uni 	BB5_148;

BB5_143:
	and.b32  	%r490, %r93, 2147483647;
	setp.ne.s32	%p231, %r490, 2146435072;
	@%p231 bra 	BB5_144;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r491, %temp}, %fd44;
	}
	setp.ne.s32	%p232, %r491, 0;
	mov.f64 	%fd1007, %fd1006;
	@%p232 bra 	BB5_148;

	selp.b32	%r493, %r87, %r86, %p8;
	mov.u32 	%r494, 0;
	mov.b64 	%fd1007, {%r494, %r493};
	bra.uni 	BB5_148;

BB5_144:
	mov.f64 	%fd1007, %fd1006;

BB5_148:
	setp.eq.f32	%p233, %f76, 0f3F800000;
	selp.f64	%fd685, 0d3FF0000000000000, %fd1007, %p233;
	cvt.f64.f32	%fd686, %f629;
	add.f64 	%fd687, %fd1004, 0d3FF0000000000000;
	selp.f64	%fd688, 0d4000000000000000, %fd687, %p233;
	fma.rn.f64 	%fd117, %fd686, %fd685, %fd688;
	mov.f64 	%fd1009, %fd61;
	@!%p9 bra 	BB5_150;
	bra.uni 	BB5_149;

BB5_149:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r496}, %fd61;
	}
	xor.b32  	%r497, %r496, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r498, %temp}, %fd61;
	}
	mov.b64 	%fd1009, {%r498, %r497};

BB5_150:
	@%p213 bra 	BB5_153;
	bra.uni 	BB5_151;

BB5_153:
	mov.u32 	%r499, 0;
	mov.b64 	%fd1009, {%r499, %r98};
	bra.uni 	BB5_154;

BB5_151:
	setp.gt.s32	%p235, %r93, -1;
	@%p235 bra 	BB5_154;

	cvt.rzi.f64.f64	%fd690, %fd643;
	setp.neu.f64	%p236, %fd690, 0d4010000000000000;
	selp.f64	%fd1009, 0dFFF8000000000000, %fd1009, %p236;

BB5_154:
	add.f64 	%fd978, %fd967, 0d4010000000000000;
	selp.f64	%fd1010, %fd1009, %fd978, %p175;
	@%p22 bra 	BB5_162;

	setp.ne.s32	%p238, %r90, 2146435072;
	@%p238 bra 	BB5_157;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r500, %temp}, %fd643;
	}
	setp.eq.s32	%p239, %r500, 0;
	@%p239 bra 	BB5_161;
	bra.uni 	BB5_157;

BB5_161:
	mov.u32 	%r504, 0;
	mov.b64 	%fd1010, {%r504, %r100};
	bra.uni 	BB5_162;

BB5_157:
	and.b32  	%r501, %r93, 2147483647;
	setp.ne.s32	%p240, %r501, 2146435072;
	@%p240 bra 	BB5_158;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r502, %temp}, %fd44;
	}
	setp.ne.s32	%p241, %r502, 0;
	mov.f64 	%fd1010, %fd1009;
	@%p241 bra 	BB5_162;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1285}, %fd643;
	}
	shr.s32 	%r1284, %r1285, 31;
	and.b32  	%r1283, %r1284, -2146435072;
	add.s32 	%r1282, %r1283, 2146435072;
	or.b32  	%r1281, %r1282, -2147483648;
	selp.b32	%r1280, %r1281, %r1282, %p9;
	mov.u32 	%r503, 0;
	mov.b64 	%fd1010, {%r503, %r1280};
	bra.uni 	BB5_162;

BB5_158:
	mov.f64 	%fd1010, %fd1009;

BB5_162:
	selp.f64	%fd693, 0d3FF0000000000000, %fd1010, %p233;
	cvt.f64.f32	%fd694, %f631;
	fma.rn.f64 	%fd695, %fd694, %fd693, %fd117;
	cvt.rn.f32.f64	%f106, %fd695;
	sqrt.rn.f32 	%f107, %f105;
	mul.f32 	%f108, %f107, %f627;
	sqrt.rn.f32 	%f109, %f106;
	mul.f32 	%f110, %f109, %f634;
	mov.f32 	%f746, 0f3F000000;
	div.rn.f32 	%f747, %f746, %f108;
	div.rn.f32 	%f748, %f747, %f108;
	sqrt.rn.f32 	%f111, %f748;
	mul.f32 	%f112, %f89, %f111;
	abs.f32 	%f113, %f112;
	setp.ltu.f32	%p243, %f113, 0f3F800000;
	@%p243 bra 	BB5_164;
	bra.uni 	BB5_163;

BB5_164:
	mul.f32 	%f767, %f112, %f112;
	mov.f32 	%f768, 0f3BA0C9F8;
	mov.f32 	%f769, 0fBA1268FB;
	fma.rn.f32 	%f770, %f769, %f767, %f768;
	mov.f32 	%f771, 0fBCDABFD4;
	fma.rn.f32 	%f772, %f770, %f767, %f771;
	mov.f32 	%f773, 0f3DE70331;
	fma.rn.f32 	%f774, %f772, %f767, %f773;
	mov.f32 	%f775, 0fBEC09330;
	fma.rn.f32 	%f776, %f774, %f767, %f775;
	mov.f32 	%f777, 0f3F906EBA;
	fma.rn.f32 	%f778, %f776, %f767, %f777;
	mul.f32 	%f3020, %f112, %f778;
	bra.uni 	BB5_165;

BB5_163:
	mov.f32 	%f2897, 0f3F800000;
	mov.f32 	%f749, 0f3A03BB71;
	mov.f32 	%f750, 0fB7B730FB;
	fma.rn.f32 	%f751, %f750, %f113, %f749;
	mov.f32 	%f752, 0fBBACA3B3;
	fma.rn.f32 	%f753, %f751, %f113, %f752;
	mov.f32 	%f754, 0f3D0A7445;
	fma.rn.f32 	%f755, %f753, %f113, %f754;
	mov.f32 	%f756, 0fBE1B3B75;
	fma.rn.f32 	%f757, %f755, %f113, %f756;
	mov.f32 	%f758, 0fBF6B385A;
	fma.rn.f32 	%f759, %f757, %f113, %f758;
	mov.f32 	%f760, 0fBFD0316E;
	fma.rn.f32 	%f761, %f759, %f113, %f760;
	mov.f32 	%f762, 0fBA031CCE;
	fma.rn.f32 	%f763, %f761, %f113, %f762;
	ex2.approx.ftz.f32 	%f764, %f763;
	sub.f32 	%f766, %f2897, %f764;
	mov.b32 	 %r505, %f766;
	setp.ltu.f32	%p244, %f113, 0f407AD445;
	selp.b32	%r506, %r505, 1065353216, %p244;
	mov.b32 	 %r507, %f112;
	and.b32  	%r508, %r507, -2147483648;
	or.b32  	%r509, %r506, %r508;
	mov.b32 	 %f3020, %r509;

BB5_165:
	mul.f32 	%f117, %f90, %f111;
	abs.f32 	%f118, %f117;
	setp.ltu.f32	%p245, %f118, 0f3F800000;
	@%p245 bra 	BB5_167;
	bra.uni 	BB5_166;

BB5_167:
	mul.f32 	%f797, %f117, %f117;
	mov.f32 	%f798, 0f3BA0C9F8;
	mov.f32 	%f799, 0fBA1268FB;
	fma.rn.f32 	%f800, %f799, %f797, %f798;
	mov.f32 	%f801, 0fBCDABFD4;
	fma.rn.f32 	%f802, %f800, %f797, %f801;
	mov.f32 	%f803, 0f3DE70331;
	fma.rn.f32 	%f804, %f802, %f797, %f803;
	mov.f32 	%f805, 0fBEC09330;
	fma.rn.f32 	%f806, %f804, %f797, %f805;
	mov.f32 	%f807, 0f3F906EBA;
	fma.rn.f32 	%f808, %f806, %f797, %f807;
	mul.f32 	%f3021, %f117, %f808;
	bra.uni 	BB5_168;

BB5_166:
	mov.f32 	%f2898, 0f3F800000;
	mov.f32 	%f779, 0f3A03BB71;
	mov.f32 	%f780, 0fB7B730FB;
	fma.rn.f32 	%f781, %f780, %f118, %f779;
	mov.f32 	%f782, 0fBBACA3B3;
	fma.rn.f32 	%f783, %f781, %f118, %f782;
	mov.f32 	%f784, 0f3D0A7445;
	fma.rn.f32 	%f785, %f783, %f118, %f784;
	mov.f32 	%f786, 0fBE1B3B75;
	fma.rn.f32 	%f787, %f785, %f118, %f786;
	mov.f32 	%f788, 0fBF6B385A;
	fma.rn.f32 	%f789, %f787, %f118, %f788;
	mov.f32 	%f790, 0fBFD0316E;
	fma.rn.f32 	%f791, %f789, %f118, %f790;
	mov.f32 	%f792, 0fBA031CCE;
	fma.rn.f32 	%f793, %f791, %f118, %f792;
	ex2.approx.ftz.f32 	%f794, %f793;
	sub.f32 	%f796, %f2898, %f794;
	mov.b32 	 %r510, %f796;
	setp.ltu.f32	%p246, %f118, 0f407AD445;
	selp.b32	%r511, %r510, 1065353216, %p246;
	mov.b32 	 %r512, %f117;
	and.b32  	%r513, %r512, -2147483648;
	or.b32  	%r514, %r511, %r513;
	mov.b32 	 %f3021, %r514;

BB5_168:
	sub.f32 	%f809, %f3020, %f3021;
	mul.f32 	%f122, %f809, 0f3F000000;
	div.rn.f32 	%f811, %f746, %f110;
	div.rn.f32 	%f812, %f811, %f110;
	cvt.rn.f32.s32	%f123, %r1306;
	sub.f32 	%f124, %f123, %f3069;
	add.f32 	%f125, %f124, 0f3F000000;
	sqrt.rn.f32 	%f126, %f812;
	mul.f32 	%f127, %f125, %f126;
	abs.f32 	%f128, %f127;
	setp.ltu.f32	%p247, %f128, 0f3F800000;
	@%p247 bra 	BB5_170;
	bra.uni 	BB5_169;

BB5_170:
	mul.f32 	%f831, %f127, %f127;
	mov.f32 	%f832, 0f3BA0C9F8;
	mov.f32 	%f833, 0fBA1268FB;
	fma.rn.f32 	%f834, %f833, %f831, %f832;
	mov.f32 	%f835, 0fBCDABFD4;
	fma.rn.f32 	%f836, %f834, %f831, %f835;
	mov.f32 	%f837, 0f3DE70331;
	fma.rn.f32 	%f838, %f836, %f831, %f837;
	mov.f32 	%f839, 0fBEC09330;
	fma.rn.f32 	%f840, %f838, %f831, %f839;
	mov.f32 	%f841, 0f3F906EBA;
	fma.rn.f32 	%f842, %f840, %f831, %f841;
	mul.f32 	%f3022, %f127, %f842;
	bra.uni 	BB5_171;

BB5_169:
	mov.f32 	%f2899, 0f3F800000;
	mov.f32 	%f813, 0f3A03BB71;
	mov.f32 	%f814, 0fB7B730FB;
	fma.rn.f32 	%f815, %f814, %f128, %f813;
	mov.f32 	%f816, 0fBBACA3B3;
	fma.rn.f32 	%f817, %f815, %f128, %f816;
	mov.f32 	%f818, 0f3D0A7445;
	fma.rn.f32 	%f819, %f817, %f128, %f818;
	mov.f32 	%f820, 0fBE1B3B75;
	fma.rn.f32 	%f821, %f819, %f128, %f820;
	mov.f32 	%f822, 0fBF6B385A;
	fma.rn.f32 	%f823, %f821, %f128, %f822;
	mov.f32 	%f824, 0fBFD0316E;
	fma.rn.f32 	%f825, %f823, %f128, %f824;
	mov.f32 	%f826, 0fBA031CCE;
	fma.rn.f32 	%f827, %f825, %f128, %f826;
	ex2.approx.ftz.f32 	%f828, %f827;
	sub.f32 	%f830, %f2899, %f828;
	mov.b32 	 %r515, %f830;
	setp.ltu.f32	%p248, %f128, 0f407AD445;
	selp.b32	%r516, %r515, 1065353216, %p248;
	mov.b32 	 %r517, %f127;
	and.b32  	%r518, %r517, -2147483648;
	or.b32  	%r519, %r516, %r518;
	mov.b32 	 %f3022, %r519;

BB5_171:
	add.f32 	%f132, %f124, 0fBF000000;
	mul.f32 	%f133, %f132, %f126;
	abs.f32 	%f134, %f133;
	setp.ltu.f32	%p249, %f134, 0f3F800000;
	@%p249 bra 	BB5_173;
	bra.uni 	BB5_172;

BB5_173:
	mul.f32 	%f861, %f133, %f133;
	mov.f32 	%f862, 0f3BA0C9F8;
	mov.f32 	%f863, 0fBA1268FB;
	fma.rn.f32 	%f864, %f863, %f861, %f862;
	mov.f32 	%f865, 0fBCDABFD4;
	fma.rn.f32 	%f866, %f864, %f861, %f865;
	mov.f32 	%f867, 0f3DE70331;
	fma.rn.f32 	%f868, %f866, %f861, %f867;
	mov.f32 	%f869, 0fBEC09330;
	fma.rn.f32 	%f870, %f868, %f861, %f869;
	mov.f32 	%f871, 0f3F906EBA;
	fma.rn.f32 	%f872, %f870, %f861, %f871;
	mul.f32 	%f3023, %f133, %f872;
	bra.uni 	BB5_174;

BB5_172:
	mov.f32 	%f2900, 0f3F800000;
	mov.f32 	%f843, 0f3A03BB71;
	mov.f32 	%f844, 0fB7B730FB;
	fma.rn.f32 	%f845, %f844, %f134, %f843;
	mov.f32 	%f846, 0fBBACA3B3;
	fma.rn.f32 	%f847, %f845, %f134, %f846;
	mov.f32 	%f848, 0f3D0A7445;
	fma.rn.f32 	%f849, %f847, %f134, %f848;
	mov.f32 	%f850, 0fBE1B3B75;
	fma.rn.f32 	%f851, %f849, %f134, %f850;
	mov.f32 	%f852, 0fBF6B385A;
	fma.rn.f32 	%f853, %f851, %f134, %f852;
	mov.f32 	%f854, 0fBFD0316E;
	fma.rn.f32 	%f855, %f853, %f134, %f854;
	mov.f32 	%f856, 0fBA031CCE;
	fma.rn.f32 	%f857, %f855, %f134, %f856;
	ex2.approx.ftz.f32 	%f858, %f857;
	sub.f32 	%f860, %f2900, %f858;
	mov.b32 	 %r520, %f860;
	setp.ltu.f32	%p250, %f134, 0f407AD445;
	selp.b32	%r521, %r520, 1065353216, %p250;
	mov.b32 	 %r522, %f133;
	and.b32  	%r523, %r522, -2147483648;
	or.b32  	%r524, %r521, %r523;
	mov.b32 	 %f3023, %r524;

BB5_174:
	cvt.rn.f32.s32	%f2903, %r1305;
	add.f32 	%f2902, %f2903, 0f3F000000;
	sub.f32 	%f2901, %f2902, %f3070;
	sub.f32 	%f875, %f3022, %f3023;
	mul.f32 	%f138, %f875, 0f3F000000;
	div.rn.f32 	%f139, %f2901, %f108;
	abs.f32 	%f140, %f139;
	setp.lt.f32	%p251, %f140, 0f00800000;
	mul.f32 	%f876, %f140, 0f4B800000;
	selp.f32	%f877, 0fC3170000, 0fC2FE0000, %p251;
	selp.f32	%f878, %f876, %f140, %p251;
	mov.b32 	 %r525, %f878;
	and.b32  	%r526, %r525, 8388607;
	or.b32  	%r527, %r526, 1065353216;
	mov.b32 	 %f879, %r527;
	shr.u32 	%r528, %r525, 23;
	cvt.rn.f32.u32	%f880, %r528;
	add.f32 	%f881, %f877, %f880;
	setp.gt.f32	%p252, %f879, 0f3FB504F3;
	mul.f32 	%f882, %f879, 0f3F000000;
	add.f32 	%f883, %f881, 0f3F800000;
	selp.f32	%f884, %f882, %f879, %p252;
	selp.f32	%f885, %f883, %f881, %p252;
	add.f32 	%f141, %f884, 0fBF800000;
	add.f32 	%f874, %f884, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f873,%f874;
	// inline asm
	add.f32 	%f143, %f141, %f141;
	mul.f32 	%f886, %f873, %f143;
	mul.f32 	%f887, %f886, %f886;
	mov.f32 	%f888, 0f3C4CAF63;
	mov.f32 	%f889, 0f3B18F0FE;
	fma.rn.f32 	%f890, %f889, %f887, %f888;
	mov.f32 	%f891, 0f3DAAAABD;
	fma.rn.f32 	%f892, %f890, %f887, %f891;
	mul.rn.f32 	%f893, %f892, %f887;
	mul.rn.f32 	%f894, %f893, %f886;
	sub.f32 	%f895, %f141, %f886;
	neg.f32 	%f896, %f886;
	add.f32 	%f897, %f895, %f895;
	fma.rn.f32 	%f898, %f896, %f141, %f897;
	mul.rn.f32 	%f899, %f873, %f898;
	add.f32 	%f900, %f894, %f886;
	sub.f32 	%f901, %f886, %f900;
	add.f32 	%f902, %f894, %f901;
	add.f32 	%f903, %f899, %f902;
	add.f32 	%f904, %f900, %f903;
	sub.f32 	%f905, %f900, %f904;
	add.f32 	%f906, %f903, %f905;
	mov.f32 	%f907, 0f3F317200;
	mul.rn.f32 	%f144, %f885, %f907;
	mov.f32 	%f908, 0f35BFBE8E;
	mul.rn.f32 	%f145, %f885, %f908;
	add.f32 	%f909, %f144, %f904;
	sub.f32 	%f910, %f144, %f909;
	add.f32 	%f911, %f904, %f910;
	add.f32 	%f912, %f906, %f911;
	add.f32 	%f913, %f145, %f912;
	add.f32 	%f914, %f909, %f913;
	sub.f32 	%f915, %f909, %f914;
	add.f32 	%f916, %f913, %f915;
	mul.rn.f32 	%f918, %f698, %f914;
	neg.f32 	%f919, %f918;
	fma.rn.f32 	%f920, %f698, %f914, %f919;
	fma.rn.f32 	%f921, %f698, %f916, %f920;
	mov.f32 	%f3055, 0f00000000;
	fma.rn.f32 	%f923, %f3055, %f914, %f921;
	add.rn.f32 	%f924, %f918, %f923;
	neg.f32 	%f925, %f924;
	add.rn.f32 	%f926, %f918, %f925;
	add.rn.f32 	%f927, %f926, %f923;
	mov.b32 	 %r529, %f924;
	setp.eq.s32	%p253, %r529, 1118925336;
	add.s32 	%r530, %r529, -1;
	mov.b32 	 %f928, %r530;
	add.f32 	%f929, %f927, 0f37000000;
	selp.f32	%f930, %f928, %f924, %p253;
	selp.f32	%f146, %f929, %f927, %p253;
	mul.f32 	%f931, %f930, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f932, %f931;
	mov.f32 	%f933, 0fBF317200;
	fma.rn.f32 	%f934, %f932, %f933, %f930;
	mov.f32 	%f935, 0fB5BFBE8E;
	fma.rn.f32 	%f936, %f932, %f935, %f934;
	mul.f32 	%f937, %f936, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f938, %f937;
	add.f32 	%f939, %f932, 0f00000000;
	ex2.approx.f32 	%f940, %f939;
	mul.f32 	%f941, %f938, %f940;
	setp.lt.f32	%p254, %f930, 0fC2D20000;
	selp.f32	%f942, 0f00000000, %f941, %p254;
	setp.gt.f32	%p255, %f930, 0f42D20000;
	selp.f32	%f3024, 0f7F800000, %f942, %p255;
	setp.eq.f32	%p256, %f3024, 0f7F800000;
	@%p256 bra 	BB5_176;

	fma.rn.f32 	%f3024, %f3024, %f146, %f3024;

BB5_176:
	mov.f32 	%f2908, 0f3F800000;
	cvt.rzi.f32.f32	%f2907, %f2908;
	add.f32 	%f2906, %f2907, %f2907;
	sub.f32 	%f2905, %f698, %f2906;
	abs.f32 	%f2904, %f2905;
	setp.lt.f32	%p257, %f139, 0f00000000;
	setp.eq.f32	%p258, %f2904, 0f3F800000;
	and.pred  	%p30, %p257, %p258;
	mov.b32 	 %r531, %f3024;
	xor.b32  	%r532, %r531, -2147483648;
	mov.b32 	 %f943, %r532;
	selp.f32	%f3026, %f943, %f3024, %p30;
	setp.eq.f32	%p259, %f139, 0f00000000;
	@%p259 bra 	BB5_179;
	bra.uni 	BB5_177;

BB5_179:
	add.f32 	%f946, %f139, %f139;
	selp.f32	%f3026, %f946, 0f00000000, %p258;
	bra.uni 	BB5_180;

BB5_177:
	setp.geu.f32	%p260, %f139, 0f00000000;
	@%p260 bra 	BB5_180;

	cvt.rzi.f32.f32	%f945, %f698;
	setp.neu.f32	%p261, %f945, 0f40000000;
	selp.f32	%f3026, 0f7FFFFFFF, %f3026, %p261;

BB5_180:
	abs.f32 	%f2909, %f139;
	add.f32 	%f947, %f2909, 0f40000000;
	mov.b32 	 %r128, %f947;
	setp.lt.s32	%p263, %r128, 2139095040;
	@%p263 bra 	BB5_185;

	abs.f32 	%f2943, %f139;
	setp.gtu.f32	%p264, %f2943, 0f7F800000;
	@%p264 bra 	BB5_184;
	bra.uni 	BB5_182;

BB5_184:
	add.f32 	%f3026, %f139, 0f40000000;
	bra.uni 	BB5_185;

BB5_182:
	abs.f32 	%f2944, %f139;
	setp.neu.f32	%p265, %f2944, 0f7F800000;
	@%p265 bra 	BB5_185;

	selp.f32	%f3026, 0fFF800000, 0f7F800000, %p30;

BB5_185:
	mov.f32 	%f2917, 0f35BFBE8E;
	mov.f32 	%f2916, 0f3F317200;
	mov.f32 	%f2915, 0f3DAAAABD;
	mov.f32 	%f2914, 0f3C4CAF63;
	mov.f32 	%f2913, 0f3B18F0FE;
	cvt.rn.f32.s32	%f2912, %r1305;
	add.f32 	%f2911, %f2912, 0fBF000000;
	sub.f32 	%f2910, %f2911, %f3070;
	mul.f32 	%f950, %f3026, 0fBF000000;
	setp.eq.f32	%p266, %f139, 0f3F800000;
	selp.f32	%f951, 0fBF000000, %f950, %p266;
	mul.f32 	%f952, %f951, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f953, %f952;
	fma.rn.f32 	%f955, %f953, %f933, %f951;
	fma.rn.f32 	%f957, %f953, %f935, %f955;
	mul.f32 	%f958, %f957, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f959, %f958;
	add.f32 	%f960, %f953, 0f00000000;
	ex2.approx.f32 	%f961, %f960;
	mul.f32 	%f962, %f959, %f961;
	setp.lt.f32	%p267, %f951, 0fC2D20000;
	selp.f32	%f963, 0f00000000, %f962, %p267;
	setp.gt.f32	%p268, %f951, 0f42D20000;
	selp.f32	%f157, 0f7F800000, %f963, %p268;
	div.rn.f32 	%f158, %f2910, %f108;
	abs.f32 	%f159, %f158;
	setp.lt.f32	%p269, %f159, 0f00800000;
	mul.f32 	%f964, %f159, 0f4B800000;
	selp.f32	%f965, 0fC3170000, 0fC2FE0000, %p269;
	selp.f32	%f966, %f964, %f159, %p269;
	mov.b32 	 %r533, %f966;
	and.b32  	%r534, %r533, 8388607;
	or.b32  	%r535, %r534, 1065353216;
	mov.b32 	 %f967, %r535;
	shr.u32 	%r536, %r533, 23;
	cvt.rn.f32.u32	%f968, %r536;
	add.f32 	%f969, %f965, %f968;
	setp.gt.f32	%p270, %f967, 0f3FB504F3;
	mul.f32 	%f970, %f967, 0f3F000000;
	add.f32 	%f971, %f969, 0f3F800000;
	selp.f32	%f972, %f970, %f967, %p270;
	selp.f32	%f973, %f971, %f969, %p270;
	add.f32 	%f160, %f972, 0fBF800000;
	add.f32 	%f949, %f972, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f948,%f949;
	// inline asm
	add.f32 	%f162, %f160, %f160;
	mul.f32 	%f974, %f948, %f162;
	mul.f32 	%f975, %f974, %f974;
	fma.rn.f32 	%f978, %f2913, %f975, %f2914;
	fma.rn.f32 	%f980, %f978, %f975, %f2915;
	mul.rn.f32 	%f981, %f980, %f975;
	mul.rn.f32 	%f982, %f981, %f974;
	sub.f32 	%f983, %f160, %f974;
	neg.f32 	%f984, %f974;
	add.f32 	%f985, %f983, %f983;
	fma.rn.f32 	%f986, %f984, %f160, %f985;
	mul.rn.f32 	%f987, %f948, %f986;
	add.f32 	%f988, %f982, %f974;
	sub.f32 	%f989, %f974, %f988;
	add.f32 	%f990, %f982, %f989;
	add.f32 	%f991, %f987, %f990;
	add.f32 	%f992, %f988, %f991;
	sub.f32 	%f993, %f988, %f992;
	add.f32 	%f994, %f991, %f993;
	mul.rn.f32 	%f163, %f973, %f2916;
	mul.rn.f32 	%f164, %f973, %f2917;
	add.f32 	%f997, %f163, %f992;
	sub.f32 	%f998, %f163, %f997;
	add.f32 	%f999, %f992, %f998;
	add.f32 	%f1000, %f994, %f999;
	add.f32 	%f1001, %f164, %f1000;
	add.f32 	%f1002, %f997, %f1001;
	sub.f32 	%f1003, %f997, %f1002;
	add.f32 	%f1004, %f1001, %f1003;
	mul.rn.f32 	%f1006, %f698, %f1002;
	neg.f32 	%f1007, %f1006;
	fma.rn.f32 	%f1008, %f698, %f1002, %f1007;
	fma.rn.f32 	%f1009, %f698, %f1004, %f1008;
	fma.rn.f32 	%f1011, %f3055, %f1002, %f1009;
	add.rn.f32 	%f1012, %f1006, %f1011;
	neg.f32 	%f1013, %f1012;
	add.rn.f32 	%f1014, %f1006, %f1013;
	add.rn.f32 	%f1015, %f1014, %f1011;
	mov.b32 	 %r537, %f1012;
	setp.eq.s32	%p271, %r537, 1118925336;
	add.s32 	%r538, %r537, -1;
	mov.b32 	 %f1016, %r538;
	add.f32 	%f1017, %f1015, 0f37000000;
	selp.f32	%f1018, %f1016, %f1012, %p271;
	selp.f32	%f165, %f1017, %f1015, %p271;
	mul.f32 	%f1019, %f1018, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1020, %f1019;
	fma.rn.f32 	%f1021, %f1020, %f933, %f1018;
	fma.rn.f32 	%f1022, %f1020, %f935, %f1021;
	mul.f32 	%f1023, %f1022, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1024, %f1023;
	add.f32 	%f1025, %f1020, 0f00000000;
	ex2.approx.f32 	%f1026, %f1025;
	mul.f32 	%f1027, %f1024, %f1026;
	setp.lt.f32	%p272, %f1018, 0fC2D20000;
	selp.f32	%f1028, 0f00000000, %f1027, %p272;
	setp.gt.f32	%p273, %f1018, 0f42D20000;
	selp.f32	%f3027, 0f7F800000, %f1028, %p273;
	setp.eq.f32	%p274, %f3027, 0f7F800000;
	@%p274 bra 	BB5_187;

	fma.rn.f32 	%f3027, %f3027, %f165, %f3027;

BB5_187:
	setp.lt.f32	%p275, %f158, 0f00000000;
	and.pred  	%p31, %p275, %p258;
	mov.b32 	 %r539, %f3027;
	xor.b32  	%r540, %r539, -2147483648;
	mov.b32 	 %f1029, %r540;
	selp.f32	%f3029, %f1029, %f3027, %p31;
	setp.eq.f32	%p277, %f158, 0f00000000;
	@%p277 bra 	BB5_190;
	bra.uni 	BB5_188;

BB5_190:
	add.f32 	%f1032, %f158, %f158;
	selp.f32	%f3029, %f1032, 0f00000000, %p258;
	bra.uni 	BB5_191;

BB5_188:
	setp.geu.f32	%p278, %f158, 0f00000000;
	@%p278 bra 	BB5_191;

	cvt.rzi.f32.f32	%f1031, %f698;
	setp.neu.f32	%p279, %f1031, 0f40000000;
	selp.f32	%f3029, 0f7FFFFFFF, %f3029, %p279;

BB5_191:
	abs.f32 	%f2918, %f158;
	add.f32 	%f1033, %f2918, 0f40000000;
	mov.b32 	 %r129, %f1033;
	setp.lt.s32	%p281, %r129, 2139095040;
	@%p281 bra 	BB5_196;

	abs.f32 	%f2941, %f158;
	setp.gtu.f32	%p282, %f2941, 0f7F800000;
	@%p282 bra 	BB5_195;
	bra.uni 	BB5_193;

BB5_195:
	add.f32 	%f3029, %f158, 0f40000000;
	bra.uni 	BB5_196;

BB5_193:
	abs.f32 	%f2942, %f158;
	setp.neu.f32	%p283, %f2942, 0f7F800000;
	@%p283 bra 	BB5_196;

	selp.f32	%f3029, 0fFF800000, 0f7F800000, %p31;

BB5_196:
	mul.f32 	%f1034, %f3029, 0fBF000000;
	setp.eq.f32	%p284, %f158, 0f3F800000;
	selp.f32	%f1035, 0fBF000000, %f1034, %p284;
	mul.f32 	%f1036, %f1035, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1037, %f1036;
	fma.rn.f32 	%f1039, %f1037, %f933, %f1035;
	fma.rn.f32 	%f1041, %f1037, %f935, %f1039;
	mul.f32 	%f1042, %f1041, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1043, %f1042;
	add.f32 	%f1044, %f1037, 0f00000000;
	ex2.approx.f32 	%f1045, %f1044;
	mul.f32 	%f1046, %f1043, %f1045;
	setp.lt.f32	%p285, %f1035, 0fC2D20000;
	selp.f32	%f1047, 0f00000000, %f1046, %p285;
	setp.gt.f32	%p286, %f1035, 0f42D20000;
	selp.f32	%f176, 0f7F800000, %f1047, %p286;
	sub.f32 	%f1048, %f157, %f176;
	div.rn.f32 	%f177, %f77, %f108;
	mul.f32 	%f1049, %f177, %f1048;
	mul.f32 	%f178, %f138, %f1049;
	cvt.f64.f32	%fd127, %f108;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r130}, %fd127;
	}
	abs.f64 	%fd128, %fd127;
	// Callseq Start 68
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd128;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd641;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1012, [retval0+0];
	
	//{
	}// Callseq End 68
	setp.lt.s32	%p287, %r130, 0;
	and.pred  	%p32, %p287, %p142;
	@!%p32 bra 	BB5_198;
	bra.uni 	BB5_197;

BB5_197:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r541}, %fd1012;
	}
	xor.b32  	%r542, %r541, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r543, %temp}, %fd1012;
	}
	mov.b64 	%fd1012, {%r543, %r542};

BB5_198:
	mul.f32 	%f2919, %f107, %f627;
	setp.eq.f32	%p289, %f2919, 0f00000000;
	@%p289 bra 	BB5_201;
	bra.uni 	BB5_199;

BB5_201:
	mov.u32 	%r544, 0;
	selp.b32	%r545, %r130, 0, %p142;
	or.b32  	%r546, %r545, 2146435072;
	selp.b32	%r547, %r546, %r545, %p143;
	mov.b64 	%fd1012, {%r544, %r547};
	bra.uni 	BB5_202;

BB5_199:
	setp.gt.s32	%p290, %r130, -1;
	@%p290 bra 	BB5_202;

	cvt.rzi.f64.f64	%fd698, %fd641;
	setp.neu.f64	%p291, %fd698, 0d4008000000000000;
	selp.f64	%fd1012, 0dFFF8000000000000, %fd1012, %p291;

BB5_202:
	add.f64 	%fd1013, %fd127, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r548}, %fd1013;
	}
	and.b32  	%r549, %r548, 2146435072;
	setp.ne.s32	%p294, %r549, 2146435072;
	@%p294 bra 	BB5_203;

	setp.gtu.f64	%p295, %fd128, 0d7FF0000000000000;
	@%p295 bra 	BB5_212;

	setp.ne.s32	%p296, %r84, 2146435072;
	@%p296 bra 	BB5_207;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r550, %temp}, %fd641;
	}
	setp.eq.s32	%p297, %r550, 0;
	@%p297 bra 	BB5_211;
	bra.uni 	BB5_207;

BB5_211:
	mov.u32 	%r555, 0;
	setp.gt.f64	%p301, %fd128, 0d3FF0000000000000;
	selp.b32	%r556, 2146435072, 0, %p301;
	xor.b32  	%r557, %r556, 2146435072;
	selp.b32	%r558, %r557, %r556, %p143;
	setp.eq.f32	%p302, %f108, 0fBF800000;
	selp.b32	%r559, 1072693248, %r558, %p302;
	mov.b64 	%fd1013, {%r555, %r559};
	bra.uni 	BB5_212;

BB5_203:
	mov.f64 	%fd1013, %fd1012;

BB5_212:
	cvt.rn.f32.s32	%f2931, %r1305;
	mul.f32 	%f2930, %f107, %f627;
	cvt.rn.f32.s32	%f2929, %r1306;
	mov.f32 	%f2928, 0f35BFBE8E;
	mov.f32 	%f2927, 0f3F317200;
	mov.f32 	%f2926, 0f3DAAAABD;
	mov.f32 	%f2925, 0f3C4CAF63;
	mov.f32 	%f2924, 0f3B18F0FE;
	add.f32 	%f2923, %f2931, 0fBF000000;
	sub.f32 	%f2922, %f2923, %f3070;
	add.f32 	%f2921, %f2931, 0f3F000000;
	sub.f32 	%f2920, %f2921, %f3070;
	setp.eq.f32	%p303, %f2930, 0f3F800000;
	selp.f64	%fd700, 0d3FF0000000000000, %fd1013, %p303;
	cvt.f64.f32	%fd701, %f77;
	div.rn.f64 	%fd702, %fd701, %fd700;
	mul.f32 	%f1052, %f2922, %f176;
	mul.f32 	%f1053, %f2920, %f157;
	sub.f32 	%f1054, %f1053, %f1052;
	cvt.f64.f32	%fd703, %f1054;
	mul.f64 	%fd704, %fd703, %fd702;
	cvt.f64.f32	%fd705, %f138;
	mul.f64 	%fd706, %fd705, %fd704;
	cvt.rn.f32.f64	%f179, %fd706;
	add.f32 	%f1055, %f2929, 0f3F000000;
	sub.f32 	%f180, %f1055, %f3069;
	div.rn.f32 	%f181, %f180, %f110;
	abs.f32 	%f182, %f181;
	setp.lt.f32	%p304, %f182, 0f00800000;
	mul.f32 	%f1056, %f182, 0f4B800000;
	selp.f32	%f1057, 0fC3170000, 0fC2FE0000, %p304;
	selp.f32	%f1058, %f1056, %f182, %p304;
	mov.b32 	 %r560, %f1058;
	and.b32  	%r561, %r560, 8388607;
	or.b32  	%r562, %r561, 1065353216;
	mov.b32 	 %f1059, %r562;
	shr.u32 	%r563, %r560, 23;
	cvt.rn.f32.u32	%f1060, %r563;
	add.f32 	%f1061, %f1057, %f1060;
	setp.gt.f32	%p305, %f1059, 0f3FB504F3;
	mul.f32 	%f1062, %f1059, 0f3F000000;
	add.f32 	%f1063, %f1061, 0f3F800000;
	selp.f32	%f1064, %f1062, %f1059, %p305;
	selp.f32	%f1065, %f1063, %f1061, %p305;
	add.f32 	%f183, %f1064, 0fBF800000;
	add.f32 	%f1051, %f1064, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1050,%f1051;
	// inline asm
	add.f32 	%f185, %f183, %f183;
	mul.f32 	%f1066, %f1050, %f185;
	mul.f32 	%f1067, %f1066, %f1066;
	fma.rn.f32 	%f1070, %f2924, %f1067, %f2925;
	fma.rn.f32 	%f1072, %f1070, %f1067, %f2926;
	mul.rn.f32 	%f1073, %f1072, %f1067;
	mul.rn.f32 	%f1074, %f1073, %f1066;
	sub.f32 	%f1075, %f183, %f1066;
	neg.f32 	%f1076, %f1066;
	add.f32 	%f1077, %f1075, %f1075;
	fma.rn.f32 	%f1078, %f1076, %f183, %f1077;
	mul.rn.f32 	%f1079, %f1050, %f1078;
	add.f32 	%f1080, %f1074, %f1066;
	sub.f32 	%f1081, %f1066, %f1080;
	add.f32 	%f1082, %f1074, %f1081;
	add.f32 	%f1083, %f1079, %f1082;
	add.f32 	%f1084, %f1080, %f1083;
	sub.f32 	%f1085, %f1080, %f1084;
	add.f32 	%f1086, %f1083, %f1085;
	mul.rn.f32 	%f186, %f1065, %f2927;
	mul.rn.f32 	%f187, %f1065, %f2928;
	add.f32 	%f1089, %f186, %f1084;
	sub.f32 	%f1090, %f186, %f1089;
	add.f32 	%f1091, %f1084, %f1090;
	add.f32 	%f1092, %f1086, %f1091;
	add.f32 	%f1093, %f187, %f1092;
	add.f32 	%f1094, %f1089, %f1093;
	sub.f32 	%f1095, %f1089, %f1094;
	add.f32 	%f1096, %f1093, %f1095;
	mul.rn.f32 	%f1098, %f698, %f1094;
	neg.f32 	%f1099, %f1098;
	fma.rn.f32 	%f1100, %f698, %f1094, %f1099;
	fma.rn.f32 	%f1101, %f698, %f1096, %f1100;
	fma.rn.f32 	%f1103, %f3055, %f1094, %f1101;
	add.rn.f32 	%f1104, %f1098, %f1103;
	neg.f32 	%f1105, %f1104;
	add.rn.f32 	%f1106, %f1098, %f1105;
	add.rn.f32 	%f1107, %f1106, %f1103;
	mov.b32 	 %r564, %f1104;
	setp.eq.s32	%p306, %r564, 1118925336;
	add.s32 	%r565, %r564, -1;
	mov.b32 	 %f1108, %r565;
	add.f32 	%f1109, %f1107, 0f37000000;
	selp.f32	%f1110, %f1108, %f1104, %p306;
	selp.f32	%f188, %f1109, %f1107, %p306;
	mul.f32 	%f1111, %f1110, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1112, %f1111;
	fma.rn.f32 	%f1114, %f1112, %f933, %f1110;
	fma.rn.f32 	%f1116, %f1112, %f935, %f1114;
	mul.f32 	%f1117, %f1116, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1118, %f1117;
	add.f32 	%f1119, %f1112, 0f00000000;
	ex2.approx.f32 	%f1120, %f1119;
	mul.f32 	%f1121, %f1118, %f1120;
	setp.lt.f32	%p307, %f1110, 0fC2D20000;
	selp.f32	%f1122, 0f00000000, %f1121, %p307;
	setp.gt.f32	%p308, %f1110, 0f42D20000;
	selp.f32	%f3030, 0f7F800000, %f1122, %p308;
	setp.eq.f32	%p309, %f3030, 0f7F800000;
	@%p309 bra 	BB5_214;

	fma.rn.f32 	%f3030, %f3030, %f188, %f3030;

BB5_214:
	setp.lt.f32	%p310, %f181, 0f00000000;
	and.pred  	%p33, %p310, %p258;
	mov.b32 	 %r566, %f3030;
	xor.b32  	%r567, %r566, -2147483648;
	mov.b32 	 %f1123, %r567;
	selp.f32	%f3032, %f1123, %f3030, %p33;
	setp.eq.f32	%p312, %f181, 0f00000000;
	@%p312 bra 	BB5_217;
	bra.uni 	BB5_215;

BB5_217:
	add.f32 	%f1126, %f181, %f181;
	selp.f32	%f3032, %f1126, 0f00000000, %p258;
	bra.uni 	BB5_218;

BB5_215:
	setp.geu.f32	%p313, %f181, 0f00000000;
	@%p313 bra 	BB5_218;

	cvt.rzi.f32.f32	%f1125, %f698;
	setp.neu.f32	%p314, %f1125, 0f40000000;
	selp.f32	%f3032, 0f7FFFFFFF, %f3032, %p314;

BB5_218:
	abs.f32 	%f2932, %f181;
	add.f32 	%f1127, %f2932, 0f40000000;
	mov.b32 	 %r131, %f1127;
	setp.lt.s32	%p316, %r131, 2139095040;
	@%p316 bra 	BB5_223;

	abs.f32 	%f2939, %f181;
	setp.gtu.f32	%p317, %f2939, 0f7F800000;
	@%p317 bra 	BB5_222;
	bra.uni 	BB5_220;

BB5_222:
	add.f32 	%f3032, %f181, 0f40000000;
	bra.uni 	BB5_223;

BB5_220:
	abs.f32 	%f2940, %f181;
	setp.neu.f32	%p318, %f2940, 0f7F800000;
	@%p318 bra 	BB5_223;

	selp.f32	%f3032, 0fFF800000, 0f7F800000, %p33;

BB5_223:
	cvt.rn.f32.s32	%f2938, %r1306;
	mov.f32 	%f2937, 0f35BFBE8E;
	mov.f32 	%f2936, 0f3F317200;
	mov.f32 	%f2935, 0f3DAAAABD;
	mov.f32 	%f2934, 0f3C4CAF63;
	mov.f32 	%f2933, 0f3B18F0FE;
	mul.f32 	%f1130, %f3032, 0fBF000000;
	setp.eq.f32	%p319, %f181, 0f3F800000;
	selp.f32	%f1131, 0fBF000000, %f1130, %p319;
	mul.f32 	%f1132, %f1131, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1133, %f1132;
	fma.rn.f32 	%f1135, %f1133, %f933, %f1131;
	fma.rn.f32 	%f1137, %f1133, %f935, %f1135;
	mul.f32 	%f1138, %f1137, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1139, %f1138;
	add.f32 	%f1140, %f1133, 0f00000000;
	ex2.approx.f32 	%f1141, %f1140;
	mul.f32 	%f1142, %f1139, %f1141;
	setp.lt.f32	%p320, %f1131, 0fC2D20000;
	selp.f32	%f1143, 0f00000000, %f1142, %p320;
	setp.gt.f32	%p321, %f1131, 0f42D20000;
	selp.f32	%f199, 0f7F800000, %f1143, %p321;
	add.f32 	%f1144, %f2938, 0fBF000000;
	sub.f32 	%f200, %f1144, %f3069;
	div.rn.f32 	%f201, %f200, %f110;
	abs.f32 	%f202, %f201;
	setp.lt.f32	%p322, %f202, 0f00800000;
	mul.f32 	%f1145, %f202, 0f4B800000;
	selp.f32	%f1146, 0fC3170000, 0fC2FE0000, %p322;
	selp.f32	%f1147, %f1145, %f202, %p322;
	mov.b32 	 %r568, %f1147;
	and.b32  	%r569, %r568, 8388607;
	or.b32  	%r570, %r569, 1065353216;
	mov.b32 	 %f1148, %r570;
	shr.u32 	%r571, %r568, 23;
	cvt.rn.f32.u32	%f1149, %r571;
	add.f32 	%f1150, %f1146, %f1149;
	setp.gt.f32	%p323, %f1148, 0f3FB504F3;
	mul.f32 	%f1151, %f1148, 0f3F000000;
	add.f32 	%f1152, %f1150, 0f3F800000;
	selp.f32	%f1153, %f1151, %f1148, %p323;
	selp.f32	%f1154, %f1152, %f1150, %p323;
	add.f32 	%f203, %f1153, 0fBF800000;
	add.f32 	%f1129, %f1153, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1128,%f1129;
	// inline asm
	add.f32 	%f205, %f203, %f203;
	mul.f32 	%f1155, %f1128, %f205;
	mul.f32 	%f1156, %f1155, %f1155;
	fma.rn.f32 	%f1159, %f2933, %f1156, %f2934;
	fma.rn.f32 	%f1161, %f1159, %f1156, %f2935;
	mul.rn.f32 	%f1162, %f1161, %f1156;
	mul.rn.f32 	%f1163, %f1162, %f1155;
	sub.f32 	%f1164, %f203, %f1155;
	neg.f32 	%f1165, %f1155;
	add.f32 	%f1166, %f1164, %f1164;
	fma.rn.f32 	%f1167, %f1165, %f203, %f1166;
	mul.rn.f32 	%f1168, %f1128, %f1167;
	add.f32 	%f1169, %f1163, %f1155;
	sub.f32 	%f1170, %f1155, %f1169;
	add.f32 	%f1171, %f1163, %f1170;
	add.f32 	%f1172, %f1168, %f1171;
	add.f32 	%f1173, %f1169, %f1172;
	sub.f32 	%f1174, %f1169, %f1173;
	add.f32 	%f1175, %f1172, %f1174;
	mul.rn.f32 	%f206, %f1154, %f2936;
	mul.rn.f32 	%f207, %f1154, %f2937;
	add.f32 	%f1178, %f206, %f1173;
	sub.f32 	%f1179, %f206, %f1178;
	add.f32 	%f1180, %f1173, %f1179;
	add.f32 	%f1181, %f1175, %f1180;
	add.f32 	%f1182, %f207, %f1181;
	add.f32 	%f1183, %f1178, %f1182;
	sub.f32 	%f1184, %f1178, %f1183;
	add.f32 	%f1185, %f1182, %f1184;
	mul.rn.f32 	%f1187, %f698, %f1183;
	neg.f32 	%f1188, %f1187;
	fma.rn.f32 	%f1189, %f698, %f1183, %f1188;
	fma.rn.f32 	%f1190, %f698, %f1185, %f1189;
	fma.rn.f32 	%f1192, %f3055, %f1183, %f1190;
	add.rn.f32 	%f1193, %f1187, %f1192;
	neg.f32 	%f1194, %f1193;
	add.rn.f32 	%f1195, %f1187, %f1194;
	add.rn.f32 	%f1196, %f1195, %f1192;
	mov.b32 	 %r572, %f1193;
	setp.eq.s32	%p324, %r572, 1118925336;
	add.s32 	%r573, %r572, -1;
	mov.b32 	 %f1197, %r573;
	add.f32 	%f1198, %f1196, 0f37000000;
	selp.f32	%f1199, %f1197, %f1193, %p324;
	selp.f32	%f208, %f1198, %f1196, %p324;
	mul.f32 	%f1200, %f1199, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1201, %f1200;
	fma.rn.f32 	%f1202, %f1201, %f933, %f1199;
	fma.rn.f32 	%f1203, %f1201, %f935, %f1202;
	mul.f32 	%f1204, %f1203, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1205, %f1204;
	add.f32 	%f1206, %f1201, 0f00000000;
	ex2.approx.f32 	%f1207, %f1206;
	mul.f32 	%f1208, %f1205, %f1207;
	setp.lt.f32	%p325, %f1199, 0fC2D20000;
	selp.f32	%f1209, 0f00000000, %f1208, %p325;
	setp.gt.f32	%p326, %f1199, 0f42D20000;
	selp.f32	%f3033, 0f7F800000, %f1209, %p326;
	setp.eq.f32	%p327, %f3033, 0f7F800000;
	@%p327 bra 	BB5_225;

	fma.rn.f32 	%f3033, %f3033, %f208, %f3033;

BB5_225:
	setp.lt.f32	%p328, %f201, 0f00000000;
	and.pred  	%p34, %p328, %p258;
	mov.b32 	 %r574, %f3033;
	xor.b32  	%r575, %r574, -2147483648;
	mov.b32 	 %f1210, %r575;
	selp.f32	%f3035, %f1210, %f3033, %p34;
	setp.eq.f32	%p330, %f201, 0f00000000;
	@%p330 bra 	BB5_228;
	bra.uni 	BB5_226;

BB5_228:
	add.f32 	%f1213, %f201, %f201;
	selp.f32	%f3035, %f1213, 0f00000000, %p258;
	bra.uni 	BB5_229;

BB5_226:
	setp.geu.f32	%p331, %f201, 0f00000000;
	@%p331 bra 	BB5_229;

	cvt.rzi.f32.f32	%f1212, %f698;
	setp.neu.f32	%p332, %f1212, 0f40000000;
	selp.f32	%f3035, 0f7FFFFFFF, %f3035, %p332;

BB5_229:
	abs.f32 	%f2839, %f201;
	add.f32 	%f1214, %f2839, 0f40000000;
	mov.b32 	 %r132, %f1214;
	setp.lt.s32	%p334, %r132, 2139095040;
	@%p334 bra 	BB5_234;

	abs.f32 	%f2955, %f201;
	setp.gtu.f32	%p335, %f2955, 0f7F800000;
	@%p335 bra 	BB5_233;
	bra.uni 	BB5_231;

BB5_233:
	add.f32 	%f3035, %f201, 0f40000000;
	bra.uni 	BB5_234;

BB5_231:
	abs.f32 	%f2956, %f201;
	setp.neu.f32	%p336, %f2956, 0f7F800000;
	@%p336 bra 	BB5_234;

	selp.f32	%f3035, 0fFF800000, 0f7F800000, %p34;

BB5_234:
	mul.f32 	%f1215, %f3035, 0fBF000000;
	setp.eq.f32	%p337, %f201, 0f3F800000;
	selp.f32	%f1216, 0fBF000000, %f1215, %p337;
	mul.f32 	%f1217, %f1216, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1218, %f1217;
	fma.rn.f32 	%f1220, %f1218, %f933, %f1216;
	fma.rn.f32 	%f1222, %f1218, %f935, %f1220;
	mul.f32 	%f1223, %f1222, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1224, %f1223;
	add.f32 	%f1225, %f1218, 0f00000000;
	ex2.approx.f32 	%f1226, %f1225;
	mul.f32 	%f1227, %f1224, %f1226;
	setp.lt.f32	%p338, %f1216, 0fC2D20000;
	selp.f32	%f1228, 0f00000000, %f1227, %p338;
	setp.gt.f32	%p339, %f1216, 0f42D20000;
	selp.f32	%f219, 0f7F800000, %f1228, %p339;
	sub.f32 	%f1229, %f199, %f219;
	div.rn.f32 	%f220, %f77, %f110;
	mul.f32 	%f1230, %f220, %f1229;
	mul.f32 	%f221, %f122, %f1230;
	cvt.f64.f32	%fd139, %f110;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r133}, %fd139;
	}
	abs.f64 	%fd140, %fd139;
	// Callseq Start 69
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd140;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd641;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1015, [retval0+0];
	
	//{
	}// Callseq End 69
	setp.lt.s32	%p340, %r133, 0;
	and.pred  	%p35, %p340, %p142;
	@!%p35 bra 	BB5_236;
	bra.uni 	BB5_235;

BB5_235:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r576}, %fd1015;
	}
	xor.b32  	%r577, %r576, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r578, %temp}, %fd1015;
	}
	mov.b64 	%fd1015, {%r578, %r577};

BB5_236:
	setp.eq.f32	%p342, %f110, 0f00000000;
	@%p342 bra 	BB5_239;
	bra.uni 	BB5_237;

BB5_239:
	mov.u32 	%r579, 0;
	selp.b32	%r580, %r133, 0, %p142;
	or.b32  	%r581, %r580, 2146435072;
	selp.b32	%r582, %r581, %r580, %p143;
	mov.b64 	%fd1015, {%r579, %r582};
	bra.uni 	BB5_240;

BB5_237:
	setp.gt.s32	%p343, %r133, -1;
	@%p343 bra 	BB5_240;

	cvt.rzi.f64.f64	%fd709, %fd641;
	setp.neu.f64	%p344, %fd709, 0d4008000000000000;
	selp.f64	%fd1015, 0dFFF8000000000000, %fd1015, %p344;

BB5_240:
	add.f64 	%fd1016, %fd139, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r583}, %fd1016;
	}
	and.b32  	%r584, %r583, 2146435072;
	setp.ne.s32	%p347, %r584, 2146435072;
	@%p347 bra 	BB5_241;

	setp.gtu.f64	%p348, %fd140, 0d7FF0000000000000;
	@%p348 bra 	BB5_250;

	setp.ne.s32	%p349, %r84, 2146435072;
	@%p349 bra 	BB5_245;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r585, %temp}, %fd641;
	}
	setp.eq.s32	%p350, %r585, 0;
	@%p350 bra 	BB5_249;
	bra.uni 	BB5_245;

BB5_249:
	mov.u32 	%r590, 0;
	setp.gt.f64	%p354, %fd140, 0d3FF0000000000000;
	selp.b32	%r591, 2146435072, 0, %p354;
	xor.b32  	%r592, %r591, 2146435072;
	selp.b32	%r593, %r592, %r591, %p143;
	setp.eq.f32	%p355, %f110, 0fBF800000;
	selp.b32	%r594, 1072693248, %r593, %p355;
	mov.b64 	%fd1016, {%r590, %r594};
	bra.uni 	BB5_250;

BB5_241:
	mov.f64 	%fd1016, %fd1015;

BB5_250:
	cvt.rn.f32.s32	%f2847, %r1306;
	add.f32 	%f2846, %f2847, 0f3F000000;
	sub.f32 	%f2845, %f2846, %f3069;
	add.f32 	%f2844, %f2847, 0fBF000000;
	sub.f32 	%f2843, %f2844, %f3069;
	cvt.f64.f32	%fd960, %f77;
	mov.f32 	%f2842, 0f3DAAAABD;
	mov.f32 	%f2841, 0f3C4CAF63;
	mov.f32 	%f2840, 0f3B18F0FE;
	setp.eq.f32	%p356, %f110, 0f3F800000;
	selp.f64	%fd711, 0d3FF0000000000000, %fd1016, %p356;
	div.rn.f64 	%fd713, %fd960, %fd711;
	mul.f32 	%f1233, %f2843, %f219;
	mul.f32 	%f1234, %f2845, %f199;
	sub.f32 	%f1235, %f1234, %f1233;
	cvt.f64.f32	%fd714, %f1235;
	mul.f64 	%fd715, %fd714, %fd713;
	cvt.f64.f32	%fd151, %f122;
	mul.f64 	%fd716, %fd151, %fd715;
	cvt.rn.f32.f64	%f222, %fd716;
	// inline asm
	rcp.approx.ftz.f32 %f1231,%f874;
	// inline asm
	mul.f32 	%f1236, %f1231, %f143;
	mul.f32 	%f1237, %f1236, %f1236;
	fma.rn.f32 	%f1240, %f2840, %f1237, %f2841;
	fma.rn.f32 	%f1242, %f1240, %f1237, %f2842;
	mul.rn.f32 	%f1243, %f1242, %f1237;
	mul.rn.f32 	%f1244, %f1243, %f1236;
	sub.f32 	%f1245, %f141, %f1236;
	neg.f32 	%f1246, %f1236;
	add.f32 	%f1247, %f1245, %f1245;
	fma.rn.f32 	%f1248, %f1246, %f141, %f1247;
	mul.rn.f32 	%f1249, %f1231, %f1248;
	add.f32 	%f1250, %f1244, %f1236;
	sub.f32 	%f1251, %f1236, %f1250;
	add.f32 	%f1252, %f1244, %f1251;
	add.f32 	%f1253, %f1249, %f1252;
	add.f32 	%f1254, %f1250, %f1253;
	sub.f32 	%f1255, %f1250, %f1254;
	add.f32 	%f1256, %f1253, %f1255;
	add.f32 	%f1257, %f144, %f1254;
	sub.f32 	%f1258, %f144, %f1257;
	add.f32 	%f1259, %f1254, %f1258;
	add.f32 	%f1260, %f1256, %f1259;
	add.f32 	%f1261, %f145, %f1260;
	add.f32 	%f1262, %f1257, %f1261;
	sub.f32 	%f1263, %f1257, %f1262;
	add.f32 	%f1264, %f1261, %f1263;
	mul.rn.f32 	%f1266, %f698, %f1262;
	neg.f32 	%f1267, %f1266;
	fma.rn.f32 	%f1268, %f698, %f1262, %f1267;
	fma.rn.f32 	%f1269, %f698, %f1264, %f1268;
	fma.rn.f32 	%f1271, %f3055, %f1262, %f1269;
	add.rn.f32 	%f1272, %f1266, %f1271;
	neg.f32 	%f1273, %f1272;
	add.rn.f32 	%f1274, %f1266, %f1273;
	add.rn.f32 	%f1275, %f1274, %f1271;
	mov.b32 	 %r595, %f1272;
	setp.eq.s32	%p357, %r595, 1118925336;
	add.s32 	%r596, %r595, -1;
	mov.b32 	 %f1276, %r596;
	add.f32 	%f1277, %f1275, 0f37000000;
	selp.f32	%f1278, %f1276, %f1272, %p357;
	selp.f32	%f223, %f1277, %f1275, %p357;
	mul.f32 	%f1279, %f1278, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1280, %f1279;
	fma.rn.f32 	%f1282, %f1280, %f933, %f1278;
	fma.rn.f32 	%f1284, %f1280, %f935, %f1282;
	mul.f32 	%f1285, %f1284, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1286, %f1285;
	add.f32 	%f1287, %f1280, 0f00000000;
	ex2.approx.f32 	%f1288, %f1287;
	mul.f32 	%f1289, %f1286, %f1288;
	setp.lt.f32	%p358, %f1278, 0fC2D20000;
	selp.f32	%f1290, 0f00000000, %f1289, %p358;
	setp.gt.f32	%p359, %f1278, 0f42D20000;
	selp.f32	%f3036, 0f7F800000, %f1290, %p359;
	setp.eq.f32	%p360, %f3036, 0f7F800000;
	@%p360 bra 	BB5_252;

	fma.rn.f32 	%f3036, %f3036, %f223, %f3036;

BB5_252:
	setp.eq.f32	%p1047, %f139, 0f00000000;
	mov.b32 	 %r597, %f3036;
	xor.b32  	%r598, %r597, -2147483648;
	mov.b32 	 %f1291, %r598;
	selp.f32	%f3038, %f1291, %f3036, %p30;
	@%p1047 bra 	BB5_255;
	bra.uni 	BB5_253;

BB5_255:
	add.f32 	%f1294, %f139, %f139;
	selp.f32	%f3038, %f1294, 0f00000000, %p258;
	bra.uni 	BB5_256;

BB5_253:
	setp.geu.f32	%p362, %f139, 0f00000000;
	@%p362 bra 	BB5_256;

	cvt.rzi.f32.f32	%f1293, %f698;
	setp.neu.f32	%p363, %f1293, 0f40000000;
	selp.f32	%f3038, 0f7FFFFFFF, %f3038, %p363;

BB5_256:
	abs.f32 	%f2849, %f139;
	add.f32 	%f2848, %f2849, 0f40000000;
	mov.b32 	 %r1254, %f2848;
	setp.lt.s32	%p1048, %r1254, 2139095040;
	@%p1048 bra 	BB5_261;

	abs.f32 	%f2953, %f139;
	setp.gtu.f32	%p366, %f2953, 0f7F800000;
	@%p366 bra 	BB5_260;
	bra.uni 	BB5_258;

BB5_260:
	add.f32 	%f3038, %f139, 0f40000000;
	bra.uni 	BB5_261;

BB5_258:
	abs.f32 	%f2954, %f139;
	setp.neu.f32	%p367, %f2954, 0f7F800000;
	@%p367 bra 	BB5_261;

	selp.f32	%f3038, 0fFF800000, 0f7F800000, %p30;

BB5_261:
	setp.eq.f32	%p1049, %f139, 0f3F800000;
	mov.f32 	%f2852, 0f3DAAAABD;
	mov.f32 	%f2851, 0f3C4CAF63;
	mov.f32 	%f2850, 0f3B18F0FE;
	mul.f32 	%f1297, %f3038, 0fBF000000;
	selp.f32	%f1298, 0fBF000000, %f1297, %p1049;
	mul.f32 	%f1299, %f1298, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1300, %f1299;
	fma.rn.f32 	%f1302, %f1300, %f933, %f1298;
	fma.rn.f32 	%f1304, %f1300, %f935, %f1302;
	mul.f32 	%f1305, %f1304, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1306, %f1305;
	add.f32 	%f1307, %f1300, 0f00000000;
	ex2.approx.f32 	%f1308, %f1307;
	mul.f32 	%f1309, %f1306, %f1308;
	setp.lt.f32	%p369, %f1298, 0fC2D20000;
	selp.f32	%f1310, 0f00000000, %f1309, %p369;
	setp.gt.f32	%p370, %f1298, 0f42D20000;
	selp.f32	%f234, 0f7F800000, %f1310, %p370;
	// inline asm
	rcp.approx.ftz.f32 %f1295,%f949;
	// inline asm
	mul.f32 	%f1311, %f1295, %f162;
	mul.f32 	%f1312, %f1311, %f1311;
	fma.rn.f32 	%f1315, %f2850, %f1312, %f2851;
	fma.rn.f32 	%f1317, %f1315, %f1312, %f2852;
	mul.rn.f32 	%f1318, %f1317, %f1312;
	mul.rn.f32 	%f1319, %f1318, %f1311;
	sub.f32 	%f1320, %f160, %f1311;
	neg.f32 	%f1321, %f1311;
	add.f32 	%f1322, %f1320, %f1320;
	fma.rn.f32 	%f1323, %f1321, %f160, %f1322;
	mul.rn.f32 	%f1324, %f1295, %f1323;
	add.f32 	%f1325, %f1319, %f1311;
	sub.f32 	%f1326, %f1311, %f1325;
	add.f32 	%f1327, %f1319, %f1326;
	add.f32 	%f1328, %f1324, %f1327;
	add.f32 	%f1329, %f1325, %f1328;
	sub.f32 	%f1330, %f1325, %f1329;
	add.f32 	%f1331, %f1328, %f1330;
	add.f32 	%f1332, %f163, %f1329;
	sub.f32 	%f1333, %f163, %f1332;
	add.f32 	%f1334, %f1329, %f1333;
	add.f32 	%f1335, %f1331, %f1334;
	add.f32 	%f1336, %f164, %f1335;
	add.f32 	%f1337, %f1332, %f1336;
	sub.f32 	%f1338, %f1332, %f1337;
	add.f32 	%f1339, %f1336, %f1338;
	mul.rn.f32 	%f1341, %f698, %f1337;
	neg.f32 	%f1342, %f1341;
	fma.rn.f32 	%f1343, %f698, %f1337, %f1342;
	fma.rn.f32 	%f1344, %f698, %f1339, %f1343;
	fma.rn.f32 	%f1346, %f3055, %f1337, %f1344;
	add.rn.f32 	%f1347, %f1341, %f1346;
	neg.f32 	%f1348, %f1347;
	add.rn.f32 	%f1349, %f1341, %f1348;
	add.rn.f32 	%f1350, %f1349, %f1346;
	mov.b32 	 %r599, %f1347;
	setp.eq.s32	%p371, %r599, 1118925336;
	add.s32 	%r600, %r599, -1;
	mov.b32 	 %f1351, %r600;
	add.f32 	%f1352, %f1350, 0f37000000;
	selp.f32	%f1353, %f1351, %f1347, %p371;
	selp.f32	%f235, %f1352, %f1350, %p371;
	mul.f32 	%f1354, %f1353, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1355, %f1354;
	fma.rn.f32 	%f1356, %f1355, %f933, %f1353;
	fma.rn.f32 	%f1357, %f1355, %f935, %f1356;
	mul.f32 	%f1358, %f1357, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1359, %f1358;
	add.f32 	%f1360, %f1355, 0f00000000;
	ex2.approx.f32 	%f1361, %f1360;
	mul.f32 	%f1362, %f1359, %f1361;
	setp.lt.f32	%p372, %f1353, 0fC2D20000;
	selp.f32	%f1363, 0f00000000, %f1362, %p372;
	setp.gt.f32	%p373, %f1353, 0f42D20000;
	selp.f32	%f3039, 0f7F800000, %f1363, %p373;
	setp.eq.f32	%p374, %f3039, 0f7F800000;
	@%p374 bra 	BB5_263;

	fma.rn.f32 	%f3039, %f3039, %f235, %f3039;

BB5_263:
	setp.eq.f32	%p1050, %f158, 0f00000000;
	mov.b32 	 %r601, %f3039;
	xor.b32  	%r602, %r601, -2147483648;
	mov.b32 	 %f1364, %r602;
	selp.f32	%f3041, %f1364, %f3039, %p31;
	@%p1050 bra 	BB5_266;
	bra.uni 	BB5_264;

BB5_266:
	add.f32 	%f1367, %f158, %f158;
	selp.f32	%f3041, %f1367, 0f00000000, %p258;
	bra.uni 	BB5_267;

BB5_264:
	setp.geu.f32	%p376, %f158, 0f00000000;
	@%p376 bra 	BB5_267;

	cvt.rzi.f32.f32	%f1366, %f698;
	setp.neu.f32	%p377, %f1366, 0f40000000;
	selp.f32	%f3041, 0f7FFFFFFF, %f3041, %p377;

BB5_267:
	abs.f32 	%f2854, %f158;
	add.f32 	%f2853, %f2854, 0f40000000;
	mov.b32 	 %r1255, %f2853;
	setp.lt.s32	%p1051, %r1255, 2139095040;
	@%p1051 bra 	BB5_272;

	abs.f32 	%f2951, %f158;
	setp.gtu.f32	%p380, %f2951, 0f7F800000;
	@%p380 bra 	BB5_271;
	bra.uni 	BB5_269;

BB5_271:
	add.f32 	%f3041, %f158, 0f40000000;
	bra.uni 	BB5_272;

BB5_269:
	abs.f32 	%f2952, %f158;
	setp.neu.f32	%p381, %f2952, 0f7F800000;
	@%p381 bra 	BB5_272;

	selp.f32	%f3041, 0fFF800000, 0f7F800000, %p31;

BB5_272:
	mov.f64 	%fd961, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1258}, %fd961;
	}
	bfe.u32 	%r1257, %r1258, 20, 11;
	add.s32 	%r1256, %r1257, -1012;
	mov.u64 	%rd91, 4617315517961601024;
	shl.b64 	%rd90, %rd91, %r1256;
	setp.eq.f32	%p1052, %f158, 0f3F800000;
	mul.f32 	%f1368, %f3041, 0fBF000000;
	selp.f32	%f1369, 0fBF000000, %f1368, %p1052;
	mul.f32 	%f1370, %f1369, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1371, %f1370;
	fma.rn.f32 	%f1373, %f1371, %f933, %f1369;
	fma.rn.f32 	%f1375, %f1371, %f935, %f1373;
	mul.f32 	%f1376, %f1375, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1377, %f1376;
	add.f32 	%f1378, %f1371, 0f00000000;
	ex2.approx.f32 	%f1379, %f1378;
	mul.f32 	%f1380, %f1377, %f1379;
	setp.lt.f32	%p383, %f1369, 0fC2D20000;
	selp.f32	%f1381, 0f00000000, %f1380, %p383;
	setp.gt.f32	%p384, %f1369, 0f42D20000;
	selp.f32	%f246, 0f7F800000, %f1381, %p384;
	mul.f32 	%f1382, %f90, %f246;
	mul.f32 	%f1383, %f89, %f234;
	sub.f32 	%f1384, %f1383, %f1382;
	div.rn.f32 	%f1385, %f177, %f108;
	mul.f32 	%f1386, %f1385, %f1384;
	mul.f32 	%f247, %f138, %f1386;
	// Callseq Start 70
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd128;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd961;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1018, [retval0+0];
	
	//{
	}// Callseq End 70
	setp.eq.s64	%p385, %rd90, -9223372036854775808;
	and.pred  	%p36, %p287, %p385;
	@!%p36 bra 	BB5_274;
	bra.uni 	BB5_273;

BB5_273:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r603}, %fd1018;
	}
	xor.b32  	%r604, %r603, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r605, %temp}, %fd1018;
	}
	mov.b64 	%fd1018, {%r605, %r604};

BB5_274:
	mul.f32 	%f2855, %f107, %f627;
	setp.eq.f32	%p1053, %f2855, 0f00000000;
	@%p1053 bra 	BB5_277;
	bra.uni 	BB5_275;

BB5_277:
	setp.lt.s32	%p390, %r102, 0;
	mov.u32 	%r606, 0;
	selp.b32	%r607, %r130, 0, %p385;
	or.b32  	%r608, %r607, 2146435072;
	selp.b32	%r609, %r608, %r607, %p390;
	mov.b64 	%fd1018, {%r606, %r609};
	bra.uni 	BB5_278;

BB5_275:
	setp.gt.s32	%p388, %r130, -1;
	@%p388 bra 	BB5_278;

	mov.f64 	%fd983, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd719, %fd983;
	setp.neu.f64	%p389, %fd719, 0d4014000000000000;
	selp.f64	%fd1018, 0dFFF8000000000000, %fd1018, %p389;

BB5_278:
	add.f64 	%fd1019, %fd127, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r610}, %fd1019;
	}
	and.b32  	%r611, %r610, 2146435072;
	setp.ne.s32	%p392, %r611, 2146435072;
	@%p392 bra 	BB5_279;

	setp.gtu.f64	%p393, %fd128, 0d7FF0000000000000;
	@%p393 bra 	BB5_288;

	and.b32  	%r612, %r102, 2147483647;
	setp.ne.s32	%p394, %r612, 2146435072;
	@%p394 bra 	BB5_283;

	mov.f64 	%fd982, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r613, %temp}, %fd982;
	}
	setp.eq.s32	%p395, %r613, 0;
	@%p395 bra 	BB5_287;
	bra.uni 	BB5_283;

BB5_287:
	setp.lt.s32	%p398, %r102, 0;
	mov.u32 	%r622, 0;
	setp.gt.f64	%p399, %fd128, 0d3FF0000000000000;
	selp.b32	%r623, 2146435072, 0, %p399;
	xor.b32  	%r624, %r623, 2146435072;
	selp.b32	%r625, %r624, %r623, %p398;
	setp.eq.f32	%p400, %f108, 0fBF800000;
	selp.b32	%r626, 1072693248, %r625, %p400;
	mov.b64 	%fd1019, {%r622, %r626};
	bra.uni 	BB5_288;

BB5_279:
	mov.f64 	%fd1019, %fd1018;

BB5_288:
	mov.f64 	%fd1021, %fd62;
	@!%p10 bra 	BB5_290;
	bra.uni 	BB5_289;

BB5_289:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r627}, %fd62;
	}
	xor.b32  	%r628, %r627, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r629, %temp}, %fd62;
	}
	mov.b64 	%fd1021, {%r629, %r628};

BB5_290:
	mul.f32 	%f2856, %f107, %f627;
	setp.eq.f32	%p1054, %f2856, 0f3F800000;
	setp.eq.f32	%p401, %f89, 0f00000000;
	selp.f64	%fd164, 0d3FF0000000000000, %fd1019, %p1054;
	@%p401 bra 	BB5_293;
	bra.uni 	BB5_291;

BB5_293:
	mov.u32 	%r630, 0;
	selp.b32	%r631, %r103, 0, %p142;
	or.b32  	%r632, %r631, 2146435072;
	selp.b32	%r633, %r632, %r631, %p143;
	mov.b64 	%fd1021, {%r630, %r633};
	bra.uni 	BB5_294;

BB5_291:
	setp.gt.s32	%p403, %r103, -1;
	@%p403 bra 	BB5_294;

	cvt.rzi.f64.f64	%fd722, %fd641;
	setp.neu.f64	%p404, %fd722, 0d4008000000000000;
	selp.f64	%fd1021, 0dFFF8000000000000, %fd1021, %p404;

BB5_294:
	selp.f64	%fd1022, %fd1021, %fd63, %p176;
	@%p23 bra 	BB5_302;

	setp.ne.s32	%p408, %r84, 2146435072;
	@%p408 bra 	BB5_297;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r634, %temp}, %fd641;
	}
	setp.eq.s32	%p409, %r634, 0;
	@%p409 bra 	BB5_301;
	bra.uni 	BB5_297;

BB5_301:
	mov.u32 	%r640, 0;
	mov.b64 	%fd1022, {%r640, %r105};
	bra.uni 	BB5_302;

BB5_297:
	and.b32  	%r635, %r103, 2147483647;
	setp.ne.s32	%p410, %r635, 2146435072;
	@%p410 bra 	BB5_298;

	cvt.rn.f32.s32	%f2859, %r1305;
	sub.f32 	%f2858, %f2859, %f3070;
	add.f32 	%f2857, %f2858, 0f3F000000;
	cvt.f64.f32	%fd962, %f2857;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r636, %temp}, %fd962;
	}
	setp.ne.s32	%p411, %r636, 0;
	mov.f64 	%fd1022, %fd1021;
	@%p411 bra 	BB5_302;

	selp.b32	%r638, %r87, %r86, %p10;
	mov.u32 	%r639, 0;
	mov.b64 	%fd1022, {%r639, %r638};
	bra.uni 	BB5_302;

BB5_207:
	and.b32  	%r551, %r130, 2147483647;
	setp.ne.s32	%p298, %r551, 2146435072;
	@%p298 bra 	BB5_208;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r552, %temp}, %fd127;
	}
	setp.ne.s32	%p299, %r552, 0;
	mov.f64 	%fd1013, %fd1012;
	@%p299 bra 	BB5_212;

	selp.b32	%r553, %r87, %r86, %p32;
	mov.u32 	%r554, 0;
	mov.b64 	%fd1013, {%r554, %r553};
	bra.uni 	BB5_212;

BB5_245:
	and.b32  	%r586, %r133, 2147483647;
	setp.ne.s32	%p351, %r586, 2146435072;
	@%p351 bra 	BB5_246;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r587, %temp}, %fd139;
	}
	setp.ne.s32	%p352, %r587, 0;
	mov.f64 	%fd1016, %fd1015;
	@%p352 bra 	BB5_250;

	selp.b32	%r588, %r87, %r86, %p35;
	mov.u32 	%r589, 0;
	mov.b64 	%fd1016, {%r589, %r588};
	bra.uni 	BB5_250;

BB5_283:
	and.b32  	%r614, %r130, 2147483647;
	setp.ne.s32	%p396, %r614, 2146435072;
	@%p396 bra 	BB5_284;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r615, %temp}, %fd127;
	}
	setp.ne.s32	%p397, %r615, 0;
	mov.f64 	%fd1019, %fd1018;
	@%p397 bra 	BB5_288;

	shr.s32 	%r616, %r102, 31;
	and.b32  	%r617, %r616, -2146435072;
	add.s32 	%r618, %r617, 2146435072;
	or.b32  	%r619, %r618, -2147483648;
	selp.b32	%r620, %r619, %r618, %p36;
	mov.u32 	%r621, 0;
	mov.b64 	%fd1019, {%r621, %r620};
	bra.uni 	BB5_288;

BB5_298:
	mov.f64 	%fd1022, %fd1021;

BB5_302:
	setp.eq.f32	%p412, %f89, 0f3F800000;
	selp.f64	%fd725, 0d3FF0000000000000, %fd1022, %p412;
	cvt.f64.f32	%fd726, %f234;
	mul.f64 	%fd172, %fd726, %fd725;
	mov.f64 	%fd1024, %fd64;
	@!%p11 bra 	BB5_304;
	bra.uni 	BB5_303;

BB5_303:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r641}, %fd64;
	}
	xor.b32  	%r642, %r641, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r643, %temp}, %fd64;
	}
	mov.b64 	%fd1024, {%r643, %r642};

BB5_304:
	setp.eq.f32	%p413, %f90, 0f00000000;
	@%p413 bra 	BB5_307;
	bra.uni 	BB5_305;

BB5_307:
	mov.u32 	%r644, 0;
	selp.b32	%r645, %r106, 0, %p142;
	or.b32  	%r646, %r645, 2146435072;
	selp.b32	%r647, %r646, %r645, %p143;
	mov.b64 	%fd1024, {%r644, %r647};
	bra.uni 	BB5_308;

BB5_305:
	setp.gt.s32	%p414, %r106, -1;
	@%p414 bra 	BB5_308;

	cvt.rzi.f64.f64	%fd728, %fd641;
	setp.neu.f64	%p415, %fd728, 0d4008000000000000;
	selp.f64	%fd1024, 0dFFF8000000000000, %fd1024, %p415;

BB5_308:
	selp.f64	%fd1025, %fd1024, %fd65, %p177;
	@%p24 bra 	BB5_316;

	setp.ne.s32	%p419, %r84, 2146435072;
	@%p419 bra 	BB5_311;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r648, %temp}, %fd641;
	}
	setp.eq.s32	%p420, %r648, 0;
	@%p420 bra 	BB5_315;
	bra.uni 	BB5_311;

BB5_315:
	mov.u32 	%r654, 0;
	mov.b64 	%fd1025, {%r654, %r108};
	bra.uni 	BB5_316;

BB5_311:
	and.b32  	%r649, %r106, 2147483647;
	setp.ne.s32	%p421, %r649, 2146435072;
	@%p421 bra 	BB5_312;

	cvt.rn.f32.s32	%f2862, %r1305;
	sub.f32 	%f2861, %f2862, %f3070;
	add.f32 	%f2860, %f2861, 0fBF000000;
	cvt.f64.f32	%fd963, %f2860;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r650, %temp}, %fd963;
	}
	setp.ne.s32	%p422, %r650, 0;
	mov.f64 	%fd1025, %fd1024;
	@%p422 bra 	BB5_316;

	selp.b32	%r652, %r87, %r86, %p11;
	mov.u32 	%r653, 0;
	mov.b64 	%fd1025, {%r653, %r652};
	bra.uni 	BB5_316;

BB5_312:
	mov.f64 	%fd1025, %fd1024;

BB5_316:
	cvt.f64.f32	%fd964, %f138;
	mov.f32 	%f2865, 0f3DAAAABD;
	mov.f32 	%f2864, 0f3C4CAF63;
	mov.f32 	%f2863, 0f3B18F0FE;
	setp.eq.f32	%p423, %f90, 0f3F800000;
	selp.f64	%fd731, 0d3FF0000000000000, %fd1025, %p423;
	cvt.f64.f32	%fd732, %f246;
	mul.f64 	%fd733, %fd732, %fd731;
	sub.f64 	%fd734, %fd172, %fd733;
	div.rn.f64 	%fd735, %fd45, %fd164;
	mul.f64 	%fd736, %fd735, %fd734;
	mul.f64 	%fd738, %fd964, %fd736;
	mov.f32 	%f1393, 0fC0000000;
	div.rn.f32 	%f1394, %f1393, %f108;
	mul.f32 	%f1395, %f1394, %f247;
	cvt.f64.f32	%fd739, %f1395;
	sub.f64 	%fd740, %fd739, %fd738;
	cvt.rn.f32.f64	%f248, %fd740;
	// inline asm
	rcp.approx.ftz.f32 %f1391,%f1051;
	// inline asm
	mul.f32 	%f1396, %f1391, %f185;
	mul.f32 	%f1397, %f1396, %f1396;
	fma.rn.f32 	%f1400, %f2863, %f1397, %f2864;
	fma.rn.f32 	%f1402, %f1400, %f1397, %f2865;
	mul.rn.f32 	%f1403, %f1402, %f1397;
	mul.rn.f32 	%f1404, %f1403, %f1396;
	sub.f32 	%f1405, %f183, %f1396;
	neg.f32 	%f1406, %f1396;
	add.f32 	%f1407, %f1405, %f1405;
	fma.rn.f32 	%f1408, %f1406, %f183, %f1407;
	mul.rn.f32 	%f1409, %f1391, %f1408;
	add.f32 	%f1410, %f1404, %f1396;
	sub.f32 	%f1411, %f1396, %f1410;
	add.f32 	%f1412, %f1404, %f1411;
	add.f32 	%f1413, %f1409, %f1412;
	add.f32 	%f1414, %f1410, %f1413;
	sub.f32 	%f1415, %f1410, %f1414;
	add.f32 	%f1416, %f1413, %f1415;
	add.f32 	%f1417, %f186, %f1414;
	sub.f32 	%f1418, %f186, %f1417;
	add.f32 	%f1419, %f1414, %f1418;
	add.f32 	%f1420, %f1416, %f1419;
	add.f32 	%f1421, %f187, %f1420;
	add.f32 	%f1422, %f1417, %f1421;
	sub.f32 	%f1423, %f1417, %f1422;
	add.f32 	%f1424, %f1421, %f1423;
	mul.rn.f32 	%f1426, %f698, %f1422;
	neg.f32 	%f1427, %f1426;
	fma.rn.f32 	%f1428, %f698, %f1422, %f1427;
	fma.rn.f32 	%f1429, %f698, %f1424, %f1428;
	fma.rn.f32 	%f1431, %f3055, %f1422, %f1429;
	add.rn.f32 	%f1432, %f1426, %f1431;
	neg.f32 	%f1433, %f1432;
	add.rn.f32 	%f1434, %f1426, %f1433;
	add.rn.f32 	%f1435, %f1434, %f1431;
	mov.b32 	 %r655, %f1432;
	setp.eq.s32	%p424, %r655, 1118925336;
	add.s32 	%r656, %r655, -1;
	mov.b32 	 %f1436, %r656;
	add.f32 	%f1437, %f1435, 0f37000000;
	selp.f32	%f1438, %f1436, %f1432, %p424;
	selp.f32	%f249, %f1437, %f1435, %p424;
	mul.f32 	%f1439, %f1438, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1440, %f1439;
	fma.rn.f32 	%f1442, %f1440, %f933, %f1438;
	fma.rn.f32 	%f1444, %f1440, %f935, %f1442;
	mul.f32 	%f1445, %f1444, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1446, %f1445;
	add.f32 	%f1447, %f1440, 0f00000000;
	ex2.approx.f32 	%f1448, %f1447;
	mul.f32 	%f1449, %f1446, %f1448;
	setp.lt.f32	%p425, %f1438, 0fC2D20000;
	selp.f32	%f1450, 0f00000000, %f1449, %p425;
	setp.gt.f32	%p426, %f1438, 0f42D20000;
	selp.f32	%f3042, 0f7F800000, %f1450, %p426;
	setp.eq.f32	%p427, %f3042, 0f7F800000;
	@%p427 bra 	BB5_318;

	fma.rn.f32 	%f3042, %f3042, %f249, %f3042;

BB5_318:
	setp.eq.f32	%p1055, %f181, 0f00000000;
	mov.b32 	 %r657, %f3042;
	xor.b32  	%r658, %r657, -2147483648;
	mov.b32 	 %f1451, %r658;
	selp.f32	%f3044, %f1451, %f3042, %p33;
	@%p1055 bra 	BB5_321;
	bra.uni 	BB5_319;

BB5_321:
	add.f32 	%f1454, %f181, %f181;
	selp.f32	%f3044, %f1454, 0f00000000, %p258;
	bra.uni 	BB5_322;

BB5_319:
	setp.geu.f32	%p429, %f181, 0f00000000;
	@%p429 bra 	BB5_322;

	cvt.rzi.f32.f32	%f1453, %f698;
	setp.neu.f32	%p430, %f1453, 0f40000000;
	selp.f32	%f3044, 0f7FFFFFFF, %f3044, %p430;

BB5_322:
	abs.f32 	%f2867, %f181;
	add.f32 	%f2866, %f2867, 0f40000000;
	mov.b32 	 %r1259, %f2866;
	setp.lt.s32	%p1056, %r1259, 2139095040;
	@%p1056 bra 	BB5_327;

	abs.f32 	%f2949, %f181;
	setp.gtu.f32	%p433, %f2949, 0f7F800000;
	@%p433 bra 	BB5_326;
	bra.uni 	BB5_324;

BB5_326:
	add.f32 	%f3044, %f181, 0f40000000;
	bra.uni 	BB5_327;

BB5_324:
	abs.f32 	%f2950, %f181;
	setp.neu.f32	%p434, %f2950, 0f7F800000;
	@%p434 bra 	BB5_327;

	selp.f32	%f3044, 0fFF800000, 0f7F800000, %p33;

BB5_327:
	setp.eq.f32	%p1057, %f181, 0f3F800000;
	mov.f32 	%f2870, 0f3DAAAABD;
	mov.f32 	%f2869, 0f3C4CAF63;
	mov.f32 	%f2868, 0f3B18F0FE;
	mul.f32 	%f1457, %f3044, 0fBF000000;
	selp.f32	%f1458, 0fBF000000, %f1457, %p1057;
	mul.f32 	%f1459, %f1458, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1460, %f1459;
	fma.rn.f32 	%f1462, %f1460, %f933, %f1458;
	fma.rn.f32 	%f1464, %f1460, %f935, %f1462;
	mul.f32 	%f1465, %f1464, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1466, %f1465;
	add.f32 	%f1467, %f1460, 0f00000000;
	ex2.approx.f32 	%f1468, %f1467;
	mul.f32 	%f1469, %f1466, %f1468;
	setp.lt.f32	%p436, %f1458, 0fC2D20000;
	selp.f32	%f1470, 0f00000000, %f1469, %p436;
	setp.gt.f32	%p437, %f1458, 0f42D20000;
	selp.f32	%f260, 0f7F800000, %f1470, %p437;
	// inline asm
	rcp.approx.ftz.f32 %f1455,%f1129;
	// inline asm
	mul.f32 	%f1471, %f1455, %f205;
	mul.f32 	%f1472, %f1471, %f1471;
	fma.rn.f32 	%f1475, %f2868, %f1472, %f2869;
	fma.rn.f32 	%f1477, %f1475, %f1472, %f2870;
	mul.rn.f32 	%f1478, %f1477, %f1472;
	mul.rn.f32 	%f1479, %f1478, %f1471;
	sub.f32 	%f1480, %f203, %f1471;
	neg.f32 	%f1481, %f1471;
	add.f32 	%f1482, %f1480, %f1480;
	fma.rn.f32 	%f1483, %f1481, %f203, %f1482;
	mul.rn.f32 	%f1484, %f1455, %f1483;
	add.f32 	%f1485, %f1479, %f1471;
	sub.f32 	%f1486, %f1471, %f1485;
	add.f32 	%f1487, %f1479, %f1486;
	add.f32 	%f1488, %f1484, %f1487;
	add.f32 	%f1489, %f1485, %f1488;
	sub.f32 	%f1490, %f1485, %f1489;
	add.f32 	%f1491, %f1488, %f1490;
	add.f32 	%f1492, %f206, %f1489;
	sub.f32 	%f1493, %f206, %f1492;
	add.f32 	%f1494, %f1489, %f1493;
	add.f32 	%f1495, %f1491, %f1494;
	add.f32 	%f1496, %f207, %f1495;
	add.f32 	%f1497, %f1492, %f1496;
	sub.f32 	%f1498, %f1492, %f1497;
	add.f32 	%f1499, %f1496, %f1498;
	mul.rn.f32 	%f1501, %f698, %f1497;
	neg.f32 	%f1502, %f1501;
	fma.rn.f32 	%f1503, %f698, %f1497, %f1502;
	fma.rn.f32 	%f1504, %f698, %f1499, %f1503;
	fma.rn.f32 	%f1506, %f3055, %f1497, %f1504;
	add.rn.f32 	%f1507, %f1501, %f1506;
	neg.f32 	%f1508, %f1507;
	add.rn.f32 	%f1509, %f1501, %f1508;
	add.rn.f32 	%f1510, %f1509, %f1506;
	mov.b32 	 %r659, %f1507;
	setp.eq.s32	%p438, %r659, 1118925336;
	add.s32 	%r660, %r659, -1;
	mov.b32 	 %f1511, %r660;
	add.f32 	%f1512, %f1510, 0f37000000;
	selp.f32	%f1513, %f1511, %f1507, %p438;
	selp.f32	%f261, %f1512, %f1510, %p438;
	mul.f32 	%f1514, %f1513, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1515, %f1514;
	fma.rn.f32 	%f1516, %f1515, %f933, %f1513;
	fma.rn.f32 	%f1517, %f1515, %f935, %f1516;
	mul.f32 	%f1518, %f1517, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1519, %f1518;
	add.f32 	%f1520, %f1515, 0f00000000;
	ex2.approx.f32 	%f1521, %f1520;
	mul.f32 	%f1522, %f1519, %f1521;
	setp.lt.f32	%p439, %f1513, 0fC2D20000;
	selp.f32	%f1523, 0f00000000, %f1522, %p439;
	setp.gt.f32	%p440, %f1513, 0f42D20000;
	selp.f32	%f3045, 0f7F800000, %f1523, %p440;
	setp.eq.f32	%p441, %f3045, 0f7F800000;
	@%p441 bra 	BB5_329;

	fma.rn.f32 	%f3045, %f3045, %f261, %f3045;

BB5_329:
	setp.eq.f32	%p1058, %f201, 0f00000000;
	mov.b32 	 %r661, %f3045;
	xor.b32  	%r662, %r661, -2147483648;
	mov.b32 	 %f1524, %r662;
	selp.f32	%f3047, %f1524, %f3045, %p34;
	@%p1058 bra 	BB5_332;
	bra.uni 	BB5_330;

BB5_332:
	add.f32 	%f1527, %f201, %f201;
	selp.f32	%f3047, %f1527, 0f00000000, %p258;
	bra.uni 	BB5_333;

BB5_330:
	setp.geu.f32	%p443, %f201, 0f00000000;
	@%p443 bra 	BB5_333;

	cvt.rzi.f32.f32	%f1526, %f698;
	setp.neu.f32	%p444, %f1526, 0f40000000;
	selp.f32	%f3047, 0f7FFFFFFF, %f3047, %p444;

BB5_333:
	abs.f32 	%f2958, %f201;
	add.f32 	%f2957, %f2958, 0f40000000;
	mov.b32 	 %r1286, %f2957;
	setp.lt.s32	%p1059, %r1286, 2139095040;
	@%p1059 bra 	BB5_338;

	abs.f32 	%f2947, %f201;
	setp.gtu.f32	%p447, %f2947, 0f7F800000;
	@%p447 bra 	BB5_337;
	bra.uni 	BB5_335;

BB5_337:
	add.f32 	%f3047, %f201, 0f40000000;
	bra.uni 	BB5_338;

BB5_335:
	abs.f32 	%f2948, %f201;
	setp.neu.f32	%p448, %f2948, 0f7F800000;
	@%p448 bra 	BB5_338;

	selp.f32	%f3047, 0fFF800000, 0f7F800000, %p34;

BB5_338:
	setp.eq.f32	%p1060, %f201, 0f3F800000;
	mov.f64 	%fd965, 0d4014000000000000;
	mul.f32 	%f1528, %f3047, 0fBF000000;
	selp.f32	%f1529, 0fBF000000, %f1528, %p1060;
	mul.f32 	%f1530, %f1529, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1531, %f1530;
	fma.rn.f32 	%f1533, %f1531, %f933, %f1529;
	fma.rn.f32 	%f1535, %f1531, %f935, %f1533;
	mul.f32 	%f1536, %f1535, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1537, %f1536;
	add.f32 	%f1538, %f1531, 0f00000000;
	ex2.approx.f32 	%f1539, %f1538;
	mul.f32 	%f1540, %f1537, %f1539;
	setp.lt.f32	%p450, %f1529, 0fC2D20000;
	selp.f32	%f1541, 0f00000000, %f1540, %p450;
	setp.gt.f32	%p451, %f1529, 0f42D20000;
	selp.f32	%f272, 0f7F800000, %f1541, %p451;
	mul.f32 	%f1542, %f132, %f272;
	mul.f32 	%f1543, %f125, %f260;
	sub.f32 	%f1544, %f1543, %f1542;
	div.rn.f32 	%f1545, %f220, %f110;
	mul.f32 	%f1546, %f1545, %f1544;
	mul.f32 	%f273, %f122, %f1546;
	// Callseq Start 71
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd140;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd965;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1027, [retval0+0];
	
	//{
	}// Callseq End 71
	and.pred  	%p37, %p340, %p385;
	@!%p37 bra 	BB5_340;
	bra.uni 	BB5_339;

BB5_339:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r663}, %fd1027;
	}
	xor.b32  	%r664, %r663, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r665, %temp}, %fd1027;
	}
	mov.b64 	%fd1027, {%r665, %r664};

BB5_340:
	mul.f32 	%f2959, %f109, %f634;
	setp.eq.f32	%p1061, %f2959, 0f00000000;
	@%p1061 bra 	BB5_343;
	bra.uni 	BB5_341;

BB5_343:
	setp.lt.s32	%p457, %r102, 0;
	mov.u32 	%r666, 0;
	selp.b32	%r667, %r133, 0, %p385;
	or.b32  	%r668, %r667, 2146435072;
	selp.b32	%r669, %r668, %r667, %p457;
	mov.b64 	%fd1027, {%r666, %r669};
	bra.uni 	BB5_344;

BB5_341:
	setp.gt.s32	%p455, %r133, -1;
	@%p455 bra 	BB5_344;

	mov.f64 	%fd981, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd743, %fd981;
	setp.neu.f64	%p456, %fd743, 0d4014000000000000;
	selp.f64	%fd1027, 0dFFF8000000000000, %fd1027, %p456;

BB5_344:
	add.f64 	%fd1028, %fd139, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r670}, %fd1028;
	}
	and.b32  	%r671, %r670, 2146435072;
	setp.ne.s32	%p459, %r671, 2146435072;
	@%p459 bra 	BB5_345;

	setp.gtu.f64	%p460, %fd140, 0d7FF0000000000000;
	@%p460 bra 	BB5_354;

	and.b32  	%r672, %r102, 2147483647;
	setp.ne.s32	%p461, %r672, 2146435072;
	@%p461 bra 	BB5_349;

	mov.f64 	%fd980, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r673, %temp}, %fd980;
	}
	setp.eq.s32	%p462, %r673, 0;
	@%p462 bra 	BB5_353;
	bra.uni 	BB5_349;

BB5_353:
	setp.lt.s32	%p465, %r102, 0;
	mov.u32 	%r682, 0;
	setp.gt.f64	%p466, %fd140, 0d3FF0000000000000;
	selp.b32	%r683, 2146435072, 0, %p466;
	xor.b32  	%r684, %r683, 2146435072;
	selp.b32	%r685, %r684, %r683, %p465;
	setp.eq.f32	%p467, %f110, 0fBF800000;
	selp.b32	%r686, 1072693248, %r685, %p467;
	mov.b64 	%fd1028, {%r682, %r686};
	bra.uni 	BB5_354;

BB5_345:
	mov.f64 	%fd1028, %fd1027;

BB5_354:
	cvt.f64.f32	%fd192, %f125;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r134}, %fd192;
	}
	abs.f64 	%fd193, %fd192;
	// Callseq Start 72
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd193;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd641;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1030, [retval0+0];
	
	//{
	}// Callseq End 72
	setp.lt.s32	%p468, %r134, 0;
	and.pred  	%p38, %p468, %p142;
	@!%p38 bra 	BB5_356;
	bra.uni 	BB5_355;

BB5_355:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r687}, %fd1030;
	}
	xor.b32  	%r688, %r687, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r689, %temp}, %fd1030;
	}
	mov.b64 	%fd1030, {%r689, %r688};

BB5_356:
	mul.f32 	%f2960, %f109, %f634;
	setp.eq.f32	%p1062, %f2960, 0f3F800000;
	setp.eq.f32	%p470, %f125, 0f00000000;
	selp.f64	%fd197, 0d3FF0000000000000, %fd1028, %p1062;
	@%p470 bra 	BB5_359;
	bra.uni 	BB5_357;

BB5_359:
	mov.u32 	%r690, 0;
	selp.b32	%r691, %r134, 0, %p142;
	or.b32  	%r692, %r691, 2146435072;
	selp.b32	%r693, %r692, %r691, %p143;
	mov.b64 	%fd1030, {%r690, %r693};
	bra.uni 	BB5_360;

BB5_357:
	setp.gt.s32	%p472, %r134, -1;
	@%p472 bra 	BB5_360;

	cvt.rzi.f64.f64	%fd747, %fd641;
	setp.neu.f64	%p473, %fd747, 0d4008000000000000;
	selp.f64	%fd1030, 0dFFF8000000000000, %fd1030, %p473;

BB5_360:
	add.f64 	%fd1031, %fd192, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r694}, %fd1031;
	}
	and.b32  	%r695, %r694, 2146435072;
	setp.ne.s32	%p476, %r695, 2146435072;
	@%p476 bra 	BB5_361;

	setp.gtu.f64	%p477, %fd193, 0d7FF0000000000000;
	@%p477 bra 	BB5_370;

	setp.ne.s32	%p478, %r84, 2146435072;
	@%p478 bra 	BB5_365;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r696, %temp}, %fd641;
	}
	setp.eq.s32	%p479, %r696, 0;
	@%p479 bra 	BB5_369;
	bra.uni 	BB5_365;

BB5_369:
	mov.u32 	%r701, 0;
	setp.gt.f64	%p483, %fd193, 0d3FF0000000000000;
	selp.b32	%r702, 2146435072, 0, %p483;
	xor.b32  	%r703, %r702, 2146435072;
	selp.b32	%r704, %r703, %r702, %p143;
	setp.eq.f32	%p484, %f125, 0fBF800000;
	selp.b32	%r705, 1072693248, %r704, %p484;
	mov.b64 	%fd1031, {%r701, %r705};
	bra.uni 	BB5_370;

BB5_361:
	mov.f64 	%fd1031, %fd1030;

BB5_370:
	setp.eq.f32	%p485, %f125, 0f3F800000;
	selp.f64	%fd749, 0d3FF0000000000000, %fd1031, %p485;
	cvt.f64.f32	%fd750, %f260;
	mul.f64 	%fd205, %fd750, %fd749;
	cvt.f64.f32	%fd206, %f132;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r135}, %fd206;
	}
	abs.f64 	%fd207, %fd206;
	// Callseq Start 73
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd207;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd641;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1033, [retval0+0];
	
	//{
	}// Callseq End 73
	setp.lt.s32	%p486, %r135, 0;
	and.pred  	%p39, %p486, %p142;
	@!%p39 bra 	BB5_372;
	bra.uni 	BB5_371;

BB5_371:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r706}, %fd1033;
	}
	xor.b32  	%r707, %r706, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r708, %temp}, %fd1033;
	}
	mov.b64 	%fd1033, {%r708, %r707};

BB5_372:
	setp.eq.f32	%p488, %f132, 0f00000000;
	@%p488 bra 	BB5_375;
	bra.uni 	BB5_373;

BB5_375:
	mov.u32 	%r709, 0;
	selp.b32	%r710, %r135, 0, %p142;
	or.b32  	%r711, %r710, 2146435072;
	selp.b32	%r712, %r711, %r710, %p143;
	mov.b64 	%fd1033, {%r709, %r712};
	bra.uni 	BB5_376;

BB5_373:
	setp.gt.s32	%p489, %r135, -1;
	@%p489 bra 	BB5_376;

	cvt.rzi.f64.f64	%fd753, %fd641;
	setp.neu.f64	%p490, %fd753, 0d4008000000000000;
	selp.f64	%fd1033, 0dFFF8000000000000, %fd1033, %p490;

BB5_376:
	add.f64 	%fd1034, %fd206, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r713}, %fd1034;
	}
	and.b32  	%r714, %r713, 2146435072;
	setp.ne.s32	%p493, %r714, 2146435072;
	@%p493 bra 	BB5_377;

	setp.gtu.f64	%p494, %fd207, 0d7FF0000000000000;
	@%p494 bra 	BB5_386;

	setp.ne.s32	%p495, %r84, 2146435072;
	@%p495 bra 	BB5_381;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r715, %temp}, %fd641;
	}
	setp.eq.s32	%p496, %r715, 0;
	@%p496 bra 	BB5_385;
	bra.uni 	BB5_381;

BB5_385:
	mov.u32 	%r720, 0;
	setp.gt.f64	%p500, %fd207, 0d3FF0000000000000;
	selp.b32	%r721, 2146435072, 0, %p500;
	xor.b32  	%r722, %r721, 2146435072;
	selp.b32	%r723, %r722, %r721, %p143;
	setp.eq.f32	%p501, %f132, 0fBF800000;
	selp.b32	%r724, 1072693248, %r723, %p501;
	mov.b64 	%fd1034, {%r720, %r724};
	bra.uni 	BB5_386;

BB5_377:
	mov.f64 	%fd1034, %fd1033;

BB5_386:
	cvt.f64.f32	%fd984, %f122;
	setp.eq.f32	%p502, %f132, 0f3F800000;
	selp.f64	%fd755, 0d3FF0000000000000, %fd1034, %p502;
	cvt.f64.f32	%fd756, %f272;
	mul.f64 	%fd757, %fd756, %fd755;
	sub.f64 	%fd758, %fd205, %fd757;
	div.rn.f64 	%fd759, %fd45, %fd197;
	mul.f64 	%fd760, %fd759, %fd758;
	mul.f64 	%fd761, %fd984, %fd760;
	div.rn.f32 	%f1548, %f1393, %f110;
	mul.f32 	%f1549, %f1548, %f273;
	cvt.f64.f32	%fd762, %f1549;
	sub.f64 	%fd218, %fd762, %fd761;
	div.rn.f32 	%f274, %f59, %f107;
	div.rn.f32 	%f275, %f60, %f109;
	mov.f64 	%fd1036, %fd66;
	@!%p12 bra 	BB5_388;
	bra.uni 	BB5_387;

BB5_387:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r725}, %fd66;
	}
	xor.b32  	%r726, %r725, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r727, %temp}, %fd66;
	}
	mov.b64 	%fd1036, {%r727, %r726};

BB5_388:
	sub.f32 	%f2871, %f3066, %f632;
	setp.eq.f32	%p503, %f2871, 0f00000000;
	@%p503 bra 	BB5_391;
	bra.uni 	BB5_389;

BB5_391:
	mov.u32 	%r728, 0;
	mov.b64 	%fd1036, {%r728, %r110};
	bra.uni 	BB5_392;

BB5_389:
	setp.gt.s32	%p504, %r109, -1;
	@%p504 bra 	BB5_392;

	cvt.rzi.f64.f64	%fd764, %fd638;
	setp.neu.f64	%p505, %fd764, 0d4000000000000000;
	selp.f64	%fd1036, 0dFFF8000000000000, %fd1036, %p505;

BB5_392:
	selp.f64	%fd1037, %fd1036, %fd48, %p178;
	@%p25 bra 	BB5_400;

	setp.ne.s32	%p507, %r78, 2146435072;
	@%p507 bra 	BB5_395;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r729, %temp}, %fd638;
	}
	setp.eq.s32	%p508, %r729, 0;
	@%p508 bra 	BB5_399;
	bra.uni 	BB5_395;

BB5_399:
	mov.u32 	%r735, 0;
	mov.b64 	%fd1037, {%r735, %r112};
	bra.uni 	BB5_400;

BB5_395:
	and.b32  	%r730, %r109, 2147483647;
	setp.ne.s32	%p509, %r730, 2146435072;
	@%p509 bra 	BB5_396;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r731, %temp}, %fd47;
	}
	setp.ne.s32	%p510, %r731, 0;
	mov.f64 	%fd1037, %fd1036;
	@%p510 bra 	BB5_400;

	selp.b32	%r733, %r81, %r80, %p12;
	mov.u32 	%r734, 0;
	mov.b64 	%fd1037, {%r734, %r733};
	bra.uni 	BB5_400;

BB5_349:
	and.b32  	%r674, %r133, 2147483647;
	setp.ne.s32	%p463, %r674, 2146435072;
	@%p463 bra 	BB5_350;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r675, %temp}, %fd139;
	}
	setp.ne.s32	%p464, %r675, 0;
	mov.f64 	%fd1028, %fd1027;
	@%p464 bra 	BB5_354;

	shr.s32 	%r676, %r102, 31;
	and.b32  	%r677, %r676, -2146435072;
	add.s32 	%r678, %r677, 2146435072;
	or.b32  	%r679, %r678, -2147483648;
	selp.b32	%r680, %r679, %r678, %p37;
	mov.u32 	%r681, 0;
	mov.b64 	%fd1028, {%r681, %r680};
	bra.uni 	BB5_354;

BB5_365:
	and.b32  	%r697, %r134, 2147483647;
	setp.ne.s32	%p480, %r697, 2146435072;
	@%p480 bra 	BB5_366;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r698, %temp}, %fd192;
	}
	setp.ne.s32	%p481, %r698, 0;
	mov.f64 	%fd1031, %fd1030;
	@%p481 bra 	BB5_370;

	selp.b32	%r699, %r87, %r86, %p38;
	mov.u32 	%r700, 0;
	mov.b64 	%fd1031, {%r700, %r699};
	bra.uni 	BB5_370;

BB5_381:
	and.b32  	%r716, %r135, 2147483647;
	setp.ne.s32	%p497, %r716, 2146435072;
	@%p497 bra 	BB5_382;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r717, %temp}, %fd206;
	}
	setp.ne.s32	%p498, %r717, 0;
	mov.f64 	%fd1034, %fd1033;
	@%p498 bra 	BB5_386;

	selp.b32	%r718, %r87, %r86, %p39;
	mov.u32 	%r719, 0;
	mov.b64 	%fd1034, {%r719, %r718};
	bra.uni 	BB5_386;

BB5_396:
	mov.f64 	%fd1037, %fd1036;

BB5_400:
	cvt.f64.f32	%fd228, %f62;
	mov.f64 	%fd1039, %fd67;
	@!%p13 bra 	BB5_402;
	bra.uni 	BB5_401;

BB5_401:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r736}, %fd67;
	}
	xor.b32  	%r737, %r736, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r738, %temp}, %fd67;
	}
	mov.b64 	%fd1039, {%r738, %r737};

BB5_402:
	@%p503 bra 	BB5_405;
	bra.uni 	BB5_403;

BB5_405:
	mov.u32 	%r739, 0;
	selp.b32	%r740, %r109, 0, %p142;
	or.b32  	%r741, %r740, 2146435072;
	selp.b32	%r742, %r741, %r740, %p143;
	mov.b64 	%fd1039, {%r739, %r742};
	bra.uni 	BB5_406;

BB5_403:
	setp.gt.s32	%p512, %r109, -1;
	@%p512 bra 	BB5_406;

	cvt.rzi.f64.f64	%fd767, %fd641;
	setp.neu.f64	%p513, %fd767, 0d4008000000000000;
	selp.f64	%fd1039, 0dFFF8000000000000, %fd1039, %p513;

BB5_406:
	selp.f64	%fd1040, %fd1039, %fd49, %p179;
	@%p26 bra 	BB5_414;

	setp.ne.s32	%p517, %r84, 2146435072;
	@%p517 bra 	BB5_409;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r743, %temp}, %fd641;
	}
	setp.eq.s32	%p518, %r743, 0;
	@%p518 bra 	BB5_413;
	bra.uni 	BB5_409;

BB5_413:
	mov.u32 	%r749, 0;
	mov.b64 	%fd1040, {%r749, %r114};
	bra.uni 	BB5_414;

BB5_409:
	and.b32  	%r744, %r109, 2147483647;
	setp.ne.s32	%p519, %r744, 2146435072;
	@%p519 bra 	BB5_410;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r745, %temp}, %fd47;
	}
	setp.ne.s32	%p520, %r745, 0;
	mov.f64 	%fd1040, %fd1039;
	@%p520 bra 	BB5_414;

	selp.b32	%r747, %r87, %r86, %p13;
	mov.u32 	%r748, 0;
	mov.b64 	%fd1040, {%r748, %r747};
	bra.uni 	BB5_414;

BB5_410:
	mov.f64 	%fd1040, %fd1039;

BB5_414:
	mov.f64 	%fd1042, %fd68;
	@!%p14 bra 	BB5_416;
	bra.uni 	BB5_415;

BB5_415:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r750}, %fd68;
	}
	xor.b32  	%r751, %r750, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r752, %temp}, %fd68;
	}
	mov.b64 	%fd1042, {%r752, %r751};

BB5_416:
	setp.eq.f32	%p521, %f633, 0f00000000;
	@%p521 bra 	BB5_419;
	bra.uni 	BB5_417;

BB5_419:
	mov.u32 	%r753, 0;
	mov.b64 	%fd1042, {%r753, %r116};
	bra.uni 	BB5_420;

BB5_417:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1260}, %fd637;
	}
	setp.gt.s32	%p522, %r1260, -1;
	@%p522 bra 	BB5_420;

	cvt.rzi.f64.f64	%fd770, %fd643;
	setp.neu.f64	%p523, %fd770, 0d4010000000000000;
	selp.f64	%fd1042, 0dFFF8000000000000, %fd1042, %p523;

BB5_420:
	selp.f64	%fd1043, %fd1042, %fd38, %p180;
	@%p27 bra 	BB5_428;

	setp.ne.s32	%p525, %r90, 2146435072;
	@%p525 bra 	BB5_423;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r754, %temp}, %fd643;
	}
	setp.eq.s32	%p526, %r754, 0;
	@%p526 bra 	BB5_427;
	bra.uni 	BB5_423;

BB5_427:
	mov.u32 	%r758, 0;
	mov.b64 	%fd1043, {%r758, %r118};
	bra.uni 	BB5_428;

BB5_423:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1261}, %fd637;
	}
	and.b32  	%r755, %r1261, 2147483647;
	setp.ne.s32	%p527, %r755, 2146435072;
	@%p527 bra 	BB5_424;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r756, %temp}, %fd637;
	}
	setp.ne.s32	%p528, %r756, 0;
	mov.f64 	%fd1043, %fd1042;
	@%p528 bra 	BB5_428;

	mov.u32 	%r757, 0;
	mov.b64 	%fd1043, {%r757, %r119};
	bra.uni 	BB5_428;

BB5_424:
	mov.f64 	%fd1043, %fd1042;

BB5_428:
	sub.f32 	%f2872, %f3066, %f632;
	setp.eq.f32	%p529, %f633, 0f3F800000;
	selp.f64	%fd773, 0d3FF0000000000000, %fd1043, %p529;
	setp.eq.f32	%p530, %f2872, 0f3F800000;
	selp.f64	%fd774, 0d3FF0000000000000, %fd1040, %p530;
	mul.f64 	%fd775, %fd37, %fd774;
	div.rn.f64 	%fd776, %fd775, %fd773;
	selp.f64	%fd777, 0d3FF0000000000000, %fd1037, %p530;
	mul.f64 	%fd778, %fd36, %fd777;
	div.rn.f64 	%fd779, %fd778, %fd228;
	add.f64 	%fd780, %fd46, %fd779;
	add.f64 	%fd781, %fd780, %fd776;
	cvt.rn.f32.f64	%f276, %fd781;
	mul.f32 	%f277, %f274, %f276;
	mov.f64 	%fd1045, %fd69;
	@!%p15 bra 	BB5_430;
	bra.uni 	BB5_429;

BB5_429:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r759}, %fd69;
	}
	xor.b32  	%r760, %r759, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r761, %temp}, %fd69;
	}
	mov.b64 	%fd1045, {%r761, %r760};

BB5_430:
	add.f32 	%f2873, %f3066, %f632;
	setp.eq.f32	%p531, %f2873, 0f00000000;
	@%p531 bra 	BB5_433;
	bra.uni 	BB5_431;

BB5_433:
	mov.u32 	%r762, 0;
	mov.b64 	%fd1045, {%r762, %r121};
	bra.uni 	BB5_434;

BB5_431:
	setp.gt.s32	%p532, %r120, -1;
	@%p532 bra 	BB5_434;

	cvt.rzi.f64.f64	%fd783, %fd638;
	setp.neu.f64	%p533, %fd783, 0d4000000000000000;
	selp.f64	%fd1045, 0dFFF8000000000000, %fd1045, %p533;

BB5_434:
	selp.f64	%fd1046, %fd1045, %fd52, %p181;
	@%p28 bra 	BB5_442;

	setp.ne.s32	%p535, %r78, 2146435072;
	@%p535 bra 	BB5_437;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r763, %temp}, %fd638;
	}
	setp.eq.s32	%p536, %r763, 0;
	@%p536 bra 	BB5_441;
	bra.uni 	BB5_437;

BB5_441:
	mov.u32 	%r769, 0;
	mov.b64 	%fd1046, {%r769, %r123};
	bra.uni 	BB5_442;

BB5_437:
	and.b32  	%r764, %r120, 2147483647;
	setp.ne.s32	%p537, %r764, 2146435072;
	@%p537 bra 	BB5_438;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r765, %temp}, %fd51;
	}
	setp.ne.s32	%p538, %r765, 0;
	mov.f64 	%fd1046, %fd1045;
	@%p538 bra 	BB5_442;

	selp.b32	%r767, %r81, %r80, %p15;
	mov.u32 	%r768, 0;
	mov.b64 	%fd1046, {%r768, %r767};
	bra.uni 	BB5_442;

BB5_438:
	mov.f64 	%fd1046, %fd1045;

BB5_442:
	add.f32 	%f2874, %f3066, %f632;
	setp.eq.f32	%p539, %f2874, 0f3F800000;
	selp.f64	%fd785, 0d3FF0000000000000, %fd1046, %p539;
	mul.f64 	%fd786, %fd39, %fd785;
	div.rn.f64 	%fd256, %fd786, %fd228;
	mov.f64 	%fd1048, %fd70;
	@!%p16 bra 	BB5_444;
	bra.uni 	BB5_443;

BB5_443:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r770}, %fd70;
	}
	xor.b32  	%r771, %r770, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r772, %temp}, %fd70;
	}
	mov.b64 	%fd1048, {%r772, %r771};

BB5_444:
	@%p531 bra 	BB5_447;
	bra.uni 	BB5_445;

BB5_447:
	mov.u32 	%r773, 0;
	selp.b32	%r774, %r120, 0, %p142;
	or.b32  	%r775, %r774, 2146435072;
	selp.b32	%r776, %r775, %r774, %p143;
	mov.b64 	%fd1048, {%r773, %r776};
	bra.uni 	BB5_448;

BB5_445:
	setp.gt.s32	%p541, %r120, -1;
	@%p541 bra 	BB5_448;

	cvt.rzi.f64.f64	%fd788, %fd641;
	setp.neu.f64	%p542, %fd788, 0d4008000000000000;
	selp.f64	%fd1048, 0dFFF8000000000000, %fd1048, %p542;

BB5_448:
	selp.f64	%fd1049, %fd1048, %fd53, %p182;
	@%p29 bra 	BB5_456;

	setp.ne.s32	%p546, %r84, 2146435072;
	@%p546 bra 	BB5_451;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r777, %temp}, %fd641;
	}
	setp.eq.s32	%p547, %r777, 0;
	@%p547 bra 	BB5_455;
	bra.uni 	BB5_451;

BB5_455:
	mov.u32 	%r783, 0;
	mov.b64 	%fd1049, {%r783, %r125};
	bra.uni 	BB5_456;

BB5_451:
	and.b32  	%r778, %r120, 2147483647;
	setp.ne.s32	%p548, %r778, 2146435072;
	@%p548 bra 	BB5_452;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r779, %temp}, %fd51;
	}
	setp.ne.s32	%p549, %r779, 0;
	mov.f64 	%fd1049, %fd1048;
	@%p549 bra 	BB5_456;

	selp.b32	%r781, %r87, %r86, %p16;
	mov.u32 	%r782, 0;
	mov.b64 	%fd1049, {%r782, %r781};
	bra.uni 	BB5_456;

BB5_452:
	mov.f64 	%fd1049, %fd1048;

BB5_456:
	mov.f64 	%fd1051, %fd68;
	@!%p14 bra 	BB5_458;
	bra.uni 	BB5_457;

BB5_457:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r784}, %fd68;
	}
	xor.b32  	%r785, %r784, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r786, %temp}, %fd68;
	}
	mov.b64 	%fd1051, {%r786, %r785};

BB5_458:
	@%p521 bra 	BB5_461;
	bra.uni 	BB5_459;

BB5_461:
	mov.u32 	%r787, 0;
	mov.b64 	%fd1051, {%r787, %r116};
	bra.uni 	BB5_462;

BB5_459:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1262}, %fd637;
	}
	setp.gt.s32	%p551, %r1262, -1;
	@%p551 bra 	BB5_462;

	cvt.rzi.f64.f64	%fd791, %fd643;
	setp.neu.f64	%p552, %fd791, 0d4010000000000000;
	selp.f64	%fd1051, 0dFFF8000000000000, %fd1051, %p552;

BB5_462:
	selp.f64	%fd1052, %fd1051, %fd38, %p180;
	@%p27 bra 	BB5_470;

	setp.ne.s32	%p554, %r90, 2146435072;
	@%p554 bra 	BB5_465;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r788, %temp}, %fd643;
	}
	setp.eq.s32	%p555, %r788, 0;
	@%p555 bra 	BB5_469;
	bra.uni 	BB5_465;

BB5_469:
	mov.u32 	%r792, 0;
	mov.b64 	%fd1052, {%r792, %r118};
	bra.uni 	BB5_470;

BB5_465:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1263}, %fd637;
	}
	and.b32  	%r789, %r1263, 2147483647;
	setp.ne.s32	%p556, %r789, 2146435072;
	@%p556 bra 	BB5_466;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r790, %temp}, %fd637;
	}
	setp.ne.s32	%p557, %r790, 0;
	mov.f64 	%fd1052, %fd1051;
	@%p557 bra 	BB5_470;

	mov.u32 	%r791, 0;
	mov.b64 	%fd1052, {%r791, %r119};
	bra.uni 	BB5_470;

BB5_466:
	mov.f64 	%fd1052, %fd1051;

BB5_470:
	mov.f32 	%f2880, 0f3FC00000;
	mov.f32 	%f2879, 0f35BFBE8E;
	mov.f32 	%f2878, 0f3F317200;
	mov.f32 	%f2877, 0f3DAAAABD;
	mov.f32 	%f2876, 0f3C4CAF63;
	mov.f32 	%f2875, 0f3B18F0FE;
	selp.f64	%fd794, 0d3FF0000000000000, %fd1052, %p529;
	selp.f64	%fd795, 0d3FF0000000000000, %fd1049, %p539;
	mul.f64 	%fd796, %fd40, %fd795;
	div.rn.f64 	%fd797, %fd796, %fd794;
	add.f64 	%fd798, %fd50, %fd256;
	add.f64 	%fd799, %fd798, %fd797;
	cvt.rn.f32.f64	%f278, %fd799;
	mul.f32 	%f279, %f275, %f278;
	mul.f32 	%f1552, %f273, %f279;
	fma.rn.f32 	%f280, %f247, %f277, %f1552;
	abs.f32 	%f281, %f105;
	setp.lt.f32	%p560, %f281, 0f00800000;
	mul.f32 	%f1553, %f281, 0f4B800000;
	selp.f32	%f1554, 0fC3170000, 0fC2FE0000, %p560;
	selp.f32	%f1555, %f1553, %f281, %p560;
	mov.b32 	 %r793, %f1555;
	and.b32  	%r794, %r793, 8388607;
	or.b32  	%r795, %r794, 1065353216;
	mov.b32 	 %f1556, %r795;
	shr.u32 	%r796, %r793, 23;
	cvt.rn.f32.u32	%f1557, %r796;
	add.f32 	%f1558, %f1554, %f1557;
	setp.gt.f32	%p561, %f1556, 0f3FB504F3;
	mul.f32 	%f1559, %f1556, 0f3F000000;
	add.f32 	%f1560, %f1558, 0f3F800000;
	selp.f32	%f1561, %f1559, %f1556, %p561;
	selp.f32	%f1562, %f1560, %f1558, %p561;
	add.f32 	%f1563, %f1561, 0fBF800000;
	add.f32 	%f1551, %f1561, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1550,%f1551;
	// inline asm
	add.f32 	%f1564, %f1563, %f1563;
	mul.f32 	%f1565, %f1550, %f1564;
	mul.f32 	%f1566, %f1565, %f1565;
	fma.rn.f32 	%f1569, %f2875, %f1566, %f2876;
	fma.rn.f32 	%f1571, %f1569, %f1566, %f2877;
	mul.rn.f32 	%f1572, %f1571, %f1566;
	mul.rn.f32 	%f1573, %f1572, %f1565;
	sub.f32 	%f1574, %f1563, %f1565;
	neg.f32 	%f1575, %f1565;
	add.f32 	%f1576, %f1574, %f1574;
	fma.rn.f32 	%f1577, %f1575, %f1563, %f1576;
	mul.rn.f32 	%f1578, %f1550, %f1577;
	add.f32 	%f1579, %f1573, %f1565;
	sub.f32 	%f1580, %f1565, %f1579;
	add.f32 	%f1581, %f1573, %f1580;
	add.f32 	%f1582, %f1578, %f1581;
	add.f32 	%f1583, %f1579, %f1582;
	sub.f32 	%f1584, %f1579, %f1583;
	add.f32 	%f1585, %f1582, %f1584;
	mul.rn.f32 	%f1587, %f1562, %f2878;
	mul.rn.f32 	%f1589, %f1562, %f2879;
	add.f32 	%f1590, %f1587, %f1583;
	sub.f32 	%f1591, %f1587, %f1590;
	add.f32 	%f1592, %f1583, %f1591;
	add.f32 	%f1593, %f1585, %f1592;
	add.f32 	%f1594, %f1589, %f1593;
	add.f32 	%f1595, %f1590, %f1594;
	sub.f32 	%f1596, %f1590, %f1595;
	add.f32 	%f1597, %f1594, %f1596;
	mul.rn.f32 	%f1599, %f2880, %f1595;
	neg.f32 	%f1600, %f1599;
	fma.rn.f32 	%f1601, %f2880, %f1595, %f1600;
	fma.rn.f32 	%f1602, %f2880, %f1597, %f1601;
	fma.rn.f32 	%f1604, %f3055, %f1595, %f1602;
	add.rn.f32 	%f1605, %f1599, %f1604;
	neg.f32 	%f1606, %f1605;
	add.rn.f32 	%f1607, %f1599, %f1606;
	add.rn.f32 	%f1608, %f1607, %f1604;
	mov.b32 	 %r797, %f1605;
	setp.eq.s32	%p562, %r797, 1118925336;
	add.s32 	%r798, %r797, -1;
	mov.b32 	 %f1609, %r798;
	add.f32 	%f1610, %f1608, 0f37000000;
	selp.f32	%f1611, %f1609, %f1605, %p562;
	selp.f32	%f282, %f1610, %f1608, %p562;
	mul.f32 	%f1612, %f1611, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1613, %f1612;
	fma.rn.f32 	%f1615, %f1613, %f933, %f1611;
	fma.rn.f32 	%f1617, %f1613, %f935, %f1615;
	mul.f32 	%f1618, %f1617, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1619, %f1618;
	add.f32 	%f1620, %f1613, 0f00000000;
	ex2.approx.f32 	%f1621, %f1620;
	mul.f32 	%f1622, %f1619, %f1621;
	setp.lt.f32	%p563, %f1611, 0fC2D20000;
	selp.f32	%f1623, 0f00000000, %f1622, %p563;
	setp.gt.f32	%p564, %f1611, 0f42D20000;
	selp.f32	%f3048, 0f7F800000, %f1623, %p564;
	setp.eq.f32	%p565, %f3048, 0f7F800000;
	@%p565 bra 	BB5_472;

	fma.rn.f32 	%f3048, %f3048, %f282, %f3048;

BB5_472:
	mov.f32 	%f2886, 0f3F400000;
	cvt.rzi.f32.f32	%f2885, %f2886;
	add.f32 	%f2884, %f2885, %f2885;
	mov.f32 	%f2883, 0f3FC00000;
	sub.f32 	%f2882, %f2883, %f2884;
	abs.f32 	%f2881, %f2882;
	setp.lt.f32	%p566, %f105, 0f00000000;
	setp.eq.f32	%p567, %f2881, 0f3F800000;
	and.pred  	%p40, %p566, %p567;
	mov.b32 	 %r799, %f3048;
	xor.b32  	%r800, %r799, -2147483648;
	mov.b32 	 %f1624, %r800;
	selp.f32	%f3050, %f1624, %f3048, %p40;
	setp.eq.f32	%p568, %f105, 0f00000000;
	@%p568 bra 	BB5_475;
	bra.uni 	BB5_473;

BB5_475:
	add.f32 	%f1627, %f105, %f105;
	selp.f32	%f3050, %f1627, 0f00000000, %p567;
	bra.uni 	BB5_476;

BB5_473:
	setp.geu.f32	%p569, %f105, 0f00000000;
	@%p569 bra 	BB5_476;

	mov.f32 	%f2946, 0f3FC00000;
	cvt.rzi.f32.f32	%f1626, %f2946;
	setp.neu.f32	%p570, %f1626, 0f3FC00000;
	selp.f32	%f3050, 0f7FFFFFFF, %f3050, %p570;

BB5_476:
	add.f32 	%f1628, %f281, 0f3FC00000;
	mov.b32 	 %r801, %f1628;
	setp.lt.s32	%p572, %r801, 2139095040;
	@%p572 bra 	BB5_481;

	setp.gtu.f32	%p573, %f281, 0f7F800000;
	@%p573 bra 	BB5_480;
	bra.uni 	BB5_478;

BB5_480:
	add.f32 	%f3050, %f105, 0f3FC00000;
	bra.uni 	BB5_481;

BB5_478:
	setp.neu.f32	%p574, %f281, 0f7F800000;
	@%p574 bra 	BB5_481;

	selp.f32	%f3050, 0fFF800000, 0f7F800000, %p40;

BB5_481:
	mov.f32 	%f2892, 0f3FC00000;
	mov.f32 	%f2891, 0f35BFBE8E;
	mov.f32 	%f2890, 0f3F317200;
	mov.f32 	%f2889, 0f3DAAAABD;
	mov.f32 	%f2888, 0f3C4CAF63;
	mov.f32 	%f2887, 0f3B18F0FE;
	setp.eq.f32	%p575, %f105, 0f3F800000;
	selp.f32	%f1631, 0f3F800000, %f3050, %p575;
	div.rn.f32 	%f293, %f63, %f1631;
	abs.f32 	%f294, %f106;
	setp.lt.f32	%p576, %f294, 0f00800000;
	mul.f32 	%f1632, %f294, 0f4B800000;
	selp.f32	%f1633, 0fC3170000, 0fC2FE0000, %p576;
	selp.f32	%f1634, %f1632, %f294, %p576;
	mov.b32 	 %r802, %f1634;
	and.b32  	%r803, %r802, 8388607;
	or.b32  	%r804, %r803, 1065353216;
	mov.b32 	 %f1635, %r804;
	shr.u32 	%r805, %r802, 23;
	cvt.rn.f32.u32	%f1636, %r805;
	add.f32 	%f1637, %f1633, %f1636;
	setp.gt.f32	%p577, %f1635, 0f3FB504F3;
	mul.f32 	%f1638, %f1635, 0f3F000000;
	add.f32 	%f1639, %f1637, 0f3F800000;
	selp.f32	%f1640, %f1638, %f1635, %p577;
	selp.f32	%f1641, %f1639, %f1637, %p577;
	add.f32 	%f1642, %f1640, 0fBF800000;
	add.f32 	%f1630, %f1640, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1629,%f1630;
	// inline asm
	add.f32 	%f1643, %f1642, %f1642;
	mul.f32 	%f1644, %f1629, %f1643;
	mul.f32 	%f1645, %f1644, %f1644;
	fma.rn.f32 	%f1648, %f2887, %f1645, %f2888;
	fma.rn.f32 	%f1650, %f1648, %f1645, %f2889;
	mul.rn.f32 	%f1651, %f1650, %f1645;
	mul.rn.f32 	%f1652, %f1651, %f1644;
	sub.f32 	%f1653, %f1642, %f1644;
	neg.f32 	%f1654, %f1644;
	add.f32 	%f1655, %f1653, %f1653;
	fma.rn.f32 	%f1656, %f1654, %f1642, %f1655;
	mul.rn.f32 	%f1657, %f1629, %f1656;
	add.f32 	%f1658, %f1652, %f1644;
	sub.f32 	%f1659, %f1644, %f1658;
	add.f32 	%f1660, %f1652, %f1659;
	add.f32 	%f1661, %f1657, %f1660;
	add.f32 	%f1662, %f1658, %f1661;
	sub.f32 	%f1663, %f1658, %f1662;
	add.f32 	%f1664, %f1661, %f1663;
	mul.rn.f32 	%f1666, %f1641, %f2890;
	mul.rn.f32 	%f1668, %f1641, %f2891;
	add.f32 	%f1669, %f1666, %f1662;
	sub.f32 	%f1670, %f1666, %f1669;
	add.f32 	%f1671, %f1662, %f1670;
	add.f32 	%f1672, %f1664, %f1671;
	add.f32 	%f1673, %f1668, %f1672;
	add.f32 	%f1674, %f1669, %f1673;
	sub.f32 	%f1675, %f1669, %f1674;
	add.f32 	%f1676, %f1673, %f1675;
	mul.rn.f32 	%f1678, %f2892, %f1674;
	neg.f32 	%f1679, %f1678;
	fma.rn.f32 	%f1680, %f2892, %f1674, %f1679;
	fma.rn.f32 	%f1681, %f2892, %f1676, %f1680;
	fma.rn.f32 	%f1683, %f3055, %f1674, %f1681;
	add.rn.f32 	%f1684, %f1678, %f1683;
	neg.f32 	%f1685, %f1684;
	add.rn.f32 	%f1686, %f1678, %f1685;
	add.rn.f32 	%f1687, %f1686, %f1683;
	mov.b32 	 %r806, %f1684;
	setp.eq.s32	%p578, %r806, 1118925336;
	add.s32 	%r807, %r806, -1;
	mov.b32 	 %f1688, %r807;
	add.f32 	%f1689, %f1687, 0f37000000;
	selp.f32	%f1690, %f1688, %f1684, %p578;
	selp.f32	%f295, %f1689, %f1687, %p578;
	mul.f32 	%f1691, %f1690, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1692, %f1691;
	fma.rn.f32 	%f1694, %f1692, %f933, %f1690;
	fma.rn.f32 	%f1696, %f1692, %f935, %f1694;
	mul.f32 	%f1697, %f1696, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1698, %f1697;
	add.f32 	%f1699, %f1692, 0f00000000;
	ex2.approx.f32 	%f1700, %f1699;
	mul.f32 	%f1701, %f1698, %f1700;
	setp.lt.f32	%p579, %f1690, 0fC2D20000;
	selp.f32	%f1702, 0f00000000, %f1701, %p579;
	setp.gt.f32	%p580, %f1690, 0f42D20000;
	selp.f32	%f3051, 0f7F800000, %f1702, %p580;
	setp.eq.f32	%p581, %f3051, 0f7F800000;
	@%p581 bra 	BB5_483;

	fma.rn.f32 	%f3051, %f3051, %f295, %f3051;

BB5_483:
	setp.lt.f32	%p582, %f106, 0f00000000;
	and.pred  	%p41, %p582, %p567;
	mov.b32 	 %r808, %f3051;
	xor.b32  	%r809, %r808, -2147483648;
	mov.b32 	 %f1703, %r809;
	selp.f32	%f3053, %f1703, %f3051, %p41;
	setp.eq.f32	%p584, %f106, 0f00000000;
	@%p584 bra 	BB5_486;
	bra.uni 	BB5_484;

BB5_486:
	add.f32 	%f1706, %f106, %f106;
	selp.f32	%f3053, %f1706, 0f00000000, %p567;
	bra.uni 	BB5_487;

BB5_484:
	setp.geu.f32	%p585, %f106, 0f00000000;
	@%p585 bra 	BB5_487;

	mov.f32 	%f2945, 0f3FC00000;
	cvt.rzi.f32.f32	%f1705, %f2945;
	setp.neu.f32	%p586, %f1705, 0f3FC00000;
	selp.f32	%f3053, 0f7FFFFFFF, %f3053, %p586;

BB5_487:
	add.f32 	%f1707, %f294, 0f3FC00000;
	mov.b32 	 %r810, %f1707;
	setp.lt.s32	%p588, %r810, 2139095040;
	@%p588 bra 	BB5_492;

	setp.gtu.f32	%p589, %f294, 0f7F800000;
	@%p589 bra 	BB5_491;
	bra.uni 	BB5_489;

BB5_491:
	add.f32 	%f3053, %f106, 0f3FC00000;
	bra.uni 	BB5_492;

BB5_489:
	setp.neu.f32	%p590, %f294, 0f7F800000;
	@%p590 bra 	BB5_492;

	selp.f32	%f3053, 0fFF800000, 0f7F800000, %p41;

BB5_492:
	setp.eq.f32	%p591, %f106, 0f3F800000;
	selp.f32	%f306, 0f3F800000, %f3053, %p591;
	cvt.f64.f32	%fd275, %f276;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r136}, %fd275;
	}
	abs.f64 	%fd276, %fd275;
	// Callseq Start 74
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd276;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd638;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1054, [retval0+0];
	
	//{
	}// Callseq End 74
	setp.lt.s32	%p592, %r136, 0;
	and.pred  	%p42, %p592, %p136;
	@!%p42 bra 	BB5_494;
	bra.uni 	BB5_493;

BB5_493:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r811}, %fd1054;
	}
	xor.b32  	%r812, %r811, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r813, %temp}, %fd1054;
	}
	mov.b64 	%fd1054, {%r813, %r812};

BB5_494:
	setp.eq.f32	%p594, %f276, 0f00000000;
	@%p594 bra 	BB5_497;
	bra.uni 	BB5_495;

BB5_497:
	mov.u32 	%r814, 0;
	selp.b32	%r815, %r136, 0, %p136;
	or.b32  	%r816, %r815, 2146435072;
	selp.b32	%r817, %r816, %r815, %p138;
	mov.b64 	%fd1054, {%r814, %r817};
	bra.uni 	BB5_498;

BB5_495:
	setp.gt.s32	%p595, %r136, -1;
	@%p595 bra 	BB5_498;

	cvt.rzi.f64.f64	%fd802, %fd638;
	setp.neu.f64	%p596, %fd802, 0d4000000000000000;
	selp.f64	%fd1054, 0dFFF8000000000000, %fd1054, %p596;

BB5_498:
	add.f64 	%fd1055, %fd275, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r818}, %fd1055;
	}
	and.b32  	%r819, %r818, 2146435072;
	setp.ne.s32	%p599, %r819, 2146435072;
	@%p599 bra 	BB5_499;

	setp.gtu.f64	%p600, %fd276, 0d7FF0000000000000;
	@%p600 bra 	BB5_508;

	setp.ne.s32	%p601, %r78, 2146435072;
	@%p601 bra 	BB5_503;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r820, %temp}, %fd638;
	}
	setp.eq.s32	%p602, %r820, 0;
	@%p602 bra 	BB5_507;
	bra.uni 	BB5_503;

BB5_507:
	mov.u32 	%r825, 0;
	setp.gt.f64	%p606, %fd276, 0d3FF0000000000000;
	selp.b32	%r826, 2146435072, 0, %p606;
	xor.b32  	%r827, %r826, 2146435072;
	selp.b32	%r828, %r827, %r826, %p138;
	setp.eq.f32	%p607, %f276, 0fBF800000;
	selp.b32	%r829, 1072693248, %r828, %p607;
	mov.b64 	%fd1055, {%r825, %r829};
	bra.uni 	BB5_508;

BB5_499:
	mov.f64 	%fd1055, %fd1054;

BB5_508:
	setp.eq.f32	%p608, %f276, 0f3F800000;
	selp.f64	%fd804, 0d3FF0000000000000, %fd1055, %p608;
	cvt.f64.f32	%fd805, %f293;
	mul.f64 	%fd287, %fd805, %fd804;
	mov.f64 	%fd1057, %fd66;
	@!%p12 bra 	BB5_510;
	bra.uni 	BB5_509;

BB5_509:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r830}, %fd66;
	}
	xor.b32  	%r831, %r830, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r832, %temp}, %fd66;
	}
	mov.b64 	%fd1057, {%r832, %r831};

BB5_510:
	@%p503 bra 	BB5_513;
	bra.uni 	BB5_511;

BB5_513:
	mov.u32 	%r833, 0;
	mov.b64 	%fd1057, {%r833, %r110};
	bra.uni 	BB5_514;

BB5_511:
	setp.gt.s32	%p610, %r109, -1;
	@%p610 bra 	BB5_514;

	cvt.rzi.f64.f64	%fd807, %fd638;
	setp.neu.f64	%p611, %fd807, 0d4000000000000000;
	selp.f64	%fd1057, 0dFFF8000000000000, %fd1057, %p611;

BB5_514:
	selp.f64	%fd1058, %fd1057, %fd48, %p178;
	@%p25 bra 	BB5_522;

	setp.ne.s32	%p613, %r78, 2146435072;
	@%p613 bra 	BB5_517;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r834, %temp}, %fd638;
	}
	setp.eq.s32	%p614, %r834, 0;
	@%p614 bra 	BB5_521;
	bra.uni 	BB5_517;

BB5_521:
	mov.u32 	%r840, 0;
	mov.b64 	%fd1058, {%r840, %r112};
	bra.uni 	BB5_522;

BB5_517:
	and.b32  	%r835, %r109, 2147483647;
	setp.ne.s32	%p615, %r835, 2146435072;
	@%p615 bra 	BB5_518;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r836, %temp}, %fd47;
	}
	setp.ne.s32	%p616, %r836, 0;
	mov.f64 	%fd1058, %fd1057;
	@%p616 bra 	BB5_522;

	selp.b32	%r838, %r81, %r80, %p12;
	mov.u32 	%r839, 0;
	mov.b64 	%fd1058, {%r839, %r838};
	bra.uni 	BB5_522;

BB5_503:
	and.b32  	%r821, %r136, 2147483647;
	setp.ne.s32	%p603, %r821, 2146435072;
	@%p603 bra 	BB5_504;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r822, %temp}, %fd275;
	}
	setp.ne.s32	%p604, %r822, 0;
	mov.f64 	%fd1055, %fd1054;
	@%p604 bra 	BB5_508;

	selp.b32	%r823, %r81, %r80, %p42;
	mov.u32 	%r824, 0;
	mov.b64 	%fd1055, {%r824, %r823};
	bra.uni 	BB5_508;

BB5_518:
	mov.f64 	%fd1058, %fd1057;

BB5_522:
	mov.f64 	%fd1060, %fd68;
	@!%p14 bra 	BB5_524;
	bra.uni 	BB5_523;

BB5_523:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r841}, %fd68;
	}
	xor.b32  	%r842, %r841, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r843, %temp}, %fd68;
	}
	mov.b64 	%fd1060, {%r843, %r842};

BB5_524:
	@%p521 bra 	BB5_527;
	bra.uni 	BB5_525;

BB5_527:
	mov.u32 	%r844, 0;
	mov.b64 	%fd1060, {%r844, %r116};
	bra.uni 	BB5_528;

BB5_525:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1264}, %fd637;
	}
	setp.gt.s32	%p618, %r1264, -1;
	@%p618 bra 	BB5_528;

	cvt.rzi.f64.f64	%fd810, %fd643;
	setp.neu.f64	%p619, %fd810, 0d4010000000000000;
	selp.f64	%fd1060, 0dFFF8000000000000, %fd1060, %p619;

BB5_528:
	selp.f64	%fd1061, %fd1060, %fd38, %p180;
	@%p27 bra 	BB5_536;

	setp.ne.s32	%p621, %r90, 2146435072;
	@%p621 bra 	BB5_531;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r845, %temp}, %fd643;
	}
	setp.eq.s32	%p622, %r845, 0;
	@%p622 bra 	BB5_535;
	bra.uni 	BB5_531;

BB5_535:
	mov.u32 	%r849, 0;
	mov.b64 	%fd1061, {%r849, %r118};
	bra.uni 	BB5_536;

BB5_531:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1265}, %fd637;
	}
	and.b32  	%r846, %r1265, 2147483647;
	setp.ne.s32	%p623, %r846, 2146435072;
	@%p623 bra 	BB5_532;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r847, %temp}, %fd637;
	}
	setp.ne.s32	%p624, %r847, 0;
	mov.f64 	%fd1061, %fd1060;
	@%p624 bra 	BB5_536;

	mov.u32 	%r848, 0;
	mov.b64 	%fd1061, {%r848, %r119};
	bra.uni 	BB5_536;

BB5_532:
	mov.f64 	%fd1061, %fd1060;

BB5_536:
	selp.f64	%fd813, 0d3FF0000000000000, %fd1061, %p529;
	selp.f64	%fd814, 0d3FF0000000000000, %fd1058, %p530;
	mul.f64 	%fd815, %fd41, %fd814;
	div.rn.f64 	%fd816, %fd815, %fd813;
	add.f64 	%fd817, %fd54, %fd816;
	cvt.rn.f32.f64	%f1708, %fd817;
	mul.f32 	%f1709, %f274, %f1708;
	cvt.f64.f32	%fd818, %f1709;
	add.f64 	%fd306, %fd287, %fd818;
	cvt.f64.f32	%fd307, %f278;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r137}, %fd307;
	}
	abs.f64 	%fd308, %fd307;
	// Callseq Start 75
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd308;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd638;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1063, [retval0+0];
	
	//{
	}// Callseq End 75
	setp.lt.s32	%p627, %r137, 0;
	and.pred  	%p43, %p627, %p136;
	@!%p43 bra 	BB5_538;
	bra.uni 	BB5_537;

BB5_537:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r850}, %fd1063;
	}
	xor.b32  	%r851, %r850, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r852, %temp}, %fd1063;
	}
	mov.b64 	%fd1063, {%r852, %r851};

BB5_538:
	setp.eq.f32	%p629, %f278, 0f00000000;
	@%p629 bra 	BB5_541;
	bra.uni 	BB5_539;

BB5_541:
	mov.u32 	%r853, 0;
	selp.b32	%r854, %r137, 0, %p136;
	or.b32  	%r855, %r854, 2146435072;
	selp.b32	%r856, %r855, %r854, %p138;
	mov.b64 	%fd1063, {%r853, %r856};
	bra.uni 	BB5_542;

BB5_539:
	setp.gt.s32	%p630, %r137, -1;
	@%p630 bra 	BB5_542;

	cvt.rzi.f64.f64	%fd821, %fd638;
	setp.neu.f64	%p631, %fd821, 0d4000000000000000;
	selp.f64	%fd1063, 0dFFF8000000000000, %fd1063, %p631;

BB5_542:
	add.f64 	%fd1064, %fd307, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r857}, %fd1064;
	}
	and.b32  	%r858, %r857, 2146435072;
	setp.ne.s32	%p634, %r858, 2146435072;
	@%p634 bra 	BB5_543;

	setp.gtu.f64	%p635, %fd308, 0d7FF0000000000000;
	@%p635 bra 	BB5_552;

	setp.ne.s32	%p636, %r78, 2146435072;
	@%p636 bra 	BB5_547;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r859, %temp}, %fd638;
	}
	setp.eq.s32	%p637, %r859, 0;
	@%p637 bra 	BB5_551;
	bra.uni 	BB5_547;

BB5_551:
	mov.u32 	%r864, 0;
	setp.gt.f64	%p641, %fd308, 0d3FF0000000000000;
	selp.b32	%r865, 2146435072, 0, %p641;
	xor.b32  	%r866, %r865, 2146435072;
	selp.b32	%r867, %r866, %r865, %p138;
	setp.eq.f32	%p642, %f278, 0fBF800000;
	selp.b32	%r868, 1072693248, %r867, %p642;
	mov.b64 	%fd1064, {%r864, %r868};
	bra.uni 	BB5_552;

BB5_543:
	mov.f64 	%fd1064, %fd1063;

BB5_552:
	setp.eq.f32	%p643, %f278, 0f3F800000;
	selp.f64	%fd823, 0d3FF0000000000000, %fd1064, %p643;
	div.rn.f32 	%f1710, %f64, %f306;
	cvt.f64.f32	%fd824, %f1710;
	mul.f64 	%fd319, %fd824, %fd823;
	mov.f64 	%fd1066, %fd69;
	@!%p15 bra 	BB5_554;
	bra.uni 	BB5_553;

BB5_553:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r869}, %fd69;
	}
	xor.b32  	%r870, %r869, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r871, %temp}, %fd69;
	}
	mov.b64 	%fd1066, {%r871, %r870};

BB5_554:
	@%p531 bra 	BB5_557;
	bra.uni 	BB5_555;

BB5_557:
	mov.u32 	%r872, 0;
	mov.b64 	%fd1066, {%r872, %r121};
	bra.uni 	BB5_558;

BB5_555:
	setp.gt.s32	%p645, %r120, -1;
	@%p645 bra 	BB5_558;

	cvt.rzi.f64.f64	%fd826, %fd638;
	setp.neu.f64	%p646, %fd826, 0d4000000000000000;
	selp.f64	%fd1066, 0dFFF8000000000000, %fd1066, %p646;

BB5_558:
	selp.f64	%fd1067, %fd1066, %fd52, %p181;
	@%p28 bra 	BB5_566;

	setp.ne.s32	%p648, %r78, 2146435072;
	@%p648 bra 	BB5_561;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r873, %temp}, %fd638;
	}
	setp.eq.s32	%p649, %r873, 0;
	@%p649 bra 	BB5_565;
	bra.uni 	BB5_561;

BB5_565:
	mov.u32 	%r879, 0;
	mov.b64 	%fd1067, {%r879, %r123};
	bra.uni 	BB5_566;

BB5_561:
	and.b32  	%r874, %r120, 2147483647;
	setp.ne.s32	%p650, %r874, 2146435072;
	@%p650 bra 	BB5_562;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r875, %temp}, %fd51;
	}
	setp.ne.s32	%p651, %r875, 0;
	mov.f64 	%fd1067, %fd1066;
	@%p651 bra 	BB5_566;

	selp.b32	%r877, %r81, %r80, %p15;
	mov.u32 	%r878, 0;
	mov.b64 	%fd1067, {%r878, %r877};
	bra.uni 	BB5_566;

BB5_547:
	and.b32  	%r860, %r137, 2147483647;
	setp.ne.s32	%p638, %r860, 2146435072;
	@%p638 bra 	BB5_548;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r861, %temp}, %fd307;
	}
	setp.ne.s32	%p639, %r861, 0;
	mov.f64 	%fd1064, %fd1063;
	@%p639 bra 	BB5_552;

	selp.b32	%r862, %r81, %r80, %p43;
	mov.u32 	%r863, 0;
	mov.b64 	%fd1064, {%r863, %r862};
	bra.uni 	BB5_552;

BB5_562:
	mov.f64 	%fd1067, %fd1066;

BB5_566:
	mov.f64 	%fd1069, %fd68;
	@!%p14 bra 	BB5_568;
	bra.uni 	BB5_567;

BB5_567:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r880}, %fd68;
	}
	xor.b32  	%r881, %r880, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r882, %temp}, %fd68;
	}
	mov.b64 	%fd1069, {%r882, %r881};

BB5_568:
	@%p521 bra 	BB5_571;
	bra.uni 	BB5_569;

BB5_571:
	mov.u32 	%r883, 0;
	mov.b64 	%fd1069, {%r883, %r116};
	bra.uni 	BB5_572;

BB5_569:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1266}, %fd637;
	}
	setp.gt.s32	%p653, %r1266, -1;
	@%p653 bra 	BB5_572;

	cvt.rzi.f64.f64	%fd829, %fd643;
	setp.neu.f64	%p654, %fd829, 0d4010000000000000;
	selp.f64	%fd1069, 0dFFF8000000000000, %fd1069, %p654;

BB5_572:
	selp.f64	%fd1070, %fd1069, %fd38, %p180;
	@%p27 bra 	BB5_580;

	setp.ne.s32	%p656, %r90, 2146435072;
	@%p656 bra 	BB5_575;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r884, %temp}, %fd643;
	}
	setp.eq.s32	%p657, %r884, 0;
	@%p657 bra 	BB5_579;
	bra.uni 	BB5_575;

BB5_579:
	mov.u32 	%r888, 0;
	mov.b64 	%fd1070, {%r888, %r118};
	bra.uni 	BB5_580;

BB5_575:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1267}, %fd637;
	}
	and.b32  	%r885, %r1267, 2147483647;
	setp.ne.s32	%p658, %r885, 2146435072;
	@%p658 bra 	BB5_576;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r886, %temp}, %fd637;
	}
	setp.ne.s32	%p659, %r886, 0;
	mov.f64 	%fd1070, %fd1069;
	@%p659 bra 	BB5_580;

	mov.u32 	%r887, 0;
	mov.b64 	%fd1070, {%r887, %r119};
	bra.uni 	BB5_580;

BB5_576:
	mov.f64 	%fd1070, %fd1069;

BB5_580:
	mad.lo.s32 	%r1268, %r4, %r5, %r1305;
	selp.f64	%fd832, 0d3FF0000000000000, %fd1070, %p529;
	selp.f64	%fd833, 0d3FF0000000000000, %fd1067, %p539;
	mul.f64 	%fd834, %fd42, %fd833;
	div.rn.f64 	%fd835, %fd834, %fd832;
	add.f64 	%fd836, %fd55, %fd835;
	cvt.rn.f32.f64	%f1712, %fd836;
	mul.f32 	%f1713, %f275, %f1712;
	cvt.f64.f32	%fd837, %f1713;
	add.f64 	%fd838, %fd319, %fd837;
	cvt.rn.f32.f64	%f1714, %fd838;
	mul.f32 	%f1715, %f277, %f277;
	cvt.rn.f32.f64	%f1716, %fd306;
	mul.f32 	%f1717, %f247, %f1716;
	fma.rn.f32 	%f1718, %f248, %f1715, %f1717;
	mul.f32 	%f1719, %f279, %f279;
	cvt.rn.f32.f64	%f1720, %fd218;
	fma.rn.f32 	%f1721, %f1720, %f1719, %f1718;
	fma.rn.f32 	%f307, %f273, %f1714, %f1721;
	mul.f32 	%f1722, %f122, %f3068;
	fma.rn.f32 	%f308, %f138, %f1722, %f2987;
	mad.lo.s32 	%r889, %r1306, %r225, %r1268;
	shl.b32 	%r890, %r889, 2;
	mov.u32 	%r891, _ZZ15kernel_MLEFit_zPfffffffffiiS_S_S_iE6s_data;
	add.s32 	%r892, %r891, %r890;
	ld.shared.f32 	%f309, [%r892];
	mul.f32 	%f310, %f122, %f138;
	setp.leu.f32	%p662, %f308, 0f3C23D70A;
	mov.f32 	%f3054, %f3055;
	@%p662 bra 	BB5_582;

	div.rn.f32 	%f1723, %f309, %f308;
	add.f32 	%f3054, %f1723, 0fBF800000;

BB5_582:
	@%p662 bra 	BB5_600;

	cvt.f64.f32	%fd338, %f308;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r138}, %fd338;
	}
	abs.f64 	%fd339, %fd338;
	// Callseq Start 76
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd339;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd638;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1072, [retval0+0];
	
	//{
	}// Callseq End 76
	setp.lt.s32	%p665, %r138, 0;
	and.pred  	%p44, %p665, %p136;
	@!%p44 bra 	BB5_585;
	bra.uni 	BB5_584;

BB5_584:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r893}, %fd1072;
	}
	xor.b32  	%r894, %r893, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r895, %temp}, %fd1072;
	}
	mov.b64 	%fd1072, {%r895, %r894};

BB5_585:
	setp.eq.f32	%p666, %f308, 0f00000000;
	@%p666 bra 	BB5_588;
	bra.uni 	BB5_586;

BB5_588:
	mov.u32 	%r896, 0;
	selp.b32	%r897, %r138, 0, %p136;
	or.b32  	%r898, %r897, 2146435072;
	selp.b32	%r899, %r898, %r897, %p138;
	mov.b64 	%fd1072, {%r896, %r899};
	bra.uni 	BB5_589;

BB5_586:
	setp.gt.s32	%p667, %r138, -1;
	@%p667 bra 	BB5_589;

	cvt.rzi.f64.f64	%fd841, %fd638;
	setp.neu.f64	%p668, %fd841, 0d4000000000000000;
	selp.f64	%fd1072, 0dFFF8000000000000, %fd1072, %p668;

BB5_589:
	add.f64 	%fd1073, %fd338, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r900}, %fd1073;
	}
	and.b32  	%r901, %r900, 2146435072;
	setp.ne.s32	%p671, %r901, 2146435072;
	@%p671 bra 	BB5_590;

	setp.gtu.f64	%p672, %fd339, 0d7FF0000000000000;
	@%p672 bra 	BB5_599;

	setp.ne.s32	%p673, %r78, 2146435072;
	@%p673 bra 	BB5_594;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r902, %temp}, %fd638;
	}
	setp.eq.s32	%p674, %r902, 0;
	@%p674 bra 	BB5_598;
	bra.uni 	BB5_594;

BB5_598:
	mov.u32 	%r907, 0;
	setp.gt.f64	%p678, %fd339, 0d3FF0000000000000;
	selp.b32	%r908, 2146435072, 0, %p678;
	xor.b32  	%r909, %r908, 2146435072;
	selp.b32	%r910, %r909, %r908, %p138;
	setp.eq.f32	%p679, %f308, 0fBF800000;
	selp.b32	%r911, 1072693248, %r910, %p679;
	mov.b64 	%fd1073, {%r907, %r911};
	bra.uni 	BB5_599;

BB5_590:
	mov.f64 	%fd1073, %fd1072;

BB5_599:
	setp.eq.f32	%p680, %f308, 0f3F800000;
	selp.f64	%fd843, 0d3FF0000000000000, %fd1073, %p680;
	cvt.f64.f32	%fd844, %f309;
	div.rn.f64 	%fd845, %fd844, %fd843;
	cvt.rn.f32.f64	%f3055, %fd845;

BB5_600:
	mov.f32 	%f1725, 0f47C35000;
	min.f32 	%f1726, %f3055, %f1725;
	cvt.f64.f32	%fd350, %f1726;
	min.f32 	%f315, %f3054, %f1725;
	fma.rn.f32 	%f3014, %f315, %f178, %f3014;
	cvt.f64.f32	%fd351, %f178;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r139}, %fd351;
	}
	abs.f64 	%fd352, %fd351;
	// Callseq Start 77
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd352;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd638;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1075, [retval0+0];
	
	//{
	}// Callseq End 77
	setp.lt.s32	%p681, %r139, 0;
	and.pred  	%p45, %p681, %p136;
	@!%p45 bra 	BB5_602;
	bra.uni 	BB5_601;

BB5_601:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r912}, %fd1075;
	}
	xor.b32  	%r913, %r912, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r914, %temp}, %fd1075;
	}
	mov.b64 	%fd1075, {%r914, %r913};

BB5_602:
	setp.eq.f32	%p683, %f178, 0f00000000;
	@%p683 bra 	BB5_605;
	bra.uni 	BB5_603;

BB5_605:
	mov.u32 	%r915, 0;
	selp.b32	%r916, %r139, 0, %p136;
	or.b32  	%r917, %r916, 2146435072;
	selp.b32	%r918, %r917, %r916, %p138;
	mov.b64 	%fd1075, {%r915, %r918};
	bra.uni 	BB5_606;

BB5_603:
	setp.gt.s32	%p684, %r139, -1;
	@%p684 bra 	BB5_606;

	cvt.rzi.f64.f64	%fd848, %fd638;
	setp.neu.f64	%p685, %fd848, 0d4000000000000000;
	selp.f64	%fd1075, 0dFFF8000000000000, %fd1075, %p685;

BB5_606:
	add.f64 	%fd1076, %fd351, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r919}, %fd1076;
	}
	and.b32  	%r920, %r919, 2146435072;
	setp.ne.s32	%p688, %r920, 2146435072;
	@%p688 bra 	BB5_607;

	setp.gtu.f64	%p689, %fd352, 0d7FF0000000000000;
	@%p689 bra 	BB5_616;

	setp.ne.s32	%p690, %r78, 2146435072;
	@%p690 bra 	BB5_611;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r921, %temp}, %fd638;
	}
	setp.eq.s32	%p691, %r921, 0;
	@%p691 bra 	BB5_615;
	bra.uni 	BB5_611;

BB5_615:
	mov.u32 	%r926, 0;
	setp.gt.f64	%p695, %fd352, 0d3FF0000000000000;
	selp.b32	%r927, 2146435072, 0, %p695;
	xor.b32  	%r928, %r927, 2146435072;
	selp.b32	%r929, %r928, %r927, %p138;
	setp.eq.f32	%p696, %f178, 0fBF800000;
	selp.b32	%r930, 1072693248, %r929, %p696;
	mov.b64 	%fd1076, {%r926, %r930};
	bra.uni 	BB5_616;

BB5_607:
	mov.f64 	%fd1076, %fd1075;

BB5_616:
	setp.eq.f32	%p697, %f178, 0f3F800000;
	selp.f64	%fd850, 0d3FF0000000000000, %fd1076, %p697;
	mul.f64 	%fd851, %fd350, %fd850;
	mul.f32 	%f1727, %f315, %f179;
	cvt.f64.f32	%fd852, %f1727;
	sub.f64 	%fd853, %fd852, %fd851;
	cvt.f64.f32	%fd854, %f3019;
	add.f64 	%fd855, %fd854, %fd853;
	cvt.rn.f32.f64	%f3019, %fd855;
	fma.rn.f32 	%f3013, %f315, %f221, %f3013;
	cvt.f64.f32	%fd363, %f221;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r140}, %fd363;
	}
	abs.f64 	%fd364, %fd363;
	// Callseq Start 78
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd364;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd638;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1078, [retval0+0];
	
	//{
	}// Callseq End 78
	setp.lt.s32	%p698, %r140, 0;
	and.pred  	%p46, %p698, %p136;
	@!%p46 bra 	BB5_618;
	bra.uni 	BB5_617;

BB5_617:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r931}, %fd1078;
	}
	xor.b32  	%r932, %r931, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r933, %temp}, %fd1078;
	}
	mov.b64 	%fd1078, {%r933, %r932};

BB5_618:
	setp.eq.f32	%p700, %f221, 0f00000000;
	@%p700 bra 	BB5_621;
	bra.uni 	BB5_619;

BB5_621:
	mov.u32 	%r934, 0;
	selp.b32	%r935, %r140, 0, %p136;
	or.b32  	%r936, %r935, 2146435072;
	selp.b32	%r937, %r936, %r935, %p138;
	mov.b64 	%fd1078, {%r934, %r937};
	bra.uni 	BB5_622;

BB5_619:
	setp.gt.s32	%p701, %r140, -1;
	@%p701 bra 	BB5_622;

	cvt.rzi.f64.f64	%fd858, %fd638;
	setp.neu.f64	%p702, %fd858, 0d4000000000000000;
	selp.f64	%fd1078, 0dFFF8000000000000, %fd1078, %p702;

BB5_622:
	add.f64 	%fd1079, %fd363, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r938}, %fd1079;
	}
	and.b32  	%r939, %r938, 2146435072;
	setp.ne.s32	%p705, %r939, 2146435072;
	@%p705 bra 	BB5_623;

	setp.gtu.f64	%p706, %fd364, 0d7FF0000000000000;
	@%p706 bra 	BB5_632;

	setp.ne.s32	%p707, %r78, 2146435072;
	@%p707 bra 	BB5_627;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r940, %temp}, %fd638;
	}
	setp.eq.s32	%p708, %r940, 0;
	@%p708 bra 	BB5_631;
	bra.uni 	BB5_627;

BB5_631:
	mov.u32 	%r945, 0;
	setp.gt.f64	%p712, %fd364, 0d3FF0000000000000;
	selp.b32	%r946, 2146435072, 0, %p712;
	xor.b32  	%r947, %r946, 2146435072;
	selp.b32	%r948, %r947, %r946, %p138;
	setp.eq.f32	%p713, %f221, 0fBF800000;
	selp.b32	%r949, 1072693248, %r948, %p713;
	mov.b64 	%fd1079, {%r945, %r949};
	bra.uni 	BB5_632;

BB5_623:
	mov.f64 	%fd1079, %fd1078;

BB5_632:
	setp.eq.f32	%p714, %f221, 0f3F800000;
	selp.f64	%fd860, 0d3FF0000000000000, %fd1079, %p714;
	mul.f64 	%fd861, %fd350, %fd860;
	mul.f32 	%f1728, %f315, %f222;
	cvt.f64.f32	%fd862, %f1728;
	sub.f64 	%fd863, %fd862, %fd861;
	cvt.f64.f32	%fd864, %f3018;
	add.f64 	%fd865, %fd864, %fd863;
	cvt.rn.f32.f64	%f3018, %fd865;
	fma.rn.f32 	%f3012, %f315, %f310, %f3012;
	cvt.f64.f32	%fd375, %f310;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r141}, %fd375;
	}
	abs.f64 	%fd376, %fd375;
	// Callseq Start 79
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd376;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd638;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1081, [retval0+0];
	
	//{
	}// Callseq End 79
	setp.lt.s32	%p715, %r141, 0;
	and.pred  	%p47, %p715, %p136;
	@!%p47 bra 	BB5_634;
	bra.uni 	BB5_633;

BB5_633:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r950}, %fd1081;
	}
	xor.b32  	%r951, %r950, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r952, %temp}, %fd1081;
	}
	mov.b64 	%fd1081, {%r952, %r951};

BB5_634:
	setp.eq.f32	%p717, %f310, 0f00000000;
	@%p717 bra 	BB5_637;
	bra.uni 	BB5_635;

BB5_637:
	mov.u32 	%r953, 0;
	selp.b32	%r954, %r141, 0, %p136;
	or.b32  	%r955, %r954, 2146435072;
	selp.b32	%r956, %r955, %r954, %p138;
	mov.b64 	%fd1081, {%r953, %r956};
	bra.uni 	BB5_638;

BB5_635:
	setp.gt.s32	%p718, %r141, -1;
	@%p718 bra 	BB5_638;

	cvt.rzi.f64.f64	%fd868, %fd638;
	setp.neu.f64	%p719, %fd868, 0d4000000000000000;
	selp.f64	%fd1081, 0dFFF8000000000000, %fd1081, %p719;

BB5_638:
	add.f64 	%fd1082, %fd375, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r957}, %fd1082;
	}
	and.b32  	%r958, %r957, 2146435072;
	setp.ne.s32	%p722, %r958, 2146435072;
	@%p722 bra 	BB5_639;

	setp.gtu.f64	%p723, %fd376, 0d7FF0000000000000;
	@%p723 bra 	BB5_648;

	setp.ne.s32	%p724, %r78, 2146435072;
	@%p724 bra 	BB5_643;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r959, %temp}, %fd638;
	}
	setp.eq.s32	%p725, %r959, 0;
	@%p725 bra 	BB5_647;
	bra.uni 	BB5_643;

BB5_647:
	mov.u32 	%r964, 0;
	setp.gt.f64	%p729, %fd376, 0d3FF0000000000000;
	selp.b32	%r965, 2146435072, 0, %p729;
	xor.b32  	%r966, %r965, 2146435072;
	selp.b32	%r967, %r966, %r965, %p138;
	setp.eq.f32	%p730, %f310, 0fBF800000;
	selp.b32	%r968, 1072693248, %r967, %p730;
	mov.b64 	%fd1082, {%r964, %r968};
	bra.uni 	BB5_648;

BB5_639:
	mov.f64 	%fd1082, %fd1081;

BB5_648:
	mul.f32 	%f1729, %f315, 0f00000000;
	cvt.f64.f32	%fd870, %f1729;
	setp.eq.f32	%p731, %f310, 0f3F800000;
	selp.f64	%fd871, 0d3FF0000000000000, %fd1082, %p731;
	mul.f64 	%fd872, %fd350, %fd871;
	sub.f64 	%fd873, %fd870, %fd872;
	cvt.f64.f32	%fd874, %f3017;
	add.f64 	%fd875, %fd874, %fd873;
	cvt.rn.f32.f64	%f3017, %fd875;
	add.f32 	%f3011, %f3011, %f315;
	cvt.f64.f32	%fd876, %f3016;
	sub.f64 	%fd877, %fd870, %fd350;
	add.f64 	%fd878, %fd876, %fd877;
	cvt.rn.f32.f64	%f3016, %fd878;
	fma.rn.f32 	%f3010, %f315, %f280, %f3010;
	mul.f32 	%f325, %f315, %f307;
	cvt.f64.f32	%fd387, %f280;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r142}, %fd387;
	}
	abs.f64 	%fd388, %fd387;
	// Callseq Start 80
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd388;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd638;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1084, [retval0+0];
	
	//{
	}// Callseq End 80
	setp.lt.s32	%p732, %r142, 0;
	and.pred  	%p48, %p732, %p136;
	@!%p48 bra 	BB5_650;
	bra.uni 	BB5_649;

BB5_649:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r969}, %fd1084;
	}
	xor.b32  	%r970, %r969, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r971, %temp}, %fd1084;
	}
	mov.b64 	%fd1084, {%r971, %r970};

BB5_650:
	setp.eq.f32	%p734, %f280, 0f00000000;
	@%p734 bra 	BB5_653;
	bra.uni 	BB5_651;

BB5_653:
	mov.u32 	%r972, 0;
	selp.b32	%r973, %r142, 0, %p136;
	or.b32  	%r974, %r973, 2146435072;
	selp.b32	%r975, %r974, %r973, %p138;
	mov.b64 	%fd1084, {%r972, %r975};
	bra.uni 	BB5_654;

BB5_651:
	setp.gt.s32	%p735, %r142, -1;
	@%p735 bra 	BB5_654;

	cvt.rzi.f64.f64	%fd881, %fd638;
	setp.neu.f64	%p736, %fd881, 0d4000000000000000;
	selp.f64	%fd1084, 0dFFF8000000000000, %fd1084, %p736;

BB5_654:
	add.f64 	%fd1085, %fd387, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r976}, %fd1085;
	}
	and.b32  	%r977, %r976, 2146435072;
	setp.ne.s32	%p739, %r977, 2146435072;
	@%p739 bra 	BB5_655;

	setp.gtu.f64	%p740, %fd388, 0d7FF0000000000000;
	@%p740 bra 	BB5_664;

	setp.ne.s32	%p741, %r78, 2146435072;
	@%p741 bra 	BB5_659;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r978, %temp}, %fd638;
	}
	setp.eq.s32	%p742, %r978, 0;
	@%p742 bra 	BB5_663;
	bra.uni 	BB5_659;

BB5_663:
	mov.u32 	%r983, 0;
	setp.gt.f64	%p746, %fd388, 0d3FF0000000000000;
	selp.b32	%r984, 2146435072, 0, %p746;
	xor.b32  	%r985, %r984, 2146435072;
	selp.b32	%r986, %r985, %r984, %p138;
	setp.eq.f32	%p747, %f280, 0fBF800000;
	selp.b32	%r987, 1072693248, %r986, %p747;
	mov.b64 	%fd1085, {%r983, %r987};
	bra.uni 	BB5_664;

BB5_655:
	mov.f64 	%fd1085, %fd1084;

BB5_664:
	setp.eq.f32	%p748, %f280, 0f3F800000;
	selp.f64	%fd883, 0d3FF0000000000000, %fd1085, %p748;
	mul.f64 	%fd884, %fd350, %fd883;
	cvt.f64.f32	%fd885, %f325;
	sub.f64 	%fd886, %fd885, %fd884;
	cvt.f64.f32	%fd887, %f3015;
	add.f64 	%fd888, %fd887, %fd886;
	cvt.rn.f32.f64	%f3015, %fd888;
	add.s32 	%r1306, %r1306, 1;
	setp.lt.s32	%p749, %r1306, %r225;
	@%p749 bra 	BB5_78;

	add.s32 	%r1305, %r1305, 1;
	setp.lt.s32	%p750, %r1305, %r225;
	@%p750 bra 	BB5_77;

BB5_666:
	div.rn.f32 	%f1730, %f3014, %f3019;
	mov.f32 	%f1731, 0fBF800000;
	max.f32 	%f1732, %f1730, %f1731;
	mov.f32 	%f1733, 0f3F800000;
	min.f32 	%f1734, %f1732, %f1733;
	div.rn.f32 	%f1735, %f3013, %f3018;
	max.f32 	%f1736, %f1735, %f1731;
	min.f32 	%f1737, %f1736, %f1733;
	div.rn.f32 	%f1738, %f3012, %f3017;
	mov.f32 	%f1739, 0fC2C80000;
	max.f32 	%f1740, %f1738, %f1739;
	mov.f32 	%f1741, 0f42C80000;
	min.f32 	%f1742, %f1740, %f1741;
	div.rn.f32 	%f1743, %f3011, %f3016;
	mov.f32 	%f1744, 0fC0000000;
	max.f32 	%f1745, %f1743, %f1744;
	min.f32 	%f1747, %f1745, %f698;
	div.rn.f32 	%f1748, %f3010, %f3015;
	mov.f32 	%f1749, 0fBDCCCCCD;
	max.f32 	%f1750, %f1748, %f1749;
	mov.f32 	%f1751, 0f3DCCCCCD;
	min.f32 	%f1752, %f1750, %f1751;
	mul.f32 	%f1753, %f1742, 0f3F000000;
	setp.lt.s32	%p751, %r1304, 2;
	selp.f32	%f1754, %f1753, %f1742, %p751;
	sub.f32 	%f3070, %f3070, %f1734;
	sub.f32 	%f3069, %f3069, %f1737;
	sub.f32 	%f1755, %f3068, %f1754;
	sub.f32 	%f1756, %f2987, %f1747;
	sub.f32 	%f3066, %f3066, %f1752;
	max.f32 	%f3068, %f1755, %f1733;
	mov.f32 	%f1757, 0f3C23D70A;
	max.f32 	%f2987, %f1756, %f1757;
	add.s32 	%r1304, %r1304, 1;
	setp.lt.s32	%p752, %r1304, %r226;
	@%p752 bra 	BB5_75;

BB5_667:
	mov.f32 	%f3087, 0f00000000;
	mov.f32 	%f3088, %f3087;
	mov.f32 	%f3089, %f3087;
	mov.f32 	%f3090, %f3087;
	mov.f32 	%f3091, %f3087;
	mov.f32 	%f3092, %f3087;
	mov.f32 	%f3093, %f3087;
	mov.f32 	%f3094, %f3087;
	mov.f32 	%f3095, %f3087;
	mov.f32 	%f3096, %f3087;
	mov.f32 	%f3097, %f3087;
	mov.f32 	%f3098, %f3087;
	mov.f32 	%f3099, %f3087;
	mov.f32 	%f3100, %f3087;
	mov.f32 	%f3101, %f3087;
	mov.f32 	%f3133, %f3087;
	@%p76 bra 	BB5_948;

	cvt.f64.f32	%fd399, %f628;
	cvt.f64.f32	%fd400, %f630;
	cvt.f64.f32	%fd401, %f629;
	cvt.f64.f32	%fd402, %f631;
	mul.f32 	%f347, %f627, 0f3F000000;
	mul.f32 	%f348, %f634, 0f3F000000;
	mul.f32 	%f1790, %f628, 0f40400000;
	cvt.f64.f32	%fd403, %f1790;
	mul.f32 	%f1791, %f633, %f633;
	mul.f32 	%f1792, %f1791, %f633;
	cvt.f64.f32	%fd404, %f1792;
	mul.f32 	%f1793, %f630, 0f40800000;
	cvt.f64.f32	%fd405, %f1793;
	cvt.f64.f32	%fd406, %f633;
	add.f64 	%fd407, %fd406, 0d4010000000000000;
	mul.f32 	%f1794, %f629, 0f40400000;
	cvt.f64.f32	%fd408, %f1794;
	mul.f32 	%f1795, %f631, 0f40800000;
	cvt.f64.f32	%fd409, %f1795;
	sub.f32 	%f349, %f3066, %f632;
	div.rn.f32 	%f350, %f349, %f633;
	cvt.f64.f32	%fd410, %f350;
	add.f64 	%fd411, %fd410, 0d4000000000000000;
	add.f64 	%fd412, %fd410, 0d4008000000000000;
	add.f64 	%fd413, %fd410, 0d4010000000000000;
	add.f32 	%f351, %f3066, %f632;
	div.rn.f32 	%f352, %f351, %f633;
	cvt.f64.f32	%fd414, %f352;
	add.f64 	%fd415, %fd414, 0d4000000000000000;
	add.f64 	%fd416, %fd414, 0d4008000000000000;
	add.f64 	%fd417, %fd414, 0d4010000000000000;
	div.rn.f32 	%f353, %f3068, 0fC0206C98;
	add.f32 	%f1796, %f349, %f349;
	div.rn.f32 	%f1797, %f1796, %f1791;
	cvt.f64.f32	%fd418, %f1797;
	cvt.f64.f32	%fd419, %f349;
	add.f64 	%fd420, %fd419, 0d4000000000000000;
	add.f64 	%fd421, %fd419, 0d4008000000000000;
	add.f32 	%f1798, %f351, %f351;
	div.rn.f32 	%f1799, %f1798, %f1791;
	cvt.f64.f32	%fd422, %f1799;
	cvt.f64.f32	%fd423, %f351;
	add.f64 	%fd424, %fd423, 0d4000000000000000;
	add.f64 	%fd425, %fd423, 0d4008000000000000;
	mov.u32 	%r988, 0;
	mov.f32 	%f3087, 0f00000000;
	mov.f32 	%f3088, %f3087;
	mov.f32 	%f3089, %f3087;
	mov.f32 	%f3090, %f3087;
	mov.f32 	%f3091, %f3087;
	mov.f32 	%f3092, %f3087;
	mov.f32 	%f3093, %f3087;
	mov.f32 	%f3094, %f3087;
	mov.f32 	%f3095, %f3087;
	mov.f32 	%f3096, %f3087;
	mov.f32 	%f3097, %f3087;
	mov.f32 	%f3098, %f3087;
	mov.f32 	%f3099, %f3087;
	mov.f32 	%f3100, %f3087;
	mov.f32 	%f3101, %f3087;
	mov.f32 	%f3133, %f3087;
	mov.u32 	%r1307, %r988;

BB5_669:
	mov.f64 	%fd889, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r992}, %fd889;
	}
	bfe.u32 	%r993, %r992, 20, 11;
	add.s32 	%r994, %r993, -1012;
	mov.u64 	%rd68, 4611686018427387904;
	shl.b64 	%rd69, %rd68, %r994;
	setp.eq.s64	%p754, %rd69, -9223372036854775808;
	abs.f64 	%fd890, %fd410;
	// Callseq Start 81
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd890;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd889;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd426, [retval0+0];
	
	//{
	}// Callseq End 81
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r148}, %fd410;
	}
	setp.lt.s32	%p755, %r148, 0;
	and.pred  	%p49, %p755, %p754;
	selp.b32	%r995, %r148, 0, %p754;
	setp.lt.s32	%p756, %r992, 0;
	or.b32  	%r996, %r995, 2146435072;
	selp.b32	%r149, %r996, %r995, %p756;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r997}, %fd411;
	}
	and.b32  	%r150, %r997, 2146435072;
	setp.gtu.f64	%p757, %fd890, 0d7FF0000000000000;
	and.b32  	%r151, %r992, 2147483647;
	setp.gt.f64	%p758, %fd890, 0d3FF0000000000000;
	selp.b32	%r998, 2146435072, 0, %p758;
	xor.b32  	%r999, %r998, 2146435072;
	selp.b32	%r1000, %r999, %r998, %p756;
	setp.eq.f32	%p759, %f350, 0fBF800000;
	selp.b32	%r152, 1072693248, %r1000, %p759;
	and.b32  	%r153, %r148, 2147483647;
	shr.s32 	%r1001, %r992, 31;
	and.b32  	%r1002, %r1001, -2146435072;
	add.s32 	%r1003, %r1002, 2146435072;
	or.b32  	%r1004, %r1003, -2147483648;
	selp.b32	%r154, %r1004, %r1003, %p49;
	mov.f64 	%fd891, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1005}, %fd891;
	}
	bfe.u32 	%r1006, %r1005, 20, 11;
	add.s32 	%r1007, %r1006, -1012;
	mov.u64 	%rd70, 4613937818241073152;
	shl.b64 	%rd71, %rd70, %r1007;
	setp.eq.s64	%p760, %rd71, -9223372036854775808;
	// Callseq Start 82
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd890;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd891;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd427, [retval0+0];
	
	//{
	}// Callseq End 82
	and.pred  	%p50, %p755, %p760;
	selp.b32	%r1008, %r148, 0, %p760;
	setp.lt.s32	%p761, %r1005, 0;
	or.b32  	%r1009, %r1008, 2146435072;
	selp.b32	%r155, %r1009, %r1008, %p761;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1010}, %fd412;
	}
	and.b32  	%r156, %r1010, 2146435072;
	and.b32  	%r157, %r1005, 2147483647;
	selp.b32	%r1011, %r999, %r998, %p761;
	selp.b32	%r158, 1072693248, %r1011, %p759;
	shr.s32 	%r1012, %r1005, 31;
	and.b32  	%r1013, %r1012, -2146435072;
	add.s32 	%r1014, %r1013, 2146435072;
	or.b32  	%r1015, %r1014, -2147483648;
	selp.b32	%r159, %r1015, %r1014, %p50;
	mov.f64 	%fd892, 0d4010000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1016}, %fd892;
	}
	bfe.u32 	%r1017, %r1016, 20, 11;
	add.s32 	%r1018, %r1017, -1012;
	mov.u64 	%rd72, 4616189618054758400;
	shl.b64 	%rd73, %rd72, %r1018;
	setp.eq.s64	%p762, %rd73, -9223372036854775808;
	// Callseq Start 83
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd890;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd892;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd428, [retval0+0];
	
	//{
	}// Callseq End 83
	and.pred  	%p51, %p755, %p762;
	selp.b32	%r1019, %r148, 0, %p762;
	setp.lt.s32	%p763, %r1016, 0;
	or.b32  	%r1020, %r1019, 2146435072;
	selp.b32	%r160, %r1020, %r1019, %p763;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1021}, %fd413;
	}
	and.b32  	%r161, %r1021, 2146435072;
	and.b32  	%r162, %r1016, 2147483647;
	selp.b32	%r1022, %r999, %r998, %p763;
	selp.b32	%r163, 1072693248, %r1022, %p759;
	shr.s32 	%r1023, %r1016, 31;
	and.b32  	%r1024, %r1023, -2146435072;
	add.s32 	%r1025, %r1024, 2146435072;
	or.b32  	%r1026, %r1025, -2147483648;
	selp.b32	%r164, %r1026, %r1025, %p51;
	abs.f64 	%fd893, %fd414;
	// Callseq Start 84
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd893;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd889;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd429, [retval0+0];
	
	//{
	}// Callseq End 84
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r165}, %fd414;
	}
	setp.lt.s32	%p764, %r165, 0;
	and.pred  	%p52, %p764, %p754;
	selp.b32	%r1027, %r165, 0, %p754;
	or.b32  	%r1028, %r1027, 2146435072;
	selp.b32	%r166, %r1028, %r1027, %p756;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1029}, %fd415;
	}
	and.b32  	%r167, %r1029, 2146435072;
	setp.gtu.f64	%p765, %fd893, 0d7FF0000000000000;
	setp.gt.f64	%p766, %fd893, 0d3FF0000000000000;
	selp.b32	%r1030, 2146435072, 0, %p766;
	xor.b32  	%r1031, %r1030, 2146435072;
	selp.b32	%r1032, %r1031, %r1030, %p756;
	setp.eq.f32	%p767, %f352, 0fBF800000;
	selp.b32	%r168, 1072693248, %r1032, %p767;
	and.b32  	%r169, %r165, 2147483647;
	selp.b32	%r170, %r1004, %r1003, %p52;
	// Callseq Start 85
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd893;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd891;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd430, [retval0+0];
	
	//{
	}// Callseq End 85
	and.pred  	%p53, %p764, %p760;
	selp.b32	%r1033, %r165, 0, %p760;
	or.b32  	%r1034, %r1033, 2146435072;
	selp.b32	%r171, %r1034, %r1033, %p761;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1035}, %fd416;
	}
	and.b32  	%r172, %r1035, 2146435072;
	selp.b32	%r1036, %r1031, %r1030, %p761;
	selp.b32	%r173, 1072693248, %r1036, %p767;
	selp.b32	%r174, %r1015, %r1014, %p53;
	// Callseq Start 86
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd893;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd892;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd431, [retval0+0];
	
	//{
	}// Callseq End 86
	and.pred  	%p54, %p764, %p762;
	selp.b32	%r1037, %r165, 0, %p762;
	or.b32  	%r1038, %r1037, 2146435072;
	selp.b32	%r175, %r1038, %r1037, %p763;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1039}, %fd417;
	}
	and.b32  	%r176, %r1039, 2146435072;
	selp.b32	%r1040, %r1031, %r1030, %p763;
	selp.b32	%r177, 1072693248, %r1040, %p767;
	selp.b32	%r178, %r1026, %r1025, %p54;
	cvt.rn.f32.s32	%f1800, %r1307;
	sub.f32 	%f1801, %f1800, %f3070;
	add.f32 	%f370, %f1801, 0f3F000000;
	add.f32 	%f371, %f1801, 0fBF000000;
	add.f32 	%f1802, %f1800, 0f3F000000;
	sub.f32 	%f372, %f1802, %f3070;
	mov.f32 	%f1803, 0f3F800000;
	cvt.rzi.f32.f32	%f1804, %f1803;
	add.f32 	%f1805, %f1804, %f1804;
	mov.f32 	%f1806, 0f40000000;
	sub.f32 	%f1807, %f1806, %f1805;
	abs.f32 	%f373, %f1807;
	add.f32 	%f1808, %f1800, 0fBF000000;
	sub.f32 	%f374, %f1808, %f3070;
	abs.f64 	%fd894, %fd419;
	// Callseq Start 87
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd894;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd889;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd432, [retval0+0];
	
	//{
	}// Callseq End 87
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r179}, %fd419;
	}
	setp.lt.s32	%p768, %r179, 0;
	and.pred  	%p55, %p768, %p754;
	selp.b32	%r1041, %r179, 0, %p754;
	or.b32  	%r1042, %r1041, 2146435072;
	selp.b32	%r180, %r1042, %r1041, %p756;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1043}, %fd420;
	}
	and.b32  	%r181, %r1043, 2146435072;
	setp.gtu.f64	%p769, %fd894, 0d7FF0000000000000;
	setp.gt.f64	%p770, %fd894, 0d3FF0000000000000;
	selp.b32	%r1044, 2146435072, 0, %p770;
	xor.b32  	%r1045, %r1044, 2146435072;
	selp.b32	%r1046, %r1045, %r1044, %p756;
	setp.eq.f32	%p771, %f349, 0fBF800000;
	selp.b32	%r182, 1072693248, %r1046, %p771;
	and.b32  	%r183, %r179, 2147483647;
	selp.b32	%r184, %r1004, %r1003, %p55;
	// Callseq Start 88
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd894;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd891;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd433, [retval0+0];
	
	//{
	}// Callseq End 88
	and.pred  	%p56, %p768, %p760;
	selp.b32	%r1047, %r179, 0, %p760;
	or.b32  	%r1048, %r1047, 2146435072;
	selp.b32	%r185, %r1048, %r1047, %p761;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1049}, %fd421;
	}
	and.b32  	%r186, %r1049, 2146435072;
	selp.b32	%r1050, %r1045, %r1044, %p761;
	selp.b32	%r187, 1072693248, %r1050, %p771;
	selp.b32	%r188, %r1015, %r1014, %p56;
	abs.f64 	%fd895, %fd406;
	// Callseq Start 89
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd895;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd892;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd434, [retval0+0];
	
	//{
	}// Callseq End 89
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r189}, %fd406;
	}
	setp.lt.s32	%p772, %r189, 0;
	and.pred  	%p57, %p772, %p762;
	selp.b32	%r1051, %r189, 0, %p762;
	or.b32  	%r1052, %r1051, 2146435072;
	selp.b32	%r190, %r1052, %r1051, %p763;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1053}, %fd407;
	}
	and.b32  	%r191, %r1053, 2146435072;
	setp.gtu.f64	%p773, %fd895, 0d7FF0000000000000;
	setp.gt.f64	%p774, %fd895, 0d3FF0000000000000;
	selp.b32	%r1054, 2146435072, 0, %p774;
	xor.b32  	%r1055, %r1054, 2146435072;
	selp.b32	%r1056, %r1055, %r1054, %p763;
	setp.eq.f32	%p775, %f633, 0fBF800000;
	selp.b32	%r192, 1072693248, %r1056, %p775;
	and.b32  	%r193, %r189, 2147483647;
	selp.b32	%r194, %r1026, %r1025, %p57;
	abs.f64 	%fd896, %fd423;
	// Callseq Start 90
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd896;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd889;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd435, [retval0+0];
	
	//{
	}// Callseq End 90
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r195}, %fd423;
	}
	setp.lt.s32	%p776, %r195, 0;
	and.pred  	%p58, %p776, %p754;
	selp.b32	%r1057, %r195, 0, %p754;
	or.b32  	%r1058, %r1057, 2146435072;
	selp.b32	%r196, %r1058, %r1057, %p756;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1059}, %fd424;
	}
	and.b32  	%r197, %r1059, 2146435072;
	setp.gtu.f64	%p777, %fd896, 0d7FF0000000000000;
	setp.gt.f64	%p778, %fd896, 0d3FF0000000000000;
	selp.b32	%r1060, 2146435072, 0, %p778;
	xor.b32  	%r1061, %r1060, 2146435072;
	selp.b32	%r1062, %r1061, %r1060, %p756;
	setp.eq.f32	%p779, %f351, 0fBF800000;
	selp.b32	%r198, 1072693248, %r1062, %p779;
	and.b32  	%r199, %r195, 2147483647;
	selp.b32	%r200, %r1004, %r1003, %p58;
	// Callseq Start 91
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd896;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd891;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd436, [retval0+0];
	
	//{
	}// Callseq End 91
	and.pred  	%p59, %p776, %p760;
	selp.b32	%r1063, %r195, 0, %p760;
	or.b32  	%r1064, %r1063, 2146435072;
	selp.b32	%r201, %r1064, %r1063, %p761;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1065}, %fd425;
	}
	and.b32  	%r202, %r1065, 2146435072;
	selp.b32	%r1066, %r1061, %r1060, %p761;
	selp.b32	%r203, 1072693248, %r1066, %p779;
	selp.b32	%r204, %r1015, %r1014, %p59;
	add.s32 	%r205, %r1307, %r6;
	setp.ne.s32	%p780, %r150, 2146435072;
	or.pred  	%p60, %p780, %p757;
	setp.ne.s32	%p781, %r156, 2146435072;
	or.pred  	%p61, %p781, %p757;
	setp.ne.s32	%p782, %r161, 2146435072;
	or.pred  	%p62, %p782, %p757;
	setp.ne.s32	%p783, %r167, 2146435072;
	or.pred  	%p63, %p783, %p765;
	setp.ne.s32	%p784, %r172, 2146435072;
	or.pred  	%p64, %p784, %p765;
	setp.ne.s32	%p785, %r176, 2146435072;
	or.pred  	%p65, %p785, %p765;
	setp.ne.s32	%p786, %r181, 2146435072;
	or.pred  	%p66, %p786, %p769;
	setp.ne.s32	%p787, %r186, 2146435072;
	or.pred  	%p67, %p787, %p769;
	setp.ne.s32	%p788, %r191, 2146435072;
	or.pred  	%p68, %p788, %p773;
	setp.ne.s32	%p789, %r197, 2146435072;
	or.pred  	%p69, %p789, %p777;
	setp.ne.s32	%p790, %r202, 2146435072;
	or.pred  	%p70, %p790, %p777;
	mov.u32 	%r1308, %r988;

BB5_670:
	mov.f64 	%fd1087, %fd426;
	@!%p49 bra 	BB5_672;
	bra.uni 	BB5_671;

BB5_671:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1067}, %fd426;
	}
	xor.b32  	%r1068, %r1067, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1069, %temp}, %fd426;
	}
	mov.b64 	%fd1087, {%r1069, %r1068};

BB5_672:
	setp.eq.f32	%p791, %f350, 0f00000000;
	@%p791 bra 	BB5_675;
	bra.uni 	BB5_673;

BB5_675:
	mov.u32 	%r1070, 0;
	mov.b64 	%fd1087, {%r1070, %r149};
	bra.uni 	BB5_676;

BB5_673:
	setp.gt.s32	%p792, %r148, -1;
	@%p792 bra 	BB5_676;

	cvt.rzi.f64.f64	%fd898, %fd889;
	setp.neu.f64	%p793, %fd898, 0d4000000000000000;
	selp.f64	%fd1087, 0dFFF8000000000000, %fd1087, %p793;

BB5_676:
	selp.f64	%fd1088, %fd1087, %fd411, %p780;
	@%p60 bra 	BB5_684;

	setp.ne.s32	%p795, %r151, 2146435072;
	@%p795 bra 	BB5_679;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1071, %temp}, %fd889;
	}
	setp.eq.s32	%p796, %r1071, 0;
	@%p796 bra 	BB5_683;
	bra.uni 	BB5_679;

BB5_683:
	mov.u32 	%r1074, 0;
	mov.b64 	%fd1088, {%r1074, %r152};
	bra.uni 	BB5_684;

BB5_679:
	setp.ne.s32	%p797, %r153, 2146435072;
	@%p797 bra 	BB5_680;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1072, %temp}, %fd410;
	}
	setp.ne.s32	%p798, %r1072, 0;
	mov.f64 	%fd1088, %fd1087;
	@%p798 bra 	BB5_684;

	mov.u32 	%r1073, 0;
	mov.b64 	%fd1088, {%r1073, %r154};
	bra.uni 	BB5_684;

BB5_680:
	mov.f64 	%fd1088, %fd1087;

BB5_684:
	mov.f64 	%fd1090, %fd427;
	@!%p50 bra 	BB5_686;
	bra.uni 	BB5_685;

BB5_685:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1075}, %fd427;
	}
	xor.b32  	%r1076, %r1075, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1077, %temp}, %fd427;
	}
	mov.b64 	%fd1090, {%r1077, %r1076};

BB5_686:
	@%p791 bra 	BB5_689;
	bra.uni 	BB5_687;

BB5_689:
	mov.u32 	%r1078, 0;
	mov.b64 	%fd1090, {%r1078, %r155};
	bra.uni 	BB5_690;

BB5_687:
	setp.gt.s32	%p800, %r148, -1;
	@%p800 bra 	BB5_690;

	cvt.rzi.f64.f64	%fd901, %fd891;
	setp.neu.f64	%p801, %fd901, 0d4008000000000000;
	selp.f64	%fd1090, 0dFFF8000000000000, %fd1090, %p801;

BB5_690:
	selp.f64	%fd1091, %fd1090, %fd412, %p781;
	@%p61 bra 	BB5_698;

	setp.ne.s32	%p803, %r157, 2146435072;
	@%p803 bra 	BB5_693;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1079, %temp}, %fd891;
	}
	setp.eq.s32	%p804, %r1079, 0;
	@%p804 bra 	BB5_697;
	bra.uni 	BB5_693;

BB5_697:
	mov.u32 	%r1082, 0;
	mov.b64 	%fd1091, {%r1082, %r158};
	bra.uni 	BB5_698;

BB5_693:
	setp.ne.s32	%p805, %r153, 2146435072;
	@%p805 bra 	BB5_694;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1080, %temp}, %fd410;
	}
	setp.ne.s32	%p806, %r1080, 0;
	mov.f64 	%fd1091, %fd1090;
	@%p806 bra 	BB5_698;

	mov.u32 	%r1081, 0;
	mov.b64 	%fd1091, {%r1081, %r159};
	bra.uni 	BB5_698;

BB5_694:
	mov.f64 	%fd1091, %fd1090;

BB5_698:
	setp.eq.f32	%p807, %f350, 0f3F800000;
	selp.f64	%fd903, 0d3FF0000000000000, %fd1091, %p807;
	add.f64 	%fd904, %fd1088, 0d3FF0000000000000;
	selp.f64	%fd905, 0d4000000000000000, %fd904, %p807;
	fma.rn.f64 	%fd455, %fd399, %fd903, %fd905;
	mov.f64 	%fd1093, %fd428;
	@!%p51 bra 	BB5_700;
	bra.uni 	BB5_699;

BB5_699:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1083}, %fd428;
	}
	xor.b32  	%r1084, %r1083, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1085, %temp}, %fd428;
	}
	mov.b64 	%fd1093, {%r1085, %r1084};

BB5_700:
	@%p791 bra 	BB5_703;
	bra.uni 	BB5_701;

BB5_703:
	mov.u32 	%r1086, 0;
	mov.b64 	%fd1093, {%r1086, %r160};
	bra.uni 	BB5_704;

BB5_701:
	setp.gt.s32	%p809, %r148, -1;
	@%p809 bra 	BB5_704;

	cvt.rzi.f64.f64	%fd907, %fd892;
	setp.neu.f64	%p810, %fd907, 0d4010000000000000;
	selp.f64	%fd1093, 0dFFF8000000000000, %fd1093, %p810;

BB5_704:
	selp.f64	%fd1094, %fd1093, %fd413, %p782;
	@%p62 bra 	BB5_712;

	setp.ne.s32	%p812, %r162, 2146435072;
	@%p812 bra 	BB5_707;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1087, %temp}, %fd892;
	}
	setp.eq.s32	%p813, %r1087, 0;
	@%p813 bra 	BB5_711;
	bra.uni 	BB5_707;

BB5_711:
	mov.u32 	%r1090, 0;
	mov.b64 	%fd1094, {%r1090, %r163};
	bra.uni 	BB5_712;

BB5_707:
	setp.ne.s32	%p814, %r153, 2146435072;
	@%p814 bra 	BB5_708;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1088, %temp}, %fd410;
	}
	setp.ne.s32	%p815, %r1088, 0;
	mov.f64 	%fd1094, %fd1093;
	@%p815 bra 	BB5_712;

	mov.u32 	%r1089, 0;
	mov.b64 	%fd1094, {%r1089, %r164};
	bra.uni 	BB5_712;

BB5_708:
	mov.f64 	%fd1094, %fd1093;

BB5_712:
	selp.f64	%fd909, 0d3FF0000000000000, %fd1094, %p807;
	fma.rn.f64 	%fd465, %fd400, %fd909, %fd455;
	mov.f64 	%fd1096, %fd429;
	@!%p52 bra 	BB5_714;
	bra.uni 	BB5_713;

BB5_713:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1091}, %fd429;
	}
	xor.b32  	%r1092, %r1091, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1093, %temp}, %fd429;
	}
	mov.b64 	%fd1096, {%r1093, %r1092};

BB5_714:
	setp.eq.f32	%p817, %f352, 0f00000000;
	@%p817 bra 	BB5_717;
	bra.uni 	BB5_715;

BB5_717:
	mov.u32 	%r1094, 0;
	mov.b64 	%fd1096, {%r1094, %r166};
	bra.uni 	BB5_718;

BB5_715:
	setp.gt.s32	%p818, %r165, -1;
	@%p818 bra 	BB5_718;

	cvt.rzi.f64.f64	%fd911, %fd889;
	setp.neu.f64	%p819, %fd911, 0d4000000000000000;
	selp.f64	%fd1096, 0dFFF8000000000000, %fd1096, %p819;

BB5_718:
	selp.f64	%fd1097, %fd1096, %fd415, %p783;
	@%p63 bra 	BB5_726;

	setp.ne.s32	%p821, %r151, 2146435072;
	@%p821 bra 	BB5_721;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1095, %temp}, %fd889;
	}
	setp.eq.s32	%p822, %r1095, 0;
	@%p822 bra 	BB5_725;
	bra.uni 	BB5_721;

BB5_725:
	mov.u32 	%r1098, 0;
	mov.b64 	%fd1097, {%r1098, %r168};
	bra.uni 	BB5_726;

BB5_721:
	setp.ne.s32	%p823, %r169, 2146435072;
	@%p823 bra 	BB5_722;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1096, %temp}, %fd414;
	}
	setp.ne.s32	%p824, %r1096, 0;
	mov.f64 	%fd1097, %fd1096;
	@%p824 bra 	BB5_726;

	mov.u32 	%r1097, 0;
	mov.b64 	%fd1097, {%r1097, %r170};
	bra.uni 	BB5_726;

BB5_722:
	mov.f64 	%fd1097, %fd1096;

BB5_726:
	mov.f64 	%fd1099, %fd430;
	@!%p53 bra 	BB5_728;
	bra.uni 	BB5_727;

BB5_727:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1099}, %fd430;
	}
	xor.b32  	%r1100, %r1099, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1101, %temp}, %fd430;
	}
	mov.b64 	%fd1099, {%r1101, %r1100};

BB5_728:
	@%p817 bra 	BB5_731;
	bra.uni 	BB5_729;

BB5_731:
	mov.u32 	%r1102, 0;
	mov.b64 	%fd1099, {%r1102, %r171};
	bra.uni 	BB5_732;

BB5_729:
	setp.gt.s32	%p826, %r165, -1;
	@%p826 bra 	BB5_732;

	cvt.rzi.f64.f64	%fd914, %fd891;
	setp.neu.f64	%p827, %fd914, 0d4008000000000000;
	selp.f64	%fd1099, 0dFFF8000000000000, %fd1099, %p827;

BB5_732:
	selp.f64	%fd1100, %fd1099, %fd416, %p784;
	@%p64 bra 	BB5_740;

	setp.ne.s32	%p829, %r157, 2146435072;
	@%p829 bra 	BB5_735;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1103, %temp}, %fd891;
	}
	setp.eq.s32	%p830, %r1103, 0;
	@%p830 bra 	BB5_739;
	bra.uni 	BB5_735;

BB5_739:
	mov.u32 	%r1106, 0;
	mov.b64 	%fd1100, {%r1106, %r173};
	bra.uni 	BB5_740;

BB5_735:
	setp.ne.s32	%p831, %r169, 2146435072;
	@%p831 bra 	BB5_736;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1104, %temp}, %fd414;
	}
	setp.ne.s32	%p832, %r1104, 0;
	mov.f64 	%fd1100, %fd1099;
	@%p832 bra 	BB5_740;

	mov.u32 	%r1105, 0;
	mov.b64 	%fd1100, {%r1105, %r174};
	bra.uni 	BB5_740;

BB5_736:
	mov.f64 	%fd1100, %fd1099;

BB5_740:
	setp.eq.f32	%p833, %f352, 0f3F800000;
	selp.f64	%fd916, 0d3FF0000000000000, %fd1100, %p833;
	add.f64 	%fd917, %fd1097, 0d3FF0000000000000;
	selp.f64	%fd918, 0d4000000000000000, %fd917, %p833;
	fma.rn.f64 	%fd484, %fd401, %fd916, %fd918;
	mov.f64 	%fd1102, %fd431;
	@!%p54 bra 	BB5_742;
	bra.uni 	BB5_741;

BB5_741:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1107}, %fd431;
	}
	xor.b32  	%r1108, %r1107, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1109, %temp}, %fd431;
	}
	mov.b64 	%fd1102, {%r1109, %r1108};

BB5_742:
	@%p817 bra 	BB5_745;
	bra.uni 	BB5_743;

BB5_745:
	mov.u32 	%r1110, 0;
	mov.b64 	%fd1102, {%r1110, %r175};
	bra.uni 	BB5_746;

BB5_743:
	setp.gt.s32	%p835, %r165, -1;
	@%p835 bra 	BB5_746;

	cvt.rzi.f64.f64	%fd920, %fd892;
	setp.neu.f64	%p836, %fd920, 0d4010000000000000;
	selp.f64	%fd1102, 0dFFF8000000000000, %fd1102, %p836;

BB5_746:
	selp.f64	%fd1103, %fd1102, %fd417, %p785;
	@%p65 bra 	BB5_754;

	setp.ne.s32	%p838, %r162, 2146435072;
	@%p838 bra 	BB5_749;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1111, %temp}, %fd892;
	}
	setp.eq.s32	%p839, %r1111, 0;
	@%p839 bra 	BB5_753;
	bra.uni 	BB5_749;

BB5_753:
	mov.u32 	%r1114, 0;
	mov.b64 	%fd1103, {%r1114, %r177};
	bra.uni 	BB5_754;

BB5_749:
	setp.ne.s32	%p840, %r169, 2146435072;
	@%p840 bra 	BB5_750;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1112, %temp}, %fd414;
	}
	setp.ne.s32	%p841, %r1112, 0;
	mov.f64 	%fd1103, %fd1102;
	@%p841 bra 	BB5_754;

	mov.u32 	%r1113, 0;
	mov.b64 	%fd1103, {%r1113, %r178};
	bra.uni 	BB5_754;

BB5_750:
	mov.f64 	%fd1103, %fd1102;

BB5_754:
	selp.f64	%fd922, 0d3FF0000000000000, %fd1103, %p833;
	fma.rn.f64 	%fd923, %fd402, %fd922, %fd484;
	cvt.rn.f32.f64	%f1809, %fd923;
	cvt.rn.f32.f64	%f1810, %fd465;
	sqrt.rn.f32 	%f391, %f1810;
	mul.f32 	%f392, %f391, %f627;
	sqrt.rn.f32 	%f393, %f1809;
	mul.f32 	%f394, %f393, %f634;
	mov.f32 	%f1811, 0f3F000000;
	div.rn.f32 	%f1812, %f1811, %f392;
	div.rn.f32 	%f1813, %f1812, %f392;
	sqrt.rn.f32 	%f395, %f1813;
	mul.f32 	%f396, %f370, %f395;
	abs.f32 	%f397, %f396;
	setp.ltu.f32	%p843, %f397, 0f3F800000;
	@%p843 bra 	BB5_756;
	bra.uni 	BB5_755;

BB5_756:
	mul.f32 	%f1832, %f396, %f396;
	mov.f32 	%f1833, 0f3BA0C9F8;
	mov.f32 	%f1834, 0fBA1268FB;
	fma.rn.f32 	%f1835, %f1834, %f1832, %f1833;
	mov.f32 	%f1836, 0fBCDABFD4;
	fma.rn.f32 	%f1837, %f1835, %f1832, %f1836;
	mov.f32 	%f1838, 0f3DE70331;
	fma.rn.f32 	%f1839, %f1837, %f1832, %f1838;
	mov.f32 	%f1840, 0fBEC09330;
	fma.rn.f32 	%f1841, %f1839, %f1832, %f1840;
	mov.f32 	%f1842, 0f3F906EBA;
	fma.rn.f32 	%f1843, %f1841, %f1832, %f1842;
	mul.f32 	%f3103, %f396, %f1843;
	bra.uni 	BB5_757;

BB5_755:
	mov.f32 	%f1814, 0f3A03BB71;
	mov.f32 	%f1815, 0fB7B730FB;
	fma.rn.f32 	%f1816, %f1815, %f397, %f1814;
	mov.f32 	%f1817, 0fBBACA3B3;
	fma.rn.f32 	%f1818, %f1816, %f397, %f1817;
	mov.f32 	%f1819, 0f3D0A7445;
	fma.rn.f32 	%f1820, %f1818, %f397, %f1819;
	mov.f32 	%f1821, 0fBE1B3B75;
	fma.rn.f32 	%f1822, %f1820, %f397, %f1821;
	mov.f32 	%f1823, 0fBF6B385A;
	fma.rn.f32 	%f1824, %f1822, %f397, %f1823;
	mov.f32 	%f1825, 0fBFD0316E;
	fma.rn.f32 	%f1826, %f1824, %f397, %f1825;
	mov.f32 	%f1827, 0fBA031CCE;
	fma.rn.f32 	%f1828, %f1826, %f397, %f1827;
	ex2.approx.ftz.f32 	%f1829, %f1828;
	sub.f32 	%f1831, %f1803, %f1829;
	mov.b32 	 %r1115, %f1831;
	setp.ltu.f32	%p844, %f397, 0f407AD445;
	selp.b32	%r1116, %r1115, 1065353216, %p844;
	mov.b32 	 %r1117, %f396;
	and.b32  	%r1118, %r1117, -2147483648;
	or.b32  	%r1119, %r1116, %r1118;
	mov.b32 	 %f3103, %r1119;

BB5_757:
	mul.f32 	%f401, %f371, %f395;
	abs.f32 	%f402, %f401;
	setp.ltu.f32	%p845, %f402, 0f3F800000;
	@%p845 bra 	BB5_759;
	bra.uni 	BB5_758;

BB5_759:
	mul.f32 	%f1862, %f401, %f401;
	mov.f32 	%f1863, 0f3BA0C9F8;
	mov.f32 	%f1864, 0fBA1268FB;
	fma.rn.f32 	%f1865, %f1864, %f1862, %f1863;
	mov.f32 	%f1866, 0fBCDABFD4;
	fma.rn.f32 	%f1867, %f1865, %f1862, %f1866;
	mov.f32 	%f1868, 0f3DE70331;
	fma.rn.f32 	%f1869, %f1867, %f1862, %f1868;
	mov.f32 	%f1870, 0fBEC09330;
	fma.rn.f32 	%f1871, %f1869, %f1862, %f1870;
	mov.f32 	%f1872, 0f3F906EBA;
	fma.rn.f32 	%f1873, %f1871, %f1862, %f1872;
	mul.f32 	%f3104, %f401, %f1873;
	bra.uni 	BB5_760;

BB5_758:
	mov.f32 	%f1844, 0f3A03BB71;
	mov.f32 	%f1845, 0fB7B730FB;
	fma.rn.f32 	%f1846, %f1845, %f402, %f1844;
	mov.f32 	%f1847, 0fBBACA3B3;
	fma.rn.f32 	%f1848, %f1846, %f402, %f1847;
	mov.f32 	%f1849, 0f3D0A7445;
	fma.rn.f32 	%f1850, %f1848, %f402, %f1849;
	mov.f32 	%f1851, 0fBE1B3B75;
	fma.rn.f32 	%f1852, %f1850, %f402, %f1851;
	mov.f32 	%f1853, 0fBF6B385A;
	fma.rn.f32 	%f1854, %f1852, %f402, %f1853;
	mov.f32 	%f1855, 0fBFD0316E;
	fma.rn.f32 	%f1856, %f1854, %f402, %f1855;
	mov.f32 	%f1857, 0fBA031CCE;
	fma.rn.f32 	%f1858, %f1856, %f402, %f1857;
	ex2.approx.ftz.f32 	%f1859, %f1858;
	sub.f32 	%f1861, %f1803, %f1859;
	mov.b32 	 %r1120, %f1861;
	setp.ltu.f32	%p846, %f402, 0f407AD445;
	selp.b32	%r1121, %r1120, 1065353216, %p846;
	mov.b32 	 %r1122, %f401;
	and.b32  	%r1123, %r1122, -2147483648;
	or.b32  	%r1124, %r1121, %r1123;
	mov.b32 	 %f3104, %r1124;

BB5_760:
	sub.f32 	%f1874, %f3103, %f3104;
	mul.f32 	%f406, %f1874, 0f3F000000;
	div.rn.f32 	%f1876, %f1811, %f394;
	div.rn.f32 	%f1877, %f1876, %f394;
	cvt.rn.f32.s32	%f407, %r1308;
	sub.f32 	%f408, %f407, %f3069;
	add.f32 	%f409, %f408, 0f3F000000;
	sqrt.rn.f32 	%f410, %f1877;
	mul.f32 	%f411, %f409, %f410;
	abs.f32 	%f412, %f411;
	setp.ltu.f32	%p847, %f412, 0f3F800000;
	@%p847 bra 	BB5_762;
	bra.uni 	BB5_761;

BB5_762:
	mul.f32 	%f1896, %f411, %f411;
	mov.f32 	%f1897, 0f3BA0C9F8;
	mov.f32 	%f1898, 0fBA1268FB;
	fma.rn.f32 	%f1899, %f1898, %f1896, %f1897;
	mov.f32 	%f1900, 0fBCDABFD4;
	fma.rn.f32 	%f1901, %f1899, %f1896, %f1900;
	mov.f32 	%f1902, 0f3DE70331;
	fma.rn.f32 	%f1903, %f1901, %f1896, %f1902;
	mov.f32 	%f1904, 0fBEC09330;
	fma.rn.f32 	%f1905, %f1903, %f1896, %f1904;
	mov.f32 	%f1906, 0f3F906EBA;
	fma.rn.f32 	%f1907, %f1905, %f1896, %f1906;
	mul.f32 	%f3105, %f411, %f1907;
	bra.uni 	BB5_763;

BB5_761:
	mov.f32 	%f1878, 0f3A03BB71;
	mov.f32 	%f1879, 0fB7B730FB;
	fma.rn.f32 	%f1880, %f1879, %f412, %f1878;
	mov.f32 	%f1881, 0fBBACA3B3;
	fma.rn.f32 	%f1882, %f1880, %f412, %f1881;
	mov.f32 	%f1883, 0f3D0A7445;
	fma.rn.f32 	%f1884, %f1882, %f412, %f1883;
	mov.f32 	%f1885, 0fBE1B3B75;
	fma.rn.f32 	%f1886, %f1884, %f412, %f1885;
	mov.f32 	%f1887, 0fBF6B385A;
	fma.rn.f32 	%f1888, %f1886, %f412, %f1887;
	mov.f32 	%f1889, 0fBFD0316E;
	fma.rn.f32 	%f1890, %f1888, %f412, %f1889;
	mov.f32 	%f1891, 0fBA031CCE;
	fma.rn.f32 	%f1892, %f1890, %f412, %f1891;
	ex2.approx.ftz.f32 	%f1893, %f1892;
	sub.f32 	%f1895, %f1803, %f1893;
	mov.b32 	 %r1125, %f1895;
	setp.ltu.f32	%p848, %f412, 0f407AD445;
	selp.b32	%r1126, %r1125, 1065353216, %p848;
	mov.b32 	 %r1127, %f411;
	and.b32  	%r1128, %r1127, -2147483648;
	or.b32  	%r1129, %r1126, %r1128;
	mov.b32 	 %f3105, %r1129;

BB5_763:
	add.f32 	%f416, %f408, 0fBF000000;
	mul.f32 	%f417, %f416, %f410;
	abs.f32 	%f418, %f417;
	setp.ltu.f32	%p849, %f418, 0f3F800000;
	@%p849 bra 	BB5_765;
	bra.uni 	BB5_764;

BB5_765:
	mul.f32 	%f1926, %f417, %f417;
	mov.f32 	%f1927, 0f3BA0C9F8;
	mov.f32 	%f1928, 0fBA1268FB;
	fma.rn.f32 	%f1929, %f1928, %f1926, %f1927;
	mov.f32 	%f1930, 0fBCDABFD4;
	fma.rn.f32 	%f1931, %f1929, %f1926, %f1930;
	mov.f32 	%f1932, 0f3DE70331;
	fma.rn.f32 	%f1933, %f1931, %f1926, %f1932;
	mov.f32 	%f1934, 0fBEC09330;
	fma.rn.f32 	%f1935, %f1933, %f1926, %f1934;
	mov.f32 	%f1936, 0f3F906EBA;
	fma.rn.f32 	%f1937, %f1935, %f1926, %f1936;
	mul.f32 	%f3106, %f417, %f1937;
	bra.uni 	BB5_766;

BB5_764:
	mov.f32 	%f1908, 0f3A03BB71;
	mov.f32 	%f1909, 0fB7B730FB;
	fma.rn.f32 	%f1910, %f1909, %f418, %f1908;
	mov.f32 	%f1911, 0fBBACA3B3;
	fma.rn.f32 	%f1912, %f1910, %f418, %f1911;
	mov.f32 	%f1913, 0f3D0A7445;
	fma.rn.f32 	%f1914, %f1912, %f418, %f1913;
	mov.f32 	%f1915, 0fBE1B3B75;
	fma.rn.f32 	%f1916, %f1914, %f418, %f1915;
	mov.f32 	%f1917, 0fBF6B385A;
	fma.rn.f32 	%f1918, %f1916, %f418, %f1917;
	mov.f32 	%f1919, 0fBFD0316E;
	fma.rn.f32 	%f1920, %f1918, %f418, %f1919;
	mov.f32 	%f1921, 0fBA031CCE;
	fma.rn.f32 	%f1922, %f1920, %f418, %f1921;
	ex2.approx.ftz.f32 	%f1923, %f1922;
	sub.f32 	%f1925, %f1803, %f1923;
	mov.b32 	 %r1130, %f1925;
	setp.ltu.f32	%p850, %f418, 0f407AD445;
	selp.b32	%r1131, %r1130, 1065353216, %p850;
	mov.b32 	 %r1132, %f417;
	and.b32  	%r1133, %r1132, -2147483648;
	or.b32  	%r1134, %r1131, %r1133;
	mov.b32 	 %f3106, %r1134;

BB5_766:
	sub.f32 	%f1940, %f3105, %f3106;
	mul.f32 	%f422, %f1940, 0f3F000000;
	div.rn.f32 	%f423, %f372, %f392;
	abs.f32 	%f424, %f423;
	setp.lt.f32	%p851, %f424, 0f00800000;
	mul.f32 	%f1941, %f424, 0f4B800000;
	selp.f32	%f1942, 0fC3170000, 0fC2FE0000, %p851;
	selp.f32	%f1943, %f1941, %f424, %p851;
	mov.b32 	 %r1135, %f1943;
	and.b32  	%r1136, %r1135, 8388607;
	or.b32  	%r1137, %r1136, 1065353216;
	mov.b32 	 %f1944, %r1137;
	shr.u32 	%r1138, %r1135, 23;
	cvt.rn.f32.u32	%f1945, %r1138;
	add.f32 	%f1946, %f1942, %f1945;
	setp.gt.f32	%p852, %f1944, 0f3FB504F3;
	mul.f32 	%f1947, %f1944, 0f3F000000;
	add.f32 	%f1948, %f1946, 0f3F800000;
	selp.f32	%f1949, %f1947, %f1944, %p852;
	selp.f32	%f1950, %f1948, %f1946, %p852;
	add.f32 	%f425, %f1949, 0fBF800000;
	add.f32 	%f1939, %f1949, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1938,%f1939;
	// inline asm
	add.f32 	%f427, %f425, %f425;
	mul.f32 	%f1951, %f1938, %f427;
	mul.f32 	%f1952, %f1951, %f1951;
	mov.f32 	%f1953, 0f3C4CAF63;
	mov.f32 	%f1954, 0f3B18F0FE;
	fma.rn.f32 	%f1955, %f1954, %f1952, %f1953;
	mov.f32 	%f1956, 0f3DAAAABD;
	fma.rn.f32 	%f1957, %f1955, %f1952, %f1956;
	mul.rn.f32 	%f1958, %f1957, %f1952;
	mul.rn.f32 	%f1959, %f1958, %f1951;
	sub.f32 	%f1960, %f425, %f1951;
	neg.f32 	%f1961, %f1951;
	add.f32 	%f1962, %f1960, %f1960;
	fma.rn.f32 	%f1963, %f1961, %f425, %f1962;
	mul.rn.f32 	%f1964, %f1938, %f1963;
	add.f32 	%f1965, %f1959, %f1951;
	sub.f32 	%f1966, %f1951, %f1965;
	add.f32 	%f1967, %f1959, %f1966;
	add.f32 	%f1968, %f1964, %f1967;
	add.f32 	%f1969, %f1965, %f1968;
	sub.f32 	%f1970, %f1965, %f1969;
	add.f32 	%f1971, %f1968, %f1970;
	mov.f32 	%f1972, 0f3F317200;
	mul.rn.f32 	%f428, %f1950, %f1972;
	mov.f32 	%f1973, 0f35BFBE8E;
	mul.rn.f32 	%f429, %f1950, %f1973;
	add.f32 	%f1974, %f428, %f1969;
	sub.f32 	%f1975, %f428, %f1974;
	add.f32 	%f1976, %f1969, %f1975;
	add.f32 	%f1977, %f1971, %f1976;
	add.f32 	%f1978, %f429, %f1977;
	add.f32 	%f1979, %f1974, %f1978;
	sub.f32 	%f1980, %f1974, %f1979;
	add.f32 	%f1981, %f1978, %f1980;
	mul.rn.f32 	%f1983, %f1806, %f1979;
	neg.f32 	%f1984, %f1983;
	fma.rn.f32 	%f1985, %f1806, %f1979, %f1984;
	fma.rn.f32 	%f1986, %f1806, %f1981, %f1985;
	mov.f32 	%f1987, 0f00000000;
	fma.rn.f32 	%f1988, %f1987, %f1979, %f1986;
	add.rn.f32 	%f1989, %f1983, %f1988;
	neg.f32 	%f1990, %f1989;
	add.rn.f32 	%f1991, %f1983, %f1990;
	add.rn.f32 	%f1992, %f1991, %f1988;
	mov.b32 	 %r1139, %f1989;
	setp.eq.s32	%p853, %r1139, 1118925336;
	add.s32 	%r1140, %r1139, -1;
	mov.b32 	 %f1993, %r1140;
	add.f32 	%f1994, %f1992, 0f37000000;
	selp.f32	%f1995, %f1993, %f1989, %p853;
	selp.f32	%f430, %f1994, %f1992, %p853;
	mul.f32 	%f1996, %f1995, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1997, %f1996;
	mov.f32 	%f1998, 0fBF317200;
	fma.rn.f32 	%f1999, %f1997, %f1998, %f1995;
	mov.f32 	%f2000, 0fB5BFBE8E;
	fma.rn.f32 	%f2001, %f1997, %f2000, %f1999;
	mul.f32 	%f2002, %f2001, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2003, %f2002;
	add.f32 	%f2004, %f1997, 0f00000000;
	ex2.approx.f32 	%f2005, %f2004;
	mul.f32 	%f2006, %f2003, %f2005;
	setp.lt.f32	%p854, %f1995, 0fC2D20000;
	selp.f32	%f2007, 0f00000000, %f2006, %p854;
	setp.gt.f32	%p855, %f1995, 0f42D20000;
	selp.f32	%f3107, 0f7F800000, %f2007, %p855;
	setp.eq.f32	%p856, %f3107, 0f7F800000;
	@%p856 bra 	BB5_768;

	fma.rn.f32 	%f3107, %f3107, %f430, %f3107;

BB5_768:
	setp.lt.f32	%p857, %f423, 0f00000000;
	setp.eq.f32	%p858, %f373, 0f3F800000;
	and.pred  	%p71, %p857, %p858;
	mov.b32 	 %r1141, %f3107;
	xor.b32  	%r1142, %r1141, -2147483648;
	mov.b32 	 %f2008, %r1142;
	selp.f32	%f3109, %f2008, %f3107, %p71;
	setp.eq.f32	%p859, %f423, 0f00000000;
	@%p859 bra 	BB5_771;
	bra.uni 	BB5_769;

BB5_771:
	add.f32 	%f2011, %f423, %f423;
	selp.f32	%f3109, %f2011, 0f00000000, %p858;
	bra.uni 	BB5_772;

BB5_769:
	setp.geu.f32	%p860, %f423, 0f00000000;
	@%p860 bra 	BB5_772;

	cvt.rzi.f32.f32	%f2010, %f1806;
	setp.neu.f32	%p861, %f2010, 0f40000000;
	selp.f32	%f3109, 0f7FFFFFFF, %f3109, %p861;

BB5_772:
	add.f32 	%f2012, %f424, 0f40000000;
	mov.b32 	 %r207, %f2012;
	setp.lt.s32	%p863, %r207, 2139095040;
	@%p863 bra 	BB5_777;

	setp.gtu.f32	%p864, %f424, 0f7F800000;
	@%p864 bra 	BB5_776;
	bra.uni 	BB5_774;

BB5_776:
	add.f32 	%f3109, %f423, 0f40000000;
	bra.uni 	BB5_777;

BB5_774:
	setp.neu.f32	%p865, %f424, 0f7F800000;
	@%p865 bra 	BB5_777;

	selp.f32	%f3109, 0fFF800000, 0f7F800000, %p71;

BB5_777:
	mul.f32 	%f2015, %f3109, 0fBF000000;
	setp.eq.f32	%p866, %f423, 0f3F800000;
	selp.f32	%f2016, 0fBF000000, %f2015, %p866;
	mul.f32 	%f2017, %f2016, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2018, %f2017;
	fma.rn.f32 	%f2020, %f2018, %f1998, %f2016;
	fma.rn.f32 	%f2022, %f2018, %f2000, %f2020;
	mul.f32 	%f2023, %f2022, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2024, %f2023;
	add.f32 	%f2025, %f2018, 0f00000000;
	ex2.approx.f32 	%f2026, %f2025;
	mul.f32 	%f2027, %f2024, %f2026;
	setp.lt.f32	%p867, %f2016, 0fC2D20000;
	selp.f32	%f2028, 0f00000000, %f2027, %p867;
	setp.gt.f32	%p868, %f2016, 0f42D20000;
	selp.f32	%f441, 0f7F800000, %f2028, %p868;
	div.rn.f32 	%f442, %f374, %f392;
	abs.f32 	%f443, %f442;
	setp.lt.f32	%p869, %f443, 0f00800000;
	mul.f32 	%f2029, %f443, 0f4B800000;
	selp.f32	%f2030, 0fC3170000, 0fC2FE0000, %p869;
	selp.f32	%f2031, %f2029, %f443, %p869;
	mov.b32 	 %r1143, %f2031;
	and.b32  	%r1144, %r1143, 8388607;
	or.b32  	%r1145, %r1144, 1065353216;
	mov.b32 	 %f2032, %r1145;
	shr.u32 	%r1146, %r1143, 23;
	cvt.rn.f32.u32	%f2033, %r1146;
	add.f32 	%f2034, %f2030, %f2033;
	setp.gt.f32	%p870, %f2032, 0f3FB504F3;
	mul.f32 	%f2035, %f2032, 0f3F000000;
	add.f32 	%f2036, %f2034, 0f3F800000;
	selp.f32	%f2037, %f2035, %f2032, %p870;
	selp.f32	%f2038, %f2036, %f2034, %p870;
	add.f32 	%f444, %f2037, 0fBF800000;
	add.f32 	%f2014, %f2037, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f2013,%f2014;
	// inline asm
	add.f32 	%f446, %f444, %f444;
	mul.f32 	%f2039, %f2013, %f446;
	mul.f32 	%f2040, %f2039, %f2039;
	fma.rn.f32 	%f2043, %f1954, %f2040, %f1953;
	fma.rn.f32 	%f2045, %f2043, %f2040, %f1956;
	mul.rn.f32 	%f2046, %f2045, %f2040;
	mul.rn.f32 	%f2047, %f2046, %f2039;
	sub.f32 	%f2048, %f444, %f2039;
	neg.f32 	%f2049, %f2039;
	add.f32 	%f2050, %f2048, %f2048;
	fma.rn.f32 	%f2051, %f2049, %f444, %f2050;
	mul.rn.f32 	%f2052, %f2013, %f2051;
	add.f32 	%f2053, %f2047, %f2039;
	sub.f32 	%f2054, %f2039, %f2053;
	add.f32 	%f2055, %f2047, %f2054;
	add.f32 	%f2056, %f2052, %f2055;
	add.f32 	%f2057, %f2053, %f2056;
	sub.f32 	%f2058, %f2053, %f2057;
	add.f32 	%f2059, %f2056, %f2058;
	mul.rn.f32 	%f447, %f2038, %f1972;
	mul.rn.f32 	%f448, %f2038, %f1973;
	add.f32 	%f2062, %f447, %f2057;
	sub.f32 	%f2063, %f447, %f2062;
	add.f32 	%f2064, %f2057, %f2063;
	add.f32 	%f2065, %f2059, %f2064;
	add.f32 	%f2066, %f448, %f2065;
	add.f32 	%f2067, %f2062, %f2066;
	sub.f32 	%f2068, %f2062, %f2067;
	add.f32 	%f2069, %f2066, %f2068;
	mul.rn.f32 	%f2071, %f1806, %f2067;
	neg.f32 	%f2072, %f2071;
	fma.rn.f32 	%f2073, %f1806, %f2067, %f2072;
	fma.rn.f32 	%f2074, %f1806, %f2069, %f2073;
	fma.rn.f32 	%f2076, %f1987, %f2067, %f2074;
	add.rn.f32 	%f2077, %f2071, %f2076;
	neg.f32 	%f2078, %f2077;
	add.rn.f32 	%f2079, %f2071, %f2078;
	add.rn.f32 	%f2080, %f2079, %f2076;
	mov.b32 	 %r1147, %f2077;
	setp.eq.s32	%p871, %r1147, 1118925336;
	add.s32 	%r1148, %r1147, -1;
	mov.b32 	 %f2081, %r1148;
	add.f32 	%f2082, %f2080, 0f37000000;
	selp.f32	%f2083, %f2081, %f2077, %p871;
	selp.f32	%f449, %f2082, %f2080, %p871;
	mul.f32 	%f2084, %f2083, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2085, %f2084;
	fma.rn.f32 	%f2086, %f2085, %f1998, %f2083;
	fma.rn.f32 	%f2087, %f2085, %f2000, %f2086;
	mul.f32 	%f2088, %f2087, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2089, %f2088;
	add.f32 	%f2090, %f2085, 0f00000000;
	ex2.approx.f32 	%f2091, %f2090;
	mul.f32 	%f2092, %f2089, %f2091;
	setp.lt.f32	%p872, %f2083, 0fC2D20000;
	selp.f32	%f2093, 0f00000000, %f2092, %p872;
	setp.gt.f32	%p873, %f2083, 0f42D20000;
	selp.f32	%f3110, 0f7F800000, %f2093, %p873;
	setp.eq.f32	%p874, %f3110, 0f7F800000;
	@%p874 bra 	BB5_779;

	fma.rn.f32 	%f3110, %f3110, %f449, %f3110;

BB5_779:
	setp.lt.f32	%p875, %f442, 0f00000000;
	and.pred  	%p72, %p875, %p858;
	mov.b32 	 %r1149, %f3110;
	xor.b32  	%r1150, %r1149, -2147483648;
	mov.b32 	 %f2094, %r1150;
	selp.f32	%f3112, %f2094, %f3110, %p72;
	setp.eq.f32	%p877, %f442, 0f00000000;
	@%p877 bra 	BB5_782;
	bra.uni 	BB5_780;

BB5_782:
	add.f32 	%f2097, %f442, %f442;
	selp.f32	%f3112, %f2097, 0f00000000, %p858;
	bra.uni 	BB5_783;

BB5_780:
	setp.geu.f32	%p878, %f442, 0f00000000;
	@%p878 bra 	BB5_783;

	cvt.rzi.f32.f32	%f2096, %f1806;
	setp.neu.f32	%p879, %f2096, 0f40000000;
	selp.f32	%f3112, 0f7FFFFFFF, %f3112, %p879;

BB5_783:
	add.f32 	%f2098, %f443, 0f40000000;
	mov.b32 	 %r208, %f2098;
	setp.lt.s32	%p881, %r208, 2139095040;
	@%p881 bra 	BB5_788;

	setp.gtu.f32	%p882, %f443, 0f7F800000;
	@%p882 bra 	BB5_787;
	bra.uni 	BB5_785;

BB5_787:
	add.f32 	%f3112, %f442, 0f40000000;
	bra.uni 	BB5_788;

BB5_785:
	setp.neu.f32	%p883, %f443, 0f7F800000;
	@%p883 bra 	BB5_788;

	selp.f32	%f3112, 0fFF800000, 0f7F800000, %p72;

BB5_788:
	mul.f32 	%f2101, %f3112, 0fBF000000;
	setp.eq.f32	%p884, %f442, 0f3F800000;
	selp.f32	%f2102, 0fBF000000, %f2101, %p884;
	mul.f32 	%f2103, %f2102, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2104, %f2103;
	fma.rn.f32 	%f2106, %f2104, %f1998, %f2102;
	fma.rn.f32 	%f2108, %f2104, %f2000, %f2106;
	mul.f32 	%f2109, %f2108, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2110, %f2109;
	add.f32 	%f2111, %f2104, 0f00000000;
	ex2.approx.f32 	%f2112, %f2111;
	mul.f32 	%f2113, %f2110, %f2112;
	setp.lt.f32	%p885, %f2102, 0fC2D20000;
	selp.f32	%f2114, 0f00000000, %f2113, %p885;
	setp.gt.f32	%p886, %f2102, 0f42D20000;
	selp.f32	%f2115, 0f7F800000, %f2114, %p886;
	sub.f32 	%f2116, %f441, %f2115;
	div.rn.f32 	%f460, %f353, %f392;
	mul.f32 	%f2117, %f460, %f2116;
	mul.f32 	%f461, %f422, %f2117;
	add.f32 	%f2118, %f407, 0f3F000000;
	sub.f32 	%f2119, %f2118, %f3069;
	div.rn.f32 	%f462, %f2119, %f394;
	abs.f32 	%f463, %f462;
	setp.lt.f32	%p887, %f463, 0f00800000;
	mul.f32 	%f2120, %f463, 0f4B800000;
	selp.f32	%f2121, 0fC3170000, 0fC2FE0000, %p887;
	selp.f32	%f2122, %f2120, %f463, %p887;
	mov.b32 	 %r1151, %f2122;
	and.b32  	%r1152, %r1151, 8388607;
	or.b32  	%r1153, %r1152, 1065353216;
	mov.b32 	 %f2123, %r1153;
	shr.u32 	%r1154, %r1151, 23;
	cvt.rn.f32.u32	%f2124, %r1154;
	add.f32 	%f2125, %f2121, %f2124;
	setp.gt.f32	%p888, %f2123, 0f3FB504F3;
	mul.f32 	%f2126, %f2123, 0f3F000000;
	add.f32 	%f2127, %f2125, 0f3F800000;
	selp.f32	%f2128, %f2126, %f2123, %p888;
	selp.f32	%f2129, %f2127, %f2125, %p888;
	add.f32 	%f464, %f2128, 0fBF800000;
	add.f32 	%f2100, %f2128, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f2099,%f2100;
	// inline asm
	add.f32 	%f466, %f464, %f464;
	mul.f32 	%f2130, %f2099, %f466;
	mul.f32 	%f2131, %f2130, %f2130;
	fma.rn.f32 	%f2134, %f1954, %f2131, %f1953;
	fma.rn.f32 	%f2136, %f2134, %f2131, %f1956;
	mul.rn.f32 	%f2137, %f2136, %f2131;
	mul.rn.f32 	%f2138, %f2137, %f2130;
	sub.f32 	%f2139, %f464, %f2130;
	neg.f32 	%f2140, %f2130;
	add.f32 	%f2141, %f2139, %f2139;
	fma.rn.f32 	%f2142, %f2140, %f464, %f2141;
	mul.rn.f32 	%f2143, %f2099, %f2142;
	add.f32 	%f2144, %f2138, %f2130;
	sub.f32 	%f2145, %f2130, %f2144;
	add.f32 	%f2146, %f2138, %f2145;
	add.f32 	%f2147, %f2143, %f2146;
	add.f32 	%f2148, %f2144, %f2147;
	sub.f32 	%f2149, %f2144, %f2148;
	add.f32 	%f2150, %f2147, %f2149;
	mul.rn.f32 	%f467, %f2129, %f1972;
	mul.rn.f32 	%f468, %f2129, %f1973;
	add.f32 	%f2153, %f467, %f2148;
	sub.f32 	%f2154, %f467, %f2153;
	add.f32 	%f2155, %f2148, %f2154;
	add.f32 	%f2156, %f2150, %f2155;
	add.f32 	%f2157, %f468, %f2156;
	add.f32 	%f2158, %f2153, %f2157;
	sub.f32 	%f2159, %f2153, %f2158;
	add.f32 	%f2160, %f2157, %f2159;
	mul.rn.f32 	%f2162, %f1806, %f2158;
	neg.f32 	%f2163, %f2162;
	fma.rn.f32 	%f2164, %f1806, %f2158, %f2163;
	fma.rn.f32 	%f2165, %f1806, %f2160, %f2164;
	fma.rn.f32 	%f2167, %f1987, %f2158, %f2165;
	add.rn.f32 	%f2168, %f2162, %f2167;
	neg.f32 	%f2169, %f2168;
	add.rn.f32 	%f2170, %f2162, %f2169;
	add.rn.f32 	%f2171, %f2170, %f2167;
	mov.b32 	 %r1155, %f2168;
	setp.eq.s32	%p889, %r1155, 1118925336;
	add.s32 	%r1156, %r1155, -1;
	mov.b32 	 %f2172, %r1156;
	add.f32 	%f2173, %f2171, 0f37000000;
	selp.f32	%f2174, %f2172, %f2168, %p889;
	selp.f32	%f469, %f2173, %f2171, %p889;
	mul.f32 	%f2175, %f2174, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2176, %f2175;
	fma.rn.f32 	%f2177, %f2176, %f1998, %f2174;
	fma.rn.f32 	%f2178, %f2176, %f2000, %f2177;
	mul.f32 	%f2179, %f2178, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2180, %f2179;
	add.f32 	%f2181, %f2176, 0f00000000;
	ex2.approx.f32 	%f2182, %f2181;
	mul.f32 	%f2183, %f2180, %f2182;
	setp.lt.f32	%p890, %f2174, 0fC2D20000;
	selp.f32	%f2184, 0f00000000, %f2183, %p890;
	setp.gt.f32	%p891, %f2174, 0f42D20000;
	selp.f32	%f3113, 0f7F800000, %f2184, %p891;
	setp.eq.f32	%p892, %f3113, 0f7F800000;
	@%p892 bra 	BB5_790;

	fma.rn.f32 	%f3113, %f3113, %f469, %f3113;

BB5_790:
	setp.lt.f32	%p893, %f462, 0f00000000;
	and.pred  	%p73, %p893, %p858;
	mov.b32 	 %r1157, %f3113;
	xor.b32  	%r1158, %r1157, -2147483648;
	mov.b32 	 %f2185, %r1158;
	selp.f32	%f3115, %f2185, %f3113, %p73;
	setp.eq.f32	%p895, %f462, 0f00000000;
	@%p895 bra 	BB5_793;
	bra.uni 	BB5_791;

BB5_793:
	add.f32 	%f2188, %f462, %f462;
	selp.f32	%f3115, %f2188, 0f00000000, %p858;
	bra.uni 	BB5_794;

BB5_791:
	setp.geu.f32	%p896, %f462, 0f00000000;
	@%p896 bra 	BB5_794;

	cvt.rzi.f32.f32	%f2187, %f1806;
	setp.neu.f32	%p897, %f2187, 0f40000000;
	selp.f32	%f3115, 0f7FFFFFFF, %f3115, %p897;

BB5_794:
	add.f32 	%f2189, %f463, 0f40000000;
	mov.b32 	 %r209, %f2189;
	setp.lt.s32	%p899, %r209, 2139095040;
	@%p899 bra 	BB5_799;

	setp.gtu.f32	%p900, %f463, 0f7F800000;
	@%p900 bra 	BB5_798;
	bra.uni 	BB5_796;

BB5_798:
	add.f32 	%f3115, %f462, 0f40000000;
	bra.uni 	BB5_799;

BB5_796:
	setp.neu.f32	%p901, %f463, 0f7F800000;
	@%p901 bra 	BB5_799;

	selp.f32	%f3115, 0fFF800000, 0f7F800000, %p73;

BB5_799:
	mul.f32 	%f2192, %f3115, 0fBF000000;
	setp.eq.f32	%p902, %f462, 0f3F800000;
	selp.f32	%f2193, 0fBF000000, %f2192, %p902;
	mul.f32 	%f2194, %f2193, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2195, %f2194;
	fma.rn.f32 	%f2197, %f2195, %f1998, %f2193;
	fma.rn.f32 	%f2199, %f2195, %f2000, %f2197;
	mul.f32 	%f2200, %f2199, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2201, %f2200;
	add.f32 	%f2202, %f2195, 0f00000000;
	ex2.approx.f32 	%f2203, %f2202;
	mul.f32 	%f2204, %f2201, %f2203;
	setp.lt.f32	%p903, %f2193, 0fC2D20000;
	selp.f32	%f2205, 0f00000000, %f2204, %p903;
	setp.gt.f32	%p904, %f2193, 0f42D20000;
	selp.f32	%f480, 0f7F800000, %f2205, %p904;
	add.f32 	%f2206, %f407, 0fBF000000;
	sub.f32 	%f2207, %f2206, %f3069;
	div.rn.f32 	%f481, %f2207, %f394;
	abs.f32 	%f482, %f481;
	setp.lt.f32	%p905, %f482, 0f00800000;
	mul.f32 	%f2208, %f482, 0f4B800000;
	selp.f32	%f2209, 0fC3170000, 0fC2FE0000, %p905;
	selp.f32	%f2210, %f2208, %f482, %p905;
	mov.b32 	 %r1159, %f2210;
	and.b32  	%r1160, %r1159, 8388607;
	or.b32  	%r1161, %r1160, 1065353216;
	mov.b32 	 %f2211, %r1161;
	shr.u32 	%r1162, %r1159, 23;
	cvt.rn.f32.u32	%f2212, %r1162;
	add.f32 	%f2213, %f2209, %f2212;
	setp.gt.f32	%p906, %f2211, 0f3FB504F3;
	mul.f32 	%f2214, %f2211, 0f3F000000;
	add.f32 	%f2215, %f2213, 0f3F800000;
	selp.f32	%f2216, %f2214, %f2211, %p906;
	selp.f32	%f2217, %f2215, %f2213, %p906;
	add.f32 	%f483, %f2216, 0fBF800000;
	add.f32 	%f2191, %f2216, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f2190,%f2191;
	// inline asm
	add.f32 	%f485, %f483, %f483;
	mul.f32 	%f2218, %f2190, %f485;
	mul.f32 	%f2219, %f2218, %f2218;
	fma.rn.f32 	%f2222, %f1954, %f2219, %f1953;
	fma.rn.f32 	%f2224, %f2222, %f2219, %f1956;
	mul.rn.f32 	%f2225, %f2224, %f2219;
	mul.rn.f32 	%f2226, %f2225, %f2218;
	sub.f32 	%f2227, %f483, %f2218;
	neg.f32 	%f2228, %f2218;
	add.f32 	%f2229, %f2227, %f2227;
	fma.rn.f32 	%f2230, %f2228, %f483, %f2229;
	mul.rn.f32 	%f2231, %f2190, %f2230;
	add.f32 	%f2232, %f2226, %f2218;
	sub.f32 	%f2233, %f2218, %f2232;
	add.f32 	%f2234, %f2226, %f2233;
	add.f32 	%f2235, %f2231, %f2234;
	add.f32 	%f2236, %f2232, %f2235;
	sub.f32 	%f2237, %f2232, %f2236;
	add.f32 	%f2238, %f2235, %f2237;
	mul.rn.f32 	%f486, %f2217, %f1972;
	mul.rn.f32 	%f487, %f2217, %f1973;
	add.f32 	%f2241, %f486, %f2236;
	sub.f32 	%f2242, %f486, %f2241;
	add.f32 	%f2243, %f2236, %f2242;
	add.f32 	%f2244, %f2238, %f2243;
	add.f32 	%f2245, %f487, %f2244;
	add.f32 	%f2246, %f2241, %f2245;
	sub.f32 	%f2247, %f2241, %f2246;
	add.f32 	%f2248, %f2245, %f2247;
	mul.rn.f32 	%f2250, %f1806, %f2246;
	neg.f32 	%f2251, %f2250;
	fma.rn.f32 	%f2252, %f1806, %f2246, %f2251;
	fma.rn.f32 	%f2253, %f1806, %f2248, %f2252;
	fma.rn.f32 	%f2255, %f1987, %f2246, %f2253;
	add.rn.f32 	%f2256, %f2250, %f2255;
	neg.f32 	%f2257, %f2256;
	add.rn.f32 	%f2258, %f2250, %f2257;
	add.rn.f32 	%f2259, %f2258, %f2255;
	mov.b32 	 %r1163, %f2256;
	setp.eq.s32	%p907, %r1163, 1118925336;
	add.s32 	%r1164, %r1163, -1;
	mov.b32 	 %f2260, %r1164;
	add.f32 	%f2261, %f2259, 0f37000000;
	selp.f32	%f2262, %f2260, %f2256, %p907;
	selp.f32	%f488, %f2261, %f2259, %p907;
	mul.f32 	%f2263, %f2262, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2264, %f2263;
	fma.rn.f32 	%f2265, %f2264, %f1998, %f2262;
	fma.rn.f32 	%f2266, %f2264, %f2000, %f2265;
	mul.f32 	%f2267, %f2266, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2268, %f2267;
	add.f32 	%f2269, %f2264, 0f00000000;
	ex2.approx.f32 	%f2270, %f2269;
	mul.f32 	%f2271, %f2268, %f2270;
	setp.lt.f32	%p908, %f2262, 0fC2D20000;
	selp.f32	%f2272, 0f00000000, %f2271, %p908;
	setp.gt.f32	%p909, %f2262, 0f42D20000;
	selp.f32	%f3116, 0f7F800000, %f2272, %p909;
	setp.eq.f32	%p910, %f3116, 0f7F800000;
	@%p910 bra 	BB5_801;

	fma.rn.f32 	%f3116, %f3116, %f488, %f3116;

BB5_801:
	setp.lt.f32	%p911, %f481, 0f00000000;
	and.pred  	%p74, %p911, %p858;
	mov.b32 	 %r1165, %f3116;
	xor.b32  	%r1166, %r1165, -2147483648;
	mov.b32 	 %f2273, %r1166;
	selp.f32	%f3118, %f2273, %f3116, %p74;
	setp.eq.f32	%p913, %f481, 0f00000000;
	@%p913 bra 	BB5_804;
	bra.uni 	BB5_802;

BB5_804:
	add.f32 	%f2276, %f481, %f481;
	selp.f32	%f3118, %f2276, 0f00000000, %p858;
	bra.uni 	BB5_805;

BB5_802:
	setp.geu.f32	%p914, %f481, 0f00000000;
	@%p914 bra 	BB5_805;

	cvt.rzi.f32.f32	%f2275, %f1806;
	setp.neu.f32	%p915, %f2275, 0f40000000;
	selp.f32	%f3118, 0f7FFFFFFF, %f3118, %p915;

BB5_805:
	add.f32 	%f2277, %f482, 0f40000000;
	mov.b32 	 %r210, %f2277;
	setp.lt.s32	%p917, %r210, 2139095040;
	@%p917 bra 	BB5_810;

	setp.gtu.f32	%p918, %f482, 0f7F800000;
	@%p918 bra 	BB5_809;
	bra.uni 	BB5_807;

BB5_809:
	add.f32 	%f3118, %f481, 0f40000000;
	bra.uni 	BB5_810;

BB5_807:
	setp.neu.f32	%p919, %f482, 0f7F800000;
	@%p919 bra 	BB5_810;

	selp.f32	%f3118, 0fFF800000, 0f7F800000, %p74;

BB5_810:
	mul.f32 	%f2280, %f3118, 0fBF000000;
	setp.eq.f32	%p920, %f481, 0f3F800000;
	selp.f32	%f2281, 0fBF000000, %f2280, %p920;
	mul.f32 	%f2282, %f2281, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2283, %f2282;
	fma.rn.f32 	%f2285, %f2283, %f1998, %f2281;
	fma.rn.f32 	%f2287, %f2283, %f2000, %f2285;
	mul.f32 	%f2288, %f2287, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2289, %f2288;
	add.f32 	%f2290, %f2283, 0f00000000;
	ex2.approx.f32 	%f2291, %f2290;
	mul.f32 	%f2292, %f2289, %f2291;
	setp.lt.f32	%p921, %f2281, 0fC2D20000;
	selp.f32	%f2293, 0f00000000, %f2292, %p921;
	setp.gt.f32	%p922, %f2281, 0f42D20000;
	selp.f32	%f2294, 0f7F800000, %f2293, %p922;
	sub.f32 	%f2295, %f480, %f2294;
	div.rn.f32 	%f499, %f353, %f394;
	mul.f32 	%f2296, %f499, %f2295;
	mul.f32 	%f500, %f406, %f2296;
	// inline asm
	rcp.approx.ftz.f32 %f2278,%f1939;
	// inline asm
	mul.f32 	%f2297, %f2278, %f427;
	mul.f32 	%f2298, %f2297, %f2297;
	fma.rn.f32 	%f2301, %f1954, %f2298, %f1953;
	fma.rn.f32 	%f2303, %f2301, %f2298, %f1956;
	mul.rn.f32 	%f2304, %f2303, %f2298;
	mul.rn.f32 	%f2305, %f2304, %f2297;
	sub.f32 	%f2306, %f425, %f2297;
	neg.f32 	%f2307, %f2297;
	add.f32 	%f2308, %f2306, %f2306;
	fma.rn.f32 	%f2309, %f2307, %f425, %f2308;
	mul.rn.f32 	%f2310, %f2278, %f2309;
	add.f32 	%f2311, %f2305, %f2297;
	sub.f32 	%f2312, %f2297, %f2311;
	add.f32 	%f2313, %f2305, %f2312;
	add.f32 	%f2314, %f2310, %f2313;
	add.f32 	%f2315, %f2311, %f2314;
	sub.f32 	%f2316, %f2311, %f2315;
	add.f32 	%f2317, %f2314, %f2316;
	add.f32 	%f2318, %f428, %f2315;
	sub.f32 	%f2319, %f428, %f2318;
	add.f32 	%f2320, %f2315, %f2319;
	add.f32 	%f2321, %f2317, %f2320;
	add.f32 	%f2322, %f429, %f2321;
	add.f32 	%f2323, %f2318, %f2322;
	sub.f32 	%f2324, %f2318, %f2323;
	add.f32 	%f2325, %f2322, %f2324;
	mul.rn.f32 	%f2327, %f1806, %f2323;
	neg.f32 	%f2328, %f2327;
	fma.rn.f32 	%f2329, %f1806, %f2323, %f2328;
	fma.rn.f32 	%f2330, %f1806, %f2325, %f2329;
	fma.rn.f32 	%f2332, %f1987, %f2323, %f2330;
	add.rn.f32 	%f2333, %f2327, %f2332;
	neg.f32 	%f2334, %f2333;
	add.rn.f32 	%f2335, %f2327, %f2334;
	add.rn.f32 	%f2336, %f2335, %f2332;
	mov.b32 	 %r1167, %f2333;
	setp.eq.s32	%p923, %r1167, 1118925336;
	add.s32 	%r1168, %r1167, -1;
	mov.b32 	 %f2337, %r1168;
	add.f32 	%f2338, %f2336, 0f37000000;
	selp.f32	%f2339, %f2337, %f2333, %p923;
	selp.f32	%f501, %f2338, %f2336, %p923;
	mul.f32 	%f2340, %f2339, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2341, %f2340;
	fma.rn.f32 	%f2342, %f2341, %f1998, %f2339;
	fma.rn.f32 	%f2343, %f2341, %f2000, %f2342;
	mul.f32 	%f2344, %f2343, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2345, %f2344;
	add.f32 	%f2346, %f2341, 0f00000000;
	ex2.approx.f32 	%f2347, %f2346;
	mul.f32 	%f2348, %f2345, %f2347;
	setp.lt.f32	%p924, %f2339, 0fC2D20000;
	selp.f32	%f2349, 0f00000000, %f2348, %p924;
	setp.gt.f32	%p925, %f2339, 0f42D20000;
	selp.f32	%f3119, 0f7F800000, %f2349, %p925;
	setp.eq.f32	%p926, %f3119, 0f7F800000;
	@%p926 bra 	BB5_812;

	fma.rn.f32 	%f3119, %f3119, %f501, %f3119;

BB5_812:
	mov.b32 	 %r1169, %f3119;
	xor.b32  	%r1170, %r1169, -2147483648;
	mov.b32 	 %f2350, %r1170;
	selp.f32	%f3121, %f2350, %f3119, %p71;
	@%p859 bra 	BB5_815;
	bra.uni 	BB5_813;

BB5_815:
	add.f32 	%f2353, %f423, %f423;
	selp.f32	%f3121, %f2353, 0f00000000, %p858;
	bra.uni 	BB5_816;

BB5_813:
	setp.geu.f32	%p928, %f423, 0f00000000;
	@%p928 bra 	BB5_816;

	cvt.rzi.f32.f32	%f2352, %f1806;
	setp.neu.f32	%p929, %f2352, 0f40000000;
	selp.f32	%f3121, 0f7FFFFFFF, %f3121, %p929;

BB5_816:
	@%p863 bra 	BB5_821;

	setp.gtu.f32	%p932, %f424, 0f7F800000;
	@%p932 bra 	BB5_820;
	bra.uni 	BB5_818;

BB5_820:
	add.f32 	%f3121, %f423, 0f40000000;
	bra.uni 	BB5_821;

BB5_818:
	setp.neu.f32	%p933, %f424, 0f7F800000;
	@%p933 bra 	BB5_821;

	selp.f32	%f3121, 0fFF800000, 0f7F800000, %p71;

BB5_821:
	mul.f32 	%f2356, %f3121, 0fBF000000;
	selp.f32	%f2357, 0fBF000000, %f2356, %p866;
	mul.f32 	%f2358, %f2357, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2359, %f2358;
	fma.rn.f32 	%f2361, %f2359, %f1998, %f2357;
	fma.rn.f32 	%f2363, %f2359, %f2000, %f2361;
	mul.f32 	%f2364, %f2363, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2365, %f2364;
	add.f32 	%f2366, %f2359, 0f00000000;
	ex2.approx.f32 	%f2367, %f2366;
	mul.f32 	%f2368, %f2365, %f2367;
	setp.lt.f32	%p935, %f2357, 0fC2D20000;
	selp.f32	%f2369, 0f00000000, %f2368, %p935;
	setp.gt.f32	%p936, %f2357, 0f42D20000;
	selp.f32	%f512, 0f7F800000, %f2369, %p936;
	// inline asm
	rcp.approx.ftz.f32 %f2354,%f2014;
	// inline asm
	mul.f32 	%f2370, %f2354, %f446;
	mul.f32 	%f2371, %f2370, %f2370;
	fma.rn.f32 	%f2374, %f1954, %f2371, %f1953;
	fma.rn.f32 	%f2376, %f2374, %f2371, %f1956;
	mul.rn.f32 	%f2377, %f2376, %f2371;
	mul.rn.f32 	%f2378, %f2377, %f2370;
	sub.f32 	%f2379, %f444, %f2370;
	neg.f32 	%f2380, %f2370;
	add.f32 	%f2381, %f2379, %f2379;
	fma.rn.f32 	%f2382, %f2380, %f444, %f2381;
	mul.rn.f32 	%f2383, %f2354, %f2382;
	add.f32 	%f2384, %f2378, %f2370;
	sub.f32 	%f2385, %f2370, %f2384;
	add.f32 	%f2386, %f2378, %f2385;
	add.f32 	%f2387, %f2383, %f2386;
	add.f32 	%f2388, %f2384, %f2387;
	sub.f32 	%f2389, %f2384, %f2388;
	add.f32 	%f2390, %f2387, %f2389;
	add.f32 	%f2391, %f447, %f2388;
	sub.f32 	%f2392, %f447, %f2391;
	add.f32 	%f2393, %f2388, %f2392;
	add.f32 	%f2394, %f2390, %f2393;
	add.f32 	%f2395, %f448, %f2394;
	add.f32 	%f2396, %f2391, %f2395;
	sub.f32 	%f2397, %f2391, %f2396;
	add.f32 	%f2398, %f2395, %f2397;
	mul.rn.f32 	%f2400, %f1806, %f2396;
	neg.f32 	%f2401, %f2400;
	fma.rn.f32 	%f2402, %f1806, %f2396, %f2401;
	fma.rn.f32 	%f2403, %f1806, %f2398, %f2402;
	fma.rn.f32 	%f2405, %f1987, %f2396, %f2403;
	add.rn.f32 	%f2406, %f2400, %f2405;
	neg.f32 	%f2407, %f2406;
	add.rn.f32 	%f2408, %f2400, %f2407;
	add.rn.f32 	%f2409, %f2408, %f2405;
	mov.b32 	 %r1171, %f2406;
	setp.eq.s32	%p937, %r1171, 1118925336;
	add.s32 	%r1172, %r1171, -1;
	mov.b32 	 %f2410, %r1172;
	add.f32 	%f2411, %f2409, 0f37000000;
	selp.f32	%f2412, %f2410, %f2406, %p937;
	selp.f32	%f513, %f2411, %f2409, %p937;
	mul.f32 	%f2413, %f2412, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2414, %f2413;
	fma.rn.f32 	%f2415, %f2414, %f1998, %f2412;
	fma.rn.f32 	%f2416, %f2414, %f2000, %f2415;
	mul.f32 	%f2417, %f2416, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2418, %f2417;
	add.f32 	%f2419, %f2414, 0f00000000;
	ex2.approx.f32 	%f2420, %f2419;
	mul.f32 	%f2421, %f2418, %f2420;
	setp.lt.f32	%p938, %f2412, 0fC2D20000;
	selp.f32	%f2422, 0f00000000, %f2421, %p938;
	setp.gt.f32	%p939, %f2412, 0f42D20000;
	selp.f32	%f3122, 0f7F800000, %f2422, %p939;
	setp.eq.f32	%p940, %f3122, 0f7F800000;
	@%p940 bra 	BB5_823;

	fma.rn.f32 	%f3122, %f3122, %f513, %f3122;

BB5_823:
	mov.b32 	 %r1173, %f3122;
	xor.b32  	%r1174, %r1173, -2147483648;
	mov.b32 	 %f2423, %r1174;
	selp.f32	%f3124, %f2423, %f3122, %p72;
	@%p877 bra 	BB5_826;
	bra.uni 	BB5_824;

BB5_826:
	add.f32 	%f2426, %f442, %f442;
	selp.f32	%f3124, %f2426, 0f00000000, %p858;
	bra.uni 	BB5_827;

BB5_824:
	setp.geu.f32	%p942, %f442, 0f00000000;
	@%p942 bra 	BB5_827;

	cvt.rzi.f32.f32	%f2425, %f1806;
	setp.neu.f32	%p943, %f2425, 0f40000000;
	selp.f32	%f3124, 0f7FFFFFFF, %f3124, %p943;

BB5_827:
	@%p881 bra 	BB5_832;

	setp.gtu.f32	%p946, %f443, 0f7F800000;
	@%p946 bra 	BB5_831;
	bra.uni 	BB5_829;

BB5_831:
	add.f32 	%f3124, %f442, 0f40000000;
	bra.uni 	BB5_832;

BB5_829:
	setp.neu.f32	%p947, %f443, 0f7F800000;
	@%p947 bra 	BB5_832;

	selp.f32	%f3124, 0fFF800000, 0f7F800000, %p72;

BB5_832:
	mul.f32 	%f2429, %f3124, 0fBF000000;
	selp.f32	%f2430, 0fBF000000, %f2429, %p884;
	mul.f32 	%f2431, %f2430, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2432, %f2431;
	fma.rn.f32 	%f2434, %f2432, %f1998, %f2430;
	fma.rn.f32 	%f2436, %f2432, %f2000, %f2434;
	mul.f32 	%f2437, %f2436, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2438, %f2437;
	add.f32 	%f2439, %f2432, 0f00000000;
	ex2.approx.f32 	%f2440, %f2439;
	mul.f32 	%f2441, %f2438, %f2440;
	setp.lt.f32	%p949, %f2430, 0fC2D20000;
	selp.f32	%f2442, 0f00000000, %f2441, %p949;
	setp.gt.f32	%p950, %f2430, 0f42D20000;
	selp.f32	%f2443, 0f7F800000, %f2442, %p950;
	mul.f32 	%f2444, %f371, %f2443;
	mul.f32 	%f2445, %f370, %f512;
	sub.f32 	%f2446, %f2445, %f2444;
	div.rn.f32 	%f2447, %f460, %f392;
	mul.f32 	%f2448, %f2447, %f2446;
	mul.f32 	%f524, %f422, %f2448;
	// inline asm
	rcp.approx.ftz.f32 %f2427,%f2100;
	// inline asm
	mul.f32 	%f2449, %f2427, %f466;
	mul.f32 	%f2450, %f2449, %f2449;
	fma.rn.f32 	%f2453, %f1954, %f2450, %f1953;
	fma.rn.f32 	%f2455, %f2453, %f2450, %f1956;
	mul.rn.f32 	%f2456, %f2455, %f2450;
	mul.rn.f32 	%f2457, %f2456, %f2449;
	sub.f32 	%f2458, %f464, %f2449;
	neg.f32 	%f2459, %f2449;
	add.f32 	%f2460, %f2458, %f2458;
	fma.rn.f32 	%f2461, %f2459, %f464, %f2460;
	mul.rn.f32 	%f2462, %f2427, %f2461;
	add.f32 	%f2463, %f2457, %f2449;
	sub.f32 	%f2464, %f2449, %f2463;
	add.f32 	%f2465, %f2457, %f2464;
	add.f32 	%f2466, %f2462, %f2465;
	add.f32 	%f2467, %f2463, %f2466;
	sub.f32 	%f2468, %f2463, %f2467;
	add.f32 	%f2469, %f2466, %f2468;
	add.f32 	%f2470, %f467, %f2467;
	sub.f32 	%f2471, %f467, %f2470;
	add.f32 	%f2472, %f2467, %f2471;
	add.f32 	%f2473, %f2469, %f2472;
	add.f32 	%f2474, %f468, %f2473;
	add.f32 	%f2475, %f2470, %f2474;
	sub.f32 	%f2476, %f2470, %f2475;
	add.f32 	%f2477, %f2474, %f2476;
	mul.rn.f32 	%f2479, %f1806, %f2475;
	neg.f32 	%f2480, %f2479;
	fma.rn.f32 	%f2481, %f1806, %f2475, %f2480;
	fma.rn.f32 	%f2482, %f1806, %f2477, %f2481;
	fma.rn.f32 	%f2484, %f1987, %f2475, %f2482;
	add.rn.f32 	%f2485, %f2479, %f2484;
	neg.f32 	%f2486, %f2485;
	add.rn.f32 	%f2487, %f2479, %f2486;
	add.rn.f32 	%f2488, %f2487, %f2484;
	mov.b32 	 %r1175, %f2485;
	setp.eq.s32	%p951, %r1175, 1118925336;
	add.s32 	%r1176, %r1175, -1;
	mov.b32 	 %f2489, %r1176;
	add.f32 	%f2490, %f2488, 0f37000000;
	selp.f32	%f2491, %f2489, %f2485, %p951;
	selp.f32	%f525, %f2490, %f2488, %p951;
	mul.f32 	%f2492, %f2491, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2493, %f2492;
	fma.rn.f32 	%f2494, %f2493, %f1998, %f2491;
	fma.rn.f32 	%f2495, %f2493, %f2000, %f2494;
	mul.f32 	%f2496, %f2495, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2497, %f2496;
	add.f32 	%f2498, %f2493, 0f00000000;
	ex2.approx.f32 	%f2499, %f2498;
	mul.f32 	%f2500, %f2497, %f2499;
	setp.lt.f32	%p952, %f2491, 0fC2D20000;
	selp.f32	%f2501, 0f00000000, %f2500, %p952;
	setp.gt.f32	%p953, %f2491, 0f42D20000;
	selp.f32	%f3125, 0f7F800000, %f2501, %p953;
	setp.eq.f32	%p954, %f3125, 0f7F800000;
	@%p954 bra 	BB5_834;

	fma.rn.f32 	%f3125, %f3125, %f525, %f3125;

BB5_834:
	mov.b32 	 %r1177, %f3125;
	xor.b32  	%r1178, %r1177, -2147483648;
	mov.b32 	 %f2502, %r1178;
	selp.f32	%f3127, %f2502, %f3125, %p73;
	@%p895 bra 	BB5_837;
	bra.uni 	BB5_835;

BB5_837:
	add.f32 	%f2505, %f462, %f462;
	selp.f32	%f3127, %f2505, 0f00000000, %p858;
	bra.uni 	BB5_838;

BB5_835:
	setp.geu.f32	%p956, %f462, 0f00000000;
	@%p956 bra 	BB5_838;

	cvt.rzi.f32.f32	%f2504, %f1806;
	setp.neu.f32	%p957, %f2504, 0f40000000;
	selp.f32	%f3127, 0f7FFFFFFF, %f3127, %p957;

BB5_838:
	@%p899 bra 	BB5_843;

	setp.gtu.f32	%p960, %f463, 0f7F800000;
	@%p960 bra 	BB5_842;
	bra.uni 	BB5_840;

BB5_842:
	add.f32 	%f3127, %f462, 0f40000000;
	bra.uni 	BB5_843;

BB5_840:
	setp.neu.f32	%p961, %f463, 0f7F800000;
	@%p961 bra 	BB5_843;

	selp.f32	%f3127, 0fFF800000, 0f7F800000, %p73;

BB5_843:
	mul.f32 	%f2508, %f3127, 0fBF000000;
	selp.f32	%f2509, 0fBF000000, %f2508, %p902;
	mul.f32 	%f2510, %f2509, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2511, %f2510;
	fma.rn.f32 	%f2513, %f2511, %f1998, %f2509;
	fma.rn.f32 	%f2515, %f2511, %f2000, %f2513;
	mul.f32 	%f2516, %f2515, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2517, %f2516;
	add.f32 	%f2518, %f2511, 0f00000000;
	ex2.approx.f32 	%f2519, %f2518;
	mul.f32 	%f2520, %f2517, %f2519;
	setp.lt.f32	%p963, %f2509, 0fC2D20000;
	selp.f32	%f2521, 0f00000000, %f2520, %p963;
	setp.gt.f32	%p964, %f2509, 0f42D20000;
	selp.f32	%f536, 0f7F800000, %f2521, %p964;
	// inline asm
	rcp.approx.ftz.f32 %f2506,%f2191;
	// inline asm
	mul.f32 	%f2522, %f2506, %f485;
	mul.f32 	%f2523, %f2522, %f2522;
	fma.rn.f32 	%f2526, %f1954, %f2523, %f1953;
	fma.rn.f32 	%f2528, %f2526, %f2523, %f1956;
	mul.rn.f32 	%f2529, %f2528, %f2523;
	mul.rn.f32 	%f2530, %f2529, %f2522;
	sub.f32 	%f2531, %f483, %f2522;
	neg.f32 	%f2532, %f2522;
	add.f32 	%f2533, %f2531, %f2531;
	fma.rn.f32 	%f2534, %f2532, %f483, %f2533;
	mul.rn.f32 	%f2535, %f2506, %f2534;
	add.f32 	%f2536, %f2530, %f2522;
	sub.f32 	%f2537, %f2522, %f2536;
	add.f32 	%f2538, %f2530, %f2537;
	add.f32 	%f2539, %f2535, %f2538;
	add.f32 	%f2540, %f2536, %f2539;
	sub.f32 	%f2541, %f2536, %f2540;
	add.f32 	%f2542, %f2539, %f2541;
	add.f32 	%f2543, %f486, %f2540;
	sub.f32 	%f2544, %f486, %f2543;
	add.f32 	%f2545, %f2540, %f2544;
	add.f32 	%f2546, %f2542, %f2545;
	add.f32 	%f2547, %f487, %f2546;
	add.f32 	%f2548, %f2543, %f2547;
	sub.f32 	%f2549, %f2543, %f2548;
	add.f32 	%f2550, %f2547, %f2549;
	mul.rn.f32 	%f2552, %f1806, %f2548;
	neg.f32 	%f2553, %f2552;
	fma.rn.f32 	%f2554, %f1806, %f2548, %f2553;
	fma.rn.f32 	%f2555, %f1806, %f2550, %f2554;
	fma.rn.f32 	%f2557, %f1987, %f2548, %f2555;
	add.rn.f32 	%f2558, %f2552, %f2557;
	neg.f32 	%f2559, %f2558;
	add.rn.f32 	%f2560, %f2552, %f2559;
	add.rn.f32 	%f2561, %f2560, %f2557;
	mov.b32 	 %r1179, %f2558;
	setp.eq.s32	%p965, %r1179, 1118925336;
	add.s32 	%r1180, %r1179, -1;
	mov.b32 	 %f2562, %r1180;
	add.f32 	%f2563, %f2561, 0f37000000;
	selp.f32	%f2564, %f2562, %f2558, %p965;
	selp.f32	%f537, %f2563, %f2561, %p965;
	mul.f32 	%f2565, %f2564, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2566, %f2565;
	fma.rn.f32 	%f2567, %f2566, %f1998, %f2564;
	fma.rn.f32 	%f2568, %f2566, %f2000, %f2567;
	mul.f32 	%f2569, %f2568, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2570, %f2569;
	add.f32 	%f2571, %f2566, 0f00000000;
	ex2.approx.f32 	%f2572, %f2571;
	mul.f32 	%f2573, %f2570, %f2572;
	setp.lt.f32	%p966, %f2564, 0fC2D20000;
	selp.f32	%f2574, 0f00000000, %f2573, %p966;
	setp.gt.f32	%p967, %f2564, 0f42D20000;
	selp.f32	%f3128, 0f7F800000, %f2574, %p967;
	setp.eq.f32	%p968, %f3128, 0f7F800000;
	@%p968 bra 	BB5_845;

	fma.rn.f32 	%f3128, %f3128, %f537, %f3128;

BB5_845:
	mov.b32 	 %r1181, %f3128;
	xor.b32  	%r1182, %r1181, -2147483648;
	mov.b32 	 %f2575, %r1182;
	selp.f32	%f3130, %f2575, %f3128, %p74;
	@%p913 bra 	BB5_848;
	bra.uni 	BB5_846;

BB5_848:
	add.f32 	%f2578, %f481, %f481;
	selp.f32	%f3130, %f2578, 0f00000000, %p858;
	bra.uni 	BB5_849;

BB5_846:
	setp.geu.f32	%p970, %f481, 0f00000000;
	@%p970 bra 	BB5_849;

	cvt.rzi.f32.f32	%f2577, %f1806;
	setp.neu.f32	%p971, %f2577, 0f40000000;
	selp.f32	%f3130, 0f7FFFFFFF, %f3130, %p971;

BB5_849:
	@%p917 bra 	BB5_854;

	setp.gtu.f32	%p974, %f482, 0f7F800000;
	@%p974 bra 	BB5_853;
	bra.uni 	BB5_851;

BB5_853:
	add.f32 	%f3130, %f481, 0f40000000;
	bra.uni 	BB5_854;

BB5_851:
	setp.neu.f32	%p975, %f482, 0f7F800000;
	@%p975 bra 	BB5_854;

	selp.f32	%f3130, 0fFF800000, 0f7F800000, %p74;

BB5_854:
	mul.f32 	%f2579, %f3130, 0fBF000000;
	selp.f32	%f2580, 0fBF000000, %f2579, %p920;
	mul.f32 	%f2581, %f2580, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2582, %f2581;
	fma.rn.f32 	%f2584, %f2582, %f1998, %f2580;
	fma.rn.f32 	%f2586, %f2582, %f2000, %f2584;
	mul.f32 	%f2587, %f2586, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2588, %f2587;
	add.f32 	%f2589, %f2582, 0f00000000;
	ex2.approx.f32 	%f2590, %f2589;
	mul.f32 	%f2591, %f2588, %f2590;
	setp.lt.f32	%p977, %f2580, 0fC2D20000;
	selp.f32	%f2592, 0f00000000, %f2591, %p977;
	setp.gt.f32	%p978, %f2580, 0f42D20000;
	selp.f32	%f2593, 0f7F800000, %f2592, %p978;
	mul.f32 	%f2594, %f416, %f2593;
	mul.f32 	%f2595, %f409, %f536;
	sub.f32 	%f2596, %f2595, %f2594;
	div.rn.f32 	%f2597, %f499, %f394;
	mul.f32 	%f548, %f2597, %f2596;
	mov.f64 	%fd1105, %fd432;
	@!%p55 bra 	BB5_856;
	bra.uni 	BB5_855;

BB5_855:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1183}, %fd432;
	}
	xor.b32  	%r1184, %r1183, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1185, %temp}, %fd432;
	}
	mov.b64 	%fd1105, {%r1185, %r1184};

BB5_856:
	setp.eq.f32	%p979, %f349, 0f00000000;
	@%p979 bra 	BB5_859;
	bra.uni 	BB5_857;

BB5_859:
	mov.u32 	%r1186, 0;
	mov.b64 	%fd1105, {%r1186, %r180};
	bra.uni 	BB5_860;

BB5_857:
	setp.gt.s32	%p980, %r179, -1;
	@%p980 bra 	BB5_860;

	cvt.rzi.f64.f64	%fd925, %fd889;
	setp.neu.f64	%p981, %fd925, 0d4000000000000000;
	selp.f64	%fd1105, 0dFFF8000000000000, %fd1105, %p981;

BB5_860:
	selp.f64	%fd1106, %fd1105, %fd420, %p786;
	@%p66 bra 	BB5_868;

	setp.ne.s32	%p983, %r151, 2146435072;
	@%p983 bra 	BB5_863;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1187, %temp}, %fd889;
	}
	setp.eq.s32	%p984, %r1187, 0;
	@%p984 bra 	BB5_867;
	bra.uni 	BB5_863;

BB5_867:
	mov.u32 	%r1190, 0;
	mov.b64 	%fd1106, {%r1190, %r182};
	bra.uni 	BB5_868;

BB5_863:
	setp.ne.s32	%p985, %r183, 2146435072;
	@%p985 bra 	BB5_864;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1188, %temp}, %fd419;
	}
	setp.ne.s32	%p986, %r1188, 0;
	mov.f64 	%fd1106, %fd1105;
	@%p986 bra 	BB5_868;

	mov.u32 	%r1189, 0;
	mov.b64 	%fd1106, {%r1189, %r184};
	bra.uni 	BB5_868;

BB5_864:
	mov.f64 	%fd1106, %fd1105;

BB5_868:
	mov.f64 	%fd1108, %fd433;
	@!%p56 bra 	BB5_870;
	bra.uni 	BB5_869;

BB5_869:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1191}, %fd433;
	}
	xor.b32  	%r1192, %r1191, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1193, %temp}, %fd433;
	}
	mov.b64 	%fd1108, {%r1193, %r1192};

BB5_870:
	@%p979 bra 	BB5_873;
	bra.uni 	BB5_871;

BB5_873:
	mov.u32 	%r1194, 0;
	mov.b64 	%fd1108, {%r1194, %r185};
	bra.uni 	BB5_874;

BB5_871:
	setp.gt.s32	%p988, %r179, -1;
	@%p988 bra 	BB5_874;

	cvt.rzi.f64.f64	%fd928, %fd891;
	setp.neu.f64	%p989, %fd928, 0d4008000000000000;
	selp.f64	%fd1108, 0dFFF8000000000000, %fd1108, %p989;

BB5_874:
	selp.f64	%fd1109, %fd1108, %fd421, %p787;
	@%p67 bra 	BB5_882;

	setp.ne.s32	%p991, %r157, 2146435072;
	@%p991 bra 	BB5_877;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1195, %temp}, %fd891;
	}
	setp.eq.s32	%p992, %r1195, 0;
	@%p992 bra 	BB5_881;
	bra.uni 	BB5_877;

BB5_881:
	mov.u32 	%r1198, 0;
	mov.b64 	%fd1109, {%r1198, %r187};
	bra.uni 	BB5_882;

BB5_877:
	setp.ne.s32	%p993, %r183, 2146435072;
	@%p993 bra 	BB5_878;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1196, %temp}, %fd419;
	}
	setp.ne.s32	%p994, %r1196, 0;
	mov.f64 	%fd1109, %fd1108;
	@%p994 bra 	BB5_882;

	mov.u32 	%r1197, 0;
	mov.b64 	%fd1109, {%r1197, %r188};
	bra.uni 	BB5_882;

BB5_878:
	mov.f64 	%fd1109, %fd1108;

BB5_882:
	mov.f64 	%fd1111, %fd434;
	@!%p57 bra 	BB5_884;
	bra.uni 	BB5_883;

BB5_883:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1199}, %fd434;
	}
	xor.b32  	%r1200, %r1199, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1201, %temp}, %fd434;
	}
	mov.b64 	%fd1111, {%r1201, %r1200};

BB5_884:
	setp.eq.f32	%p995, %f633, 0f00000000;
	@%p995 bra 	BB5_887;
	bra.uni 	BB5_885;

BB5_887:
	mov.u32 	%r1202, 0;
	mov.b64 	%fd1111, {%r1202, %r190};
	bra.uni 	BB5_888;

BB5_885:
	setp.gt.s32	%p996, %r189, -1;
	@%p996 bra 	BB5_888;

	cvt.rzi.f64.f64	%fd931, %fd892;
	setp.neu.f64	%p997, %fd931, 0d4010000000000000;
	selp.f64	%fd1111, 0dFFF8000000000000, %fd1111, %p997;

BB5_888:
	selp.f64	%fd1112, %fd1111, %fd407, %p788;
	@%p68 bra 	BB5_896;

	setp.ne.s32	%p999, %r162, 2146435072;
	@%p999 bra 	BB5_891;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1203, %temp}, %fd892;
	}
	setp.eq.s32	%p1000, %r1203, 0;
	@%p1000 bra 	BB5_895;
	bra.uni 	BB5_891;

BB5_895:
	mov.u32 	%r1206, 0;
	mov.b64 	%fd1112, {%r1206, %r192};
	bra.uni 	BB5_896;

BB5_891:
	setp.ne.s32	%p1001, %r193, 2146435072;
	@%p1001 bra 	BB5_892;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1204, %temp}, %fd406;
	}
	setp.ne.s32	%p1002, %r1204, 0;
	mov.f64 	%fd1112, %fd1111;
	@%p1002 bra 	BB5_896;

	mov.u32 	%r1205, 0;
	mov.b64 	%fd1112, {%r1205, %r194};
	bra.uni 	BB5_896;

BB5_892:
	mov.f64 	%fd1112, %fd1111;

BB5_896:
	setp.eq.f32	%p1003, %f633, 0f3F800000;
	selp.f64	%fd933, 0d3FF0000000000000, %fd1112, %p1003;
	setp.eq.f32	%p1004, %f349, 0f3F800000;
	selp.f64	%fd934, 0d3FF0000000000000, %fd1109, %p1004;
	mul.f64 	%fd935, %fd405, %fd934;
	div.rn.f64 	%fd936, %fd935, %fd933;
	selp.f64	%fd937, 0d3FF0000000000000, %fd1106, %p1004;
	mul.f64 	%fd938, %fd403, %fd937;
	div.rn.f64 	%fd939, %fd938, %fd404;
	add.f64 	%fd940, %fd418, %fd939;
	add.f64 	%fd941, %fd940, %fd936;
	cvt.rn.f32.f64	%f2598, %fd941;
	div.rn.f32 	%f2599, %f347, %f391;
	mul.f32 	%f549, %f2599, %f2598;
	mov.f64 	%fd1114, %fd435;
	@!%p58 bra 	BB5_898;
	bra.uni 	BB5_897;

BB5_897:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1207}, %fd435;
	}
	xor.b32  	%r1208, %r1207, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1209, %temp}, %fd435;
	}
	mov.b64 	%fd1114, {%r1209, %r1208};

BB5_898:
	setp.eq.f32	%p1005, %f351, 0f00000000;
	@%p1005 bra 	BB5_901;
	bra.uni 	BB5_899;

BB5_901:
	mov.u32 	%r1210, 0;
	mov.b64 	%fd1114, {%r1210, %r196};
	bra.uni 	BB5_902;

BB5_899:
	setp.gt.s32	%p1006, %r195, -1;
	@%p1006 bra 	BB5_902;

	cvt.rzi.f64.f64	%fd943, %fd889;
	setp.neu.f64	%p1007, %fd943, 0d4000000000000000;
	selp.f64	%fd1114, 0dFFF8000000000000, %fd1114, %p1007;

BB5_902:
	selp.f64	%fd1115, %fd1114, %fd424, %p789;
	@%p69 bra 	BB5_910;

	setp.ne.s32	%p1009, %r151, 2146435072;
	@%p1009 bra 	BB5_905;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1211, %temp}, %fd889;
	}
	setp.eq.s32	%p1010, %r1211, 0;
	@%p1010 bra 	BB5_909;
	bra.uni 	BB5_905;

BB5_909:
	mov.u32 	%r1214, 0;
	mov.b64 	%fd1115, {%r1214, %r198};
	bra.uni 	BB5_910;

BB5_905:
	setp.ne.s32	%p1011, %r199, 2146435072;
	@%p1011 bra 	BB5_906;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1212, %temp}, %fd423;
	}
	setp.ne.s32	%p1012, %r1212, 0;
	mov.f64 	%fd1115, %fd1114;
	@%p1012 bra 	BB5_910;

	mov.u32 	%r1213, 0;
	mov.b64 	%fd1115, {%r1213, %r200};
	bra.uni 	BB5_910;

BB5_906:
	mov.f64 	%fd1115, %fd1114;

BB5_910:
	mov.f64 	%fd1117, %fd436;
	@!%p59 bra 	BB5_912;
	bra.uni 	BB5_911;

BB5_911:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1215}, %fd436;
	}
	xor.b32  	%r1216, %r1215, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1217, %temp}, %fd436;
	}
	mov.b64 	%fd1117, {%r1217, %r1216};

BB5_912:
	@%p1005 bra 	BB5_915;
	bra.uni 	BB5_913;

BB5_915:
	mov.u32 	%r1218, 0;
	mov.b64 	%fd1117, {%r1218, %r201};
	bra.uni 	BB5_916;

BB5_913:
	setp.gt.s32	%p1014, %r195, -1;
	@%p1014 bra 	BB5_916;

	cvt.rzi.f64.f64	%fd946, %fd891;
	setp.neu.f64	%p1015, %fd946, 0d4008000000000000;
	selp.f64	%fd1117, 0dFFF8000000000000, %fd1117, %p1015;

BB5_916:
	selp.f64	%fd1118, %fd1117, %fd425, %p790;
	@%p70 bra 	BB5_924;

	setp.ne.s32	%p1017, %r157, 2146435072;
	@%p1017 bra 	BB5_919;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1219, %temp}, %fd891;
	}
	setp.eq.s32	%p1018, %r1219, 0;
	@%p1018 bra 	BB5_923;
	bra.uni 	BB5_919;

BB5_923:
	mov.u32 	%r1222, 0;
	mov.b64 	%fd1118, {%r1222, %r203};
	bra.uni 	BB5_924;

BB5_919:
	setp.ne.s32	%p1019, %r199, 2146435072;
	@%p1019 bra 	BB5_920;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1220, %temp}, %fd423;
	}
	setp.ne.s32	%p1020, %r1220, 0;
	mov.f64 	%fd1118, %fd1117;
	@%p1020 bra 	BB5_924;

	mov.u32 	%r1221, 0;
	mov.b64 	%fd1118, {%r1221, %r204};
	bra.uni 	BB5_924;

BB5_920:
	mov.f64 	%fd1118, %fd1117;

BB5_924:
	mov.f64 	%fd1120, %fd434;
	@!%p57 bra 	BB5_926;
	bra.uni 	BB5_925;

BB5_925:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1223}, %fd434;
	}
	xor.b32  	%r1224, %r1223, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1225, %temp}, %fd434;
	}
	mov.b64 	%fd1120, {%r1225, %r1224};

BB5_926:
	@%p995 bra 	BB5_929;
	bra.uni 	BB5_927;

BB5_929:
	mov.u32 	%r1226, 0;
	mov.b64 	%fd1120, {%r1226, %r190};
	bra.uni 	BB5_930;

BB5_927:
	setp.gt.s32	%p1022, %r189, -1;
	@%p1022 bra 	BB5_930;

	cvt.rzi.f64.f64	%fd949, %fd892;
	setp.neu.f64	%p1023, %fd949, 0d4010000000000000;
	selp.f64	%fd1120, 0dFFF8000000000000, %fd1120, %p1023;

BB5_930:
	selp.f64	%fd1121, %fd1120, %fd407, %p788;
	@%p68 bra 	BB5_938;

	setp.ne.s32	%p1025, %r162, 2146435072;
	@%p1025 bra 	BB5_933;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1227, %temp}, %fd892;
	}
	setp.eq.s32	%p1026, %r1227, 0;
	@%p1026 bra 	BB5_937;
	bra.uni 	BB5_933;

BB5_937:
	mov.u32 	%r1230, 0;
	mov.b64 	%fd1121, {%r1230, %r192};
	bra.uni 	BB5_938;

BB5_933:
	setp.ne.s32	%p1027, %r193, 2146435072;
	@%p1027 bra 	BB5_934;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r1228, %temp}, %fd406;
	}
	setp.ne.s32	%p1028, %r1228, 0;
	mov.f64 	%fd1121, %fd1120;
	@%p1028 bra 	BB5_938;

	mov.u32 	%r1229, 0;
	mov.b64 	%fd1121, {%r1229, %r194};
	bra.uni 	BB5_938;

BB5_934:
	mov.f64 	%fd1121, %fd1120;

BB5_938:
	selp.f64	%fd951, 0d3FF0000000000000, %fd1121, %p1003;
	setp.eq.f32	%p1030, %f351, 0f3F800000;
	selp.f64	%fd952, 0d3FF0000000000000, %fd1118, %p1030;
	mul.f64 	%fd953, %fd409, %fd952;
	div.rn.f64 	%fd954, %fd953, %fd951;
	selp.f64	%fd955, 0d3FF0000000000000, %fd1115, %p1030;
	mul.f64 	%fd956, %fd408, %fd955;
	div.rn.f64 	%fd957, %fd956, %fd404;
	add.f64 	%fd958, %fd422, %fd957;
	add.f64 	%fd959, %fd958, %fd954;
	cvt.rn.f32.f64	%f2600, %fd959;
	div.rn.f32 	%f2601, %f348, %f393;
	mul.f32 	%f2602, %f2601, %f2600;
	mul.f32 	%f2603, %f406, %f548;
	mul.f32 	%f2604, %f2603, %f2602;
	fma.rn.f32 	%f2605, %f524, %f549, %f2604;
	mul.f32 	%f2606, %f406, %f3068;
	fma.rn.f32 	%f550, %f422, %f2606, %f2987;
	mad.lo.s32 	%r1231, %r1308, %r225, %r205;
	shl.b32 	%r1232, %r1231, 2;
	mov.u32 	%r1233, _ZZ15kernel_MLEFit_zPfffffffffiiS_S_S_iE6s_data;
	add.s32 	%r1234, %r1233, %r1232;
	ld.shared.f32 	%f551, [%r1234];
	mul.f32 	%f2607, %f461, %f461;
	div.rn.f32 	%f2608, %f2607, %f550;
	add.f32 	%f3101, %f2608, %f3101;
	mul.f32 	%f2609, %f500, %f461;
	div.rn.f32 	%f2610, %f2609, %f550;
	add.f32 	%f3100, %f2610, %f3100;
	mul.f32 	%f2611, %f406, %f422;
	mul.f32 	%f2612, %f2611, %f461;
	div.rn.f32 	%f2613, %f2612, %f550;
	add.f32 	%f3099, %f2613, %f3099;
	div.rn.f32 	%f2614, %f461, %f550;
	add.f32 	%f3098, %f2614, %f3098;
	mul.f32 	%f2615, %f2605, %f461;
	div.rn.f32 	%f2616, %f2615, %f550;
	add.f32 	%f3097, %f2616, %f3097;
	mul.f32 	%f2617, %f500, %f500;
	div.rn.f32 	%f2618, %f2617, %f550;
	add.f32 	%f3096, %f2618, %f3096;
	mul.f32 	%f2619, %f2611, %f500;
	div.rn.f32 	%f2620, %f2619, %f550;
	add.f32 	%f3095, %f2620, %f3095;
	div.rn.f32 	%f2621, %f500, %f550;
	add.f32 	%f3094, %f2621, %f3094;
	mul.f32 	%f2622, %f2605, %f500;
	div.rn.f32 	%f2623, %f2622, %f550;
	add.f32 	%f3093, %f2623, %f3093;
	mul.f32 	%f2624, %f2611, %f2611;
	div.rn.f32 	%f2625, %f2624, %f550;
	add.f32 	%f3092, %f2625, %f3092;
	div.rn.f32 	%f2626, %f2611, %f550;
	add.f32 	%f3091, %f2626, %f3091;
	mul.f32 	%f2627, %f2605, %f2611;
	div.rn.f32 	%f2628, %f2627, %f550;
	add.f32 	%f3090, %f2628, %f3090;
	rcp.rn.f32 	%f2629, %f550;
	add.f32 	%f3089, %f2629, %f3089;
	div.rn.f32 	%f2630, %f2605, %f550;
	add.f32 	%f3088, %f2630, %f3088;
	mul.f32 	%f2631, %f2605, %f2605;
	div.rn.f32 	%f2632, %f2631, %f550;
	add.f32 	%f3087, %f2632, %f3087;
	setp.leu.f32	%p1031, %f550, 0f00000000;
	@%p1031 bra 	BB5_946;

	setp.gt.f32	%p1032, %f551, 0f00000000;
	@%p1032 bra 	BB5_941;
	bra.uni 	BB5_940;

BB5_941:
	setp.lt.f32	%p1033, %f550, 0f00800000;
	mul.f32 	%f2633, %f550, 0f4B000000;
	selp.f32	%f568, %f2633, %f550, %p1033;
	selp.f32	%f2634, 0fC1B80000, 0f00000000, %p1033;
	mov.b32 	 %r1235, %f568;
	add.s32 	%r1236, %r1235, -1059760811;
	and.b32  	%r1237, %r1236, -8388608;
	sub.s32 	%r1238, %r1235, %r1237;
	mov.b32 	 %f2635, %r1238;
	cvt.rn.f32.s32	%f2636, %r1237;
	mov.f32 	%f2637, 0f34000000;
	fma.rn.f32 	%f2638, %f2636, %f2637, %f2634;
	add.f32 	%f2639, %f2635, 0fBF800000;
	mov.f32 	%f2640, 0f3E1039F6;
	mov.f32 	%f2641, 0fBE055027;
	fma.rn.f32 	%f2642, %f2641, %f2639, %f2640;
	mov.f32 	%f2643, 0fBDF8CDCC;
	fma.rn.f32 	%f2644, %f2642, %f2639, %f2643;
	mov.f32 	%f2645, 0f3E0F2955;
	fma.rn.f32 	%f2646, %f2644, %f2639, %f2645;
	mov.f32 	%f2647, 0fBE2AD8B9;
	fma.rn.f32 	%f2648, %f2646, %f2639, %f2647;
	mov.f32 	%f2649, 0f3E4CED0B;
	fma.rn.f32 	%f2650, %f2648, %f2639, %f2649;
	mov.f32 	%f2651, 0fBE7FFF22;
	fma.rn.f32 	%f2652, %f2650, %f2639, %f2651;
	mov.f32 	%f2653, 0f3EAAAA78;
	fma.rn.f32 	%f2654, %f2652, %f2639, %f2653;
	mov.f32 	%f2655, 0fBF000000;
	fma.rn.f32 	%f2656, %f2654, %f2639, %f2655;
	mul.f32 	%f2657, %f2639, %f2656;
	fma.rn.f32 	%f2658, %f2657, %f2639, %f2639;
	mov.f32 	%f2659, 0f3F317218;
	fma.rn.f32 	%f3131, %f2638, %f2659, %f2658;
	setp.lt.u32	%p1034, %r1235, 2139095040;
	@%p1034 bra 	BB5_943;

	mov.f32 	%f2660, 0f7F800000;
	fma.rn.f32 	%f3131, %f568, %f2660, %f2660;

BB5_943:
	setp.eq.f32	%p1035, %f568, 0f00000000;
	selp.f32	%f2661, 0fFF800000, %f3131, %p1035;
	mul.f32 	%f2662, %f551, %f2661;
	sub.f32 	%f572, %f2662, %f550;
	mul.f32 	%f2663, %f551, 0f4B000000;
	setp.lt.f32	%p1036, %f551, 0f00800000;
	selp.f32	%f573, %f2663, %f551, %p1036;
	selp.f32	%f2664, 0fC1B80000, 0f00000000, %p1036;
	mov.b32 	 %r1239, %f573;
	add.s32 	%r1240, %r1239, -1059760811;
	and.b32  	%r1241, %r1240, -8388608;
	sub.s32 	%r1242, %r1239, %r1241;
	mov.b32 	 %f2665, %r1242;
	cvt.rn.f32.s32	%f2666, %r1241;
	fma.rn.f32 	%f2668, %f2666, %f2637, %f2664;
	add.f32 	%f2669, %f2665, 0fBF800000;
	fma.rn.f32 	%f2672, %f2641, %f2669, %f2640;
	fma.rn.f32 	%f2674, %f2672, %f2669, %f2643;
	fma.rn.f32 	%f2676, %f2674, %f2669, %f2645;
	fma.rn.f32 	%f2678, %f2676, %f2669, %f2647;
	fma.rn.f32 	%f2680, %f2678, %f2669, %f2649;
	fma.rn.f32 	%f2682, %f2680, %f2669, %f2651;
	fma.rn.f32 	%f2684, %f2682, %f2669, %f2653;
	fma.rn.f32 	%f2686, %f2684, %f2669, %f2655;
	mul.f32 	%f2687, %f2669, %f2686;
	fma.rn.f32 	%f2688, %f2687, %f2669, %f2669;
	fma.rn.f32 	%f3132, %f2668, %f2659, %f2688;
	setp.lt.u32	%p1037, %r1239, 2139095040;
	@%p1037 bra 	BB5_945;

	mov.f32 	%f2690, 0f7F800000;
	fma.rn.f32 	%f3132, %f573, %f2690, %f2690;

BB5_945:
	setp.eq.f32	%p1038, %f573, 0f00000000;
	selp.f32	%f2691, 0fFF800000, %f3132, %p1038;
	mul.f32 	%f2692, %f551, %f2691;
	sub.f32 	%f2693, %f572, %f2692;
	add.f32 	%f2694, %f551, %f2693;
	add.f32 	%f3133, %f3133, %f2694;
	bra.uni 	BB5_946;

BB5_940:
	sub.f32 	%f3133, %f3133, %f550;

BB5_946:
	add.s32 	%r1308, %r1308, 1;
	setp.lt.s32	%p1039, %r1308, %r225;
	@%p1039 bra 	BB5_670;

	st.local.f32 	[%rd2], %f3101;
	st.local.f32 	[%rd2+4], %f3100;
	st.local.f32 	[%rd2+20], %f3100;
	st.local.f32 	[%rd2+8], %f3099;
	st.local.f32 	[%rd2+40], %f3099;
	st.local.f32 	[%rd2+12], %f3098;
	st.local.f32 	[%rd2+60], %f3098;
	st.local.f32 	[%rd2+16], %f3097;
	st.local.f32 	[%rd2+80], %f3097;
	st.local.f32 	[%rd2+24], %f3096;
	st.local.f32 	[%rd2+28], %f3095;
	st.local.f32 	[%rd2+44], %f3095;
	st.local.f32 	[%rd2+32], %f3094;
	st.local.f32 	[%rd2+64], %f3094;
	st.local.f32 	[%rd2+36], %f3093;
	st.local.f32 	[%rd2+84], %f3093;
	st.local.f32 	[%rd2+48], %f3092;
	st.local.f32 	[%rd2+52], %f3091;
	st.local.f32 	[%rd2+68], %f3091;
	st.local.f32 	[%rd2+56], %f3090;
	st.local.f32 	[%rd2+88], %f3090;
	st.local.f32 	[%rd2+72], %f3089;
	st.local.f32 	[%rd2+76], %f3088;
	st.local.f32 	[%rd2+92], %f3088;
	st.local.f32 	[%rd2+96], %f3087;
	add.s32 	%r1307, %r1307, 1;
	setp.lt.s32	%p1040, %r1307, %r225;
	@%p1040 bra 	BB5_669;

BB5_948:
	mov.u32 	%r1309, 0;
	mov.f32 	%f3150, 0f00000000;
	rcp.rn.f32 	%f595, %f3101;
	mul.f32 	%f596, %f595, %f3100;
	st.local.f32 	[%rd2+4], %f596;
	mul.f32 	%f597, %f595, %f3099;
	st.local.f32 	[%rd2+8], %f597;
	mul.f32 	%f598, %f595, %f3098;
	st.local.f32 	[%rd2+12], %f598;
	mul.f32 	%f599, %f595, %f3097;
	st.local.f32 	[%rd2+16], %f599;
	ld.local.f32 	%f2696, [%rd2+20];
	ld.local.f32 	%f2697, [%rd2+4];
	fma.rn.f32 	%f2698, %f2697, %f2696, 0f00000000;
	sub.f32 	%f2699, %f3096, %f2698;
	ld.local.f32 	%f2700, [%rd2+40];
	st.local.f32 	[%rd2+24], %f2699;
	fma.rn.f32 	%f2701, %f597, %f3100, 0f00000000;
	rcp.rn.f32 	%f600, %f2699;
	sub.f32 	%f2702, %f3095, %f2701;
	mul.f32 	%f601, %f600, %f2702;
	st.local.f32 	[%rd2+28], %f601;
	fma.rn.f32 	%f2703, %f598, %f3100, 0f00000000;
	sub.f32 	%f2704, %f3094, %f2703;
	mul.f32 	%f602, %f600, %f2704;
	st.local.f32 	[%rd2+32], %f602;
	fma.rn.f32 	%f2705, %f599, %f3100, 0f00000000;
	sub.f32 	%f2706, %f3093, %f2705;
	mul.f32 	%f603, %f600, %f2706;
	st.local.f32 	[%rd2+36], %f603;
	ld.local.f32 	%f2707, [%rd2+4];
	fma.rn.f32 	%f2708, %f2707, %f2700, 0f00000000;
	sub.f32 	%f604, %f3095, %f2708;
	st.local.f32 	[%rd2+44], %f604;
	add.s64 	%rd96, %rd2, 40;
	add.s64 	%rd95, %rd2, 8;
	bra.uni 	BB5_949;

BB5_967:
	add.s32 	%r1309, %r1309, 1;
	add.s64 	%rd96, %rd96, 4;
	add.s64 	%rd95, %rd95, 20;

BB5_949:
	ld.local.f32 	%f2709, [%rd96];
	ld.local.f32 	%f2710, [%rd95];
	fma.rn.f32 	%f3150, %f2710, %f2709, %f3150;
	setp.lt.s32	%p1041, %r1309, 1;
	@%p1041 bra 	BB5_967;

	sub.f32 	%f2712, %f3092, %f3150;
	st.local.f32 	[%rd2+48], %f2712;
	fma.rn.f32 	%f2713, %f598, %f3099, 0f00000000;
	fma.rn.f32 	%f2714, %f602, %f604, %f2713;
	rcp.rn.f32 	%f607, %f2712;
	sub.f32 	%f2715, %f3091, %f2714;
	mul.f32 	%f608, %f607, %f2715;
	st.local.f32 	[%rd2+52], %f608;
	fma.rn.f32 	%f2716, %f599, %f3099, 0f00000000;
	fma.rn.f32 	%f2717, %f603, %f604, %f2716;
	sub.f32 	%f2718, %f3090, %f2717;
	mul.f32 	%f609, %f607, %f2718;
	st.local.f32 	[%rd2+56], %f609;
	ld.local.f32 	%f2719, [%rd2+60];
	ld.local.f32 	%f2720, [%rd2+4];
	fma.rn.f32 	%f2721, %f2720, %f2719, 0f00000000;
	sub.f32 	%f610, %f3094, %f2721;
	st.local.f32 	[%rd2+64], %f610;
	add.s64 	%rd98, %rd2, 60;
	add.s64 	%rd97, %rd2, 8;
	mov.u32 	%r1310, 0;
	mov.f32 	%f3151, 0f00000000;
	bra.uni 	BB5_951;

BB5_966:
	add.s32 	%r1310, %r1310, 1;
	add.s64 	%rd98, %rd98, 4;
	add.s64 	%rd97, %rd97, 20;

BB5_951:
	ld.local.f32 	%f2722, [%rd98];
	ld.local.f32 	%f2723, [%rd97];
	fma.rn.f32 	%f3151, %f2723, %f2722, %f3151;
	setp.lt.s32	%p1042, %r1310, 1;
	@%p1042 bra 	BB5_966;

	sub.f32 	%f613, %f3091, %f3151;
	st.local.f32 	[%rd2+68], %f613;
	add.s64 	%rd100, %rd2, 60;
	add.s64 	%rd99, %rd2, 12;
	mov.u32 	%r1311, 0;
	mov.f32 	%f3152, 0f00000000;
	bra.uni 	BB5_953;

BB5_965:
	add.s32 	%r1311, %r1311, 1;
	add.s64 	%rd100, %rd100, 4;
	add.s64 	%rd99, %rd99, 20;

BB5_953:
	ld.local.f32 	%f2725, [%rd100];
	ld.local.f32 	%f2726, [%rd99];
	fma.rn.f32 	%f3152, %f2726, %f2725, %f3152;
	setp.lt.s32	%p1043, %r1311, 2;
	@%p1043 bra 	BB5_965;

	sub.f32 	%f2728, %f3089, %f3152;
	st.local.f32 	[%rd2+72], %f2728;
	fma.rn.f32 	%f2729, %f599, %f3098, 0f00000000;
	fma.rn.f32 	%f2730, %f603, %f610, %f2729;
	fma.rn.f32 	%f2731, %f609, %f613, %f2730;
	rcp.rn.f32 	%f616, %f2728;
	sub.f32 	%f2732, %f3088, %f2731;
	mul.f32 	%f617, %f616, %f2732;
	st.local.f32 	[%rd2+76], %f617;
	ld.local.f32 	%f2733, [%rd2+80];
	ld.local.f32 	%f2734, [%rd2+4];
	fma.rn.f32 	%f2735, %f2734, %f2733, 0f00000000;
	sub.f32 	%f618, %f3093, %f2735;
	st.local.f32 	[%rd2+84], %f618;
	add.s64 	%rd102, %rd2, 80;
	add.s64 	%rd101, %rd2, 8;
	mov.u32 	%r1312, 0;
	mov.f32 	%f3153, 0f00000000;
	bra.uni 	BB5_955;

BB5_964:
	add.s32 	%r1312, %r1312, 1;
	add.s64 	%rd102, %rd102, 4;
	add.s64 	%rd101, %rd101, 20;

BB5_955:
	ld.local.f32 	%f2736, [%rd102];
	ld.local.f32 	%f2737, [%rd101];
	fma.rn.f32 	%f3153, %f2737, %f2736, %f3153;
	setp.lt.s32	%p1044, %r1312, 1;
	@%p1044 bra 	BB5_964;

	sub.f32 	%f621, %f3090, %f3153;
	st.local.f32 	[%rd2+88], %f621;
	add.s64 	%rd104, %rd2, 80;
	add.s64 	%rd103, %rd2, 12;
	mov.u32 	%r1313, 0;
	mov.f32 	%f3154, 0f00000000;
	bra.uni 	BB5_957;

BB5_963:
	add.s32 	%r1313, %r1313, 1;
	add.s64 	%rd104, %rd104, 4;
	add.s64 	%rd103, %rd103, 20;

BB5_957:
	ld.local.f32 	%f2739, [%rd104];
	ld.local.f32 	%f2740, [%rd103];
	fma.rn.f32 	%f3154, %f2740, %f2739, %f3154;
	setp.lt.s32	%p1045, %r1313, 2;
	@%p1045 bra 	BB5_963;

	sub.f32 	%f624, %f3088, %f3154;
	st.local.f32 	[%rd2+92], %f624;
	add.s64 	%rd106, %rd2, 80;
	add.s64 	%rd105, %rd2, 16;
	mov.u32 	%r1314, 0;
	mov.f32 	%f3155, 0f00000000;
	bra.uni 	BB5_959;

BB5_962:
	add.s32 	%r1314, %r1314, 1;
	add.s64 	%rd106, %rd106, 4;
	add.s64 	%rd105, %rd105, 20;

BB5_959:
	ld.local.f32 	%f2742, [%rd106];
	ld.local.f32 	%f2743, [%rd105];
	fma.rn.f32 	%f3155, %f2743, %f2742, %f3155;
	setp.lt.s32	%p1046, %r1314, 3;
	@%p1046 bra 	BB5_962;

	ld.param.u64 	%rd94, [_Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_13];
	ld.param.u64 	%rd93, [_Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_12];
	ld.param.u32 	%r1272, [_Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_14];
	ld.param.u64 	%rd92, [_Z15kernel_MLEFit_zPfffffffffiiS_S_S_i_param_11];
	mov.u32 	%r1271, %ntid.x;
	mov.u32 	%r1270, %ctaid.x;
	sub.f32 	%f2744, %f3087, %f3155;
	st.local.f32 	[%rd2+96], %f2744;
	add.f32 	%f2745, %f596, 0f00000000;
	mov.f32 	%f2746, 0f00000000;
	sub.f32 	%f2747, %f2746, %f2745;
	add.f32 	%f2748, %f597, 0f00000000;
	fma.rn.f32 	%f2749, %f601, %f2747, %f2748;
	sub.f32 	%f2750, %f2746, %f2749;
	add.f32 	%f2751, %f598, 0f00000000;
	fma.rn.f32 	%f2752, %f602, %f2747, %f2751;
	fma.rn.f32 	%f2753, %f608, %f2750, %f2752;
	sub.f32 	%f2754, %f2746, %f2753;
	add.f32 	%f2755, %f599, 0f00000000;
	fma.rn.f32 	%f2756, %f603, %f2747, %f2755;
	fma.rn.f32 	%f2757, %f609, %f2750, %f2756;
	fma.rn.f32 	%f2758, %f617, %f2754, %f2757;
	sub.f32 	%f2759, %f2746, %f2758;
	div.rn.f32 	%f2760, %f2759, %f2744;
	fma.rn.f32 	%f2761, %f624, %f2760, 0f00000000;
	sub.f32 	%f2762, %f2754, %f2761;
	mul.f32 	%f2763, %f616, %f2762;
	fma.rn.f32 	%f2764, %f613, %f2763, 0f00000000;
	fma.rn.f32 	%f2765, %f621, %f2760, %f2764;
	sub.f32 	%f2766, %f2750, %f2765;
	mul.f32 	%f2767, %f607, %f2766;
	fma.rn.f32 	%f2768, %f604, %f2767, 0f00000000;
	fma.rn.f32 	%f2769, %f610, %f2763, %f2768;
	fma.rn.f32 	%f2770, %f618, %f2760, %f2769;
	sub.f32 	%f2771, %f2747, %f2770;
	mul.f32 	%f2772, %f600, %f2771;
	fma.rn.f32 	%f2773, %f3100, %f2772, 0f00000000;
	fma.rn.f32 	%f2774, %f3099, %f2767, %f2773;
	fma.rn.f32 	%f2775, %f3098, %f2763, %f2774;
	fma.rn.f32 	%f2776, %f3097, %f2760, %f2775;
	mov.f32 	%f2777, 0f3F800000;
	sub.f32 	%f2778, %f2777, %f2776;
	mul.f32 	%f2779, %f595, %f2778;
	fma.rn.f32 	%f2780, %f596, 0f00000000, 0f00000000;
	sub.f32 	%f2781, %f2777, %f2780;
	fma.rn.f32 	%f2782, %f597, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2783, %f601, %f2781, %f2782;
	sub.f32 	%f2784, %f2746, %f2783;
	fma.rn.f32 	%f2785, %f598, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2786, %f602, %f2781, %f2785;
	fma.rn.f32 	%f2787, %f608, %f2784, %f2786;
	sub.f32 	%f2788, %f2746, %f2787;
	fma.rn.f32 	%f2789, %f599, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2790, %f603, %f2781, %f2789;
	fma.rn.f32 	%f2791, %f609, %f2784, %f2790;
	fma.rn.f32 	%f2792, %f617, %f2788, %f2791;
	sub.f32 	%f2793, %f2746, %f2792;
	div.rn.f32 	%f2794, %f2793, %f2744;
	fma.rn.f32 	%f2795, %f624, %f2794, 0f00000000;
	sub.f32 	%f2796, %f2788, %f2795;
	mul.f32 	%f2797, %f616, %f2796;
	fma.rn.f32 	%f2798, %f613, %f2797, 0f00000000;
	fma.rn.f32 	%f2799, %f621, %f2794, %f2798;
	sub.f32 	%f2800, %f2784, %f2799;
	mul.f32 	%f2801, %f607, %f2800;
	fma.rn.f32 	%f2802, %f604, %f2801, 0f00000000;
	fma.rn.f32 	%f2803, %f610, %f2797, %f2802;
	fma.rn.f32 	%f2804, %f618, %f2794, %f2803;
	sub.f32 	%f2805, %f2781, %f2804;
	mul.f32 	%f2806, %f600, %f2805;
	sub.f32 	%f2807, %f2746, %f2780;
	fma.rn.f32 	%f2808, %f601, %f2807, %f2782;
	sub.f32 	%f2809, %f2777, %f2808;
	fma.rn.f32 	%f2810, %f602, %f2807, %f2785;
	fma.rn.f32 	%f2811, %f608, %f2809, %f2810;
	sub.f32 	%f2812, %f2746, %f2811;
	fma.rn.f32 	%f2813, %f603, %f2807, %f2789;
	fma.rn.f32 	%f2814, %f609, %f2809, %f2813;
	fma.rn.f32 	%f2815, %f617, %f2812, %f2814;
	sub.f32 	%f2816, %f2746, %f2815;
	div.rn.f32 	%f2817, %f2816, %f2744;
	fma.rn.f32 	%f2818, %f624, %f2817, 0f00000000;
	sub.f32 	%f2819, %f2812, %f2818;
	mul.f32 	%f2820, %f616, %f2819;
	fma.rn.f32 	%f2821, %f613, %f2820, 0f00000000;
	fma.rn.f32 	%f2822, %f621, %f2817, %f2821;
	sub.f32 	%f2823, %f2809, %f2822;
	mul.f32 	%f2824, %f607, %f2823;
	sub.f32 	%f2825, %f2746, %f2808;
	fma.rn.f32 	%f2826, %f608, %f2825, %f2810;
	sub.f32 	%f2827, %f2777, %f2826;
	fma.rn.f32 	%f2828, %f609, %f2825, %f2813;
	fma.rn.f32 	%f2829, %f617, %f2827, %f2828;
	sub.f32 	%f2830, %f2746, %f2829;
	div.rn.f32 	%f2831, %f2830, %f2744;
	fma.rn.f32 	%f2832, %f624, %f2831, 0f00000000;
	sub.f32 	%f2833, %f2827, %f2832;
	mul.f32 	%f2834, %f616, %f2833;
	sub.f32 	%f2835, %f2746, %f2826;
	fma.rn.f32 	%f2836, %f617, %f2835, %f2828;
	sub.f32 	%f2837, %f2777, %f2836;
	div.rn.f32 	%f2838, %f2837, %f2744;
	mad.lo.s32 	%r1252, %r1271, %r1270, %r4;
	cvta.to.global.u64 	%rd74, %rd92;
	mul.wide.s32 	%rd75, %r1252, 4;
	add.s64 	%rd76, %rd74, %rd75;
	st.global.f32 	[%rd76], %f3070;
	shl.b32 	%r1253, %r1272, 2;
	cvt.s64.s32	%rd77, %r1253;
	add.s64 	%rd78, %rd76, %rd77;
	st.global.f32 	[%rd78], %f3069;
	add.s64 	%rd79, %rd78, %rd77;
	st.global.f32 	[%rd79], %f3068;
	add.s64 	%rd80, %rd79, %rd77;
	st.global.f32 	[%rd80], %f2987;
	add.s64 	%rd81, %rd80, %rd77;
	st.global.f32 	[%rd81], %f3066;
	cvta.to.global.u64 	%rd82, %rd93;
	add.s64 	%rd83, %rd82, %rd75;
	st.global.f32 	[%rd83], %f2779;
	add.s64 	%rd84, %rd83, %rd77;
	st.global.f32 	[%rd84], %f2806;
	add.s64 	%rd85, %rd84, %rd77;
	st.global.f32 	[%rd85], %f2824;
	add.s64 	%rd86, %rd85, %rd77;
	st.global.f32 	[%rd86], %f2834;
	add.s64 	%rd87, %rd86, %rd77;
	st.global.f32 	[%rd87], %f2838;
	cvta.to.global.u64 	%rd88, %rd94;
	add.s64 	%rd89, %rd88, %rd75;
	st.global.f32 	[%rd89], %f3133;

BB5_961:
	ret;
}

	// .globl	_Z21kernel_MLEFit_sigmaxyPffiiS_S_S_i
.visible .entry _Z21kernel_MLEFit_sigmaxyPffiiS_S_S_i(
	.param .u64 _Z21kernel_MLEFit_sigmaxyPffiiS_S_S_i_param_0,
	.param .f32 _Z21kernel_MLEFit_sigmaxyPffiiS_S_S_i_param_1,
	.param .u32 _Z21kernel_MLEFit_sigmaxyPffiiS_S_S_i_param_2,
	.param .u32 _Z21kernel_MLEFit_sigmaxyPffiiS_S_S_i_param_3,
	.param .u64 _Z21kernel_MLEFit_sigmaxyPffiiS_S_S_i_param_4,
	.param .u64 _Z21kernel_MLEFit_sigmaxyPffiiS_S_S_i_param_5,
	.param .u64 _Z21kernel_MLEFit_sigmaxyPffiiS_S_S_i_param_6,
	.param .u32 _Z21kernel_MLEFit_sigmaxyPffiiS_S_S_i_param_7
)
{
	.local .align 16 .b8 	__local_depot6[144];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<625>;
	.reg .f32 	%f<3022>;
	.reg .b32 	%r<807>;
	.reg .f64 	%fd<515>;
	.reg .b64 	%rd<131>;
	// demoted variable
	.shared .align 4 .b8 _ZZ21kernel_MLEFit_sigmaxyPffiiS_S_S_iE6s_data[15488];

	mov.u64 	%SPL, __local_depot6;
	ld.param.u64 	%rd70, [_Z21kernel_MLEFit_sigmaxyPffiiS_S_S_i_param_0];
	ld.param.f32 	%f2913, [_Z21kernel_MLEFit_sigmaxyPffiiS_S_S_i_param_1];
	ld.param.u32 	%r150, [_Z21kernel_MLEFit_sigmaxyPffiiS_S_S_i_param_2];
	ld.param.u32 	%r151, [_Z21kernel_MLEFit_sigmaxyPffiiS_S_S_i_param_3];
	ld.param.u32 	%r152, [_Z21kernel_MLEFit_sigmaxyPffiiS_S_S_i_param_7];
	cvta.to.global.u64 	%rd1, %rd70;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mul.lo.s32 	%r3, %r1, %r2;
	mov.u32 	%r4, %tid.x;
	add.s32 	%r153, %r3, %r4;
	setp.ge.s32	%p36, %r153, %r152;
	@%p36 bra 	BB6_476;

	mov.u64 	%rd72, 0;
	st.local.v2.u64 	[%rd2], {%rd72, %rd72};
	st.local.v2.u64 	[%rd2+16], {%rd72, %rd72};
	st.local.v2.u64 	[%rd2+32], {%rd72, %rd72};
	st.local.v2.u64 	[%rd2+48], {%rd72, %rd72};
	st.local.v2.u64 	[%rd2+64], {%rd72, %rd72};
	st.local.v2.u64 	[%rd2+80], {%rd72, %rd72};
	st.local.v2.u64 	[%rd2+96], {%rd72, %rd72};
	st.local.v2.u64 	[%rd2+112], {%rd72, %rd72};
	st.local.v2.u64 	[%rd2+128], {%rd72, %rd72};
	mul.lo.s32 	%r5, %r150, %r150;
	mul.lo.s32 	%r6, %r4, %r5;
	setp.lt.s32	%p37, %r150, 1;
	@%p37 bra 	BB6_13;

	mad.lo.s32 	%r7, %r3, %r5, %r6;
	and.b32  	%r8, %r150, 3;
	mul.lo.s32 	%r9, %r4, %r150;
	mad.lo.s32 	%r155, %r2, %r1, %r4;
	mul.lo.s32 	%r10, %r150, %r155;
	shl.b32 	%r11, %r150, 2;
	mov.u32 	%r154, 0;
	mov.u32 	%r775, %r154;

BB6_3:
	add.s32 	%r14, %r7, %r775;
	add.s32 	%r15, %r775, %r6;
	setp.eq.s32	%p38, %r8, 0;
	mov.u32 	%r781, %r154;
	@%p38 bra 	BB6_9;

	setp.eq.s32	%p39, %r8, 1;
	mov.u32 	%r777, %r154;
	@%p39 bra 	BB6_8;

	setp.eq.s32	%p40, %r8, 2;
	mov.u32 	%r776, %r154;
	@%p40 bra 	BB6_7;

	mul.wide.s32 	%rd73, %r14, 4;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.f32 	%f607, [%rd74];
	shl.b32 	%r160, %r15, 2;
	mov.u32 	%r161, _ZZ21kernel_MLEFit_sigmaxyPffiiS_S_S_iE6s_data;
	add.s32 	%r162, %r161, %r160;
	st.shared.f32 	[%r162], %f607;
	mov.u32 	%r776, 1;

BB6_7:
	neg.s32 	%r163, %r776;
	and.b32  	%r164, %r163, %r150;
	add.s32 	%r165, %r14, %r164;
	mul.wide.s32 	%rd75, %r165, 4;
	add.s64 	%rd76, %rd1, %rd75;
	ld.global.f32 	%f608, [%rd76];
	add.s32 	%r166, %r15, %r164;
	shl.b32 	%r167, %r166, 2;
	mov.u32 	%r168, _ZZ21kernel_MLEFit_sigmaxyPffiiS_S_S_iE6s_data;
	add.s32 	%r169, %r168, %r167;
	st.shared.f32 	[%r169], %f608;
	add.s32 	%r777, %r776, 1;

BB6_8:
	mul.lo.s32 	%r170, %r777, %r150;
	add.s32 	%r171, %r14, %r170;
	mul.wide.s32 	%rd77, %r171, 4;
	add.s64 	%rd78, %rd1, %rd77;
	ld.global.f32 	%f609, [%rd78];
	add.s32 	%r172, %r15, %r170;
	shl.b32 	%r173, %r172, 2;
	mov.u32 	%r174, _ZZ21kernel_MLEFit_sigmaxyPffiiS_S_S_iE6s_data;
	add.s32 	%r175, %r174, %r173;
	st.shared.f32 	[%r175], %f609;
	add.s32 	%r781, %r777, 1;

BB6_9:
	setp.lt.u32	%p41, %r150, 4;
	@%p41 bra 	BB6_12;

	add.s32 	%r176, %r9, %r781;
	mad.lo.s32 	%r177, %r150, %r176, %r775;
	shl.b32 	%r178, %r177, 2;
	mov.u32 	%r179, _ZZ21kernel_MLEFit_sigmaxyPffiiS_S_S_iE6s_data;
	add.s32 	%r780, %r179, %r178;
	add.s32 	%r180, %r10, %r781;
	mad.lo.s32 	%r779, %r150, %r180, %r775;

BB6_11:
	mul.wide.s32 	%rd79, %r779, 4;
	add.s64 	%rd80, %rd1, %rd79;
	ld.global.f32 	%f610, [%rd80];
	st.shared.f32 	[%r780], %f610;
	cvt.s64.s32	%rd81, %r11;
	add.s64 	%rd82, %rd80, %rd81;
	ld.global.f32 	%f611, [%rd82];
	add.s32 	%r181, %r780, %r11;
	st.shared.f32 	[%r181], %f611;
	add.s64 	%rd83, %rd82, %rd81;
	ld.global.f32 	%f612, [%rd83];
	add.s32 	%r182, %r181, %r11;
	st.shared.f32 	[%r182], %f612;
	add.s64 	%rd84, %rd83, %rd81;
	ld.global.f32 	%f613, [%rd84];
	add.s32 	%r183, %r182, %r11;
	add.s32 	%r780, %r183, %r11;
	st.shared.f32 	[%r183], %f613;
	add.s32 	%r779, %r779, %r11;
	add.s32 	%r781, %r781, 4;
	setp.lt.s32	%p42, %r781, %r150;
	@%p42 bra 	BB6_11;

BB6_12:
	add.s32 	%r775, %r775, 1;
	setp.lt.s32	%p43, %r775, %r150;
	@%p43 bra 	BB6_3;

BB6_13:
	mov.f32 	%f616, 0f00000000;
	mov.f32 	%f2829, %f616;
	mov.f32 	%f2830, %f616;
	mov.f32 	%f2831, %f616;
	@%p37 bra 	BB6_28;

	and.b32  	%r31, %r150, 3;
	mul.lo.s32 	%r32, %r4, %r150;
	shl.b32 	%r33, %r150, 2;
	mov.f32 	%f619, 0f00000000;
	mov.u32 	%r184, 0;
	mov.u32 	%r782, %r184;
	mov.f32 	%f2829, %f619;
	mov.f32 	%f2830, %f619;
	mov.f32 	%f2831, %f619;

BB6_15:
	add.s32 	%r35, %r782, %r6;
	cvt.rn.f32.s32	%f4, %r782;
	setp.eq.s32	%p45, %r31, 0;
	@%p45 bra 	BB6_16;

	setp.eq.s32	%p46, %r31, 1;
	@%p46 bra 	BB6_18;
	bra.uni 	BB6_19;

BB6_18:
	mov.u32 	%r784, %r184;
	bra.uni 	BB6_23;

BB6_16:
	mov.u32 	%r787, %r184;
	mov.f32 	%f2820, %f2829;
	mov.f32 	%f2821, %f2830;
	mov.f32 	%f2822, %f2831;
	mov.f32 	%f2829, %f619;
	mov.f32 	%f2830, %f619;
	mov.f32 	%f2831, %f619;
	bra.uni 	BB6_24;

BB6_19:
	setp.eq.s32	%p47, %r31, 2;
	@%p47 bra 	BB6_20;
	bra.uni 	BB6_21;

BB6_20:
	mov.u32 	%r783, %r184;
	bra.uni 	BB6_22;

BB6_21:
	shl.b32 	%r189, %r35, 2;
	mov.u32 	%r190, _ZZ21kernel_MLEFit_sigmaxyPffiiS_S_S_iE6s_data;
	add.s32 	%r191, %r190, %r189;
	ld.shared.f32 	%f623, [%r191];
	fma.rn.f32 	%f2831, %f4, %f623, %f2831;
	fma.rn.f32 	%f2830, %f623, 0f00000000, %f2830;
	add.f32 	%f2829, %f2829, %f623;
	mov.u32 	%r783, 1;

BB6_22:
	neg.s32 	%r192, %r783;
	and.b32  	%r193, %r192, %r150;
	add.s32 	%r194, %r35, %r193;
	shl.b32 	%r195, %r194, 2;
	mov.u32 	%r196, _ZZ21kernel_MLEFit_sigmaxyPffiiS_S_S_iE6s_data;
	add.s32 	%r197, %r196, %r195;
	ld.shared.f32 	%f624, [%r197];
	fma.rn.f32 	%f2831, %f4, %f624, %f2831;
	cvt.rn.f32.s32	%f625, %r783;
	fma.rn.f32 	%f2830, %f625, %f624, %f2830;
	add.f32 	%f2829, %f2829, %f624;
	add.s32 	%r784, %r783, 1;

BB6_23:
	mad.lo.s32 	%r198, %r784, %r150, %r35;
	shl.b32 	%r199, %r198, 2;
	mov.u32 	%r200, _ZZ21kernel_MLEFit_sigmaxyPffiiS_S_S_iE6s_data;
	add.s32 	%r201, %r200, %r199;
	ld.shared.f32 	%f626, [%r201];
	fma.rn.f32 	%f2822, %f4, %f626, %f2831;
	cvt.rn.f32.s32	%f627, %r784;
	fma.rn.f32 	%f2821, %f627, %f626, %f2830;
	add.f32 	%f2820, %f2829, %f626;
	add.s32 	%r787, %r784, 1;
	mov.f32 	%f2829, %f2820;
	mov.f32 	%f2830, %f2821;
	mov.f32 	%f2831, %f2822;

BB6_24:
	setp.lt.u32	%p48, %r150, 4;
	@%p48 bra 	BB6_27;

	add.s32 	%r202, %r32, %r787;
	mad.lo.s32 	%r203, %r150, %r202, %r782;
	shl.b32 	%r204, %r203, 2;
	mov.u32 	%r205, _ZZ21kernel_MLEFit_sigmaxyPffiiS_S_S_iE6s_data;
	add.s32 	%r786, %r205, %r204;
	mov.f32 	%f2829, %f2820;
	mov.f32 	%f2830, %f2821;
	mov.f32 	%f2831, %f2822;

BB6_26:
	ld.shared.f32 	%f628, [%r786];
	fma.rn.f32 	%f629, %f4, %f628, %f2831;
	cvt.rn.f32.s32	%f630, %r787;
	fma.rn.f32 	%f631, %f630, %f628, %f2830;
	add.f32 	%f632, %f2829, %f628;
	add.s32 	%r206, %r786, %r33;
	ld.shared.f32 	%f633, [%r206];
	fma.rn.f32 	%f634, %f4, %f633, %f629;
	add.s32 	%r207, %r787, 1;
	cvt.rn.f32.s32	%f635, %r207;
	fma.rn.f32 	%f636, %f635, %f633, %f631;
	add.f32 	%f637, %f632, %f633;
	add.s32 	%r208, %r206, %r33;
	ld.shared.f32 	%f638, [%r208];
	fma.rn.f32 	%f639, %f4, %f638, %f634;
	add.s32 	%r209, %r787, 2;
	cvt.rn.f32.s32	%f640, %r209;
	fma.rn.f32 	%f641, %f640, %f638, %f636;
	add.f32 	%f642, %f637, %f638;
	add.s32 	%r210, %r208, %r33;
	add.s32 	%r786, %r210, %r33;
	ld.shared.f32 	%f643, [%r210];
	fma.rn.f32 	%f2831, %f4, %f643, %f639;
	add.s32 	%r211, %r787, 3;
	cvt.rn.f32.s32	%f644, %r211;
	fma.rn.f32 	%f2830, %f644, %f643, %f641;
	add.f32 	%f2829, %f642, %f643;
	add.s32 	%r787, %r787, 4;
	setp.lt.s32	%p49, %r787, %r150;
	@%p49 bra 	BB6_26;

BB6_27:
	add.s32 	%r782, %r782, 1;
	setp.lt.s32	%p50, %r782, %r150;
	@%p50 bra 	BB6_15;

BB6_28:
	div.rn.f32 	%f2918, %f2831, %f2829;
	div.rn.f32 	%f2917, %f2830, %f2829;
	mov.f32 	%f2837, 0f51BA43B7;
	mov.f32 	%f2838, %f616;
	@%p37 bra 	BB6_73;

	mov.f32 	%f649, 0f3F000000;
	div.rn.f32 	%f650, %f649, %f2913;
	div.rn.f32 	%f651, %f650, %f2913;
	cvt.f64.f32	%fd1, %f651;
	mov.f32 	%f2838, 0f00000000;
	mov.u32 	%r212, 0;
	mov.f32 	%f2837, 0f51BA43B7;
	mov.u32 	%r788, %r212;

BB6_30:
	mov.u32 	%r789, %r212;

BB6_31:
	mov.f32 	%f2841, 0f00000000;
	mov.f32 	%f2842, %f2841;
	mov.u32 	%r790, %r212;

BB6_32:
	sub.s32 	%r216, %r790, %r788;
	cvt.rn.f32.s32	%f46, %r216;
	cvt.f64.f32	%fd2, %f46;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd2;
	}
	mov.f64 	%fd200, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r51}, %fd200;
	}
	bfe.u32 	%r217, %r51, 20, 11;
	add.s32 	%r218, %r217, -1012;
	mov.u64 	%rd85, 4611686018427387904;
	shl.b64 	%rd4, %rd85, %r218;
	setp.eq.s64	%p52, %rd4, -9223372036854775808;
	abs.f64 	%fd201, %fd2;
	// Callseq Start 92
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd201;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd200;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd3, [retval0+0];
	
	//{
	}// Callseq End 92
	setp.lt.s32	%p53, %r50, 0;
	and.pred  	%p1, %p53, %p52;
	selp.b32	%r219, %r50, 0, %p52;
	setp.lt.s32	%p54, %r51, 0;
	or.b32  	%r220, %r219, 2146435072;
	selp.b32	%r52, %r220, %r219, %p54;
	add.f64 	%fd4, %fd2, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r221}, %fd4;
	}
	and.b32  	%r53, %r221, 2146435072;
	setp.gtu.f64	%p55, %fd201, 0d7FF0000000000000;
	and.b32  	%r54, %r51, 2147483647;
	setp.gt.f64	%p56, %fd201, 0d3FF0000000000000;
	selp.b32	%r222, 2146435072, 0, %p56;
	xor.b32  	%r223, %r222, 2146435072;
	selp.b32	%r224, %r223, %r222, %p54;
	setp.eq.f32	%p57, %f46, 0fBF800000;
	selp.b32	%r55, 1072693248, %r224, %p57;
	and.b32  	%r56, %r50, 2147483647;
	shr.s32 	%r225, %r51, 31;
	and.b32  	%r226, %r225, -2146435072;
	add.s32 	%r57, %r226, 2146435072;
	or.b32  	%r58, %r57, -2147483648;
	selp.b32	%r59, %r58, %r57, %p1;
	mad.lo.s32 	%r60, %r790, %r150, %r6;
	setp.ne.s32	%p58, %r53, 2146435072;
	or.pred  	%p2, %p58, %p55;
	mov.u32 	%r791, %r212;
	bra.uni 	BB6_33;

BB6_61:
	and.b32  	%r258, %r65, 2147483647;
	setp.ne.s32	%p82, %r258, 2146435072;
	@%p82 bra 	BB6_62;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r259, %temp}, %fd19;
	}
	setp.ne.s32	%p83, %r259, 0;
	mov.f64 	%fd471, %fd470;
	@%p83 bra 	BB6_66;

	selp.b32	%r260, %r58, %r57, %p3;
	mov.u32 	%r261, 0;
	mov.b64 	%fd471, {%r261, %r260};
	bra.uni 	BB6_66;

BB6_62:
	mov.f64 	%fd471, %fd470;
	bra.uni 	BB6_66;

BB6_33:
	mov.f64 	%fd466, %fd3;
	@!%p1 bra 	BB6_35;
	bra.uni 	BB6_34;

BB6_34:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r227}, %fd3;
	}
	xor.b32  	%r228, %r227, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r229, %temp}, %fd3;
	}
	mov.b64 	%fd466, {%r229, %r228};

BB6_35:
	setp.eq.f32	%p59, %f46, 0f00000000;
	@%p59 bra 	BB6_38;
	bra.uni 	BB6_36;

BB6_38:
	mov.u32 	%r230, 0;
	mov.b64 	%fd466, {%r230, %r52};
	bra.uni 	BB6_39;

BB6_36:
	setp.gt.s32	%p60, %r50, -1;
	@%p60 bra 	BB6_39;

	cvt.rzi.f64.f64	%fd203, %fd200;
	setp.neu.f64	%p61, %fd203, 0d4000000000000000;
	selp.f64	%fd466, 0dFFF8000000000000, %fd466, %p61;

BB6_39:
	selp.f64	%fd467, %fd466, %fd4, %p58;
	@%p2 bra 	BB6_47;

	setp.ne.s32	%p63, %r54, 2146435072;
	@%p63 bra 	BB6_42;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r231, %temp}, %fd200;
	}
	setp.eq.s32	%p64, %r231, 0;
	@%p64 bra 	BB6_46;
	bra.uni 	BB6_42;

BB6_46:
	mov.u32 	%r234, 0;
	mov.b64 	%fd467, {%r234, %r55};
	bra.uni 	BB6_47;

BB6_42:
	setp.ne.s32	%p65, %r56, 2146435072;
	@%p65 bra 	BB6_43;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r232, %temp}, %fd2;
	}
	setp.ne.s32	%p66, %r232, 0;
	mov.f64 	%fd467, %fd466;
	@%p66 bra 	BB6_47;

	mov.u32 	%r233, 0;
	mov.b64 	%fd467, {%r233, %r59};
	bra.uni 	BB6_47;

BB6_43:
	mov.f64 	%fd467, %fd466;

BB6_47:
	setp.eq.f32	%p67, %f46, 0f3F800000;
	selp.f64	%fd205, 0d3FF0000000000000, %fd467, %p67;
	mul.f64 	%fd14, %fd1, %fd205;
	neg.f64 	%fd206, %fd14;
	mov.f64 	%fd207, 0d4338000000000000;
	mov.f64 	%fd208, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd209, %fd206, %fd208, %fd207;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r62, %temp}, %fd209;
	}
	mov.f64 	%fd210, 0dC338000000000000;
	add.rn.f64 	%fd211, %fd209, %fd210;
	mov.f64 	%fd212, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd213, %fd211, %fd212, %fd206;
	mov.f64 	%fd214, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd215, %fd211, %fd214, %fd213;
	mov.f64 	%fd216, 0d3E928AF3FCA213EA;
	mov.f64 	%fd217, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd218, %fd217, %fd215, %fd216;
	mov.f64 	%fd219, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd220, %fd218, %fd215, %fd219;
	mov.f64 	%fd221, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd222, %fd220, %fd215, %fd221;
	mov.f64 	%fd223, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd224, %fd222, %fd215, %fd223;
	mov.f64 	%fd225, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd226, %fd224, %fd215, %fd225;
	mov.f64 	%fd227, 0d3F81111111122322;
	fma.rn.f64 	%fd228, %fd226, %fd215, %fd227;
	mov.f64 	%fd229, 0d3FA55555555502A1;
	fma.rn.f64 	%fd230, %fd228, %fd215, %fd229;
	mov.f64 	%fd231, 0d3FC5555555555511;
	fma.rn.f64 	%fd232, %fd230, %fd215, %fd231;
	mov.f64 	%fd233, 0d3FE000000000000B;
	fma.rn.f64 	%fd234, %fd232, %fd215, %fd233;
	mov.f64 	%fd235, 0d3FF0000000000000;
	fma.rn.f64 	%fd236, %fd234, %fd215, %fd235;
	fma.rn.f64 	%fd237, %fd236, %fd215, %fd235;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r63, %temp}, %fd237;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r64}, %fd237;
	}
	shl.b32 	%r235, %r62, 20;
	add.s32 	%r236, %r64, %r235;
	mov.b64 	%fd468, {%r63, %r236};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r237}, %fd206;
	}
	mov.b32 	 %f654, %r237;
	abs.f32 	%f49, %f654;
	setp.lt.f32	%p68, %f49, 0f4086232B;
	@%p68 bra 	BB6_50;

	setp.gt.f64	%p69, %fd14, 0d8000000000000000;
	mov.f64 	%fd238, 0d7FF0000000000000;
	sub.f64 	%fd239, %fd238, %fd14;
	selp.f64	%fd468, 0d0000000000000000, %fd239, %p69;
	setp.geu.f32	%p70, %f49, 0f40874800;
	@%p70 bra 	BB6_50;

	shr.u32 	%r238, %r62, 31;
	add.s32 	%r239, %r62, %r238;
	shr.s32 	%r240, %r239, 1;
	shl.b32 	%r241, %r240, 20;
	add.s32 	%r242, %r241, %r64;
	mov.b64 	%fd240, {%r63, %r242};
	sub.s32 	%r243, %r62, %r240;
	shl.b32 	%r244, %r243, 20;
	add.s32 	%r245, %r244, 1072693248;
	mov.u32 	%r246, 0;
	mov.b64 	%fd241, {%r246, %r245};
	mul.f64 	%fd468, %fd240, %fd241;

BB6_50:
	sub.s32 	%r247, %r789, %r791;
	cvt.rn.f32.s32	%f50, %r247;
	cvt.f64.f32	%fd19, %f50;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd19;
	}
	abs.f64 	%fd20, %fd19;
	// Callseq Start 93
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd20;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd200;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd470, [retval0+0];
	
	//{
	}// Callseq End 93
	setp.lt.s32	%p71, %r65, 0;
	and.pred  	%p3, %p71, %p52;
	@!%p3 bra 	BB6_52;
	bra.uni 	BB6_51;

BB6_51:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r248}, %fd470;
	}
	xor.b32  	%r249, %r248, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r250, %temp}, %fd470;
	}
	mov.b64 	%fd470, {%r250, %r249};

BB6_52:
	setp.eq.f32	%p73, %f50, 0f00000000;
	@%p73 bra 	BB6_55;
	bra.uni 	BB6_53;

BB6_55:
	mov.u32 	%r251, 0;
	selp.b32	%r252, %r65, 0, %p52;
	or.b32  	%r253, %r252, 2146435072;
	selp.b32	%r254, %r253, %r252, %p54;
	mov.b64 	%fd470, {%r251, %r254};
	bra.uni 	BB6_56;

BB6_53:
	setp.gt.s32	%p74, %r65, -1;
	@%p74 bra 	BB6_56;

	cvt.rzi.f64.f64	%fd244, %fd200;
	setp.neu.f64	%p75, %fd244, 0d4000000000000000;
	selp.f64	%fd470, 0dFFF8000000000000, %fd470, %p75;

BB6_56:
	add.f64 	%fd471, %fd19, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r255}, %fd471;
	}
	and.b32  	%r256, %r255, 2146435072;
	setp.ne.s32	%p78, %r256, 2146435072;
	@%p78 bra 	BB6_57;

	setp.gtu.f64	%p79, %fd20, 0d7FF0000000000000;
	@%p79 bra 	BB6_66;

	setp.ne.s32	%p80, %r54, 2146435072;
	@%p80 bra 	BB6_61;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r257, %temp}, %fd200;
	}
	setp.eq.s32	%p81, %r257, 0;
	@%p81 bra 	BB6_65;
	bra.uni 	BB6_61;

BB6_65:
	mov.u32 	%r262, 0;
	setp.gt.f64	%p85, %fd20, 0d3FF0000000000000;
	selp.b32	%r263, 2146435072, 0, %p85;
	xor.b32  	%r264, %r263, 2146435072;
	selp.b32	%r265, %r264, %r263, %p54;
	setp.eq.f32	%p86, %f50, 0fBF800000;
	selp.b32	%r266, 1072693248, %r265, %p86;
	mov.b64 	%fd471, {%r262, %r266};
	bra.uni 	BB6_66;

BB6_57:
	mov.f64 	%fd471, %fd470;

BB6_66:
	setp.eq.f32	%p87, %f50, 0f3F800000;
	selp.f64	%fd246, 0d3FF0000000000000, %fd471, %p87;
	mul.f64 	%fd31, %fd1, %fd246;
	neg.f64 	%fd247, %fd31;
	fma.rn.f64 	%fd250, %fd247, %fd208, %fd207;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r66, %temp}, %fd250;
	}
	add.rn.f64 	%fd252, %fd250, %fd210;
	fma.rn.f64 	%fd254, %fd252, %fd212, %fd247;
	fma.rn.f64 	%fd256, %fd252, %fd214, %fd254;
	fma.rn.f64 	%fd259, %fd217, %fd256, %fd216;
	fma.rn.f64 	%fd261, %fd259, %fd256, %fd219;
	fma.rn.f64 	%fd263, %fd261, %fd256, %fd221;
	fma.rn.f64 	%fd265, %fd263, %fd256, %fd223;
	fma.rn.f64 	%fd267, %fd265, %fd256, %fd225;
	fma.rn.f64 	%fd269, %fd267, %fd256, %fd227;
	fma.rn.f64 	%fd271, %fd269, %fd256, %fd229;
	fma.rn.f64 	%fd273, %fd271, %fd256, %fd231;
	fma.rn.f64 	%fd275, %fd273, %fd256, %fd233;
	fma.rn.f64 	%fd277, %fd275, %fd256, %fd235;
	fma.rn.f64 	%fd278, %fd277, %fd256, %fd235;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r67, %temp}, %fd278;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r68}, %fd278;
	}
	shl.b32 	%r267, %r66, 20;
	add.s32 	%r268, %r68, %r267;
	mov.b64 	%fd472, {%r67, %r268};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r269}, %fd247;
	}
	mov.b32 	 %f655, %r269;
	abs.f32 	%f51, %f655;
	setp.lt.f32	%p88, %f51, 0f4086232B;
	@%p88 bra 	BB6_69;

	setp.gt.f64	%p89, %fd31, 0d8000000000000000;
	mov.f64 	%fd279, 0d7FF0000000000000;
	sub.f64 	%fd280, %fd279, %fd31;
	selp.f64	%fd472, 0d0000000000000000, %fd280, %p89;
	setp.geu.f32	%p90, %f51, 0f40874800;
	@%p90 bra 	BB6_69;

	shr.u32 	%r270, %r66, 31;
	add.s32 	%r271, %r66, %r270;
	shr.s32 	%r272, %r271, 1;
	shl.b32 	%r273, %r272, 20;
	add.s32 	%r274, %r273, %r68;
	mov.b64 	%fd281, {%r67, %r274};
	sub.s32 	%r275, %r66, %r272;
	shl.b32 	%r276, %r275, 20;
	add.s32 	%r277, %r276, 1072693248;
	mov.u32 	%r278, 0;
	mov.b64 	%fd282, {%r278, %r277};
	mul.f64 	%fd472, %fd281, %fd282;

BB6_69:
	add.s32 	%r279, %r60, %r791;
	shl.b32 	%r280, %r279, 2;
	mov.u32 	%r281, _ZZ21kernel_MLEFit_sigmaxyPffiiS_S_S_iE6s_data;
	add.s32 	%r282, %r281, %r280;
	ld.shared.f32 	%f656, [%r282];
	cvt.f64.f32	%fd283, %f656;
	mul.f64 	%fd284, %fd468, %fd472;
	cvt.f64.f32	%fd285, %f2842;
	fma.rn.f64 	%fd286, %fd284, %fd283, %fd285;
	cvt.f64.f32	%fd287, %f2841;
	add.f64 	%fd288, %fd287, %fd284;
	cvt.rn.f32.f64	%f2841, %fd288;
	cvt.rn.f32.f64	%f2842, %fd286;
	add.s32 	%r791, %r791, 1;
	setp.lt.s32	%p91, %r791, %r150;
	@%p91 bra 	BB6_33;

	add.s32 	%r790, %r790, 1;
	setp.lt.s32	%p92, %r790, %r150;
	@%p92 bra 	BB6_32;

	div.rn.f32 	%f657, %f2842, %f2841;
	max.f32 	%f2838, %f2838, %f657;
	min.f32 	%f2837, %f2837, %f657;
	add.s32 	%r789, %r789, 1;
	setp.lt.s32	%p93, %r789, %r150;
	@%p93 bra 	BB6_31;

	add.s32 	%r788, %r788, 1;
	setp.lt.s32	%p94, %r788, %r150;
	@%p94 bra 	BB6_30;

BB6_73:
	sub.f32 	%f658, %f2838, %f2837;
	add.f32 	%f659, %f658, %f658;
	mul.f32 	%f660, %f659, 0f40490FD8;
	mul.f32 	%f661, %f660, %f2913;
	mul.f32 	%f662, %f661, %f2913;
	max.f32 	%f2916, %f616, %f662;
	setp.lt.s32	%p95, %r151, 1;
	@%p95 bra 	BB6_74;

	div.rn.f32 	%f59, %f2913, 0f41200000;
	mov.u32 	%r792, 0;
	mov.f32 	%f2914, %f2913;

BB6_76:
	mov.f32 	%f2863, 0f00000000;
	mov.f32 	%f2864, %f2863;
	mov.f32 	%f2865, %f2863;
	mov.f32 	%f2866, %f2863;
	mov.f32 	%f2867, %f2863;
	mov.f32 	%f2868, %f2863;
	mov.f32 	%f2869, %f2863;
	mov.f32 	%f2870, %f2863;
	mov.f32 	%f2871, %f2863;
	mov.f32 	%f2872, %f2863;
	mov.f32 	%f2873, %f2863;
	mov.f32 	%f2874, %f2863;
	@%p37 bra 	BB6_369;

	mov.f32 	%f688, 0f3F000000;
	div.rn.f32 	%f689, %f688, %f2914;
	div.rn.f32 	%f66, %f689, %f2914;
	div.rn.f32 	%f690, %f688, %f2913;
	div.rn.f32 	%f67, %f690, %f2913;
	neg.f32 	%f691, %f2916;
	div.rn.f32 	%f692, %f691, 0f40206C98;
	div.rn.f32 	%f68, %f692, %f2914;
	cvt.f64.f32	%fd36, %f692;
	div.rn.f32 	%f69, %f692, %f2913;
	div.rn.f32 	%f70, %f68, %f2914;
	mov.f32 	%f693, 0fC0000000;
	div.rn.f32 	%f71, %f693, %f2914;
	div.rn.f32 	%f694, %f2916, 0f40206C98;
	cvt.f64.f32	%fd37, %f694;
	div.rn.f32 	%f72, %f69, %f2913;
	div.rn.f32 	%f73, %f693, %f2913;
	mov.u32 	%r793, 0;
	mov.f32 	%f2863, 0f00000000;
	mov.f32 	%f2864, %f2863;
	mov.f32 	%f2865, %f2863;
	mov.f32 	%f2866, %f2863;
	mov.f32 	%f2867, %f2863;
	mov.f32 	%f2868, %f2863;
	mov.f32 	%f2869, %f2863;
	mov.f32 	%f2870, %f2863;
	mov.f32 	%f2871, %f2863;
	mov.f32 	%f2872, %f2863;
	mov.f32 	%f2873, %f2863;
	mov.f32 	%f2874, %f2863;

BB6_78:
	mov.u32 	%r794, 0;
	cvt.rn.f32.s32	%f86, %r793;
	sub.f32 	%f87, %f86, %f2918;
	add.f32 	%f88, %f87, 0f3F000000;
	sqrt.rn.f32 	%f695, %f66;
	mul.f32 	%f89, %f88, %f695;
	abs.f32 	%f90, %f89;
	mul.f32 	%f91, %f89, %f89;
	add.f32 	%f92, %f87, 0fBF000000;
	mul.f32 	%f93, %f92, %f695;
	abs.f32 	%f94, %f93;
	mul.f32 	%f95, %f93, %f93;
	sqrt.rn.f32 	%f96, %f67;
	add.f32 	%f696, %f86, 0f3F000000;
	sub.f32 	%f697, %f696, %f2918;
	div.rn.f32 	%f97, %f697, %f2914;
	mov.f32 	%f698, 0f3F800000;
	cvt.rzi.f32.f32	%f699, %f698;
	add.f32 	%f700, %f699, %f699;
	mov.f32 	%f701, 0f40000000;
	sub.f32 	%f702, %f701, %f700;
	abs.f32 	%f98, %f702;
	setp.eq.f32	%p97, %f98, 0f3F800000;
	abs.f32 	%f99, %f97;
	setp.lt.f32	%p98, %f99, 0f00800000;
	mul.f32 	%f703, %f99, 0f4B800000;
	selp.f32	%f704, 0fC3170000, 0fC2FE0000, %p98;
	selp.f32	%f705, %f703, %f99, %p98;
	mov.b32 	 %r288, %f705;
	and.b32  	%r289, %r288, 8388607;
	or.b32  	%r290, %r289, 1065353216;
	mov.b32 	 %f706, %r290;
	shr.u32 	%r291, %r288, 23;
	cvt.rn.f32.u32	%f707, %r291;
	add.f32 	%f708, %f704, %f707;
	setp.gt.f32	%p99, %f706, 0f3FB504F3;
	mul.f32 	%f709, %f706, 0f3F000000;
	add.f32 	%f710, %f708, 0f3F800000;
	selp.f32	%f711, %f709, %f706, %p99;
	selp.f32	%f712, %f710, %f708, %p99;
	add.f32 	%f100, %f711, 0fBF800000;
	add.f32 	%f101, %f711, 0f3F800000;
	add.f32 	%f102, %f100, %f100;
	mov.f32 	%f713, 0f3F317200;
	mul.rn.f32 	%f103, %f712, %f713;
	mov.f32 	%f714, 0f35BFBE8E;
	mul.rn.f32 	%f104, %f712, %f714;
	setp.lt.f32	%p100, %f97, 0f00000000;
	and.pred  	%p4, %p100, %p97;
	add.f32 	%f715, %f97, %f97;
	selp.f32	%f105, %f715, 0f00000000, %p97;
	add.f32 	%f717, %f86, 0fBF000000;
	sub.f32 	%f718, %f717, %f2918;
	div.rn.f32 	%f106, %f718, %f2914;
	abs.f32 	%f107, %f106;
	setp.lt.f32	%p101, %f107, 0f00800000;
	mul.f32 	%f719, %f107, 0f4B800000;
	selp.f32	%f720, 0fC3170000, 0fC2FE0000, %p101;
	selp.f32	%f721, %f719, %f107, %p101;
	mov.b32 	 %r292, %f721;
	and.b32  	%r293, %r292, 8388607;
	or.b32  	%r294, %r293, 1065353216;
	mov.b32 	 %f722, %r294;
	shr.u32 	%r295, %r292, 23;
	cvt.rn.f32.u32	%f723, %r295;
	add.f32 	%f724, %f720, %f723;
	setp.gt.f32	%p102, %f722, 0f3FB504F3;
	mul.f32 	%f725, %f722, 0f3F000000;
	add.f32 	%f726, %f724, 0f3F800000;
	selp.f32	%f727, %f725, %f722, %p102;
	selp.f32	%f728, %f726, %f724, %p102;
	add.f32 	%f108, %f727, 0fBF800000;
	add.f32 	%f109, %f727, 0f3F800000;
	add.f32 	%f110, %f108, %f108;
	mul.rn.f32 	%f111, %f728, %f713;
	mul.rn.f32 	%f112, %f728, %f714;
	setp.lt.f32	%p103, %f106, 0f00000000;
	and.pred  	%p5, %p103, %p97;
	add.f32 	%f729, %f106, %f106;
	selp.f32	%f113, %f729, 0f00000000, %p97;
	cvt.f64.f32	%fd289, %f2914;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd289;
	}
	mov.f64 	%fd290, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r79}, %fd290;
	}
	bfe.u32 	%r296, %r79, 20, 11;
	add.s32 	%r297, %r296, -1012;
	mov.u64 	%rd86, 4613937818241073152;
	shl.b64 	%rd5, %rd86, %r297;
	setp.eq.s64	%p104, %rd5, -9223372036854775808;
	abs.f64 	%fd291, %fd289;
	// Callseq Start 94
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd291;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd290;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd38, [retval0+0];
	
	//{
	}// Callseq End 94
	setp.lt.s32	%p105, %r78, 0;
	and.pred  	%p6, %p105, %p104;
	setp.lt.s32	%p106, %r79, 0;
	add.f64 	%fd292, %fd289, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r298}, %fd292;
	}
	and.b32  	%r80, %r298, 2146435072;
	setp.gtu.f64	%p107, %fd291, 0d7FF0000000000000;
	setp.gt.f64	%p108, %fd291, 0d3FF0000000000000;
	selp.b32	%r299, 2146435072, 0, %p108;
	xor.b32  	%r300, %r299, 2146435072;
	selp.b32	%r301, %r300, %r299, %p106;
	setp.eq.f32	%p109, %f2914, 0fBF800000;
	selp.b32	%r81, 1072693248, %r301, %p109;
	shr.s32 	%r302, %r79, 31;
	and.b32  	%r303, %r302, -2146435072;
	add.s32 	%r82, %r303, 2146435072;
	or.b32  	%r83, %r82, -2147483648;
	cvt.f64.f32	%fd293, %f2913;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r84}, %fd293;
	}
	abs.f64 	%fd294, %fd293;
	// Callseq Start 95
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd294;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd290;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd39, [retval0+0];
	
	//{
	}// Callseq End 95
	setp.lt.s32	%p110, %r84, 0;
	and.pred  	%p7, %p110, %p104;
	add.f64 	%fd295, %fd293, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r304}, %fd295;
	}
	and.b32  	%r85, %r304, 2146435072;
	setp.gtu.f64	%p111, %fd294, 0d7FF0000000000000;
	setp.gt.f64	%p112, %fd294, 0d3FF0000000000000;
	selp.b32	%r305, 2146435072, 0, %p112;
	xor.b32  	%r306, %r305, 2146435072;
	selp.b32	%r307, %r306, %r305, %p106;
	setp.eq.f32	%p113, %f2913, 0fBF800000;
	selp.b32	%r86, 1072693248, %r307, %p113;
	mov.f64 	%fd296, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r308}, %fd296;
	}
	bfe.u32 	%r309, %r308, 20, 11;
	add.s32 	%r310, %r309, -1012;
	mov.u64 	%rd87, 4617315517961601024;
	shl.b64 	%rd88, %rd87, %r310;
	setp.eq.s64	%p114, %rd88, -9223372036854775808;
	// Callseq Start 96
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd291;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd296;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd40, [retval0+0];
	
	//{
	}// Callseq End 96
	and.pred  	%p8, %p105, %p114;
	selp.b32	%r311, %r78, 0, %p114;
	setp.lt.s32	%p115, %r308, 0;
	or.b32  	%r312, %r311, 2146435072;
	selp.b32	%r87, %r312, %r311, %p115;
	add.f64 	%fd297, %fd289, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r313}, %fd297;
	}
	and.b32  	%r88, %r313, 2146435072;
	selp.b32	%r314, %r300, %r299, %p115;
	selp.b32	%r90, 1072693248, %r314, %p109;
	cvt.f64.f32	%fd298, %f88;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r92}, %fd298;
	}
	abs.f64 	%fd299, %fd298;
	// Callseq Start 97
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd299;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd290;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd41, [retval0+0];
	
	//{
	}// Callseq End 97
	setp.lt.s32	%p116, %r92, 0;
	and.pred  	%p9, %p116, %p104;
	add.f64 	%fd42, %fd298, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r319}, %fd42;
	}
	and.b32  	%r93, %r319, 2146435072;
	setp.gtu.f64	%p117, %fd299, 0d7FF0000000000000;
	setp.gt.f64	%p118, %fd299, 0d3FF0000000000000;
	selp.b32	%r320, 2146435072, 0, %p118;
	xor.b32  	%r321, %r320, 2146435072;
	selp.b32	%r322, %r321, %r320, %p106;
	setp.eq.f32	%p119, %f88, 0fBF800000;
	selp.b32	%r94, 1072693248, %r322, %p119;
	cvt.f64.f32	%fd300, %f92;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r95}, %fd300;
	}
	abs.f64 	%fd301, %fd300;
	// Callseq Start 98
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd301;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd290;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd43, [retval0+0];
	
	//{
	}// Callseq End 98
	setp.lt.s32	%p120, %r95, 0;
	and.pred  	%p10, %p120, %p104;
	add.f64 	%fd44, %fd300, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r323}, %fd44;
	}
	and.b32  	%r96, %r323, 2146435072;
	setp.gtu.f64	%p121, %fd301, 0d7FF0000000000000;
	setp.gt.f64	%p122, %fd301, 0d3FF0000000000000;
	selp.b32	%r324, 2146435072, 0, %p122;
	xor.b32  	%r325, %r324, 2146435072;
	selp.b32	%r326, %r325, %r324, %p106;
	setp.eq.f32	%p123, %f92, 0fBF800000;
	selp.b32	%r97, 1072693248, %r326, %p123;
	// Callseq Start 99
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd294;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd296;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd45, [retval0+0];
	
	//{
	}// Callseq End 99
	and.pred  	%p11, %p110, %p114;
	selp.b32	%r327, %r84, 0, %p114;
	or.b32  	%r328, %r327, 2146435072;
	selp.b32	%r98, %r328, %r327, %p115;
	add.f64 	%fd302, %fd293, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r329}, %fd302;
	}
	and.b32  	%r99, %r329, 2146435072;
	selp.b32	%r330, %r306, %r305, %p115;
	selp.b32	%r100, 1072693248, %r330, %p113;
	mov.f64 	%fd303, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r102}, %fd303;
	}
	bfe.u32 	%r331, %r102, 20, 11;
	add.s32 	%r332, %r331, -1012;
	mov.u64 	%rd89, 4611686018427387904;
	shl.b64 	%rd6, %rd89, %r332;
	shr.s32 	%r333, %r102, 31;
	and.b32  	%r334, %r333, -2146435072;
	add.s32 	%r103, %r334, 2146435072;
	setp.ne.s32	%p124, %r80, 2146435072;
	or.pred  	%p14, %p124, %p107;
	setp.ne.s32	%p125, %r85, 2146435072;
	or.pred  	%p15, %p125, %p111;
	setp.ne.s32	%p126, %r88, 2146435072;
	or.pred  	%p16, %p126, %p107;
	setp.ne.s32	%p127, %r93, 2146435072;
	or.pred  	%p17, %p127, %p117;
	setp.ne.s32	%p128, %r96, 2146435072;
	or.pred  	%p18, %p128, %p121;
	setp.ne.s32	%p129, %r99, 2146435072;
	or.pred  	%p19, %p129, %p111;
	bra.uni 	BB6_79;

BB6_246:
	and.b32  	%r488, %r107, 2147483647;
	setp.ne.s32	%p322, %r488, 2146435072;
	@%p322 bra 	BB6_247;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r489, %temp}, %fd101;
	}
	setp.ne.s32	%p323, %r489, 0;
	mov.f64 	%fd493, %fd492;
	@%p323 bra 	BB6_251;

	selp.b32	%r490, %r83, %r82, %p22;
	mov.u32 	%r491, 0;
	mov.b64 	%fd493, {%r491, %r490};
	bra.uni 	BB6_251;

BB6_262:
	and.b32  	%r508, %r108, 2147483647;
	setp.ne.s32	%p339, %r508, 2146435072;
	@%p339 bra 	BB6_263;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r509, %temp}, %fd114;
	}
	setp.ne.s32	%p340, %r509, 0;
	mov.f64 	%fd496, %fd495;
	@%p340 bra 	BB6_267;

	selp.b32	%r510, %r83, %r82, %p23;
	mov.u32 	%r511, 0;
	mov.b64 	%fd496, {%r511, %r510};
	bra.uni 	BB6_267;

BB6_298:
	and.b32  	%r549, %r110, 2147483647;
	setp.ne.s32	%p376, %r549, 2146435072;
	@%p376 bra 	BB6_299;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r550, %temp}, %fd140;
	}
	setp.ne.s32	%p377, %r550, 0;
	mov.f64 	%fd502, %fd501;
	@%p377 bra 	BB6_303;

	or.b32  	%r551, %r103, -2147483648;
	selp.b32	%r552, %r551, %r103, %p25;
	mov.u32 	%r553, 0;
	mov.b64 	%fd502, {%r553, %r552};
	bra.uni 	BB6_303;

BB6_314:
	and.b32  	%r570, %r111, 2147483647;
	setp.ne.s32	%p393, %r570, 2146435072;
	@%p393 bra 	BB6_315;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r571, %temp}, %fd152;
	}
	setp.ne.s32	%p394, %r571, 0;
	mov.f64 	%fd505, %fd504;
	@%p394 bra 	BB6_319;

	or.b32  	%r572, %r103, -2147483648;
	selp.b32	%r573, %r572, %r103, %p26;
	mov.u32 	%r574, 0;
	mov.b64 	%fd505, {%r574, %r573};
	bra.uni 	BB6_319;

BB6_330:
	and.b32  	%r591, %r112, 2147483647;
	setp.ne.s32	%p410, %r591, 2146435072;
	@%p410 bra 	BB6_331;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r592, %temp}, %fd164;
	}
	setp.ne.s32	%p411, %r592, 0;
	mov.f64 	%fd508, %fd507;
	@%p411 bra 	BB6_335;

	or.b32  	%r593, %r103, -2147483648;
	selp.b32	%r594, %r593, %r103, %p27;
	mov.u32 	%r595, 0;
	mov.b64 	%fd508, {%r595, %r594};
	bra.uni 	BB6_335;

BB6_346:
	and.b32  	%r612, %r113, 2147483647;
	setp.ne.s32	%p427, %r612, 2146435072;
	@%p427 bra 	BB6_347;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r613, %temp}, %fd176;
	}
	setp.ne.s32	%p428, %r613, 0;
	mov.f64 	%fd511, %fd510;
	@%p428 bra 	BB6_351;

	or.b32  	%r614, %r103, -2147483648;
	selp.b32	%r615, %r614, %r103, %p28;
	mov.u32 	%r616, 0;
	mov.b64 	%fd511, {%r616, %r615};
	bra.uni 	BB6_351;

BB6_362:
	and.b32  	%r633, %r114, 2147483647;
	setp.ne.s32	%p444, %r633, 2146435072;
	@%p444 bra 	BB6_363;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r634, %temp}, %fd188;
	}
	setp.ne.s32	%p445, %r634, 0;
	mov.f64 	%fd514, %fd513;
	@%p445 bra 	BB6_367;

	or.b32  	%r635, %r103, -2147483648;
	selp.b32	%r636, %r635, %r103, %p29;
	mov.u32 	%r637, 0;
	mov.b64 	%fd514, {%r637, %r636};
	bra.uni 	BB6_367;

BB6_281:
	and.b32  	%r528, %r109, 2147483647;
	setp.ne.s32	%p359, %r528, 2146435072;
	@%p359 bra 	BB6_282;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r529, %temp}, %fd127;
	}
	setp.ne.s32	%p360, %r529, 0;
	mov.f64 	%fd499, %fd498;
	@%p360 bra 	BB6_286;

	or.b32  	%r530, %r103, -2147483648;
	selp.b32	%r531, %r530, %r103, %p24;
	mov.u32 	%r532, 0;
	mov.b64 	%fd499, {%r532, %r531};
	bra.uni 	BB6_286;

BB6_247:
	mov.f64 	%fd493, %fd492;
	bra.uni 	BB6_251;

BB6_263:
	mov.f64 	%fd496, %fd495;
	bra.uni 	BB6_267;

BB6_299:
	mov.f64 	%fd502, %fd501;
	bra.uni 	BB6_303;

BB6_315:
	mov.f64 	%fd505, %fd504;
	bra.uni 	BB6_319;

BB6_331:
	mov.f64 	%fd508, %fd507;
	bra.uni 	BB6_335;

BB6_347:
	mov.f64 	%fd511, %fd510;
	bra.uni 	BB6_351;

BB6_363:
	mov.f64 	%fd514, %fd513;
	bra.uni 	BB6_367;

BB6_282:
	mov.f64 	%fd499, %fd498;
	bra.uni 	BB6_286;

BB6_79:
	setp.ltu.f32	%p130, %f90, 0f3F800000;
	@%p130 bra 	BB6_81;
	bra.uni 	BB6_80;

BB6_81:
	mov.f32 	%f749, 0f3BA0C9F8;
	mov.f32 	%f750, 0fBA1268FB;
	fma.rn.f32 	%f751, %f750, %f91, %f749;
	mov.f32 	%f752, 0fBCDABFD4;
	fma.rn.f32 	%f753, %f751, %f91, %f752;
	mov.f32 	%f754, 0f3DE70331;
	fma.rn.f32 	%f755, %f753, %f91, %f754;
	mov.f32 	%f756, 0fBEC09330;
	fma.rn.f32 	%f757, %f755, %f91, %f756;
	mov.f32 	%f758, 0f3F906EBA;
	fma.rn.f32 	%f759, %f757, %f91, %f758;
	mul.f32 	%f2875, %f89, %f759;
	bra.uni 	BB6_82;

BB6_80:
	mov.f32 	%f2769, 0f3F800000;
	setp.ltu.f32	%p131, %f90, 0f407AD445;
	mov.f32 	%f731, 0f3A03BB71;
	mov.f32 	%f732, 0fB7B730FB;
	fma.rn.f32 	%f733, %f732, %f90, %f731;
	mov.f32 	%f734, 0fBBACA3B3;
	fma.rn.f32 	%f735, %f733, %f90, %f734;
	mov.f32 	%f736, 0f3D0A7445;
	fma.rn.f32 	%f737, %f735, %f90, %f736;
	mov.f32 	%f738, 0fBE1B3B75;
	fma.rn.f32 	%f739, %f737, %f90, %f738;
	mov.f32 	%f740, 0fBF6B385A;
	fma.rn.f32 	%f741, %f739, %f90, %f740;
	mov.f32 	%f742, 0fBFD0316E;
	fma.rn.f32 	%f743, %f741, %f90, %f742;
	mov.f32 	%f744, 0fBA031CCE;
	fma.rn.f32 	%f745, %f743, %f90, %f744;
	ex2.approx.ftz.f32 	%f746, %f745;
	sub.f32 	%f748, %f2769, %f746;
	mov.b32 	 %r335, %f748;
	selp.b32	%r336, %r335, 1065353216, %p131;
	mov.b32 	 %r337, %f89;
	and.b32  	%r338, %r337, -2147483648;
	or.b32  	%r339, %r336, %r338;
	mov.b32 	 %f2875, %r339;

BB6_82:
	setp.ltu.f32	%p132, %f94, 0f3F800000;
	@%p132 bra 	BB6_84;
	bra.uni 	BB6_83;

BB6_84:
	mov.f32 	%f778, 0f3BA0C9F8;
	mov.f32 	%f779, 0fBA1268FB;
	fma.rn.f32 	%f780, %f779, %f95, %f778;
	mov.f32 	%f781, 0fBCDABFD4;
	fma.rn.f32 	%f782, %f780, %f95, %f781;
	mov.f32 	%f783, 0f3DE70331;
	fma.rn.f32 	%f784, %f782, %f95, %f783;
	mov.f32 	%f785, 0fBEC09330;
	fma.rn.f32 	%f786, %f784, %f95, %f785;
	mov.f32 	%f787, 0f3F906EBA;
	fma.rn.f32 	%f788, %f786, %f95, %f787;
	mul.f32 	%f2876, %f93, %f788;
	bra.uni 	BB6_85;

BB6_83:
	mov.f32 	%f2770, 0f3F800000;
	setp.ltu.f32	%p133, %f94, 0f407AD445;
	mov.f32 	%f760, 0f3A03BB71;
	mov.f32 	%f761, 0fB7B730FB;
	fma.rn.f32 	%f762, %f761, %f94, %f760;
	mov.f32 	%f763, 0fBBACA3B3;
	fma.rn.f32 	%f764, %f762, %f94, %f763;
	mov.f32 	%f765, 0f3D0A7445;
	fma.rn.f32 	%f766, %f764, %f94, %f765;
	mov.f32 	%f767, 0fBE1B3B75;
	fma.rn.f32 	%f768, %f766, %f94, %f767;
	mov.f32 	%f769, 0fBF6B385A;
	fma.rn.f32 	%f770, %f768, %f94, %f769;
	mov.f32 	%f771, 0fBFD0316E;
	fma.rn.f32 	%f772, %f770, %f94, %f771;
	mov.f32 	%f773, 0fBA031CCE;
	fma.rn.f32 	%f774, %f772, %f94, %f773;
	ex2.approx.ftz.f32 	%f775, %f774;
	sub.f32 	%f777, %f2770, %f775;
	mov.b32 	 %r340, %f777;
	selp.b32	%r341, %r340, 1065353216, %p133;
	mov.b32 	 %r342, %f93;
	and.b32  	%r343, %r342, -2147483648;
	or.b32  	%r344, %r341, %r343;
	mov.b32 	 %f2876, %r344;

BB6_85:
	sub.f32 	%f789, %f2875, %f2876;
	mul.f32 	%f132, %f789, 0f3F000000;
	cvt.rn.f32.s32	%f133, %r794;
	sub.f32 	%f134, %f133, %f2917;
	add.f32 	%f135, %f134, 0f3F000000;
	mul.f32 	%f136, %f135, %f96;
	abs.f32 	%f137, %f136;
	setp.ltu.f32	%p134, %f137, 0f3F800000;
	@%p134 bra 	BB6_87;
	bra.uni 	BB6_86;

BB6_87:
	mul.f32 	%f808, %f136, %f136;
	mov.f32 	%f809, 0f3BA0C9F8;
	mov.f32 	%f810, 0fBA1268FB;
	fma.rn.f32 	%f811, %f810, %f808, %f809;
	mov.f32 	%f812, 0fBCDABFD4;
	fma.rn.f32 	%f813, %f811, %f808, %f812;
	mov.f32 	%f814, 0f3DE70331;
	fma.rn.f32 	%f815, %f813, %f808, %f814;
	mov.f32 	%f816, 0fBEC09330;
	fma.rn.f32 	%f817, %f815, %f808, %f816;
	mov.f32 	%f818, 0f3F906EBA;
	fma.rn.f32 	%f819, %f817, %f808, %f818;
	mul.f32 	%f2877, %f136, %f819;
	bra.uni 	BB6_88;

BB6_86:
	mov.f32 	%f2771, 0f3F800000;
	mov.f32 	%f790, 0f3A03BB71;
	mov.f32 	%f791, 0fB7B730FB;
	fma.rn.f32 	%f792, %f791, %f137, %f790;
	mov.f32 	%f793, 0fBBACA3B3;
	fma.rn.f32 	%f794, %f792, %f137, %f793;
	mov.f32 	%f795, 0f3D0A7445;
	fma.rn.f32 	%f796, %f794, %f137, %f795;
	mov.f32 	%f797, 0fBE1B3B75;
	fma.rn.f32 	%f798, %f796, %f137, %f797;
	mov.f32 	%f799, 0fBF6B385A;
	fma.rn.f32 	%f800, %f798, %f137, %f799;
	mov.f32 	%f801, 0fBFD0316E;
	fma.rn.f32 	%f802, %f800, %f137, %f801;
	mov.f32 	%f803, 0fBA031CCE;
	fma.rn.f32 	%f804, %f802, %f137, %f803;
	ex2.approx.ftz.f32 	%f805, %f804;
	sub.f32 	%f807, %f2771, %f805;
	mov.b32 	 %r345, %f807;
	setp.ltu.f32	%p135, %f137, 0f407AD445;
	selp.b32	%r346, %r345, 1065353216, %p135;
	mov.b32 	 %r347, %f136;
	and.b32  	%r348, %r347, -2147483648;
	or.b32  	%r349, %r346, %r348;
	mov.b32 	 %f2877, %r349;

BB6_88:
	add.f32 	%f141, %f134, 0fBF000000;
	mul.f32 	%f142, %f141, %f96;
	abs.f32 	%f143, %f142;
	setp.ltu.f32	%p136, %f143, 0f3F800000;
	@%p136 bra 	BB6_90;
	bra.uni 	BB6_89;

BB6_90:
	mul.f32 	%f838, %f142, %f142;
	mov.f32 	%f839, 0f3BA0C9F8;
	mov.f32 	%f840, 0fBA1268FB;
	fma.rn.f32 	%f841, %f840, %f838, %f839;
	mov.f32 	%f842, 0fBCDABFD4;
	fma.rn.f32 	%f843, %f841, %f838, %f842;
	mov.f32 	%f844, 0f3DE70331;
	fma.rn.f32 	%f845, %f843, %f838, %f844;
	mov.f32 	%f846, 0fBEC09330;
	fma.rn.f32 	%f847, %f845, %f838, %f846;
	mov.f32 	%f848, 0f3F906EBA;
	fma.rn.f32 	%f849, %f847, %f838, %f848;
	mul.f32 	%f2878, %f142, %f849;
	bra.uni 	BB6_91;

BB6_89:
	mov.f32 	%f2772, 0f3F800000;
	mov.f32 	%f820, 0f3A03BB71;
	mov.f32 	%f821, 0fB7B730FB;
	fma.rn.f32 	%f822, %f821, %f143, %f820;
	mov.f32 	%f823, 0fBBACA3B3;
	fma.rn.f32 	%f824, %f822, %f143, %f823;
	mov.f32 	%f825, 0f3D0A7445;
	fma.rn.f32 	%f826, %f824, %f143, %f825;
	mov.f32 	%f827, 0fBE1B3B75;
	fma.rn.f32 	%f828, %f826, %f143, %f827;
	mov.f32 	%f829, 0fBF6B385A;
	fma.rn.f32 	%f830, %f828, %f143, %f829;
	mov.f32 	%f831, 0fBFD0316E;
	fma.rn.f32 	%f832, %f830, %f143, %f831;
	mov.f32 	%f833, 0fBA031CCE;
	fma.rn.f32 	%f834, %f832, %f143, %f833;
	ex2.approx.ftz.f32 	%f835, %f834;
	sub.f32 	%f837, %f2772, %f835;
	mov.b32 	 %r350, %f837;
	setp.ltu.f32	%p137, %f143, 0f407AD445;
	selp.b32	%r351, %r350, 1065353216, %p137;
	mov.b32 	 %r352, %f142;
	and.b32  	%r353, %r352, -2147483648;
	or.b32  	%r354, %r351, %r353;
	mov.b32 	 %f2878, %r354;

BB6_91:
	mul.lo.s32 	%r768, %r150, %r150;
	mad.lo.s32 	%r767, %r4, %r768, %r793;
	sub.f32 	%f852, %f2877, %f2878;
	mul.f32 	%f147, %f852, 0f3F000000;
	mul.f32 	%f853, %f132, %f2916;
	fma.rn.f32 	%f148, %f147, %f853, %f2837;
	mad.lo.s32 	%r355, %r794, %r150, %r767;
	shl.b32 	%r356, %r355, 2;
	mov.u32 	%r357, _ZZ21kernel_MLEFit_sigmaxyPffiiS_S_S_iE6s_data;
	add.s32 	%r358, %r357, %r356;
	ld.shared.f32 	%f149, [%r358];
	// inline asm
	rcp.approx.ftz.f32 %f850,%f101;
	// inline asm
	mul.f32 	%f854, %f850, %f102;
	mul.f32 	%f855, %f854, %f854;
	mov.f32 	%f856, 0f3C4CAF63;
	mov.f32 	%f857, 0f3B18F0FE;
	fma.rn.f32 	%f858, %f857, %f855, %f856;
	mov.f32 	%f859, 0f3DAAAABD;
	fma.rn.f32 	%f860, %f858, %f855, %f859;
	mul.rn.f32 	%f861, %f860, %f855;
	mul.rn.f32 	%f862, %f861, %f854;
	sub.f32 	%f863, %f100, %f854;
	neg.f32 	%f864, %f854;
	add.f32 	%f865, %f863, %f863;
	fma.rn.f32 	%f866, %f864, %f100, %f865;
	mul.rn.f32 	%f867, %f850, %f866;
	add.f32 	%f868, %f862, %f854;
	sub.f32 	%f869, %f854, %f868;
	add.f32 	%f870, %f862, %f869;
	add.f32 	%f871, %f867, %f870;
	add.f32 	%f872, %f868, %f871;
	sub.f32 	%f873, %f868, %f872;
	add.f32 	%f874, %f871, %f873;
	add.f32 	%f875, %f103, %f872;
	sub.f32 	%f876, %f103, %f875;
	add.f32 	%f877, %f872, %f876;
	add.f32 	%f878, %f874, %f877;
	add.f32 	%f879, %f104, %f878;
	add.f32 	%f880, %f875, %f879;
	sub.f32 	%f881, %f875, %f880;
	add.f32 	%f882, %f879, %f881;
	mul.rn.f32 	%f884, %f701, %f880;
	neg.f32 	%f885, %f884;
	fma.rn.f32 	%f886, %f701, %f880, %f885;
	fma.rn.f32 	%f887, %f701, %f882, %f886;
	mov.f32 	%f888, 0f00000000;
	fma.rn.f32 	%f889, %f888, %f880, %f887;
	add.rn.f32 	%f890, %f884, %f889;
	neg.f32 	%f891, %f890;
	add.rn.f32 	%f892, %f884, %f891;
	add.rn.f32 	%f893, %f892, %f889;
	mov.b32 	 %r359, %f890;
	setp.eq.s32	%p138, %r359, 1118925336;
	add.s32 	%r360, %r359, -1;
	mov.b32 	 %f894, %r360;
	add.f32 	%f895, %f893, 0f37000000;
	selp.f32	%f896, %f894, %f890, %p138;
	selp.f32	%f150, %f895, %f893, %p138;
	mul.f32 	%f897, %f896, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f898, %f897;
	mov.f32 	%f899, 0fBF317200;
	fma.rn.f32 	%f900, %f898, %f899, %f896;
	mov.f32 	%f901, 0fB5BFBE8E;
	fma.rn.f32 	%f902, %f898, %f901, %f900;
	mul.f32 	%f903, %f902, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f904, %f903;
	add.f32 	%f905, %f898, 0f00000000;
	ex2.approx.f32 	%f906, %f905;
	mul.f32 	%f907, %f904, %f906;
	setp.lt.f32	%p139, %f896, 0fC2D20000;
	selp.f32	%f908, 0f00000000, %f907, %p139;
	setp.gt.f32	%p140, %f896, 0f42D20000;
	selp.f32	%f2879, 0f7F800000, %f908, %p140;
	setp.eq.f32	%p141, %f2879, 0f7F800000;
	@%p141 bra 	BB6_93;

	fma.rn.f32 	%f2879, %f2879, %f150, %f2879;

BB6_93:
	setp.geu.f32	%p618, %f97, 0f00000000;
	mov.b32 	 %r361, %f2879;
	xor.b32  	%r362, %r361, -2147483648;
	mov.b32 	 %f909, %r362;
	selp.f32	%f154, %f909, %f2879, %p4;
	setp.eq.f32	%p142, %f97, 0f00000000;
	selp.f32	%f2880, %f105, %f154, %p142;
	@%p618 bra 	BB6_95;

	cvt.rzi.f32.f32	%f911, %f701;
	setp.neu.f32	%p143, %f911, 0f40000000;
	selp.f32	%f2880, 0f7FFFFFFF, %f154, %p143;

BB6_95:
	abs.f32 	%f2778, %f97;
	add.f32 	%f2777, %f2778, 0f40000000;
	mov.b32 	 %r769, %f2777;
	mov.f32 	%f2776, 0f00000000;
	mov.f32 	%f2775, 0f3DAAAABD;
	mov.f32 	%f2774, 0f3C4CAF63;
	mov.f32 	%f2773, 0f3B18F0FE;
	add.f32 	%f914, %f97, 0f40000000;
	setp.gtu.f32	%p144, %f2778, 0f7F800000;
	selp.f32	%f915, %f914, %f2880, %p144;
	selp.f32	%f916, 0fFF800000, 0f7F800000, %p4;
	setp.neu.f32	%p145, %f2778, 0f7F800000;
	selp.f32	%f917, %f915, %f916, %p145;
	setp.gt.s32	%p146, %r769, 2139095039;
	selp.f32	%f918, %f917, %f2880, %p146;
	mul.f32 	%f919, %f918, 0fBF000000;
	setp.eq.f32	%p147, %f97, 0f3F800000;
	selp.f32	%f920, 0fBF000000, %f919, %p147;
	mul.f32 	%f921, %f920, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f922, %f921;
	fma.rn.f32 	%f924, %f922, %f899, %f920;
	fma.rn.f32 	%f926, %f922, %f901, %f924;
	mul.f32 	%f927, %f926, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f928, %f927;
	add.f32 	%f929, %f922, 0f00000000;
	ex2.approx.f32 	%f930, %f929;
	mul.f32 	%f931, %f928, %f930;
	setp.lt.f32	%p148, %f920, 0fC2D20000;
	selp.f32	%f932, 0f00000000, %f931, %p148;
	setp.gt.f32	%p149, %f920, 0f42D20000;
	selp.f32	%f158, 0f7F800000, %f932, %p149;
	// inline asm
	rcp.approx.ftz.f32 %f912,%f109;
	// inline asm
	mul.f32 	%f933, %f912, %f110;
	mul.f32 	%f934, %f933, %f933;
	fma.rn.f32 	%f937, %f2773, %f934, %f2774;
	fma.rn.f32 	%f939, %f937, %f934, %f2775;
	mul.rn.f32 	%f940, %f939, %f934;
	mul.rn.f32 	%f941, %f940, %f933;
	sub.f32 	%f942, %f108, %f933;
	neg.f32 	%f943, %f933;
	add.f32 	%f944, %f942, %f942;
	fma.rn.f32 	%f945, %f943, %f108, %f944;
	mul.rn.f32 	%f946, %f912, %f945;
	add.f32 	%f947, %f941, %f933;
	sub.f32 	%f948, %f933, %f947;
	add.f32 	%f949, %f941, %f948;
	add.f32 	%f950, %f946, %f949;
	add.f32 	%f951, %f947, %f950;
	sub.f32 	%f952, %f947, %f951;
	add.f32 	%f953, %f950, %f952;
	add.f32 	%f954, %f111, %f951;
	sub.f32 	%f955, %f111, %f954;
	add.f32 	%f956, %f951, %f955;
	add.f32 	%f957, %f953, %f956;
	add.f32 	%f958, %f112, %f957;
	add.f32 	%f959, %f954, %f958;
	sub.f32 	%f960, %f954, %f959;
	add.f32 	%f961, %f958, %f960;
	mul.rn.f32 	%f963, %f701, %f959;
	neg.f32 	%f964, %f963;
	fma.rn.f32 	%f965, %f701, %f959, %f964;
	fma.rn.f32 	%f966, %f701, %f961, %f965;
	fma.rn.f32 	%f968, %f2776, %f959, %f966;
	add.rn.f32 	%f969, %f963, %f968;
	neg.f32 	%f970, %f969;
	add.rn.f32 	%f971, %f963, %f970;
	add.rn.f32 	%f972, %f971, %f968;
	mov.b32 	 %r363, %f969;
	setp.eq.s32	%p150, %r363, 1118925336;
	add.s32 	%r364, %r363, -1;
	mov.b32 	 %f973, %r364;
	add.f32 	%f974, %f972, 0f37000000;
	selp.f32	%f975, %f973, %f969, %p150;
	selp.f32	%f159, %f974, %f972, %p150;
	mul.f32 	%f976, %f975, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f977, %f976;
	fma.rn.f32 	%f978, %f977, %f899, %f975;
	fma.rn.f32 	%f979, %f977, %f901, %f978;
	mul.f32 	%f980, %f979, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f981, %f980;
	add.f32 	%f982, %f977, 0f00000000;
	ex2.approx.f32 	%f983, %f982;
	mul.f32 	%f984, %f981, %f983;
	setp.lt.f32	%p151, %f975, 0fC2D20000;
	selp.f32	%f985, 0f00000000, %f984, %p151;
	setp.gt.f32	%p152, %f975, 0f42D20000;
	selp.f32	%f2881, 0f7F800000, %f985, %p152;
	setp.eq.f32	%p153, %f2881, 0f7F800000;
	@%p153 bra 	BB6_97;

	fma.rn.f32 	%f2881, %f2881, %f159, %f2881;

BB6_97:
	setp.geu.f32	%p619, %f106, 0f00000000;
	mov.b32 	 %r365, %f2881;
	xor.b32  	%r366, %r365, -2147483648;
	mov.b32 	 %f986, %r366;
	selp.f32	%f163, %f986, %f2881, %p5;
	setp.eq.f32	%p154, %f106, 0f00000000;
	selp.f32	%f2882, %f113, %f163, %p154;
	@%p619 bra 	BB6_99;

	cvt.rzi.f32.f32	%f988, %f701;
	setp.neu.f32	%p155, %f988, 0f40000000;
	selp.f32	%f2882, 0f7FFFFFFF, %f163, %p155;

BB6_99:
	abs.f32 	%f2780, %f106;
	add.f32 	%f2779, %f2780, 0f40000000;
	mov.b32 	 %r770, %f2779;
	add.f32 	%f989, %f106, 0f40000000;
	setp.gtu.f32	%p156, %f2780, 0f7F800000;
	selp.f32	%f990, %f989, %f2882, %p156;
	selp.f32	%f991, 0fFF800000, 0f7F800000, %p5;
	setp.neu.f32	%p157, %f2780, 0f7F800000;
	selp.f32	%f992, %f990, %f991, %p157;
	setp.gt.s32	%p158, %r770, 2139095039;
	selp.f32	%f993, %f992, %f2882, %p158;
	mul.f32 	%f994, %f993, 0fBF000000;
	setp.eq.f32	%p159, %f106, 0f3F800000;
	selp.f32	%f995, 0fBF000000, %f994, %p159;
	mul.f32 	%f996, %f995, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f997, %f996;
	fma.rn.f32 	%f999, %f997, %f899, %f995;
	fma.rn.f32 	%f1001, %f997, %f901, %f999;
	mul.f32 	%f1002, %f1001, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1003, %f1002;
	add.f32 	%f1004, %f997, 0f00000000;
	ex2.approx.f32 	%f1005, %f1004;
	mul.f32 	%f1006, %f1003, %f1005;
	setp.lt.f32	%p160, %f995, 0fC2D20000;
	selp.f32	%f1007, 0f00000000, %f1006, %p160;
	setp.gt.f32	%p161, %f995, 0f42D20000;
	selp.f32	%f167, 0f7F800000, %f1007, %p161;
	sub.f32 	%f1008, %f158, %f167;
	mul.f32 	%f1009, %f68, %f1008;
	mul.f32 	%f168, %f147, %f1009;
	mov.f64 	%fd474, %fd38;
	@!%p6 bra 	BB6_101;
	bra.uni 	BB6_100;

BB6_100:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r367}, %fd38;
	}
	xor.b32  	%r368, %r367, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r369, %temp}, %fd38;
	}
	mov.b64 	%fd474, {%r369, %r368};

BB6_101:
	setp.eq.f32	%p162, %f2914, 0f00000000;
	@%p162 bra 	BB6_104;
	bra.uni 	BB6_102;

BB6_104:
	mov.u32 	%r370, 0;
	selp.b32	%r371, %r78, 0, %p104;
	or.b32  	%r372, %r371, 2146435072;
	selp.b32	%r373, %r372, %r371, %p106;
	mov.b64 	%fd474, {%r370, %r373};
	bra.uni 	BB6_105;

BB6_102:
	setp.gt.s32	%p163, %r78, -1;
	@%p163 bra 	BB6_105;

	cvt.rzi.f64.f64	%fd305, %fd290;
	setp.neu.f64	%p164, %fd305, 0d4008000000000000;
	selp.f64	%fd474, 0dFFF8000000000000, %fd474, %p164;

BB6_105:
	cvt.f64.f32	%fd460, %f2914;
	add.f64 	%fd459, %fd460, 0d4008000000000000;
	selp.f64	%fd475, %fd474, %fd459, %p124;
	@%p14 bra 	BB6_113;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r771}, %fd290;
	}
	and.b32  	%r374, %r771, 2147483647;
	setp.ne.s32	%p168, %r374, 2146435072;
	@%p168 bra 	BB6_108;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r375, %temp}, %fd290;
	}
	setp.eq.s32	%p169, %r375, 0;
	@%p169 bra 	BB6_112;
	bra.uni 	BB6_108;

BB6_112:
	mov.u32 	%r381, 0;
	mov.b64 	%fd475, {%r381, %r81};
	bra.uni 	BB6_113;

BB6_108:
	and.b32  	%r376, %r78, 2147483647;
	setp.ne.s32	%p170, %r376, 2146435072;
	@%p170 bra 	BB6_109;

	cvt.f64.f32	%fd461, %f2914;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r377, %temp}, %fd461;
	}
	setp.ne.s32	%p171, %r377, 0;
	mov.f64 	%fd475, %fd474;
	@%p171 bra 	BB6_113;

	selp.b32	%r379, %r83, %r82, %p6;
	mov.u32 	%r380, 0;
	mov.b64 	%fd475, {%r380, %r379};
	bra.uni 	BB6_113;

BB6_109:
	mov.f64 	%fd475, %fd474;

BB6_113:
	cvt.rn.f32.s32	%f2792, %r793;
	cvt.rn.f32.s32	%f2791, %r794;
	mov.f32 	%f2790, 0f35BFBE8E;
	mov.f32 	%f2789, 0f3F317200;
	add.f32 	%f2788, %f2792, 0fBF000000;
	sub.f32 	%f2787, %f2788, %f2918;
	add.f32 	%f2786, %f2792, 0f3F000000;
	sub.f32 	%f2785, %f2786, %f2918;
	mov.f32 	%f2784, 0f00000000;
	mov.f32 	%f2783, 0f3DAAAABD;
	mov.f32 	%f2782, 0f3C4CAF63;
	mov.f32 	%f2781, 0f3B18F0FE;
	setp.eq.f32	%p172, %f2914, 0f3F800000;
	selp.f64	%fd310, 0d3FF0000000000000, %fd475, %p172;
	div.rn.f64 	%fd311, %fd36, %fd310;
	mul.f32 	%f1014, %f2785, %f158;
	mul.f32 	%f1017, %f2787, %f167;
	sub.f32 	%f1018, %f1014, %f1017;
	cvt.f64.f32	%fd312, %f1018;
	mul.f64 	%fd313, %fd312, %fd311;
	cvt.f64.f32	%fd314, %f147;
	mul.f64 	%fd315, %fd314, %fd313;
	cvt.rn.f32.f64	%f169, %fd315;
	add.f32 	%f1019, %f2791, 0f3F000000;
	sub.f32 	%f170, %f1019, %f2917;
	div.rn.f32 	%f171, %f170, %f2913;
	abs.f32 	%f172, %f171;
	setp.lt.f32	%p173, %f172, 0f00800000;
	mul.f32 	%f1020, %f172, 0f4B800000;
	selp.f32	%f1021, 0fC3170000, 0fC2FE0000, %p173;
	selp.f32	%f1022, %f1020, %f172, %p173;
	mov.b32 	 %r382, %f1022;
	and.b32  	%r383, %r382, 8388607;
	or.b32  	%r384, %r383, 1065353216;
	mov.b32 	 %f1023, %r384;
	shr.u32 	%r385, %r382, 23;
	cvt.rn.f32.u32	%f1024, %r385;
	add.f32 	%f1025, %f1021, %f1024;
	setp.gt.f32	%p174, %f1023, 0f3FB504F3;
	mul.f32 	%f1026, %f1023, 0f3F000000;
	add.f32 	%f1027, %f1025, 0f3F800000;
	selp.f32	%f1028, %f1026, %f1023, %p174;
	selp.f32	%f1029, %f1027, %f1025, %p174;
	add.f32 	%f173, %f1028, 0fBF800000;
	add.f32 	%f1011, %f1028, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1010,%f1011;
	// inline asm
	add.f32 	%f175, %f173, %f173;
	mul.f32 	%f1030, %f1010, %f175;
	mul.f32 	%f1031, %f1030, %f1030;
	fma.rn.f32 	%f1034, %f2781, %f1031, %f2782;
	fma.rn.f32 	%f1036, %f1034, %f1031, %f2783;
	mul.rn.f32 	%f1037, %f1036, %f1031;
	mul.rn.f32 	%f1038, %f1037, %f1030;
	sub.f32 	%f1039, %f173, %f1030;
	neg.f32 	%f1040, %f1030;
	add.f32 	%f1041, %f1039, %f1039;
	fma.rn.f32 	%f1042, %f1040, %f173, %f1041;
	mul.rn.f32 	%f1043, %f1010, %f1042;
	add.f32 	%f1044, %f1038, %f1030;
	sub.f32 	%f1045, %f1030, %f1044;
	add.f32 	%f1046, %f1038, %f1045;
	add.f32 	%f1047, %f1043, %f1046;
	add.f32 	%f1048, %f1044, %f1047;
	sub.f32 	%f1049, %f1044, %f1048;
	add.f32 	%f1050, %f1047, %f1049;
	mul.rn.f32 	%f176, %f1029, %f2789;
	mul.rn.f32 	%f177, %f1029, %f2790;
	add.f32 	%f1053, %f176, %f1048;
	sub.f32 	%f1054, %f176, %f1053;
	add.f32 	%f1055, %f1048, %f1054;
	add.f32 	%f1056, %f1050, %f1055;
	add.f32 	%f1057, %f177, %f1056;
	add.f32 	%f1058, %f1053, %f1057;
	sub.f32 	%f1059, %f1053, %f1058;
	add.f32 	%f1060, %f1057, %f1059;
	mul.rn.f32 	%f1062, %f701, %f1058;
	neg.f32 	%f1063, %f1062;
	fma.rn.f32 	%f1064, %f701, %f1058, %f1063;
	fma.rn.f32 	%f1065, %f701, %f1060, %f1064;
	fma.rn.f32 	%f1067, %f2784, %f1058, %f1065;
	add.rn.f32 	%f1068, %f1062, %f1067;
	neg.f32 	%f1069, %f1068;
	add.rn.f32 	%f1070, %f1062, %f1069;
	add.rn.f32 	%f1071, %f1070, %f1067;
	mov.b32 	 %r386, %f1068;
	setp.eq.s32	%p175, %r386, 1118925336;
	add.s32 	%r387, %r386, -1;
	mov.b32 	 %f1072, %r387;
	add.f32 	%f1073, %f1071, 0f37000000;
	selp.f32	%f1074, %f1072, %f1068, %p175;
	selp.f32	%f178, %f1073, %f1071, %p175;
	mul.f32 	%f1075, %f1074, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1076, %f1075;
	fma.rn.f32 	%f1078, %f1076, %f899, %f1074;
	fma.rn.f32 	%f1080, %f1076, %f901, %f1078;
	mul.f32 	%f1081, %f1080, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1082, %f1081;
	add.f32 	%f1083, %f1076, 0f00000000;
	ex2.approx.f32 	%f1084, %f1083;
	mul.f32 	%f1085, %f1082, %f1084;
	setp.lt.f32	%p176, %f1074, 0fC2D20000;
	selp.f32	%f1086, 0f00000000, %f1085, %p176;
	setp.gt.f32	%p177, %f1074, 0f42D20000;
	selp.f32	%f2883, 0f7F800000, %f1086, %p177;
	setp.eq.f32	%p178, %f2883, 0f7F800000;
	@%p178 bra 	BB6_115;

	fma.rn.f32 	%f2883, %f2883, %f178, %f2883;

BB6_115:
	setp.lt.f32	%p179, %f171, 0f00000000;
	and.pred  	%p20, %p179, %p97;
	mov.b32 	 %r388, %f2883;
	xor.b32  	%r389, %r388, -2147483648;
	mov.b32 	 %f1087, %r389;
	selp.f32	%f2885, %f1087, %f2883, %p20;
	setp.eq.f32	%p181, %f171, 0f00000000;
	@%p181 bra 	BB6_118;
	bra.uni 	BB6_116;

BB6_118:
	add.f32 	%f1090, %f171, %f171;
	selp.f32	%f2885, %f1090, 0f00000000, %p97;
	bra.uni 	BB6_119;

BB6_116:
	setp.geu.f32	%p182, %f171, 0f00000000;
	@%p182 bra 	BB6_119;

	cvt.rzi.f32.f32	%f1089, %f701;
	setp.neu.f32	%p183, %f1089, 0f40000000;
	selp.f32	%f2885, 0f7FFFFFFF, %f2885, %p183;

BB6_119:
	abs.f32 	%f2793, %f171;
	add.f32 	%f1091, %f2793, 0f40000000;
	mov.b32 	 %r105, %f1091;
	setp.lt.s32	%p185, %r105, 2139095040;
	@%p185 bra 	BB6_124;

	abs.f32 	%f2801, %f171;
	setp.gtu.f32	%p186, %f2801, 0f7F800000;
	@%p186 bra 	BB6_123;
	bra.uni 	BB6_121;

BB6_123:
	add.f32 	%f2885, %f171, 0f40000000;
	bra.uni 	BB6_124;

BB6_121:
	abs.f32 	%f2802, %f171;
	setp.neu.f32	%p187, %f2802, 0f7F800000;
	@%p187 bra 	BB6_124;

	selp.f32	%f2885, 0fFF800000, 0f7F800000, %p20;

BB6_124:
	cvt.rn.f32.s32	%f2800, %r794;
	mov.f32 	%f2799, 0f35BFBE8E;
	mov.f32 	%f2798, 0f3F317200;
	mov.f32 	%f2797, 0f00000000;
	mov.f32 	%f2796, 0f3DAAAABD;
	mov.f32 	%f2795, 0f3C4CAF63;
	mov.f32 	%f2794, 0f3B18F0FE;
	mul.f32 	%f1094, %f2885, 0fBF000000;
	setp.eq.f32	%p188, %f171, 0f3F800000;
	selp.f32	%f1095, 0fBF000000, %f1094, %p188;
	mul.f32 	%f1096, %f1095, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1097, %f1096;
	fma.rn.f32 	%f1099, %f1097, %f899, %f1095;
	fma.rn.f32 	%f1101, %f1097, %f901, %f1099;
	mul.f32 	%f1102, %f1101, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1103, %f1102;
	add.f32 	%f1104, %f1097, 0f00000000;
	ex2.approx.f32 	%f1105, %f1104;
	mul.f32 	%f1106, %f1103, %f1105;
	setp.lt.f32	%p189, %f1095, 0fC2D20000;
	selp.f32	%f1107, 0f00000000, %f1106, %p189;
	setp.gt.f32	%p190, %f1095, 0f42D20000;
	selp.f32	%f189, 0f7F800000, %f1107, %p190;
	add.f32 	%f1108, %f2800, 0fBF000000;
	sub.f32 	%f190, %f1108, %f2917;
	div.rn.f32 	%f191, %f190, %f2913;
	abs.f32 	%f192, %f191;
	setp.lt.f32	%p191, %f192, 0f00800000;
	mul.f32 	%f1109, %f192, 0f4B800000;
	selp.f32	%f1110, 0fC3170000, 0fC2FE0000, %p191;
	selp.f32	%f1111, %f1109, %f192, %p191;
	mov.b32 	 %r390, %f1111;
	and.b32  	%r391, %r390, 8388607;
	or.b32  	%r392, %r391, 1065353216;
	mov.b32 	 %f1112, %r392;
	shr.u32 	%r393, %r390, 23;
	cvt.rn.f32.u32	%f1113, %r393;
	add.f32 	%f1114, %f1110, %f1113;
	setp.gt.f32	%p192, %f1112, 0f3FB504F3;
	mul.f32 	%f1115, %f1112, 0f3F000000;
	add.f32 	%f1116, %f1114, 0f3F800000;
	selp.f32	%f1117, %f1115, %f1112, %p192;
	selp.f32	%f1118, %f1116, %f1114, %p192;
	add.f32 	%f193, %f1117, 0fBF800000;
	add.f32 	%f1093, %f1117, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1092,%f1093;
	// inline asm
	add.f32 	%f195, %f193, %f193;
	mul.f32 	%f1119, %f1092, %f195;
	mul.f32 	%f1120, %f1119, %f1119;
	fma.rn.f32 	%f1123, %f2794, %f1120, %f2795;
	fma.rn.f32 	%f1125, %f1123, %f1120, %f2796;
	mul.rn.f32 	%f1126, %f1125, %f1120;
	mul.rn.f32 	%f1127, %f1126, %f1119;
	sub.f32 	%f1128, %f193, %f1119;
	neg.f32 	%f1129, %f1119;
	add.f32 	%f1130, %f1128, %f1128;
	fma.rn.f32 	%f1131, %f1129, %f193, %f1130;
	mul.rn.f32 	%f1132, %f1092, %f1131;
	add.f32 	%f1133, %f1127, %f1119;
	sub.f32 	%f1134, %f1119, %f1133;
	add.f32 	%f1135, %f1127, %f1134;
	add.f32 	%f1136, %f1132, %f1135;
	add.f32 	%f1137, %f1133, %f1136;
	sub.f32 	%f1138, %f1133, %f1137;
	add.f32 	%f1139, %f1136, %f1138;
	mul.rn.f32 	%f196, %f1118, %f2798;
	mul.rn.f32 	%f197, %f1118, %f2799;
	add.f32 	%f1142, %f196, %f1137;
	sub.f32 	%f1143, %f196, %f1142;
	add.f32 	%f1144, %f1137, %f1143;
	add.f32 	%f1145, %f1139, %f1144;
	add.f32 	%f1146, %f197, %f1145;
	add.f32 	%f1147, %f1142, %f1146;
	sub.f32 	%f1148, %f1142, %f1147;
	add.f32 	%f1149, %f1146, %f1148;
	mul.rn.f32 	%f1151, %f701, %f1147;
	neg.f32 	%f1152, %f1151;
	fma.rn.f32 	%f1153, %f701, %f1147, %f1152;
	fma.rn.f32 	%f1154, %f701, %f1149, %f1153;
	fma.rn.f32 	%f1156, %f2797, %f1147, %f1154;
	add.rn.f32 	%f1157, %f1151, %f1156;
	neg.f32 	%f1158, %f1157;
	add.rn.f32 	%f1159, %f1151, %f1158;
	add.rn.f32 	%f1160, %f1159, %f1156;
	mov.b32 	 %r394, %f1157;
	setp.eq.s32	%p193, %r394, 1118925336;
	add.s32 	%r395, %r394, -1;
	mov.b32 	 %f1161, %r395;
	add.f32 	%f1162, %f1160, 0f37000000;
	selp.f32	%f1163, %f1161, %f1157, %p193;
	selp.f32	%f198, %f1162, %f1160, %p193;
	mul.f32 	%f1164, %f1163, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1165, %f1164;
	fma.rn.f32 	%f1166, %f1165, %f899, %f1163;
	fma.rn.f32 	%f1167, %f1165, %f901, %f1166;
	mul.f32 	%f1168, %f1167, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1169, %f1168;
	add.f32 	%f1170, %f1165, 0f00000000;
	ex2.approx.f32 	%f1171, %f1170;
	mul.f32 	%f1172, %f1169, %f1171;
	setp.lt.f32	%p194, %f1163, 0fC2D20000;
	selp.f32	%f1173, 0f00000000, %f1172, %p194;
	setp.gt.f32	%p195, %f1163, 0f42D20000;
	selp.f32	%f2886, 0f7F800000, %f1173, %p195;
	setp.eq.f32	%p196, %f2886, 0f7F800000;
	@%p196 bra 	BB6_126;

	fma.rn.f32 	%f2886, %f2886, %f198, %f2886;

BB6_126:
	setp.lt.f32	%p197, %f191, 0f00000000;
	and.pred  	%p21, %p197, %p97;
	mov.b32 	 %r396, %f2886;
	xor.b32  	%r397, %r396, -2147483648;
	mov.b32 	 %f1174, %r397;
	selp.f32	%f2888, %f1174, %f2886, %p21;
	setp.eq.f32	%p199, %f191, 0f00000000;
	@%p199 bra 	BB6_129;
	bra.uni 	BB6_127;

BB6_129:
	add.f32 	%f1177, %f191, %f191;
	selp.f32	%f2888, %f1177, 0f00000000, %p97;
	bra.uni 	BB6_130;

BB6_127:
	setp.geu.f32	%p200, %f191, 0f00000000;
	@%p200 bra 	BB6_130;

	cvt.rzi.f32.f32	%f1176, %f701;
	setp.neu.f32	%p201, %f1176, 0f40000000;
	selp.f32	%f2888, 0f7FFFFFFF, %f2888, %p201;

BB6_130:
	abs.f32 	%f2729, %f191;
	add.f32 	%f1178, %f2729, 0f40000000;
	mov.b32 	 %r106, %f1178;
	setp.lt.s32	%p203, %r106, 2139095040;
	@%p203 bra 	BB6_135;

	abs.f32 	%f2807, %f191;
	setp.gtu.f32	%p204, %f2807, 0f7F800000;
	@%p204 bra 	BB6_134;
	bra.uni 	BB6_132;

BB6_134:
	add.f32 	%f2888, %f191, 0f40000000;
	bra.uni 	BB6_135;

BB6_132:
	abs.f32 	%f2808, %f191;
	setp.neu.f32	%p205, %f2808, 0f7F800000;
	@%p205 bra 	BB6_135;

	selp.f32	%f2888, 0fFF800000, 0f7F800000, %p21;

BB6_135:
	mul.f32 	%f1179, %f2888, 0fBF000000;
	setp.eq.f32	%p206, %f191, 0f3F800000;
	selp.f32	%f1180, 0fBF000000, %f1179, %p206;
	mul.f32 	%f1181, %f1180, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1182, %f1181;
	fma.rn.f32 	%f1184, %f1182, %f899, %f1180;
	fma.rn.f32 	%f1186, %f1182, %f901, %f1184;
	mul.f32 	%f1187, %f1186, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1188, %f1187;
	add.f32 	%f1189, %f1182, 0f00000000;
	ex2.approx.f32 	%f1190, %f1189;
	mul.f32 	%f1191, %f1188, %f1190;
	setp.lt.f32	%p207, %f1180, 0fC2D20000;
	selp.f32	%f1192, 0f00000000, %f1191, %p207;
	setp.gt.f32	%p208, %f1180, 0f42D20000;
	selp.f32	%f209, 0f7F800000, %f1192, %p208;
	sub.f32 	%f1193, %f189, %f209;
	mul.f32 	%f1194, %f69, %f1193;
	mul.f32 	%f210, %f132, %f1194;
	mov.f64 	%fd477, %fd39;
	@!%p7 bra 	BB6_137;
	bra.uni 	BB6_136;

BB6_136:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r398}, %fd39;
	}
	xor.b32  	%r399, %r398, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r400, %temp}, %fd39;
	}
	mov.b64 	%fd477, {%r400, %r399};

BB6_137:
	setp.eq.f32	%p209, %f2913, 0f00000000;
	@%p209 bra 	BB6_140;
	bra.uni 	BB6_138;

BB6_140:
	mov.u32 	%r401, 0;
	selp.b32	%r402, %r84, 0, %p104;
	or.b32  	%r403, %r402, 2146435072;
	selp.b32	%r404, %r403, %r402, %p106;
	mov.b64 	%fd477, {%r401, %r404};
	bra.uni 	BB6_141;

BB6_138:
	setp.gt.s32	%p210, %r84, -1;
	@%p210 bra 	BB6_141;

	cvt.rzi.f64.f64	%fd317, %fd290;
	setp.neu.f64	%p211, %fd317, 0d4008000000000000;
	selp.f64	%fd477, 0dFFF8000000000000, %fd477, %p211;

BB6_141:
	cvt.f64.f32	%fd442, %f2913;
	add.f64 	%fd441, %fd442, 0d4008000000000000;
	selp.f64	%fd478, %fd477, %fd441, %p125;
	@%p15 bra 	BB6_149;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r740}, %fd290;
	}
	and.b32  	%r405, %r740, 2147483647;
	setp.ne.s32	%p215, %r405, 2146435072;
	@%p215 bra 	BB6_144;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r406, %temp}, %fd290;
	}
	setp.eq.s32	%p216, %r406, 0;
	@%p216 bra 	BB6_148;
	bra.uni 	BB6_144;

BB6_148:
	mov.u32 	%r412, 0;
	mov.b64 	%fd478, {%r412, %r86};
	bra.uni 	BB6_149;

BB6_144:
	and.b32  	%r407, %r84, 2147483647;
	setp.ne.s32	%p217, %r407, 2146435072;
	@%p217 bra 	BB6_145;

	cvt.f64.f32	%fd443, %f2913;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r408, %temp}, %fd443;
	}
	setp.ne.s32	%p218, %r408, 0;
	mov.f64 	%fd478, %fd477;
	@%p218 bra 	BB6_149;

	selp.b32	%r410, %r83, %r82, %p7;
	mov.u32 	%r411, 0;
	mov.b64 	%fd478, {%r411, %r410};
	bra.uni 	BB6_149;

BB6_145:
	mov.f64 	%fd478, %fd477;

BB6_149:
	cvt.rn.f32.s32	%f2738, %r794;
	add.f32 	%f2737, %f2738, 0f3F000000;
	sub.f32 	%f2736, %f2737, %f2917;
	add.f32 	%f2735, %f2738, 0fBF000000;
	sub.f32 	%f2734, %f2735, %f2917;
	mov.f32 	%f2733, 0f00000000;
	mov.f32 	%f2732, 0f3DAAAABD;
	mov.f32 	%f2731, 0f3C4CAF63;
	mov.f32 	%f2730, 0f3B18F0FE;
	setp.eq.f32	%p219, %f2913, 0f3F800000;
	selp.f64	%fd322, 0d3FF0000000000000, %fd478, %p219;
	div.rn.f64 	%fd323, %fd36, %fd322;
	mul.f32 	%f1197, %f2734, %f209;
	mul.f32 	%f1198, %f2736, %f189;
	sub.f32 	%f1199, %f1198, %f1197;
	cvt.f64.f32	%fd324, %f1199;
	mul.f64 	%fd325, %fd324, %fd323;
	cvt.f64.f32	%fd326, %f132;
	mul.f64 	%fd327, %fd326, %fd325;
	cvt.rn.f32.f64	%f211, %fd327;
	// inline asm
	rcp.approx.ftz.f32 %f1195,%f101;
	// inline asm
	mul.f32 	%f1200, %f1195, %f102;
	mul.f32 	%f1201, %f1200, %f1200;
	fma.rn.f32 	%f1204, %f2730, %f1201, %f2731;
	fma.rn.f32 	%f1206, %f1204, %f1201, %f2732;
	mul.rn.f32 	%f1207, %f1206, %f1201;
	mul.rn.f32 	%f1208, %f1207, %f1200;
	sub.f32 	%f1209, %f100, %f1200;
	neg.f32 	%f1210, %f1200;
	add.f32 	%f1211, %f1209, %f1209;
	fma.rn.f32 	%f1212, %f1210, %f100, %f1211;
	mul.rn.f32 	%f1213, %f1195, %f1212;
	add.f32 	%f1214, %f1208, %f1200;
	sub.f32 	%f1215, %f1200, %f1214;
	add.f32 	%f1216, %f1208, %f1215;
	add.f32 	%f1217, %f1213, %f1216;
	add.f32 	%f1218, %f1214, %f1217;
	sub.f32 	%f1219, %f1214, %f1218;
	add.f32 	%f1220, %f1217, %f1219;
	add.f32 	%f1221, %f103, %f1218;
	sub.f32 	%f1222, %f103, %f1221;
	add.f32 	%f1223, %f1218, %f1222;
	add.f32 	%f1224, %f1220, %f1223;
	add.f32 	%f1225, %f104, %f1224;
	add.f32 	%f1226, %f1221, %f1225;
	sub.f32 	%f1227, %f1221, %f1226;
	add.f32 	%f1228, %f1225, %f1227;
	mul.rn.f32 	%f1230, %f701, %f1226;
	neg.f32 	%f1231, %f1230;
	fma.rn.f32 	%f1232, %f701, %f1226, %f1231;
	fma.rn.f32 	%f1233, %f701, %f1228, %f1232;
	fma.rn.f32 	%f1235, %f2733, %f1226, %f1233;
	add.rn.f32 	%f1236, %f1230, %f1235;
	neg.f32 	%f1237, %f1236;
	add.rn.f32 	%f1238, %f1230, %f1237;
	add.rn.f32 	%f1239, %f1238, %f1235;
	mov.b32 	 %r413, %f1236;
	setp.eq.s32	%p220, %r413, 1118925336;
	add.s32 	%r414, %r413, -1;
	mov.b32 	 %f1240, %r414;
	add.f32 	%f1241, %f1239, 0f37000000;
	selp.f32	%f1242, %f1240, %f1236, %p220;
	selp.f32	%f212, %f1241, %f1239, %p220;
	mul.f32 	%f1243, %f1242, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1244, %f1243;
	fma.rn.f32 	%f1246, %f1244, %f899, %f1242;
	fma.rn.f32 	%f1248, %f1244, %f901, %f1246;
	mul.f32 	%f1249, %f1248, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1250, %f1249;
	add.f32 	%f1251, %f1244, 0f00000000;
	ex2.approx.f32 	%f1252, %f1251;
	mul.f32 	%f1253, %f1250, %f1252;
	setp.lt.f32	%p221, %f1242, 0fC2D20000;
	selp.f32	%f1254, 0f00000000, %f1253, %p221;
	setp.gt.f32	%p222, %f1242, 0f42D20000;
	selp.f32	%f2889, 0f7F800000, %f1254, %p222;
	setp.eq.f32	%p223, %f2889, 0f7F800000;
	@%p223 bra 	BB6_151;

	fma.rn.f32 	%f2889, %f2889, %f212, %f2889;

BB6_151:
	setp.eq.f32	%p602, %f97, 0f00000000;
	setp.geu.f32	%p601, %f97, 0f00000000;
	mov.b32 	 %r415, %f2889;
	xor.b32  	%r416, %r415, -2147483648;
	mov.b32 	 %f1255, %r416;
	selp.f32	%f216, %f1255, %f2889, %p4;
	selp.f32	%f2890, %f105, %f216, %p602;
	@%p601 bra 	BB6_153;

	cvt.rzi.f32.f32	%f1257, %f701;
	setp.neu.f32	%p225, %f1257, 0f40000000;
	selp.f32	%f2890, 0f7FFFFFFF, %f216, %p225;

BB6_153:
	abs.f32 	%f2746, %f97;
	setp.eq.f32	%p606, %f97, 0f3F800000;
	add.f32 	%f2745, %f2746, 0f40000000;
	mov.b32 	 %r741, %f2745;
	setp.gt.s32	%p605, %r741, 2139095039;
	setp.neu.f32	%p604, %f2746, 0f7F800000;
	selp.f32	%f2744, 0fFF800000, 0f7F800000, %p4;
	setp.gtu.f32	%p603, %f2746, 0f7F800000;
	add.f32 	%f2743, %f97, 0f40000000;
	mov.f32 	%f2742, 0f00000000;
	mov.f32 	%f2741, 0f3DAAAABD;
	mov.f32 	%f2740, 0f3C4CAF63;
	mov.f32 	%f2739, 0f3B18F0FE;
	selp.f32	%f1261, %f2743, %f2890, %p603;
	selp.f32	%f1263, %f1261, %f2744, %p604;
	selp.f32	%f1264, %f1263, %f2890, %p605;
	mul.f32 	%f1265, %f1264, 0fBF000000;
	selp.f32	%f1266, 0fBF000000, %f1265, %p606;
	mul.f32 	%f1267, %f1266, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1268, %f1267;
	fma.rn.f32 	%f1270, %f1268, %f899, %f1266;
	fma.rn.f32 	%f1272, %f1268, %f901, %f1270;
	mul.f32 	%f1273, %f1272, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1274, %f1273;
	add.f32 	%f1275, %f1268, 0f00000000;
	ex2.approx.f32 	%f1276, %f1275;
	mul.f32 	%f1277, %f1274, %f1276;
	setp.lt.f32	%p230, %f1266, 0fC2D20000;
	selp.f32	%f1278, 0f00000000, %f1277, %p230;
	setp.gt.f32	%p231, %f1266, 0f42D20000;
	selp.f32	%f220, 0f7F800000, %f1278, %p231;
	// inline asm
	rcp.approx.ftz.f32 %f1258,%f109;
	// inline asm
	mul.f32 	%f1279, %f1258, %f110;
	mul.f32 	%f1280, %f1279, %f1279;
	fma.rn.f32 	%f1283, %f2739, %f1280, %f2740;
	fma.rn.f32 	%f1285, %f1283, %f1280, %f2741;
	mul.rn.f32 	%f1286, %f1285, %f1280;
	mul.rn.f32 	%f1287, %f1286, %f1279;
	sub.f32 	%f1288, %f108, %f1279;
	neg.f32 	%f1289, %f1279;
	add.f32 	%f1290, %f1288, %f1288;
	fma.rn.f32 	%f1291, %f1289, %f108, %f1290;
	mul.rn.f32 	%f1292, %f1258, %f1291;
	add.f32 	%f1293, %f1287, %f1279;
	sub.f32 	%f1294, %f1279, %f1293;
	add.f32 	%f1295, %f1287, %f1294;
	add.f32 	%f1296, %f1292, %f1295;
	add.f32 	%f1297, %f1293, %f1296;
	sub.f32 	%f1298, %f1293, %f1297;
	add.f32 	%f1299, %f1296, %f1298;
	add.f32 	%f1300, %f111, %f1297;
	sub.f32 	%f1301, %f111, %f1300;
	add.f32 	%f1302, %f1297, %f1301;
	add.f32 	%f1303, %f1299, %f1302;
	add.f32 	%f1304, %f112, %f1303;
	add.f32 	%f1305, %f1300, %f1304;
	sub.f32 	%f1306, %f1300, %f1305;
	add.f32 	%f1307, %f1304, %f1306;
	mul.rn.f32 	%f1309, %f701, %f1305;
	neg.f32 	%f1310, %f1309;
	fma.rn.f32 	%f1311, %f701, %f1305, %f1310;
	fma.rn.f32 	%f1312, %f701, %f1307, %f1311;
	fma.rn.f32 	%f1314, %f2742, %f1305, %f1312;
	add.rn.f32 	%f1315, %f1309, %f1314;
	neg.f32 	%f1316, %f1315;
	add.rn.f32 	%f1317, %f1309, %f1316;
	add.rn.f32 	%f1318, %f1317, %f1314;
	mov.b32 	 %r417, %f1315;
	setp.eq.s32	%p232, %r417, 1118925336;
	add.s32 	%r418, %r417, -1;
	mov.b32 	 %f1319, %r418;
	add.f32 	%f1320, %f1318, 0f37000000;
	selp.f32	%f1321, %f1319, %f1315, %p232;
	selp.f32	%f221, %f1320, %f1318, %p232;
	mul.f32 	%f1322, %f1321, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1323, %f1322;
	fma.rn.f32 	%f1324, %f1323, %f899, %f1321;
	fma.rn.f32 	%f1325, %f1323, %f901, %f1324;
	mul.f32 	%f1326, %f1325, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1327, %f1326;
	add.f32 	%f1328, %f1323, 0f00000000;
	ex2.approx.f32 	%f1329, %f1328;
	mul.f32 	%f1330, %f1327, %f1329;
	setp.lt.f32	%p233, %f1321, 0fC2D20000;
	selp.f32	%f1331, 0f00000000, %f1330, %p233;
	setp.gt.f32	%p234, %f1321, 0f42D20000;
	selp.f32	%f2891, 0f7F800000, %f1331, %p234;
	setp.eq.f32	%p235, %f2891, 0f7F800000;
	@%p235 bra 	BB6_155;

	fma.rn.f32 	%f2891, %f2891, %f221, %f2891;

BB6_155:
	setp.eq.f32	%p608, %f106, 0f00000000;
	setp.geu.f32	%p607, %f106, 0f00000000;
	mov.b32 	 %r419, %f2891;
	xor.b32  	%r420, %r419, -2147483648;
	mov.b32 	 %f1332, %r420;
	selp.f32	%f225, %f1332, %f2891, %p5;
	selp.f32	%f2892, %f113, %f225, %p608;
	@%p607 bra 	BB6_157;

	cvt.rzi.f32.f32	%f1334, %f701;
	setp.neu.f32	%p237, %f1334, 0f40000000;
	selp.f32	%f2892, 0f7FFFFFFF, %f225, %p237;

BB6_157:
	abs.f32 	%f2750, %f106;
	setp.eq.f32	%p612, %f106, 0f3F800000;
	add.f32 	%f2749, %f2750, 0f40000000;
	mov.b32 	 %r742, %f2749;
	setp.gt.s32	%p611, %r742, 2139095039;
	setp.neu.f32	%p610, %f2750, 0f7F800000;
	selp.f32	%f2748, 0fFF800000, 0f7F800000, %p5;
	setp.gtu.f32	%p609, %f2750, 0f7F800000;
	add.f32 	%f2747, %f106, 0f40000000;
	selp.f32	%f1336, %f2747, %f2892, %p609;
	selp.f32	%f1338, %f1336, %f2748, %p610;
	selp.f32	%f1339, %f1338, %f2892, %p611;
	mul.f32 	%f1340, %f1339, 0fBF000000;
	selp.f32	%f1341, 0fBF000000, %f1340, %p612;
	mul.f32 	%f1342, %f1341, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1343, %f1342;
	fma.rn.f32 	%f1345, %f1343, %f899, %f1341;
	fma.rn.f32 	%f1347, %f1343, %f901, %f1345;
	mul.f32 	%f1348, %f1347, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1349, %f1348;
	add.f32 	%f1350, %f1343, 0f00000000;
	ex2.approx.f32 	%f1351, %f1350;
	mul.f32 	%f1352, %f1349, %f1351;
	setp.lt.f32	%p242, %f1341, 0fC2D20000;
	selp.f32	%f1353, 0f00000000, %f1352, %p242;
	setp.gt.f32	%p243, %f1341, 0f42D20000;
	selp.f32	%f229, 0f7F800000, %f1353, %p243;
	mul.f32 	%f1354, %f92, %f229;
	mul.f32 	%f1355, %f88, %f220;
	sub.f32 	%f1356, %f1355, %f1354;
	mul.f32 	%f1357, %f70, %f1356;
	mul.f32 	%f230, %f147, %f1357;
	mov.f64 	%fd480, %fd40;
	@!%p8 bra 	BB6_159;
	bra.uni 	BB6_158;

BB6_158:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r421}, %fd40;
	}
	xor.b32  	%r422, %r421, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r423, %temp}, %fd40;
	}
	mov.b64 	%fd480, {%r423, %r422};

BB6_159:
	setp.eq.f32	%p613, %f2914, 0f00000000;
	@%p613 bra 	BB6_162;
	bra.uni 	BB6_160;

BB6_162:
	mov.u32 	%r424, 0;
	mov.b64 	%fd480, {%r424, %r87};
	bra.uni 	BB6_163;

BB6_160:
	setp.gt.s32	%p245, %r78, -1;
	@%p245 bra 	BB6_163;

	mov.f64 	%fd463, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd329, %fd463;
	setp.neu.f64	%p246, %fd329, 0d4014000000000000;
	selp.f64	%fd480, 0dFFF8000000000000, %fd480, %p246;

BB6_163:
	cvt.f64.f32	%fd445, %f2914;
	add.f64 	%fd444, %fd445, 0d4014000000000000;
	selp.f64	%fd481, %fd480, %fd444, %p126;
	@%p16 bra 	BB6_171;

	mov.f64 	%fd446, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r744}, %fd446;
	}
	and.b32  	%r743, %r744, 2147483647;
	setp.ne.s32	%p248, %r743, 2146435072;
	@%p248 bra 	BB6_166;

	mov.f64 	%fd449, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r425, %temp}, %fd449;
	}
	setp.eq.s32	%p249, %r425, 0;
	@%p249 bra 	BB6_170;
	bra.uni 	BB6_166;

BB6_170:
	mov.u32 	%r429, 0;
	mov.b64 	%fd481, {%r429, %r90};
	bra.uni 	BB6_171;

BB6_166:
	and.b32  	%r426, %r78, 2147483647;
	setp.ne.s32	%p250, %r426, 2146435072;
	@%p250 bra 	BB6_167;

	cvt.f64.f32	%fd447, %f2914;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r427, %temp}, %fd447;
	}
	setp.ne.s32	%p251, %r427, 0;
	mov.f64 	%fd481, %fd480;
	@%p251 bra 	BB6_171;

	mov.f64 	%fd448, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r750}, %fd448;
	}
	shr.s32 	%r749, %r750, 31;
	and.b32  	%r748, %r749, -2146435072;
	add.s32 	%r747, %r748, 2146435072;
	or.b32  	%r746, %r747, -2147483648;
	selp.b32	%r745, %r746, %r747, %p8;
	mov.u32 	%r428, 0;
	mov.b64 	%fd481, {%r428, %r745};
	bra.uni 	BB6_171;

BB6_167:
	mov.f64 	%fd481, %fd480;

BB6_171:
	mov.f64 	%fd483, %fd41;
	@!%p9 bra 	BB6_173;
	bra.uni 	BB6_172;

BB6_172:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r430}, %fd41;
	}
	xor.b32  	%r431, %r430, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r432, %temp}, %fd41;
	}
	mov.b64 	%fd483, {%r432, %r431};

BB6_173:
	setp.eq.f32	%p252, %f88, 0f00000000;
	@%p252 bra 	BB6_176;
	bra.uni 	BB6_174;

BB6_176:
	mov.u32 	%r433, 0;
	selp.b32	%r434, %r92, 0, %p104;
	or.b32  	%r435, %r434, 2146435072;
	selp.b32	%r436, %r435, %r434, %p106;
	mov.b64 	%fd483, {%r433, %r436};
	bra.uni 	BB6_177;

BB6_174:
	setp.gt.s32	%p253, %r92, -1;
	@%p253 bra 	BB6_177;

	cvt.rzi.f64.f64	%fd335, %fd290;
	setp.neu.f64	%p254, %fd335, 0d4008000000000000;
	selp.f64	%fd483, 0dFFF8000000000000, %fd483, %p254;

BB6_177:
	selp.f64	%fd484, %fd483, %fd42, %p127;
	@%p17 bra 	BB6_185;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r751}, %fd290;
	}
	and.b32  	%r437, %r751, 2147483647;
	setp.ne.s32	%p258, %r437, 2146435072;
	@%p258 bra 	BB6_180;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r438, %temp}, %fd290;
	}
	setp.eq.s32	%p259, %r438, 0;
	@%p259 bra 	BB6_184;
	bra.uni 	BB6_180;

BB6_184:
	mov.u32 	%r444, 0;
	mov.b64 	%fd484, {%r444, %r94};
	bra.uni 	BB6_185;

BB6_180:
	and.b32  	%r439, %r92, 2147483647;
	setp.ne.s32	%p260, %r439, 2146435072;
	@%p260 bra 	BB6_181;

	cvt.rn.f32.s32	%f2753, %r793;
	sub.f32 	%f2752, %f2753, %f2918;
	add.f32 	%f2751, %f2752, 0f3F000000;
	cvt.f64.f32	%fd450, %f2751;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r440, %temp}, %fd450;
	}
	setp.ne.s32	%p261, %r440, 0;
	mov.f64 	%fd484, %fd483;
	@%p261 bra 	BB6_185;

	selp.b32	%r442, %r83, %r82, %p9;
	mov.u32 	%r443, 0;
	mov.b64 	%fd484, {%r443, %r442};
	bra.uni 	BB6_185;

BB6_181:
	mov.f64 	%fd484, %fd483;

BB6_185:
	setp.eq.f32	%p262, %f88, 0f3F800000;
	selp.f64	%fd338, 0d3FF0000000000000, %fd484, %p262;
	cvt.f64.f32	%fd339, %f220;
	mul.f64 	%fd82, %fd339, %fd338;
	mov.f64 	%fd486, %fd43;
	@!%p10 bra 	BB6_187;
	bra.uni 	BB6_186;

BB6_186:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r445}, %fd43;
	}
	xor.b32  	%r446, %r445, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r447, %temp}, %fd43;
	}
	mov.b64 	%fd486, {%r447, %r446};

BB6_187:
	setp.eq.f32	%p263, %f92, 0f00000000;
	@%p263 bra 	BB6_190;
	bra.uni 	BB6_188;

BB6_190:
	mov.u32 	%r448, 0;
	selp.b32	%r449, %r95, 0, %p104;
	or.b32  	%r450, %r449, 2146435072;
	selp.b32	%r451, %r450, %r449, %p106;
	mov.b64 	%fd486, {%r448, %r451};
	bra.uni 	BB6_191;

BB6_188:
	setp.gt.s32	%p264, %r95, -1;
	@%p264 bra 	BB6_191;

	cvt.rzi.f64.f64	%fd341, %fd290;
	setp.neu.f64	%p265, %fd341, 0d4008000000000000;
	selp.f64	%fd486, 0dFFF8000000000000, %fd486, %p265;

BB6_191:
	selp.f64	%fd487, %fd486, %fd44, %p128;
	@%p18 bra 	BB6_199;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r752}, %fd290;
	}
	and.b32  	%r452, %r752, 2147483647;
	setp.ne.s32	%p269, %r452, 2146435072;
	@%p269 bra 	BB6_194;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r453, %temp}, %fd290;
	}
	setp.eq.s32	%p270, %r453, 0;
	@%p270 bra 	BB6_198;
	bra.uni 	BB6_194;

BB6_198:
	mov.u32 	%r459, 0;
	mov.b64 	%fd487, {%r459, %r97};
	bra.uni 	BB6_199;

BB6_194:
	and.b32  	%r454, %r95, 2147483647;
	setp.ne.s32	%p271, %r454, 2146435072;
	@%p271 bra 	BB6_195;

	cvt.rn.f32.s32	%f2756, %r793;
	sub.f32 	%f2755, %f2756, %f2918;
	add.f32 	%f2754, %f2755, 0fBF000000;
	cvt.f64.f32	%fd451, %f2754;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r455, %temp}, %fd451;
	}
	setp.ne.s32	%p272, %r455, 0;
	mov.f64 	%fd487, %fd486;
	@%p272 bra 	BB6_199;

	selp.b32	%r457, %r83, %r82, %p10;
	mov.u32 	%r458, 0;
	mov.b64 	%fd487, {%r458, %r457};
	bra.uni 	BB6_199;

BB6_195:
	mov.f64 	%fd487, %fd486;

BB6_199:
	cvt.f64.f32	%fd452, %f147;
	setp.eq.f32	%p614, %f2914, 0f3F800000;
	mov.f32 	%f2760, 0f00000000;
	mov.f32 	%f2759, 0f3DAAAABD;
	mov.f32 	%f2758, 0f3C4CAF63;
	mov.f32 	%f2757, 0f3B18F0FE;
	setp.eq.f32	%p273, %f92, 0f3F800000;
	selp.f64	%fd344, 0d3FF0000000000000, %fd487, %p273;
	cvt.f64.f32	%fd345, %f229;
	mul.f64 	%fd346, %fd345, %fd344;
	sub.f64 	%fd347, %fd82, %fd346;
	selp.f64	%fd348, 0d3FF0000000000000, %fd481, %p614;
	div.rn.f64 	%fd349, %fd37, %fd348;
	mul.f64 	%fd350, %fd349, %fd347;
	mul.f64 	%fd352, %fd452, %fd350;
	mul.f32 	%f1362, %f71, %f230;
	cvt.f64.f32	%fd353, %f1362;
	sub.f64 	%fd354, %fd353, %fd352;
	cvt.rn.f32.f64	%f231, %fd354;
	// inline asm
	rcp.approx.ftz.f32 %f1360,%f1011;
	// inline asm
	mul.f32 	%f1363, %f1360, %f175;
	mul.f32 	%f1364, %f1363, %f1363;
	fma.rn.f32 	%f1367, %f2757, %f1364, %f2758;
	fma.rn.f32 	%f1369, %f1367, %f1364, %f2759;
	mul.rn.f32 	%f1370, %f1369, %f1364;
	mul.rn.f32 	%f1371, %f1370, %f1363;
	sub.f32 	%f1372, %f173, %f1363;
	neg.f32 	%f1373, %f1363;
	add.f32 	%f1374, %f1372, %f1372;
	fma.rn.f32 	%f1375, %f1373, %f173, %f1374;
	mul.rn.f32 	%f1376, %f1360, %f1375;
	add.f32 	%f1377, %f1371, %f1363;
	sub.f32 	%f1378, %f1363, %f1377;
	add.f32 	%f1379, %f1371, %f1378;
	add.f32 	%f1380, %f1376, %f1379;
	add.f32 	%f1381, %f1377, %f1380;
	sub.f32 	%f1382, %f1377, %f1381;
	add.f32 	%f1383, %f1380, %f1382;
	add.f32 	%f1384, %f176, %f1381;
	sub.f32 	%f1385, %f176, %f1384;
	add.f32 	%f1386, %f1381, %f1385;
	add.f32 	%f1387, %f1383, %f1386;
	add.f32 	%f1388, %f177, %f1387;
	add.f32 	%f1389, %f1384, %f1388;
	sub.f32 	%f1390, %f1384, %f1389;
	add.f32 	%f1391, %f1388, %f1390;
	mul.rn.f32 	%f1393, %f701, %f1389;
	neg.f32 	%f1394, %f1393;
	fma.rn.f32 	%f1395, %f701, %f1389, %f1394;
	fma.rn.f32 	%f1396, %f701, %f1391, %f1395;
	fma.rn.f32 	%f1398, %f2760, %f1389, %f1396;
	add.rn.f32 	%f1399, %f1393, %f1398;
	neg.f32 	%f1400, %f1399;
	add.rn.f32 	%f1401, %f1393, %f1400;
	add.rn.f32 	%f1402, %f1401, %f1398;
	mov.b32 	 %r460, %f1399;
	setp.eq.s32	%p275, %r460, 1118925336;
	add.s32 	%r461, %r460, -1;
	mov.b32 	 %f1403, %r461;
	add.f32 	%f1404, %f1402, 0f37000000;
	selp.f32	%f1405, %f1403, %f1399, %p275;
	selp.f32	%f232, %f1404, %f1402, %p275;
	mul.f32 	%f1406, %f1405, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1407, %f1406;
	fma.rn.f32 	%f1409, %f1407, %f899, %f1405;
	fma.rn.f32 	%f1411, %f1407, %f901, %f1409;
	mul.f32 	%f1412, %f1411, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1413, %f1412;
	add.f32 	%f1414, %f1407, 0f00000000;
	ex2.approx.f32 	%f1415, %f1414;
	mul.f32 	%f1416, %f1413, %f1415;
	setp.lt.f32	%p276, %f1405, 0fC2D20000;
	selp.f32	%f1417, 0f00000000, %f1416, %p276;
	setp.gt.f32	%p277, %f1405, 0f42D20000;
	selp.f32	%f2893, 0f7F800000, %f1417, %p277;
	setp.eq.f32	%p278, %f2893, 0f7F800000;
	@%p278 bra 	BB6_201;

	fma.rn.f32 	%f2893, %f2893, %f232, %f2893;

BB6_201:
	setp.eq.f32	%p615, %f171, 0f00000000;
	mov.b32 	 %r462, %f2893;
	xor.b32  	%r463, %r462, -2147483648;
	mov.b32 	 %f1418, %r463;
	selp.f32	%f2895, %f1418, %f2893, %p20;
	@%p615 bra 	BB6_204;
	bra.uni 	BB6_202;

BB6_204:
	add.f32 	%f1421, %f171, %f171;
	selp.f32	%f2895, %f1421, 0f00000000, %p97;
	bra.uni 	BB6_205;

BB6_202:
	setp.geu.f32	%p280, %f171, 0f00000000;
	@%p280 bra 	BB6_205;

	cvt.rzi.f32.f32	%f1420, %f701;
	setp.neu.f32	%p281, %f1420, 0f40000000;
	selp.f32	%f2895, 0f7FFFFFFF, %f2895, %p281;

BB6_205:
	abs.f32 	%f2762, %f171;
	add.f32 	%f2761, %f2762, 0f40000000;
	mov.b32 	 %r753, %f2761;
	setp.lt.s32	%p616, %r753, 2139095040;
	@%p616 bra 	BB6_210;

	abs.f32 	%f2805, %f171;
	setp.gtu.f32	%p284, %f2805, 0f7F800000;
	@%p284 bra 	BB6_209;
	bra.uni 	BB6_207;

BB6_209:
	add.f32 	%f2895, %f171, 0f40000000;
	bra.uni 	BB6_210;

BB6_207:
	abs.f32 	%f2806, %f171;
	setp.neu.f32	%p285, %f2806, 0f7F800000;
	@%p285 bra 	BB6_210;

	selp.f32	%f2895, 0fFF800000, 0f7F800000, %p20;

BB6_210:
	setp.eq.f32	%p617, %f171, 0f3F800000;
	mov.f32 	%f2766, 0f00000000;
	mov.f32 	%f2765, 0f3DAAAABD;
	mov.f32 	%f2764, 0f3C4CAF63;
	mov.f32 	%f2763, 0f3B18F0FE;
	mul.f32 	%f1424, %f2895, 0fBF000000;
	selp.f32	%f1425, 0fBF000000, %f1424, %p617;
	mul.f32 	%f1426, %f1425, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1427, %f1426;
	fma.rn.f32 	%f1429, %f1427, %f899, %f1425;
	fma.rn.f32 	%f1431, %f1427, %f901, %f1429;
	mul.f32 	%f1432, %f1431, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1433, %f1432;
	add.f32 	%f1434, %f1427, 0f00000000;
	ex2.approx.f32 	%f1435, %f1434;
	mul.f32 	%f1436, %f1433, %f1435;
	setp.lt.f32	%p287, %f1425, 0fC2D20000;
	selp.f32	%f1437, 0f00000000, %f1436, %p287;
	setp.gt.f32	%p288, %f1425, 0f42D20000;
	selp.f32	%f243, 0f7F800000, %f1437, %p288;
	// inline asm
	rcp.approx.ftz.f32 %f1422,%f1093;
	// inline asm
	mul.f32 	%f1438, %f1422, %f195;
	mul.f32 	%f1439, %f1438, %f1438;
	fma.rn.f32 	%f1442, %f2763, %f1439, %f2764;
	fma.rn.f32 	%f1444, %f1442, %f1439, %f2765;
	mul.rn.f32 	%f1445, %f1444, %f1439;
	mul.rn.f32 	%f1446, %f1445, %f1438;
	sub.f32 	%f1447, %f193, %f1438;
	neg.f32 	%f1448, %f1438;
	add.f32 	%f1449, %f1447, %f1447;
	fma.rn.f32 	%f1450, %f1448, %f193, %f1449;
	mul.rn.f32 	%f1451, %f1422, %f1450;
	add.f32 	%f1452, %f1446, %f1438;
	sub.f32 	%f1453, %f1438, %f1452;
	add.f32 	%f1454, %f1446, %f1453;
	add.f32 	%f1455, %f1451, %f1454;
	add.f32 	%f1456, %f1452, %f1455;
	sub.f32 	%f1457, %f1452, %f1456;
	add.f32 	%f1458, %f1455, %f1457;
	add.f32 	%f1459, %f196, %f1456;
	sub.f32 	%f1460, %f196, %f1459;
	add.f32 	%f1461, %f1456, %f1460;
	add.f32 	%f1462, %f1458, %f1461;
	add.f32 	%f1463, %f197, %f1462;
	add.f32 	%f1464, %f1459, %f1463;
	sub.f32 	%f1465, %f1459, %f1464;
	add.f32 	%f1466, %f1463, %f1465;
	mul.rn.f32 	%f1468, %f701, %f1464;
	neg.f32 	%f1469, %f1468;
	fma.rn.f32 	%f1470, %f701, %f1464, %f1469;
	fma.rn.f32 	%f1471, %f701, %f1466, %f1470;
	fma.rn.f32 	%f1473, %f2766, %f1464, %f1471;
	add.rn.f32 	%f1474, %f1468, %f1473;
	neg.f32 	%f1475, %f1474;
	add.rn.f32 	%f1476, %f1468, %f1475;
	add.rn.f32 	%f1477, %f1476, %f1473;
	mov.b32 	 %r464, %f1474;
	setp.eq.s32	%p289, %r464, 1118925336;
	add.s32 	%r465, %r464, -1;
	mov.b32 	 %f1478, %r465;
	add.f32 	%f1479, %f1477, 0f37000000;
	selp.f32	%f1480, %f1478, %f1474, %p289;
	selp.f32	%f244, %f1479, %f1477, %p289;
	mul.f32 	%f1481, %f1480, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1482, %f1481;
	fma.rn.f32 	%f1483, %f1482, %f899, %f1480;
	fma.rn.f32 	%f1484, %f1482, %f901, %f1483;
	mul.f32 	%f1485, %f1484, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1486, %f1485;
	add.f32 	%f1487, %f1482, 0f00000000;
	ex2.approx.f32 	%f1488, %f1487;
	mul.f32 	%f1489, %f1486, %f1488;
	setp.lt.f32	%p290, %f1480, 0fC2D20000;
	selp.f32	%f1490, 0f00000000, %f1489, %p290;
	setp.gt.f32	%p291, %f1480, 0f42D20000;
	selp.f32	%f2896, 0f7F800000, %f1490, %p291;
	setp.eq.f32	%p292, %f2896, 0f7F800000;
	@%p292 bra 	BB6_212;

	fma.rn.f32 	%f2896, %f2896, %f244, %f2896;

BB6_212:
	setp.eq.f32	%p620, %f191, 0f00000000;
	mov.b32 	 %r466, %f2896;
	xor.b32  	%r467, %r466, -2147483648;
	mov.b32 	 %f1491, %r467;
	selp.f32	%f2898, %f1491, %f2896, %p21;
	@%p620 bra 	BB6_215;
	bra.uni 	BB6_213;

BB6_215:
	add.f32 	%f1494, %f191, %f191;
	selp.f32	%f2898, %f1494, 0f00000000, %p97;
	bra.uni 	BB6_216;

BB6_213:
	setp.geu.f32	%p294, %f191, 0f00000000;
	@%p294 bra 	BB6_216;

	cvt.rzi.f32.f32	%f1493, %f701;
	setp.neu.f32	%p295, %f1493, 0f40000000;
	selp.f32	%f2898, 0f7FFFFFFF, %f2898, %p295;

BB6_216:
	abs.f32 	%f2810, %f191;
	add.f32 	%f2809, %f2810, 0f40000000;
	mov.b32 	 %r774, %f2809;
	setp.lt.s32	%p621, %r774, 2139095040;
	@%p621 bra 	BB6_221;

	abs.f32 	%f2803, %f191;
	setp.gtu.f32	%p298, %f2803, 0f7F800000;
	@%p298 bra 	BB6_220;
	bra.uni 	BB6_218;

BB6_220:
	add.f32 	%f2898, %f191, 0f40000000;
	bra.uni 	BB6_221;

BB6_218:
	abs.f32 	%f2804, %f191;
	setp.neu.f32	%p299, %f2804, 0f7F800000;
	@%p299 bra 	BB6_221;

	selp.f32	%f2898, 0fFF800000, 0f7F800000, %p21;

BB6_221:
	setp.eq.f32	%p622, %f191, 0f3F800000;
	mul.f32 	%f1495, %f2898, 0fBF000000;
	selp.f32	%f1496, 0fBF000000, %f1495, %p622;
	mul.f32 	%f1497, %f1496, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1498, %f1497;
	fma.rn.f32 	%f1500, %f1498, %f899, %f1496;
	fma.rn.f32 	%f1502, %f1498, %f901, %f1500;
	mul.f32 	%f1503, %f1502, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1504, %f1503;
	add.f32 	%f1505, %f1498, 0f00000000;
	ex2.approx.f32 	%f1506, %f1505;
	mul.f32 	%f1507, %f1504, %f1506;
	setp.lt.f32	%p301, %f1496, 0fC2D20000;
	selp.f32	%f1508, 0f00000000, %f1507, %p301;
	setp.gt.f32	%p302, %f1496, 0f42D20000;
	selp.f32	%f255, 0f7F800000, %f1508, %p302;
	mul.f32 	%f1509, %f141, %f255;
	mul.f32 	%f1510, %f135, %f243;
	sub.f32 	%f1511, %f1510, %f1509;
	mul.f32 	%f1512, %f72, %f1511;
	mul.f32 	%f256, %f132, %f1512;
	mov.f64 	%fd489, %fd45;
	@!%p11 bra 	BB6_223;
	bra.uni 	BB6_222;

BB6_222:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r468}, %fd45;
	}
	xor.b32  	%r469, %r468, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r470, %temp}, %fd45;
	}
	mov.b64 	%fd489, {%r470, %r469};

BB6_223:
	setp.eq.f32	%p623, %f2913, 0f00000000;
	@%p623 bra 	BB6_226;
	bra.uni 	BB6_224;

BB6_226:
	mov.u32 	%r471, 0;
	mov.b64 	%fd489, {%r471, %r98};
	bra.uni 	BB6_227;

BB6_224:
	setp.gt.s32	%p304, %r84, -1;
	@%p304 bra 	BB6_227;

	mov.f64 	%fd462, 0d4014000000000000;
	cvt.rzi.f64.f64	%fd356, %fd462;
	setp.neu.f64	%p305, %fd356, 0d4014000000000000;
	selp.f64	%fd489, 0dFFF8000000000000, %fd489, %p305;

BB6_227:
	cvt.f64.f32	%fd454, %f2913;
	add.f64 	%fd453, %fd454, 0d4014000000000000;
	selp.f64	%fd490, %fd489, %fd453, %p129;
	@%p19 bra 	BB6_235;

	mov.f64 	%fd455, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r755}, %fd455;
	}
	and.b32  	%r754, %r755, 2147483647;
	setp.ne.s32	%p307, %r754, 2146435072;
	@%p307 bra 	BB6_230;

	mov.f64 	%fd458, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r472, %temp}, %fd458;
	}
	setp.eq.s32	%p308, %r472, 0;
	@%p308 bra 	BB6_234;
	bra.uni 	BB6_230;

BB6_234:
	mov.u32 	%r476, 0;
	mov.b64 	%fd490, {%r476, %r100};
	bra.uni 	BB6_235;

BB6_230:
	and.b32  	%r473, %r84, 2147483647;
	setp.ne.s32	%p309, %r473, 2146435072;
	@%p309 bra 	BB6_231;

	cvt.f64.f32	%fd456, %f2913;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r474, %temp}, %fd456;
	}
	setp.ne.s32	%p310, %r474, 0;
	mov.f64 	%fd490, %fd489;
	@%p310 bra 	BB6_235;

	mov.f64 	%fd457, 0d4014000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r761}, %fd457;
	}
	shr.s32 	%r760, %r761, 31;
	and.b32  	%r759, %r760, -2146435072;
	add.s32 	%r758, %r759, 2146435072;
	or.b32  	%r757, %r758, -2147483648;
	selp.b32	%r756, %r757, %r758, %p11;
	mov.u32 	%r475, 0;
	mov.b64 	%fd490, {%r475, %r756};
	bra.uni 	BB6_235;

BB6_231:
	mov.f64 	%fd490, %fd489;

BB6_235:
	cvt.f64.f32	%fd101, %f135;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r107}, %fd101;
	}
	abs.f64 	%fd102, %fd101;
	// Callseq Start 100
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd102;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd290;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd492, [retval0+0];
	
	//{
	}// Callseq End 100
	setp.lt.s32	%p311, %r107, 0;
	and.pred  	%p22, %p311, %p104;
	@!%p22 bra 	BB6_237;
	bra.uni 	BB6_236;

BB6_236:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r477}, %fd492;
	}
	xor.b32  	%r478, %r477, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r479, %temp}, %fd492;
	}
	mov.b64 	%fd492, {%r479, %r478};

BB6_237:
	setp.eq.f32	%p313, %f135, 0f00000000;
	@%p313 bra 	BB6_240;
	bra.uni 	BB6_238;

BB6_240:
	mov.u32 	%r480, 0;
	selp.b32	%r481, %r107, 0, %p104;
	or.b32  	%r482, %r481, 2146435072;
	selp.b32	%r483, %r482, %r481, %p106;
	mov.b64 	%fd492, {%r480, %r483};
	bra.uni 	BB6_241;

BB6_238:
	setp.gt.s32	%p314, %r107, -1;
	@%p314 bra 	BB6_241;

	cvt.rzi.f64.f64	%fd363, %fd290;
	setp.neu.f64	%p315, %fd363, 0d4008000000000000;
	selp.f64	%fd492, 0dFFF8000000000000, %fd492, %p315;

BB6_241:
	add.f64 	%fd493, %fd101, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r484}, %fd493;
	}
	and.b32  	%r485, %r484, 2146435072;
	setp.ne.s32	%p318, %r485, 2146435072;
	@%p318 bra 	BB6_242;

	setp.gtu.f64	%p319, %fd102, 0d7FF0000000000000;
	@%p319 bra 	BB6_251;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r773}, %fd290;
	}
	and.b32  	%r486, %r773, 2147483647;
	setp.ne.s32	%p320, %r486, 2146435072;
	@%p320 bra 	BB6_246;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r487, %temp}, %fd290;
	}
	setp.eq.s32	%p321, %r487, 0;
	@%p321 bra 	BB6_250;
	bra.uni 	BB6_246;

BB6_250:
	mov.u32 	%r492, 0;
	setp.gt.f64	%p325, %fd102, 0d3FF0000000000000;
	selp.b32	%r493, 2146435072, 0, %p325;
	xor.b32  	%r494, %r493, 2146435072;
	selp.b32	%r495, %r494, %r493, %p106;
	setp.eq.f32	%p326, %f135, 0fBF800000;
	selp.b32	%r496, 1072693248, %r495, %p326;
	mov.b64 	%fd493, {%r492, %r496};
	bra.uni 	BB6_251;

BB6_242:
	mov.f64 	%fd493, %fd492;

BB6_251:
	setp.eq.f32	%p327, %f135, 0f3F800000;
	selp.f64	%fd365, 0d3FF0000000000000, %fd493, %p327;
	cvt.f64.f32	%fd366, %f243;
	mul.f64 	%fd113, %fd366, %fd365;
	cvt.f64.f32	%fd114, %f141;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r108}, %fd114;
	}
	abs.f64 	%fd115, %fd114;
	// Callseq Start 101
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd115;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd290;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd495, [retval0+0];
	
	//{
	}// Callseq End 101
	setp.lt.s32	%p328, %r108, 0;
	and.pred  	%p23, %p328, %p104;
	@!%p23 bra 	BB6_253;
	bra.uni 	BB6_252;

BB6_252:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r497}, %fd495;
	}
	xor.b32  	%r498, %r497, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r499, %temp}, %fd495;
	}
	mov.b64 	%fd495, {%r499, %r498};

BB6_253:
	setp.eq.f32	%p330, %f141, 0f00000000;
	@%p330 bra 	BB6_256;
	bra.uni 	BB6_254;

BB6_256:
	mov.u32 	%r500, 0;
	selp.b32	%r501, %r108, 0, %p104;
	or.b32  	%r502, %r501, 2146435072;
	selp.b32	%r503, %r502, %r501, %p106;
	mov.b64 	%fd495, {%r500, %r503};
	bra.uni 	BB6_257;

BB6_254:
	setp.gt.s32	%p331, %r108, -1;
	@%p331 bra 	BB6_257;

	cvt.rzi.f64.f64	%fd369, %fd290;
	setp.neu.f64	%p332, %fd369, 0d4008000000000000;
	selp.f64	%fd495, 0dFFF8000000000000, %fd495, %p332;

BB6_257:
	add.f64 	%fd496, %fd114, 0d4008000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r504}, %fd496;
	}
	and.b32  	%r505, %r504, 2146435072;
	setp.ne.s32	%p335, %r505, 2146435072;
	@%p335 bra 	BB6_258;

	setp.gtu.f64	%p336, %fd115, 0d7FF0000000000000;
	@%p336 bra 	BB6_267;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r772}, %fd290;
	}
	and.b32  	%r506, %r772, 2147483647;
	setp.ne.s32	%p337, %r506, 2146435072;
	@%p337 bra 	BB6_262;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r507, %temp}, %fd290;
	}
	setp.eq.s32	%p338, %r507, 0;
	@%p338 bra 	BB6_266;
	bra.uni 	BB6_262;

BB6_266:
	mov.u32 	%r512, 0;
	setp.gt.f64	%p342, %fd115, 0d3FF0000000000000;
	selp.b32	%r513, 2146435072, 0, %p342;
	xor.b32  	%r514, %r513, 2146435072;
	selp.b32	%r515, %r514, %r513, %p106;
	setp.eq.f32	%p343, %f141, 0fBF800000;
	selp.b32	%r516, 1072693248, %r515, %p343;
	mov.b64 	%fd496, {%r512, %r516};
	bra.uni 	BB6_267;

BB6_258:
	mov.f64 	%fd496, %fd495;

BB6_267:
	cvt.f64.f32	%fd464, %f132;
	setp.eq.f32	%p624, %f2913, 0f3F800000;
	mov.f32 	%f2899, 0f00000000;
	setp.eq.f32	%p344, %f141, 0f3F800000;
	selp.f64	%fd371, 0d3FF0000000000000, %fd496, %p344;
	cvt.f64.f32	%fd372, %f255;
	mul.f64 	%fd373, %fd372, %fd371;
	sub.f64 	%fd374, %fd113, %fd373;
	selp.f64	%fd375, 0d3FF0000000000000, %fd490, %p624;
	div.rn.f64 	%fd376, %fd37, %fd375;
	mul.f64 	%fd377, %fd376, %fd374;
	mul.f64 	%fd126, %fd464, %fd377;
	mul.f32 	%f257, %f132, %f147;
	setp.leu.f32	%p346, %f148, 0f3C23D70A;
	@%p346 bra 	BB6_269;

	div.rn.f32 	%f1514, %f149, %f148;
	add.f32 	%f2899, %f1514, 0fBF800000;

BB6_269:
	mov.f32 	%f2900, 0f00000000;
	@%p346 bra 	BB6_287;

	setp.eq.s64	%p348, %rd6, -9223372036854775808;
	cvt.f64.f32	%fd127, %f148;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r109}, %fd127;
	}
	abs.f64 	%fd128, %fd127;
	// Callseq Start 102
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd128;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd303;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd498, [retval0+0];
	
	//{
	}// Callseq End 102
	setp.lt.s32	%p349, %r109, 0;
	and.pred  	%p24, %p349, %p348;
	@!%p24 bra 	BB6_272;
	bra.uni 	BB6_271;

BB6_271:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r517}, %fd498;
	}
	xor.b32  	%r518, %r517, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r519, %temp}, %fd498;
	}
	mov.b64 	%fd498, {%r519, %r518};

BB6_272:
	setp.eq.f32	%p350, %f148, 0f00000000;
	@%p350 bra 	BB6_275;
	bra.uni 	BB6_273;

BB6_275:
	setp.lt.s32	%p353, %r102, 0;
	mov.u32 	%r520, 0;
	selp.b32	%r521, %r109, 0, %p348;
	or.b32  	%r522, %r521, 2146435072;
	selp.b32	%r523, %r522, %r521, %p353;
	mov.b64 	%fd498, {%r520, %r523};
	bra.uni 	BB6_276;

BB6_273:
	setp.gt.s32	%p351, %r109, -1;
	@%p351 bra 	BB6_276;

	cvt.rzi.f64.f64	%fd381, %fd303;
	setp.neu.f64	%p352, %fd381, 0d4000000000000000;
	selp.f64	%fd498, 0dFFF8000000000000, %fd498, %p352;

BB6_276:
	add.f64 	%fd499, %fd127, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r524}, %fd499;
	}
	and.b32  	%r525, %r524, 2146435072;
	setp.ne.s32	%p355, %r525, 2146435072;
	@%p355 bra 	BB6_277;

	setp.gtu.f64	%p356, %fd128, 0d7FF0000000000000;
	@%p356 bra 	BB6_286;

	and.b32  	%r526, %r102, 2147483647;
	setp.ne.s32	%p357, %r526, 2146435072;
	@%p357 bra 	BB6_281;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r527, %temp}, %fd303;
	}
	setp.eq.s32	%p358, %r527, 0;
	@%p358 bra 	BB6_285;
	bra.uni 	BB6_281;

BB6_285:
	setp.lt.s32	%p361, %r102, 0;
	mov.u32 	%r533, 0;
	setp.gt.f64	%p362, %fd128, 0d3FF0000000000000;
	selp.b32	%r534, 2146435072, 0, %p362;
	xor.b32  	%r535, %r534, 2146435072;
	selp.b32	%r536, %r535, %r534, %p361;
	setp.eq.f32	%p363, %f148, 0fBF800000;
	selp.b32	%r537, 1072693248, %r536, %p363;
	mov.b64 	%fd499, {%r533, %r537};
	bra.uni 	BB6_286;

BB6_277:
	mov.f64 	%fd499, %fd498;

BB6_286:
	setp.eq.f32	%p364, %f148, 0f3F800000;
	selp.f64	%fd383, 0d3FF0000000000000, %fd499, %p364;
	cvt.f64.f32	%fd384, %f149;
	div.rn.f64 	%fd385, %fd384, %fd383;
	cvt.rn.f32.f64	%f2900, %fd385;

BB6_287:
	mov.f32 	%f1516, 0f47C35000;
	min.f32 	%f1517, %f2900, %f1516;
	cvt.f64.f32	%fd139, %f1517;
	min.f32 	%f262, %f2899, %f1516;
	fma.rn.f32 	%f2868, %f262, %f168, %f2868;
	cvt.f64.f32	%fd140, %f168;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r110}, %fd140;
	}
	abs.f64 	%fd141, %fd140;
	// Callseq Start 103
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd141;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd303;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd501, [retval0+0];
	
	//{
	}// Callseq End 103
	setp.lt.s32	%p365, %r110, 0;
	setp.eq.s64	%p366, %rd6, -9223372036854775808;
	and.pred  	%p25, %p365, %p366;
	@!%p25 bra 	BB6_289;
	bra.uni 	BB6_288;

BB6_288:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r538}, %fd501;
	}
	xor.b32  	%r539, %r538, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r540, %temp}, %fd501;
	}
	mov.b64 	%fd501, {%r540, %r539};

BB6_289:
	setp.eq.f32	%p367, %f168, 0f00000000;
	@%p367 bra 	BB6_292;
	bra.uni 	BB6_290;

BB6_292:
	setp.lt.s32	%p370, %r102, 0;
	mov.u32 	%r541, 0;
	selp.b32	%r542, %r110, 0, %p366;
	or.b32  	%r543, %r542, 2146435072;
	selp.b32	%r544, %r543, %r542, %p370;
	mov.b64 	%fd501, {%r541, %r544};
	bra.uni 	BB6_293;

BB6_290:
	setp.gt.s32	%p368, %r110, -1;
	@%p368 bra 	BB6_293;

	cvt.rzi.f64.f64	%fd388, %fd303;
	setp.neu.f64	%p369, %fd388, 0d4000000000000000;
	selp.f64	%fd501, 0dFFF8000000000000, %fd501, %p369;

BB6_293:
	add.f64 	%fd502, %fd140, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r545}, %fd502;
	}
	and.b32  	%r546, %r545, 2146435072;
	setp.ne.s32	%p372, %r546, 2146435072;
	@%p372 bra 	BB6_294;

	setp.gtu.f64	%p373, %fd141, 0d7FF0000000000000;
	@%p373 bra 	BB6_303;

	and.b32  	%r547, %r102, 2147483647;
	setp.ne.s32	%p374, %r547, 2146435072;
	@%p374 bra 	BB6_298;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r548, %temp}, %fd303;
	}
	setp.eq.s32	%p375, %r548, 0;
	@%p375 bra 	BB6_302;
	bra.uni 	BB6_298;

BB6_302:
	setp.lt.s32	%p378, %r102, 0;
	mov.u32 	%r554, 0;
	setp.gt.f64	%p379, %fd141, 0d3FF0000000000000;
	selp.b32	%r555, 2146435072, 0, %p379;
	xor.b32  	%r556, %r555, 2146435072;
	selp.b32	%r557, %r556, %r555, %p378;
	setp.eq.f32	%p380, %f168, 0fBF800000;
	selp.b32	%r558, 1072693248, %r557, %p380;
	mov.b64 	%fd502, {%r554, %r558};
	bra.uni 	BB6_303;

BB6_294:
	mov.f64 	%fd502, %fd501;

BB6_303:
	setp.eq.f32	%p381, %f168, 0f3F800000;
	selp.f64	%fd390, 0d3FF0000000000000, %fd502, %p381;
	mul.f64 	%fd391, %fd139, %fd390;
	mul.f32 	%f1518, %f262, %f169;
	cvt.f64.f32	%fd392, %f1518;
	sub.f64 	%fd393, %fd392, %fd391;
	cvt.f64.f32	%fd394, %f2874;
	add.f64 	%fd395, %fd394, %fd393;
	cvt.rn.f32.f64	%f2874, %fd395;
	fma.rn.f32 	%f2867, %f262, %f210, %f2867;
	cvt.f64.f32	%fd152, %f210;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r111}, %fd152;
	}
	abs.f64 	%fd153, %fd152;
	// Callseq Start 104
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd153;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd303;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd504, [retval0+0];
	
	//{
	}// Callseq End 104
	setp.lt.s32	%p382, %r111, 0;
	and.pred  	%p26, %p382, %p366;
	@!%p26 bra 	BB6_305;
	bra.uni 	BB6_304;

BB6_304:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r559}, %fd504;
	}
	xor.b32  	%r560, %r559, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r561, %temp}, %fd504;
	}
	mov.b64 	%fd504, {%r561, %r560};

BB6_305:
	setp.eq.f32	%p384, %f210, 0f00000000;
	@%p384 bra 	BB6_308;
	bra.uni 	BB6_306;

BB6_308:
	setp.lt.s32	%p387, %r102, 0;
	mov.u32 	%r562, 0;
	selp.b32	%r563, %r111, 0, %p366;
	or.b32  	%r564, %r563, 2146435072;
	selp.b32	%r565, %r564, %r563, %p387;
	mov.b64 	%fd504, {%r562, %r565};
	bra.uni 	BB6_309;

BB6_306:
	setp.gt.s32	%p385, %r111, -1;
	@%p385 bra 	BB6_309;

	cvt.rzi.f64.f64	%fd398, %fd303;
	setp.neu.f64	%p386, %fd398, 0d4000000000000000;
	selp.f64	%fd504, 0dFFF8000000000000, %fd504, %p386;

BB6_309:
	add.f64 	%fd505, %fd152, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r566}, %fd505;
	}
	and.b32  	%r567, %r566, 2146435072;
	setp.ne.s32	%p389, %r567, 2146435072;
	@%p389 bra 	BB6_310;

	setp.gtu.f64	%p390, %fd153, 0d7FF0000000000000;
	@%p390 bra 	BB6_319;

	and.b32  	%r568, %r102, 2147483647;
	setp.ne.s32	%p391, %r568, 2146435072;
	@%p391 bra 	BB6_314;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r569, %temp}, %fd303;
	}
	setp.eq.s32	%p392, %r569, 0;
	@%p392 bra 	BB6_318;
	bra.uni 	BB6_314;

BB6_318:
	setp.lt.s32	%p395, %r102, 0;
	mov.u32 	%r575, 0;
	setp.gt.f64	%p396, %fd153, 0d3FF0000000000000;
	selp.b32	%r576, 2146435072, 0, %p396;
	xor.b32  	%r577, %r576, 2146435072;
	selp.b32	%r578, %r577, %r576, %p395;
	setp.eq.f32	%p397, %f210, 0fBF800000;
	selp.b32	%r579, 1072693248, %r578, %p397;
	mov.b64 	%fd505, {%r575, %r579};
	bra.uni 	BB6_319;

BB6_310:
	mov.f64 	%fd505, %fd504;

BB6_319:
	setp.eq.f32	%p398, %f210, 0f3F800000;
	selp.f64	%fd400, 0d3FF0000000000000, %fd505, %p398;
	mul.f64 	%fd401, %fd139, %fd400;
	mul.f32 	%f1519, %f262, %f211;
	cvt.f64.f32	%fd402, %f1519;
	sub.f64 	%fd403, %fd402, %fd401;
	cvt.f64.f32	%fd404, %f2873;
	add.f64 	%fd405, %fd404, %fd403;
	cvt.rn.f32.f64	%f2873, %fd405;
	fma.rn.f32 	%f2866, %f262, %f257, %f2866;
	cvt.f64.f32	%fd164, %f257;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r112}, %fd164;
	}
	abs.f64 	%fd165, %fd164;
	// Callseq Start 105
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd165;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd303;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd507, [retval0+0];
	
	//{
	}// Callseq End 105
	setp.lt.s32	%p399, %r112, 0;
	and.pred  	%p27, %p399, %p366;
	@!%p27 bra 	BB6_321;
	bra.uni 	BB6_320;

BB6_320:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r580}, %fd507;
	}
	xor.b32  	%r581, %r580, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r582, %temp}, %fd507;
	}
	mov.b64 	%fd507, {%r582, %r581};

BB6_321:
	setp.eq.f32	%p401, %f257, 0f00000000;
	@%p401 bra 	BB6_324;
	bra.uni 	BB6_322;

BB6_324:
	setp.lt.s32	%p404, %r102, 0;
	mov.u32 	%r583, 0;
	selp.b32	%r584, %r112, 0, %p366;
	or.b32  	%r585, %r584, 2146435072;
	selp.b32	%r586, %r585, %r584, %p404;
	mov.b64 	%fd507, {%r583, %r586};
	bra.uni 	BB6_325;

BB6_322:
	setp.gt.s32	%p402, %r112, -1;
	@%p402 bra 	BB6_325;

	cvt.rzi.f64.f64	%fd408, %fd303;
	setp.neu.f64	%p403, %fd408, 0d4000000000000000;
	selp.f64	%fd507, 0dFFF8000000000000, %fd507, %p403;

BB6_325:
	add.f64 	%fd508, %fd164, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r587}, %fd508;
	}
	and.b32  	%r588, %r587, 2146435072;
	setp.ne.s32	%p406, %r588, 2146435072;
	@%p406 bra 	BB6_326;

	setp.gtu.f64	%p407, %fd165, 0d7FF0000000000000;
	@%p407 bra 	BB6_335;

	and.b32  	%r589, %r102, 2147483647;
	setp.ne.s32	%p408, %r589, 2146435072;
	@%p408 bra 	BB6_330;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r590, %temp}, %fd303;
	}
	setp.eq.s32	%p409, %r590, 0;
	@%p409 bra 	BB6_334;
	bra.uni 	BB6_330;

BB6_334:
	setp.lt.s32	%p412, %r102, 0;
	mov.u32 	%r596, 0;
	setp.gt.f64	%p413, %fd165, 0d3FF0000000000000;
	selp.b32	%r597, 2146435072, 0, %p413;
	xor.b32  	%r598, %r597, 2146435072;
	selp.b32	%r599, %r598, %r597, %p412;
	setp.eq.f32	%p414, %f257, 0fBF800000;
	selp.b32	%r600, 1072693248, %r599, %p414;
	mov.b64 	%fd508, {%r596, %r600};
	bra.uni 	BB6_335;

BB6_326:
	mov.f64 	%fd508, %fd507;

BB6_335:
	mul.f32 	%f1520, %f262, 0f00000000;
	cvt.f64.f32	%fd410, %f1520;
	setp.eq.f32	%p415, %f257, 0f3F800000;
	selp.f64	%fd411, 0d3FF0000000000000, %fd508, %p415;
	mul.f64 	%fd412, %fd139, %fd411;
	sub.f64 	%fd413, %fd410, %fd412;
	cvt.f64.f32	%fd414, %f2872;
	add.f64 	%fd415, %fd414, %fd413;
	cvt.rn.f32.f64	%f2872, %fd415;
	add.f32 	%f2865, %f2865, %f262;
	cvt.f64.f32	%fd416, %f2871;
	sub.f64 	%fd417, %fd410, %fd139;
	add.f64 	%fd418, %fd416, %fd417;
	cvt.rn.f32.f64	%f2871, %fd418;
	fma.rn.f32 	%f2864, %f262, %f230, %f2864;
	cvt.f64.f32	%fd176, %f230;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r113}, %fd176;
	}
	abs.f64 	%fd177, %fd176;
	// Callseq Start 106
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd177;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd303;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd510, [retval0+0];
	
	//{
	}// Callseq End 106
	setp.lt.s32	%p416, %r113, 0;
	and.pred  	%p28, %p416, %p366;
	@!%p28 bra 	BB6_337;
	bra.uni 	BB6_336;

BB6_336:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r601}, %fd510;
	}
	xor.b32  	%r602, %r601, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r603, %temp}, %fd510;
	}
	mov.b64 	%fd510, {%r603, %r602};

BB6_337:
	setp.eq.f32	%p418, %f230, 0f00000000;
	@%p418 bra 	BB6_340;
	bra.uni 	BB6_338;

BB6_340:
	setp.lt.s32	%p421, %r102, 0;
	mov.u32 	%r604, 0;
	selp.b32	%r605, %r113, 0, %p366;
	or.b32  	%r606, %r605, 2146435072;
	selp.b32	%r607, %r606, %r605, %p421;
	mov.b64 	%fd510, {%r604, %r607};
	bra.uni 	BB6_341;

BB6_338:
	setp.gt.s32	%p419, %r113, -1;
	@%p419 bra 	BB6_341;

	cvt.rzi.f64.f64	%fd421, %fd303;
	setp.neu.f64	%p420, %fd421, 0d4000000000000000;
	selp.f64	%fd510, 0dFFF8000000000000, %fd510, %p420;

BB6_341:
	add.f64 	%fd511, %fd176, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r608}, %fd511;
	}
	and.b32  	%r609, %r608, 2146435072;
	setp.ne.s32	%p423, %r609, 2146435072;
	@%p423 bra 	BB6_342;

	setp.gtu.f64	%p424, %fd177, 0d7FF0000000000000;
	@%p424 bra 	BB6_351;

	and.b32  	%r610, %r102, 2147483647;
	setp.ne.s32	%p425, %r610, 2146435072;
	@%p425 bra 	BB6_346;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r611, %temp}, %fd303;
	}
	setp.eq.s32	%p426, %r611, 0;
	@%p426 bra 	BB6_350;
	bra.uni 	BB6_346;

BB6_350:
	setp.lt.s32	%p429, %r102, 0;
	mov.u32 	%r617, 0;
	setp.gt.f64	%p430, %fd177, 0d3FF0000000000000;
	selp.b32	%r618, 2146435072, 0, %p430;
	xor.b32  	%r619, %r618, 2146435072;
	selp.b32	%r620, %r619, %r618, %p429;
	setp.eq.f32	%p431, %f230, 0fBF800000;
	selp.b32	%r621, 1072693248, %r620, %p431;
	mov.b64 	%fd511, {%r617, %r621};
	bra.uni 	BB6_351;

BB6_342:
	mov.f64 	%fd511, %fd510;

BB6_351:
	setp.eq.f32	%p432, %f230, 0f3F800000;
	selp.f64	%fd423, 0d3FF0000000000000, %fd511, %p432;
	mul.f64 	%fd424, %fd139, %fd423;
	mul.f32 	%f1521, %f262, %f231;
	cvt.f64.f32	%fd425, %f1521;
	sub.f64 	%fd426, %fd425, %fd424;
	cvt.f64.f32	%fd427, %f2870;
	add.f64 	%fd428, %fd427, %fd426;
	cvt.rn.f32.f64	%f2870, %fd428;
	fma.rn.f32 	%f2863, %f262, %f256, %f2863;
	mul.f32 	%f1522, %f73, %f256;
	cvt.f64.f32	%fd429, %f1522;
	sub.f64 	%fd430, %fd429, %fd126;
	cvt.rn.f32.f64	%f1523, %fd430;
	mul.f32 	%f274, %f262, %f1523;
	cvt.f64.f32	%fd188, %f256;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r114}, %fd188;
	}
	abs.f64 	%fd189, %fd188;
	// Callseq Start 107
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd189;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd303;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd513, [retval0+0];
	
	//{
	}// Callseq End 107
	setp.lt.s32	%p433, %r114, 0;
	and.pred  	%p29, %p433, %p366;
	@!%p29 bra 	BB6_353;
	bra.uni 	BB6_352;

BB6_352:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r622}, %fd513;
	}
	xor.b32  	%r623, %r622, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r624, %temp}, %fd513;
	}
	mov.b64 	%fd513, {%r624, %r623};

BB6_353:
	setp.eq.f32	%p435, %f256, 0f00000000;
	@%p435 bra 	BB6_356;
	bra.uni 	BB6_354;

BB6_356:
	setp.lt.s32	%p438, %r102, 0;
	mov.u32 	%r625, 0;
	selp.b32	%r626, %r114, 0, %p366;
	or.b32  	%r627, %r626, 2146435072;
	selp.b32	%r628, %r627, %r626, %p438;
	mov.b64 	%fd513, {%r625, %r628};
	bra.uni 	BB6_357;

BB6_354:
	setp.gt.s32	%p436, %r114, -1;
	@%p436 bra 	BB6_357;

	cvt.rzi.f64.f64	%fd433, %fd303;
	setp.neu.f64	%p437, %fd433, 0d4000000000000000;
	selp.f64	%fd513, 0dFFF8000000000000, %fd513, %p437;

BB6_357:
	add.f64 	%fd514, %fd188, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r629}, %fd514;
	}
	and.b32  	%r630, %r629, 2146435072;
	setp.ne.s32	%p440, %r630, 2146435072;
	@%p440 bra 	BB6_358;

	setp.gtu.f64	%p441, %fd189, 0d7FF0000000000000;
	@%p441 bra 	BB6_367;

	and.b32  	%r631, %r102, 2147483647;
	setp.ne.s32	%p442, %r631, 2146435072;
	@%p442 bra 	BB6_362;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r632, %temp}, %fd303;
	}
	setp.eq.s32	%p443, %r632, 0;
	@%p443 bra 	BB6_366;
	bra.uni 	BB6_362;

BB6_366:
	setp.lt.s32	%p446, %r102, 0;
	mov.u32 	%r638, 0;
	setp.gt.f64	%p447, %fd189, 0d3FF0000000000000;
	selp.b32	%r639, 2146435072, 0, %p447;
	xor.b32  	%r640, %r639, 2146435072;
	selp.b32	%r641, %r640, %r639, %p446;
	setp.eq.f32	%p448, %f256, 0fBF800000;
	selp.b32	%r642, 1072693248, %r641, %p448;
	mov.b64 	%fd514, {%r638, %r642};
	bra.uni 	BB6_367;

BB6_358:
	mov.f64 	%fd514, %fd513;

BB6_367:
	setp.eq.f32	%p449, %f256, 0f3F800000;
	selp.f64	%fd435, 0d3FF0000000000000, %fd514, %p449;
	mul.f64 	%fd436, %fd139, %fd435;
	cvt.f64.f32	%fd437, %f274;
	sub.f64 	%fd438, %fd437, %fd436;
	cvt.f64.f32	%fd439, %f2869;
	add.f64 	%fd440, %fd439, %fd438;
	cvt.rn.f32.f64	%f2869, %fd440;
	add.s32 	%r794, %r794, 1;
	setp.lt.s32	%p450, %r794, %r150;
	@%p450 bra 	BB6_79;

	add.s32 	%r793, %r793, 1;
	setp.lt.s32	%p451, %r793, %r150;
	@%p451 bra 	BB6_78;

BB6_369:
	ld.param.u32 	%r762, [_Z21kernel_MLEFit_sigmaxyPffiiS_S_S_i_param_3];
	div.rn.f32 	%f1524, %f2868, %f2874;
	mov.f32 	%f1525, 0fBF800000;
	max.f32 	%f1526, %f1524, %f1525;
	mov.f32 	%f1527, 0f3F800000;
	min.f32 	%f1528, %f1526, %f1527;
	sub.f32 	%f2918, %f2918, %f1528;
	div.rn.f32 	%f1529, %f2867, %f2873;
	max.f32 	%f1530, %f1529, %f1525;
	min.f32 	%f1531, %f1530, %f1527;
	sub.f32 	%f2917, %f2917, %f1531;
	div.rn.f32 	%f1532, %f2866, %f2872;
	mov.f32 	%f1533, 0fC2C80000;
	max.f32 	%f1534, %f1532, %f1533;
	mov.f32 	%f1535, 0f42C80000;
	min.f32 	%f1536, %f1534, %f1535;
	fma.rn.f32 	%f1537, %f1536, 0fBF000000, %f2916;
	div.rn.f32 	%f1538, %f2865, %f2871;
	mov.f32 	%f1539, 0fC0000000;
	max.f32 	%f1540, %f1538, %f1539;
	mov.f32 	%f1541, 0f40000000;
	min.f32 	%f1542, %f1540, %f1541;
	sub.f32 	%f1543, %f2837, %f1542;
	div.rn.f32 	%f1544, %f2864, %f2870;
	mov.f32 	%f1545, 0fBDCCCCCD;
	max.f32 	%f1546, %f1544, %f1545;
	mov.f32 	%f1547, 0f3DCCCCCD;
	min.f32 	%f1548, %f1546, %f1547;
	sub.f32 	%f1549, %f2914, %f1548;
	div.rn.f32 	%f1550, %f2863, %f2869;
	max.f32 	%f1551, %f1550, %f1545;
	min.f32 	%f1552, %f1551, %f1547;
	sub.f32 	%f1553, %f2913, %f1552;
	max.f32 	%f2916, %f1537, %f1527;
	mov.f32 	%f1554, 0f3C23D70A;
	max.f32 	%f2837, %f1543, %f1554;
	max.f32 	%f2914, %f1549, %f59;
	max.f32 	%f2913, %f1553, %f59;
	add.s32 	%r792, %r792, 1;
	setp.lt.s32	%p452, %r792, %r762;
	@%p452 bra 	BB6_76;
	bra.uni 	BB6_370;

BB6_74:
	mov.f32 	%f2914, %f2913;

BB6_370:
	mov.f32 	%f3012, 0f00000000;
	mov.f32 	%f2941, %f3012;
	mov.f32 	%f2942, %f3012;
	mov.f32 	%f2943, %f3012;
	mov.f32 	%f2944, %f3012;
	mov.f32 	%f2945, %f3012;
	mov.f32 	%f2946, %f3012;
	mov.f32 	%f2947, %f3012;
	mov.f32 	%f2948, %f3012;
	mov.f32 	%f2949, %f3012;
	mov.f32 	%f2950, %f3012;
	mov.f32 	%f2951, %f3012;
	mov.f32 	%f2952, %f3012;
	mov.f32 	%f2953, %f3012;
	mov.f32 	%f2954, %f3012;
	mov.f32 	%f2955, %f3012;
	mov.f32 	%f2956, %f3012;
	mov.f32 	%f2957, %f3012;
	mov.f32 	%f2958, %f3012;
	mov.f32 	%f2959, %f3012;
	mov.f32 	%f2960, %f3012;
	mov.f32 	%f2961, %f3012;
	mov.f32 	%f2989, %f3012;
	@%p37 bra 	BB6_455;

	mov.f32 	%f1599, 0f3F000000;
	div.rn.f32 	%f1600, %f1599, %f2914;
	div.rn.f32 	%f300, %f1600, %f2914;
	div.rn.f32 	%f1601, %f1599, %f2913;
	div.rn.f32 	%f301, %f1601, %f2913;
	div.rn.f32 	%f1602, %f2916, 0fC0206C98;
	div.rn.f32 	%f302, %f1602, %f2914;
	div.rn.f32 	%f303, %f1602, %f2913;
	div.rn.f32 	%f304, %f302, %f2914;
	div.rn.f32 	%f305, %f303, %f2913;
	mov.u32 	%r643, 0;
	mov.f32 	%f2941, 0f00000000;
	sqrt.rn.f32 	%f1605, %f300;
	sqrt.rn.f32 	%f336, %f301;
	mov.f32 	%f2942, %f2941;
	mov.f32 	%f2943, %f2941;
	mov.f32 	%f2944, %f2941;
	mov.f32 	%f2945, %f2941;
	mov.f32 	%f2946, %f2941;
	mov.f32 	%f2947, %f2941;
	mov.f32 	%f2948, %f2941;
	mov.f32 	%f2949, %f2941;
	mov.f32 	%f2950, %f2941;
	mov.f32 	%f2951, %f2941;
	mov.f32 	%f2952, %f2941;
	mov.f32 	%f2953, %f2941;
	mov.f32 	%f2954, %f2941;
	mov.f32 	%f2955, %f2941;
	mov.f32 	%f2956, %f2941;
	mov.f32 	%f2957, %f2941;
	mov.f32 	%f2958, %f2941;
	mov.f32 	%f2959, %f2941;
	mov.f32 	%f2960, %f2941;
	mov.f32 	%f2961, %f2941;
	mov.f32 	%f2989, %f2941;
	mov.u32 	%r795, %r643;

BB6_372:
	cvt.rn.f32.s32	%f1603, %r795;
	sub.f32 	%f1604, %f1603, %f2918;
	add.f32 	%f328, %f1604, 0f3F000000;
	mul.f32 	%f329, %f328, %f1605;
	abs.f32 	%f330, %f329;
	mul.f32 	%f331, %f329, %f329;
	add.f32 	%f332, %f1604, 0fBF000000;
	mul.f32 	%f333, %f332, %f1605;
	abs.f32 	%f334, %f333;
	mul.f32 	%f335, %f333, %f333;
	add.s32 	%r120, %r795, %r6;
	add.f32 	%f1606, %f1603, 0f3F000000;
	sub.f32 	%f1607, %f1606, %f2918;
	div.rn.f32 	%f337, %f1607, %f2914;
	mov.f32 	%f1608, 0f3F800000;
	cvt.rzi.f32.f32	%f1609, %f1608;
	add.f32 	%f1610, %f1609, %f1609;
	mov.f32 	%f1611, 0f40000000;
	sub.f32 	%f1612, %f1611, %f1610;
	abs.f32 	%f338, %f1612;
	setp.eq.f32	%p454, %f338, 0f3F800000;
	abs.f32 	%f339, %f337;
	setp.lt.f32	%p455, %f339, 0f00800000;
	mul.f32 	%f1613, %f339, 0f4B800000;
	selp.f32	%f1614, 0fC3170000, 0fC2FE0000, %p455;
	selp.f32	%f1615, %f1613, %f339, %p455;
	mov.b32 	 %r647, %f1615;
	and.b32  	%r648, %r647, 8388607;
	or.b32  	%r649, %r648, 1065353216;
	mov.b32 	 %f1616, %r649;
	shr.u32 	%r650, %r647, 23;
	cvt.rn.f32.u32	%f1617, %r650;
	add.f32 	%f1618, %f1614, %f1617;
	setp.gt.f32	%p456, %f1616, 0f3FB504F3;
	mul.f32 	%f1619, %f1616, 0f3F000000;
	add.f32 	%f1620, %f1618, 0f3F800000;
	selp.f32	%f1621, %f1619, %f1616, %p456;
	selp.f32	%f1622, %f1620, %f1618, %p456;
	add.f32 	%f340, %f1621, 0fBF800000;
	add.f32 	%f341, %f1621, 0f3F800000;
	add.f32 	%f342, %f340, %f340;
	mov.f32 	%f1623, 0f3F317200;
	mul.rn.f32 	%f343, %f1622, %f1623;
	mov.f32 	%f1624, 0f35BFBE8E;
	mul.rn.f32 	%f344, %f1622, %f1624;
	setp.lt.f32	%p457, %f337, 0f00000000;
	and.pred  	%p30, %p457, %p454;
	add.f32 	%f1625, %f337, %f337;
	selp.f32	%f345, %f1625, 0f00000000, %p454;
	add.f32 	%f1626, %f339, 0f40000000;
	mov.b32 	 %r121, %f1626;
	add.f32 	%f346, %f337, 0f40000000;
	selp.f32	%f347, 0fFF800000, 0f7F800000, %p30;
	add.f32 	%f1627, %f1603, 0fBF000000;
	sub.f32 	%f1628, %f1627, %f2918;
	div.rn.f32 	%f348, %f1628, %f2914;
	abs.f32 	%f349, %f348;
	setp.lt.f32	%p458, %f349, 0f00800000;
	mul.f32 	%f1629, %f349, 0f4B800000;
	selp.f32	%f1630, 0fC3170000, 0fC2FE0000, %p458;
	selp.f32	%f1631, %f1629, %f349, %p458;
	mov.b32 	 %r651, %f1631;
	and.b32  	%r652, %r651, 8388607;
	or.b32  	%r653, %r652, 1065353216;
	mov.b32 	 %f1632, %r653;
	shr.u32 	%r654, %r651, 23;
	cvt.rn.f32.u32	%f1633, %r654;
	add.f32 	%f1634, %f1630, %f1633;
	setp.gt.f32	%p459, %f1632, 0f3FB504F3;
	mul.f32 	%f1635, %f1632, 0f3F000000;
	add.f32 	%f1636, %f1634, 0f3F800000;
	selp.f32	%f1637, %f1635, %f1632, %p459;
	selp.f32	%f1638, %f1636, %f1634, %p459;
	add.f32 	%f350, %f1637, 0fBF800000;
	add.f32 	%f351, %f1637, 0f3F800000;
	add.f32 	%f352, %f350, %f350;
	mul.rn.f32 	%f353, %f1638, %f1623;
	mul.rn.f32 	%f354, %f1638, %f1624;
	setp.lt.f32	%p460, %f348, 0f00000000;
	and.pred  	%p31, %p460, %p454;
	add.f32 	%f1639, %f348, %f348;
	selp.f32	%f355, %f1639, 0f00000000, %p454;
	add.f32 	%f1640, %f349, 0f40000000;
	mov.b32 	 %r122, %f1640;
	add.f32 	%f356, %f348, 0f40000000;
	selp.f32	%f357, 0fFF800000, 0f7F800000, %p31;
	mov.b32 	 %r655, %f333;
	and.b32  	%r123, %r655, -2147483648;
	mov.b32 	 %r656, %f329;
	and.b32  	%r124, %r656, -2147483648;
	setp.geu.f32	%p32, %f337, 0f00000000;
	setp.geu.f32	%p33, %f348, 0f00000000;
	mov.u32 	%r796, %r643;

BB6_373:
	setp.ltu.f32	%p461, %f330, 0f3F800000;
	@%p461 bra 	BB6_375;
	bra.uni 	BB6_374;

BB6_375:
	mov.f32 	%f1659, 0f3BA0C9F8;
	mov.f32 	%f1660, 0fBA1268FB;
	fma.rn.f32 	%f1661, %f1660, %f331, %f1659;
	mov.f32 	%f1662, 0fBCDABFD4;
	fma.rn.f32 	%f1663, %f1661, %f331, %f1662;
	mov.f32 	%f1664, 0f3DE70331;
	fma.rn.f32 	%f1665, %f1663, %f331, %f1664;
	mov.f32 	%f1666, 0fBEC09330;
	fma.rn.f32 	%f1667, %f1665, %f331, %f1666;
	mov.f32 	%f1668, 0f3F906EBA;
	fma.rn.f32 	%f1669, %f1667, %f331, %f1668;
	mul.f32 	%f2963, %f329, %f1669;
	bra.uni 	BB6_376;

BB6_374:
	setp.ltu.f32	%p462, %f330, 0f407AD445;
	mov.f32 	%f1641, 0f3A03BB71;
	mov.f32 	%f1642, 0fB7B730FB;
	fma.rn.f32 	%f1643, %f1642, %f330, %f1641;
	mov.f32 	%f1644, 0fBBACA3B3;
	fma.rn.f32 	%f1645, %f1643, %f330, %f1644;
	mov.f32 	%f1646, 0f3D0A7445;
	fma.rn.f32 	%f1647, %f1645, %f330, %f1646;
	mov.f32 	%f1648, 0fBE1B3B75;
	fma.rn.f32 	%f1649, %f1647, %f330, %f1648;
	mov.f32 	%f1650, 0fBF6B385A;
	fma.rn.f32 	%f1651, %f1649, %f330, %f1650;
	mov.f32 	%f1652, 0fBFD0316E;
	fma.rn.f32 	%f1653, %f1651, %f330, %f1652;
	mov.f32 	%f1654, 0fBA031CCE;
	fma.rn.f32 	%f1655, %f1653, %f330, %f1654;
	ex2.approx.ftz.f32 	%f1656, %f1655;
	sub.f32 	%f1658, %f1608, %f1656;
	mov.b32 	 %r657, %f1658;
	selp.b32	%r658, %r657, 1065353216, %p462;
	or.b32  	%r659, %r658, %r124;
	mov.b32 	 %f2963, %r659;

BB6_376:
	setp.ltu.f32	%p463, %f334, 0f3F800000;
	@%p463 bra 	BB6_378;
	bra.uni 	BB6_377;

BB6_378:
	mov.f32 	%f1688, 0f3BA0C9F8;
	mov.f32 	%f1689, 0fBA1268FB;
	fma.rn.f32 	%f1690, %f1689, %f335, %f1688;
	mov.f32 	%f1691, 0fBCDABFD4;
	fma.rn.f32 	%f1692, %f1690, %f335, %f1691;
	mov.f32 	%f1693, 0f3DE70331;
	fma.rn.f32 	%f1694, %f1692, %f335, %f1693;
	mov.f32 	%f1695, 0fBEC09330;
	fma.rn.f32 	%f1696, %f1694, %f335, %f1695;
	mov.f32 	%f1697, 0f3F906EBA;
	fma.rn.f32 	%f1698, %f1696, %f335, %f1697;
	mul.f32 	%f2964, %f333, %f1698;
	bra.uni 	BB6_379;

BB6_377:
	setp.ltu.f32	%p464, %f334, 0f407AD445;
	mov.f32 	%f1670, 0f3A03BB71;
	mov.f32 	%f1671, 0fB7B730FB;
	fma.rn.f32 	%f1672, %f1671, %f334, %f1670;
	mov.f32 	%f1673, 0fBBACA3B3;
	fma.rn.f32 	%f1674, %f1672, %f334, %f1673;
	mov.f32 	%f1675, 0f3D0A7445;
	fma.rn.f32 	%f1676, %f1674, %f334, %f1675;
	mov.f32 	%f1677, 0fBE1B3B75;
	fma.rn.f32 	%f1678, %f1676, %f334, %f1677;
	mov.f32 	%f1679, 0fBF6B385A;
	fma.rn.f32 	%f1680, %f1678, %f334, %f1679;
	mov.f32 	%f1681, 0fBFD0316E;
	fma.rn.f32 	%f1682, %f1680, %f334, %f1681;
	mov.f32 	%f1683, 0fBA031CCE;
	fma.rn.f32 	%f1684, %f1682, %f334, %f1683;
	ex2.approx.ftz.f32 	%f1685, %f1684;
	sub.f32 	%f1687, %f1608, %f1685;
	mov.b32 	 %r660, %f1687;
	selp.b32	%r661, %r660, 1065353216, %p464;
	or.b32  	%r662, %r661, %r123;
	mov.b32 	 %f2964, %r662;

BB6_379:
	sub.f32 	%f1699, %f2963, %f2964;
	mul.f32 	%f386, %f1699, 0f3F000000;
	cvt.rn.f32.s32	%f387, %r796;
	sub.f32 	%f388, %f387, %f2917;
	add.f32 	%f389, %f388, 0f3F000000;
	mul.f32 	%f390, %f389, %f336;
	abs.f32 	%f391, %f390;
	setp.ltu.f32	%p465, %f391, 0f3F800000;
	@%p465 bra 	BB6_381;
	bra.uni 	BB6_380;

BB6_381:
	mul.f32 	%f1718, %f390, %f390;
	mov.f32 	%f1719, 0f3BA0C9F8;
	mov.f32 	%f1720, 0fBA1268FB;
	fma.rn.f32 	%f1721, %f1720, %f1718, %f1719;
	mov.f32 	%f1722, 0fBCDABFD4;
	fma.rn.f32 	%f1723, %f1721, %f1718, %f1722;
	mov.f32 	%f1724, 0f3DE70331;
	fma.rn.f32 	%f1725, %f1723, %f1718, %f1724;
	mov.f32 	%f1726, 0fBEC09330;
	fma.rn.f32 	%f1727, %f1725, %f1718, %f1726;
	mov.f32 	%f1728, 0f3F906EBA;
	fma.rn.f32 	%f1729, %f1727, %f1718, %f1728;
	mul.f32 	%f2965, %f390, %f1729;
	bra.uni 	BB6_382;

BB6_380:
	mov.f32 	%f1700, 0f3A03BB71;
	mov.f32 	%f1701, 0fB7B730FB;
	fma.rn.f32 	%f1702, %f1701, %f391, %f1700;
	mov.f32 	%f1703, 0fBBACA3B3;
	fma.rn.f32 	%f1704, %f1702, %f391, %f1703;
	mov.f32 	%f1705, 0f3D0A7445;
	fma.rn.f32 	%f1706, %f1704, %f391, %f1705;
	mov.f32 	%f1707, 0fBE1B3B75;
	fma.rn.f32 	%f1708, %f1706, %f391, %f1707;
	mov.f32 	%f1709, 0fBF6B385A;
	fma.rn.f32 	%f1710, %f1708, %f391, %f1709;
	mov.f32 	%f1711, 0fBFD0316E;
	fma.rn.f32 	%f1712, %f1710, %f391, %f1711;
	mov.f32 	%f1713, 0fBA031CCE;
	fma.rn.f32 	%f1714, %f1712, %f391, %f1713;
	ex2.approx.ftz.f32 	%f1715, %f1714;
	sub.f32 	%f1717, %f1608, %f1715;
	mov.b32 	 %r663, %f1717;
	setp.ltu.f32	%p466, %f391, 0f407AD445;
	selp.b32	%r664, %r663, 1065353216, %p466;
	mov.b32 	 %r665, %f390;
	and.b32  	%r666, %r665, -2147483648;
	or.b32  	%r667, %r664, %r666;
	mov.b32 	 %f2965, %r667;

BB6_382:
	add.f32 	%f395, %f388, 0fBF000000;
	mul.f32 	%f396, %f395, %f336;
	abs.f32 	%f397, %f396;
	setp.ltu.f32	%p467, %f397, 0f3F800000;
	@%p467 bra 	BB6_384;
	bra.uni 	BB6_383;

BB6_384:
	mul.f32 	%f1748, %f396, %f396;
	mov.f32 	%f1749, 0f3BA0C9F8;
	mov.f32 	%f1750, 0fBA1268FB;
	fma.rn.f32 	%f1751, %f1750, %f1748, %f1749;
	mov.f32 	%f1752, 0fBCDABFD4;
	fma.rn.f32 	%f1753, %f1751, %f1748, %f1752;
	mov.f32 	%f1754, 0f3DE70331;
	fma.rn.f32 	%f1755, %f1753, %f1748, %f1754;
	mov.f32 	%f1756, 0fBEC09330;
	fma.rn.f32 	%f1757, %f1755, %f1748, %f1756;
	mov.f32 	%f1758, 0f3F906EBA;
	fma.rn.f32 	%f1759, %f1757, %f1748, %f1758;
	mul.f32 	%f2966, %f396, %f1759;
	bra.uni 	BB6_385;

BB6_383:
	mov.f32 	%f1730, 0f3A03BB71;
	mov.f32 	%f1731, 0fB7B730FB;
	fma.rn.f32 	%f1732, %f1731, %f397, %f1730;
	mov.f32 	%f1733, 0fBBACA3B3;
	fma.rn.f32 	%f1734, %f1732, %f397, %f1733;
	mov.f32 	%f1735, 0f3D0A7445;
	fma.rn.f32 	%f1736, %f1734, %f397, %f1735;
	mov.f32 	%f1737, 0fBE1B3B75;
	fma.rn.f32 	%f1738, %f1736, %f397, %f1737;
	mov.f32 	%f1739, 0fBF6B385A;
	fma.rn.f32 	%f1740, %f1738, %f397, %f1739;
	mov.f32 	%f1741, 0fBFD0316E;
	fma.rn.f32 	%f1742, %f1740, %f397, %f1741;
	mov.f32 	%f1743, 0fBA031CCE;
	fma.rn.f32 	%f1744, %f1742, %f397, %f1743;
	ex2.approx.ftz.f32 	%f1745, %f1744;
	sub.f32 	%f1747, %f1608, %f1745;
	mov.b32 	 %r668, %f1747;
	setp.ltu.f32	%p468, %f397, 0f407AD445;
	selp.b32	%r669, %r668, 1065353216, %p468;
	mov.b32 	 %r670, %f396;
	and.b32  	%r671, %r670, -2147483648;
	or.b32  	%r672, %r669, %r671;
	mov.b32 	 %f2966, %r672;

BB6_385:
	sub.f32 	%f1762, %f2965, %f2966;
	mul.f32 	%f401, %f1762, 0f3F000000;
	mul.f32 	%f1763, %f386, %f2916;
	fma.rn.f32 	%f402, %f401, %f1763, %f2837;
	mad.lo.s32 	%r673, %r796, %r150, %r120;
	shl.b32 	%r674, %r673, 2;
	mov.u32 	%r675, _ZZ21kernel_MLEFit_sigmaxyPffiiS_S_S_iE6s_data;
	add.s32 	%r676, %r675, %r674;
	ld.shared.f32 	%f403, [%r676];
	// inline asm
	rcp.approx.ftz.f32 %f1760,%f341;
	// inline asm
	mul.f32 	%f1764, %f1760, %f342;
	mul.f32 	%f1765, %f1764, %f1764;
	mov.f32 	%f1766, 0f3C4CAF63;
	mov.f32 	%f1767, 0f3B18F0FE;
	fma.rn.f32 	%f1768, %f1767, %f1765, %f1766;
	mov.f32 	%f1769, 0f3DAAAABD;
	fma.rn.f32 	%f1770, %f1768, %f1765, %f1769;
	mul.rn.f32 	%f1771, %f1770, %f1765;
	mul.rn.f32 	%f1772, %f1771, %f1764;
	sub.f32 	%f1773, %f340, %f1764;
	neg.f32 	%f1774, %f1764;
	add.f32 	%f1775, %f1773, %f1773;
	fma.rn.f32 	%f1776, %f1774, %f340, %f1775;
	mul.rn.f32 	%f1777, %f1760, %f1776;
	add.f32 	%f1778, %f1772, %f1764;
	sub.f32 	%f1779, %f1764, %f1778;
	add.f32 	%f1780, %f1772, %f1779;
	add.f32 	%f1781, %f1777, %f1780;
	add.f32 	%f1782, %f1778, %f1781;
	sub.f32 	%f1783, %f1778, %f1782;
	add.f32 	%f1784, %f1781, %f1783;
	add.f32 	%f1785, %f343, %f1782;
	sub.f32 	%f1786, %f343, %f1785;
	add.f32 	%f1787, %f1782, %f1786;
	add.f32 	%f1788, %f1784, %f1787;
	add.f32 	%f1789, %f344, %f1788;
	add.f32 	%f1790, %f1785, %f1789;
	sub.f32 	%f1791, %f1785, %f1790;
	add.f32 	%f1792, %f1789, %f1791;
	mul.rn.f32 	%f1794, %f1611, %f1790;
	neg.f32 	%f1795, %f1794;
	fma.rn.f32 	%f1796, %f1611, %f1790, %f1795;
	fma.rn.f32 	%f1797, %f1611, %f1792, %f1796;
	mov.f32 	%f1798, 0f00000000;
	fma.rn.f32 	%f1799, %f1798, %f1790, %f1797;
	add.rn.f32 	%f1800, %f1794, %f1799;
	neg.f32 	%f1801, %f1800;
	add.rn.f32 	%f1802, %f1794, %f1801;
	add.rn.f32 	%f1803, %f1802, %f1799;
	mov.b32 	 %r677, %f1800;
	setp.eq.s32	%p469, %r677, 1118925336;
	add.s32 	%r678, %r677, -1;
	mov.b32 	 %f1804, %r678;
	add.f32 	%f1805, %f1803, 0f37000000;
	selp.f32	%f1806, %f1804, %f1800, %p469;
	selp.f32	%f404, %f1805, %f1803, %p469;
	mul.f32 	%f1807, %f1806, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1808, %f1807;
	mov.f32 	%f1809, 0fBF317200;
	fma.rn.f32 	%f1810, %f1808, %f1809, %f1806;
	mov.f32 	%f1811, 0fB5BFBE8E;
	fma.rn.f32 	%f1812, %f1808, %f1811, %f1810;
	mul.f32 	%f1813, %f1812, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1814, %f1813;
	add.f32 	%f1815, %f1808, 0f00000000;
	ex2.approx.f32 	%f1816, %f1815;
	mul.f32 	%f1817, %f1814, %f1816;
	setp.lt.f32	%p470, %f1806, 0fC2D20000;
	selp.f32	%f1818, 0f00000000, %f1817, %p470;
	setp.gt.f32	%p471, %f1806, 0f42D20000;
	selp.f32	%f2967, 0f7F800000, %f1818, %p471;
	setp.eq.f32	%p472, %f2967, 0f7F800000;
	@%p472 bra 	BB6_387;

	fma.rn.f32 	%f2967, %f2967, %f404, %f2967;

BB6_387:
	mov.b32 	 %r679, %f2967;
	xor.b32  	%r680, %r679, -2147483648;
	mov.b32 	 %f1819, %r680;
	selp.f32	%f408, %f1819, %f2967, %p30;
	setp.eq.f32	%p473, %f337, 0f00000000;
	selp.f32	%f2968, %f345, %f408, %p473;
	@%p32 bra 	BB6_389;

	cvt.rzi.f32.f32	%f1821, %f1611;
	setp.neu.f32	%p474, %f1821, 0f40000000;
	selp.f32	%f2968, 0f7FFFFFFF, %f408, %p474;

BB6_389:
	setp.gtu.f32	%p475, %f339, 0f7F800000;
	selp.f32	%f1824, %f346, %f2968, %p475;
	setp.neu.f32	%p476, %f339, 0f7F800000;
	selp.f32	%f1825, %f1824, %f347, %p476;
	setp.gt.s32	%p477, %r121, 2139095039;
	selp.f32	%f1826, %f1825, %f2968, %p477;
	mul.f32 	%f1827, %f1826, 0fBF000000;
	setp.eq.f32	%p478, %f337, 0f3F800000;
	selp.f32	%f1828, 0fBF000000, %f1827, %p478;
	mul.f32 	%f1829, %f1828, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1830, %f1829;
	fma.rn.f32 	%f1832, %f1830, %f1809, %f1828;
	fma.rn.f32 	%f1834, %f1830, %f1811, %f1832;
	mul.f32 	%f1835, %f1834, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1836, %f1835;
	add.f32 	%f1837, %f1830, 0f00000000;
	ex2.approx.f32 	%f1838, %f1837;
	mul.f32 	%f1839, %f1836, %f1838;
	setp.lt.f32	%p479, %f1828, 0fC2D20000;
	selp.f32	%f1840, 0f00000000, %f1839, %p479;
	setp.gt.f32	%p480, %f1828, 0f42D20000;
	selp.f32	%f412, 0f7F800000, %f1840, %p480;
	// inline asm
	rcp.approx.ftz.f32 %f1822,%f351;
	// inline asm
	mul.f32 	%f1841, %f1822, %f352;
	mul.f32 	%f1842, %f1841, %f1841;
	fma.rn.f32 	%f1845, %f1767, %f1842, %f1766;
	fma.rn.f32 	%f1847, %f1845, %f1842, %f1769;
	mul.rn.f32 	%f1848, %f1847, %f1842;
	mul.rn.f32 	%f1849, %f1848, %f1841;
	sub.f32 	%f1850, %f350, %f1841;
	neg.f32 	%f1851, %f1841;
	add.f32 	%f1852, %f1850, %f1850;
	fma.rn.f32 	%f1853, %f1851, %f350, %f1852;
	mul.rn.f32 	%f1854, %f1822, %f1853;
	add.f32 	%f1855, %f1849, %f1841;
	sub.f32 	%f1856, %f1841, %f1855;
	add.f32 	%f1857, %f1849, %f1856;
	add.f32 	%f1858, %f1854, %f1857;
	add.f32 	%f1859, %f1855, %f1858;
	sub.f32 	%f1860, %f1855, %f1859;
	add.f32 	%f1861, %f1858, %f1860;
	add.f32 	%f1862, %f353, %f1859;
	sub.f32 	%f1863, %f353, %f1862;
	add.f32 	%f1864, %f1859, %f1863;
	add.f32 	%f1865, %f1861, %f1864;
	add.f32 	%f1866, %f354, %f1865;
	add.f32 	%f1867, %f1862, %f1866;
	sub.f32 	%f1868, %f1862, %f1867;
	add.f32 	%f1869, %f1866, %f1868;
	mul.rn.f32 	%f1871, %f1611, %f1867;
	neg.f32 	%f1872, %f1871;
	fma.rn.f32 	%f1873, %f1611, %f1867, %f1872;
	fma.rn.f32 	%f1874, %f1611, %f1869, %f1873;
	fma.rn.f32 	%f1876, %f1798, %f1867, %f1874;
	add.rn.f32 	%f1877, %f1871, %f1876;
	neg.f32 	%f1878, %f1877;
	add.rn.f32 	%f1879, %f1871, %f1878;
	add.rn.f32 	%f1880, %f1879, %f1876;
	mov.b32 	 %r681, %f1877;
	setp.eq.s32	%p481, %r681, 1118925336;
	add.s32 	%r682, %r681, -1;
	mov.b32 	 %f1881, %r682;
	add.f32 	%f1882, %f1880, 0f37000000;
	selp.f32	%f1883, %f1881, %f1877, %p481;
	selp.f32	%f413, %f1882, %f1880, %p481;
	mul.f32 	%f1884, %f1883, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1885, %f1884;
	fma.rn.f32 	%f1886, %f1885, %f1809, %f1883;
	fma.rn.f32 	%f1887, %f1885, %f1811, %f1886;
	mul.f32 	%f1888, %f1887, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1889, %f1888;
	add.f32 	%f1890, %f1885, 0f00000000;
	ex2.approx.f32 	%f1891, %f1890;
	mul.f32 	%f1892, %f1889, %f1891;
	setp.lt.f32	%p482, %f1883, 0fC2D20000;
	selp.f32	%f1893, 0f00000000, %f1892, %p482;
	setp.gt.f32	%p483, %f1883, 0f42D20000;
	selp.f32	%f2969, 0f7F800000, %f1893, %p483;
	setp.eq.f32	%p484, %f2969, 0f7F800000;
	@%p484 bra 	BB6_391;

	fma.rn.f32 	%f2969, %f2969, %f413, %f2969;

BB6_391:
	mov.b32 	 %r683, %f2969;
	xor.b32  	%r684, %r683, -2147483648;
	mov.b32 	 %f1894, %r684;
	selp.f32	%f417, %f1894, %f2969, %p31;
	setp.eq.f32	%p485, %f348, 0f00000000;
	selp.f32	%f2970, %f355, %f417, %p485;
	@%p33 bra 	BB6_393;

	cvt.rzi.f32.f32	%f1896, %f1611;
	setp.neu.f32	%p486, %f1896, 0f40000000;
	selp.f32	%f2970, 0f7FFFFFFF, %f417, %p486;

BB6_393:
	setp.gtu.f32	%p487, %f349, 0f7F800000;
	selp.f32	%f1899, %f356, %f2970, %p487;
	setp.neu.f32	%p488, %f349, 0f7F800000;
	selp.f32	%f1900, %f1899, %f357, %p488;
	setp.gt.s32	%p489, %r122, 2139095039;
	selp.f32	%f1901, %f1900, %f2970, %p489;
	mul.f32 	%f1902, %f1901, 0fBF000000;
	setp.eq.f32	%p490, %f348, 0f3F800000;
	selp.f32	%f1903, 0fBF000000, %f1902, %p490;
	mul.f32 	%f1904, %f1903, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1905, %f1904;
	fma.rn.f32 	%f1907, %f1905, %f1809, %f1903;
	fma.rn.f32 	%f1909, %f1905, %f1811, %f1907;
	mul.f32 	%f1910, %f1909, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1911, %f1910;
	add.f32 	%f1912, %f1905, 0f00000000;
	ex2.approx.f32 	%f1913, %f1912;
	mul.f32 	%f1914, %f1911, %f1913;
	setp.lt.f32	%p491, %f1903, 0fC2D20000;
	selp.f32	%f1915, 0f00000000, %f1914, %p491;
	setp.gt.f32	%p492, %f1903, 0f42D20000;
	selp.f32	%f1916, 0f7F800000, %f1915, %p492;
	sub.f32 	%f1917, %f412, %f1916;
	mul.f32 	%f1918, %f302, %f1917;
	mul.f32 	%f421, %f401, %f1918;
	add.f32 	%f1919, %f387, 0f3F000000;
	sub.f32 	%f1920, %f1919, %f2917;
	div.rn.f32 	%f422, %f1920, %f2913;
	abs.f32 	%f423, %f422;
	setp.lt.f32	%p493, %f423, 0f00800000;
	mul.f32 	%f1921, %f423, 0f4B800000;
	selp.f32	%f1922, 0fC3170000, 0fC2FE0000, %p493;
	selp.f32	%f1923, %f1921, %f423, %p493;
	mov.b32 	 %r685, %f1923;
	and.b32  	%r686, %r685, 8388607;
	or.b32  	%r687, %r686, 1065353216;
	mov.b32 	 %f1924, %r687;
	shr.u32 	%r688, %r685, 23;
	cvt.rn.f32.u32	%f1925, %r688;
	add.f32 	%f1926, %f1922, %f1925;
	setp.gt.f32	%p494, %f1924, 0f3FB504F3;
	mul.f32 	%f1927, %f1924, 0f3F000000;
	add.f32 	%f1928, %f1926, 0f3F800000;
	selp.f32	%f1929, %f1927, %f1924, %p494;
	selp.f32	%f1930, %f1928, %f1926, %p494;
	add.f32 	%f424, %f1929, 0fBF800000;
	add.f32 	%f1898, %f1929, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1897,%f1898;
	// inline asm
	add.f32 	%f426, %f424, %f424;
	mul.f32 	%f1931, %f1897, %f426;
	mul.f32 	%f1932, %f1931, %f1931;
	fma.rn.f32 	%f1935, %f1767, %f1932, %f1766;
	fma.rn.f32 	%f1937, %f1935, %f1932, %f1769;
	mul.rn.f32 	%f1938, %f1937, %f1932;
	mul.rn.f32 	%f1939, %f1938, %f1931;
	sub.f32 	%f1940, %f424, %f1931;
	neg.f32 	%f1941, %f1931;
	add.f32 	%f1942, %f1940, %f1940;
	fma.rn.f32 	%f1943, %f1941, %f424, %f1942;
	mul.rn.f32 	%f1944, %f1897, %f1943;
	add.f32 	%f1945, %f1939, %f1931;
	sub.f32 	%f1946, %f1931, %f1945;
	add.f32 	%f1947, %f1939, %f1946;
	add.f32 	%f1948, %f1944, %f1947;
	add.f32 	%f1949, %f1945, %f1948;
	sub.f32 	%f1950, %f1945, %f1949;
	add.f32 	%f1951, %f1948, %f1950;
	mul.rn.f32 	%f427, %f1930, %f1623;
	mul.rn.f32 	%f428, %f1930, %f1624;
	add.f32 	%f1954, %f427, %f1949;
	sub.f32 	%f1955, %f427, %f1954;
	add.f32 	%f1956, %f1949, %f1955;
	add.f32 	%f1957, %f1951, %f1956;
	add.f32 	%f1958, %f428, %f1957;
	add.f32 	%f1959, %f1954, %f1958;
	sub.f32 	%f1960, %f1954, %f1959;
	add.f32 	%f1961, %f1958, %f1960;
	mul.rn.f32 	%f1963, %f1611, %f1959;
	neg.f32 	%f1964, %f1963;
	fma.rn.f32 	%f1965, %f1611, %f1959, %f1964;
	fma.rn.f32 	%f1966, %f1611, %f1961, %f1965;
	fma.rn.f32 	%f1968, %f1798, %f1959, %f1966;
	add.rn.f32 	%f1969, %f1963, %f1968;
	neg.f32 	%f1970, %f1969;
	add.rn.f32 	%f1971, %f1963, %f1970;
	add.rn.f32 	%f1972, %f1971, %f1968;
	mov.b32 	 %r689, %f1969;
	setp.eq.s32	%p495, %r689, 1118925336;
	add.s32 	%r690, %r689, -1;
	mov.b32 	 %f1973, %r690;
	add.f32 	%f1974, %f1972, 0f37000000;
	selp.f32	%f1975, %f1973, %f1969, %p495;
	selp.f32	%f429, %f1974, %f1972, %p495;
	mul.f32 	%f1976, %f1975, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1977, %f1976;
	fma.rn.f32 	%f1978, %f1977, %f1809, %f1975;
	fma.rn.f32 	%f1979, %f1977, %f1811, %f1978;
	mul.f32 	%f1980, %f1979, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f1981, %f1980;
	add.f32 	%f1982, %f1977, 0f00000000;
	ex2.approx.f32 	%f1983, %f1982;
	mul.f32 	%f1984, %f1981, %f1983;
	setp.lt.f32	%p496, %f1975, 0fC2D20000;
	selp.f32	%f1985, 0f00000000, %f1984, %p496;
	setp.gt.f32	%p497, %f1975, 0f42D20000;
	selp.f32	%f2971, 0f7F800000, %f1985, %p497;
	setp.eq.f32	%p498, %f2971, 0f7F800000;
	@%p498 bra 	BB6_395;

	fma.rn.f32 	%f2971, %f2971, %f429, %f2971;

BB6_395:
	setp.lt.f32	%p499, %f422, 0f00000000;
	and.pred  	%p34, %p499, %p454;
	mov.b32 	 %r691, %f2971;
	xor.b32  	%r692, %r691, -2147483648;
	mov.b32 	 %f1986, %r692;
	selp.f32	%f2973, %f1986, %f2971, %p34;
	setp.eq.f32	%p501, %f422, 0f00000000;
	@%p501 bra 	BB6_398;
	bra.uni 	BB6_396;

BB6_398:
	add.f32 	%f1989, %f422, %f422;
	selp.f32	%f2973, %f1989, 0f00000000, %p454;
	bra.uni 	BB6_399;

BB6_396:
	setp.geu.f32	%p502, %f422, 0f00000000;
	@%p502 bra 	BB6_399;

	cvt.rzi.f32.f32	%f1988, %f1611;
	setp.neu.f32	%p503, %f1988, 0f40000000;
	selp.f32	%f2973, 0f7FFFFFFF, %f2973, %p503;

BB6_399:
	add.f32 	%f1990, %f423, 0f40000000;
	mov.b32 	 %r126, %f1990;
	setp.lt.s32	%p505, %r126, 2139095040;
	@%p505 bra 	BB6_404;

	setp.gtu.f32	%p506, %f423, 0f7F800000;
	@%p506 bra 	BB6_403;
	bra.uni 	BB6_401;

BB6_403:
	add.f32 	%f2973, %f422, 0f40000000;
	bra.uni 	BB6_404;

BB6_401:
	setp.neu.f32	%p507, %f423, 0f7F800000;
	@%p507 bra 	BB6_404;

	selp.f32	%f2973, 0fFF800000, 0f7F800000, %p34;

BB6_404:
	mul.f32 	%f1993, %f2973, 0fBF000000;
	setp.eq.f32	%p508, %f422, 0f3F800000;
	selp.f32	%f1994, 0fBF000000, %f1993, %p508;
	mul.f32 	%f1995, %f1994, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f1996, %f1995;
	fma.rn.f32 	%f1998, %f1996, %f1809, %f1994;
	fma.rn.f32 	%f2000, %f1996, %f1811, %f1998;
	mul.f32 	%f2001, %f2000, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2002, %f2001;
	add.f32 	%f2003, %f1996, 0f00000000;
	ex2.approx.f32 	%f2004, %f2003;
	mul.f32 	%f2005, %f2002, %f2004;
	setp.lt.f32	%p509, %f1994, 0fC2D20000;
	selp.f32	%f2006, 0f00000000, %f2005, %p509;
	setp.gt.f32	%p510, %f1994, 0f42D20000;
	selp.f32	%f440, 0f7F800000, %f2006, %p510;
	add.f32 	%f2007, %f387, 0fBF000000;
	sub.f32 	%f2008, %f2007, %f2917;
	div.rn.f32 	%f441, %f2008, %f2913;
	abs.f32 	%f442, %f441;
	setp.lt.f32	%p511, %f442, 0f00800000;
	mul.f32 	%f2009, %f442, 0f4B800000;
	selp.f32	%f2010, 0fC3170000, 0fC2FE0000, %p511;
	selp.f32	%f2011, %f2009, %f442, %p511;
	mov.b32 	 %r693, %f2011;
	and.b32  	%r694, %r693, 8388607;
	or.b32  	%r695, %r694, 1065353216;
	mov.b32 	 %f2012, %r695;
	shr.u32 	%r696, %r693, 23;
	cvt.rn.f32.u32	%f2013, %r696;
	add.f32 	%f2014, %f2010, %f2013;
	setp.gt.f32	%p512, %f2012, 0f3FB504F3;
	mul.f32 	%f2015, %f2012, 0f3F000000;
	add.f32 	%f2016, %f2014, 0f3F800000;
	selp.f32	%f2017, %f2015, %f2012, %p512;
	selp.f32	%f2018, %f2016, %f2014, %p512;
	add.f32 	%f443, %f2017, 0fBF800000;
	add.f32 	%f1992, %f2017, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f1991,%f1992;
	// inline asm
	add.f32 	%f445, %f443, %f443;
	mul.f32 	%f2019, %f1991, %f445;
	mul.f32 	%f2020, %f2019, %f2019;
	fma.rn.f32 	%f2023, %f1767, %f2020, %f1766;
	fma.rn.f32 	%f2025, %f2023, %f2020, %f1769;
	mul.rn.f32 	%f2026, %f2025, %f2020;
	mul.rn.f32 	%f2027, %f2026, %f2019;
	sub.f32 	%f2028, %f443, %f2019;
	neg.f32 	%f2029, %f2019;
	add.f32 	%f2030, %f2028, %f2028;
	fma.rn.f32 	%f2031, %f2029, %f443, %f2030;
	mul.rn.f32 	%f2032, %f1991, %f2031;
	add.f32 	%f2033, %f2027, %f2019;
	sub.f32 	%f2034, %f2019, %f2033;
	add.f32 	%f2035, %f2027, %f2034;
	add.f32 	%f2036, %f2032, %f2035;
	add.f32 	%f2037, %f2033, %f2036;
	sub.f32 	%f2038, %f2033, %f2037;
	add.f32 	%f2039, %f2036, %f2038;
	mul.rn.f32 	%f446, %f2018, %f1623;
	mul.rn.f32 	%f447, %f2018, %f1624;
	add.f32 	%f2042, %f446, %f2037;
	sub.f32 	%f2043, %f446, %f2042;
	add.f32 	%f2044, %f2037, %f2043;
	add.f32 	%f2045, %f2039, %f2044;
	add.f32 	%f2046, %f447, %f2045;
	add.f32 	%f2047, %f2042, %f2046;
	sub.f32 	%f2048, %f2042, %f2047;
	add.f32 	%f2049, %f2046, %f2048;
	mul.rn.f32 	%f2051, %f1611, %f2047;
	neg.f32 	%f2052, %f2051;
	fma.rn.f32 	%f2053, %f1611, %f2047, %f2052;
	fma.rn.f32 	%f2054, %f1611, %f2049, %f2053;
	fma.rn.f32 	%f2056, %f1798, %f2047, %f2054;
	add.rn.f32 	%f2057, %f2051, %f2056;
	neg.f32 	%f2058, %f2057;
	add.rn.f32 	%f2059, %f2051, %f2058;
	add.rn.f32 	%f2060, %f2059, %f2056;
	mov.b32 	 %r697, %f2057;
	setp.eq.s32	%p513, %r697, 1118925336;
	add.s32 	%r698, %r697, -1;
	mov.b32 	 %f2061, %r698;
	add.f32 	%f2062, %f2060, 0f37000000;
	selp.f32	%f2063, %f2061, %f2057, %p513;
	selp.f32	%f448, %f2062, %f2060, %p513;
	mul.f32 	%f2064, %f2063, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2065, %f2064;
	fma.rn.f32 	%f2066, %f2065, %f1809, %f2063;
	fma.rn.f32 	%f2067, %f2065, %f1811, %f2066;
	mul.f32 	%f2068, %f2067, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2069, %f2068;
	add.f32 	%f2070, %f2065, 0f00000000;
	ex2.approx.f32 	%f2071, %f2070;
	mul.f32 	%f2072, %f2069, %f2071;
	setp.lt.f32	%p514, %f2063, 0fC2D20000;
	selp.f32	%f2073, 0f00000000, %f2072, %p514;
	setp.gt.f32	%p515, %f2063, 0f42D20000;
	selp.f32	%f2974, 0f7F800000, %f2073, %p515;
	setp.eq.f32	%p516, %f2974, 0f7F800000;
	@%p516 bra 	BB6_406;

	fma.rn.f32 	%f2974, %f2974, %f448, %f2974;

BB6_406:
	setp.lt.f32	%p517, %f441, 0f00000000;
	and.pred  	%p35, %p517, %p454;
	mov.b32 	 %r699, %f2974;
	xor.b32  	%r700, %r699, -2147483648;
	mov.b32 	 %f2074, %r700;
	selp.f32	%f2976, %f2074, %f2974, %p35;
	setp.eq.f32	%p519, %f441, 0f00000000;
	@%p519 bra 	BB6_409;
	bra.uni 	BB6_407;

BB6_409:
	add.f32 	%f2077, %f441, %f441;
	selp.f32	%f2976, %f2077, 0f00000000, %p454;
	bra.uni 	BB6_410;

BB6_407:
	setp.geu.f32	%p520, %f441, 0f00000000;
	@%p520 bra 	BB6_410;

	cvt.rzi.f32.f32	%f2076, %f1611;
	setp.neu.f32	%p521, %f2076, 0f40000000;
	selp.f32	%f2976, 0f7FFFFFFF, %f2976, %p521;

BB6_410:
	add.f32 	%f2078, %f442, 0f40000000;
	mov.b32 	 %r127, %f2078;
	setp.lt.s32	%p523, %r127, 2139095040;
	@%p523 bra 	BB6_415;

	setp.gtu.f32	%p524, %f442, 0f7F800000;
	@%p524 bra 	BB6_414;
	bra.uni 	BB6_412;

BB6_414:
	add.f32 	%f2976, %f441, 0f40000000;
	bra.uni 	BB6_415;

BB6_412:
	setp.neu.f32	%p525, %f442, 0f7F800000;
	@%p525 bra 	BB6_415;

	selp.f32	%f2976, 0fFF800000, 0f7F800000, %p35;

BB6_415:
	mul.f32 	%f2081, %f2976, 0fBF000000;
	setp.eq.f32	%p526, %f441, 0f3F800000;
	selp.f32	%f2082, 0fBF000000, %f2081, %p526;
	mul.f32 	%f2083, %f2082, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2084, %f2083;
	fma.rn.f32 	%f2086, %f2084, %f1809, %f2082;
	fma.rn.f32 	%f2088, %f2084, %f1811, %f2086;
	mul.f32 	%f2089, %f2088, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2090, %f2089;
	add.f32 	%f2091, %f2084, 0f00000000;
	ex2.approx.f32 	%f2092, %f2091;
	mul.f32 	%f2093, %f2090, %f2092;
	setp.lt.f32	%p527, %f2082, 0fC2D20000;
	selp.f32	%f2094, 0f00000000, %f2093, %p527;
	setp.gt.f32	%p528, %f2082, 0f42D20000;
	selp.f32	%f2095, 0f7F800000, %f2094, %p528;
	sub.f32 	%f2096, %f440, %f2095;
	mul.f32 	%f2097, %f303, %f2096;
	mul.f32 	%f459, %f386, %f2097;
	// inline asm
	rcp.approx.ftz.f32 %f2079,%f341;
	// inline asm
	mul.f32 	%f2098, %f2079, %f342;
	mul.f32 	%f2099, %f2098, %f2098;
	fma.rn.f32 	%f2102, %f1767, %f2099, %f1766;
	fma.rn.f32 	%f2104, %f2102, %f2099, %f1769;
	mul.rn.f32 	%f2105, %f2104, %f2099;
	mul.rn.f32 	%f2106, %f2105, %f2098;
	sub.f32 	%f2107, %f340, %f2098;
	neg.f32 	%f2108, %f2098;
	add.f32 	%f2109, %f2107, %f2107;
	fma.rn.f32 	%f2110, %f2108, %f340, %f2109;
	mul.rn.f32 	%f2111, %f2079, %f2110;
	add.f32 	%f2112, %f2106, %f2098;
	sub.f32 	%f2113, %f2098, %f2112;
	add.f32 	%f2114, %f2106, %f2113;
	add.f32 	%f2115, %f2111, %f2114;
	add.f32 	%f2116, %f2112, %f2115;
	sub.f32 	%f2117, %f2112, %f2116;
	add.f32 	%f2118, %f2115, %f2117;
	add.f32 	%f2119, %f343, %f2116;
	sub.f32 	%f2120, %f343, %f2119;
	add.f32 	%f2121, %f2116, %f2120;
	add.f32 	%f2122, %f2118, %f2121;
	add.f32 	%f2123, %f344, %f2122;
	add.f32 	%f2124, %f2119, %f2123;
	sub.f32 	%f2125, %f2119, %f2124;
	add.f32 	%f2126, %f2123, %f2125;
	mul.rn.f32 	%f2128, %f1611, %f2124;
	neg.f32 	%f2129, %f2128;
	fma.rn.f32 	%f2130, %f1611, %f2124, %f2129;
	fma.rn.f32 	%f2131, %f1611, %f2126, %f2130;
	fma.rn.f32 	%f2133, %f1798, %f2124, %f2131;
	add.rn.f32 	%f2134, %f2128, %f2133;
	neg.f32 	%f2135, %f2134;
	add.rn.f32 	%f2136, %f2128, %f2135;
	add.rn.f32 	%f2137, %f2136, %f2133;
	mov.b32 	 %r701, %f2134;
	setp.eq.s32	%p529, %r701, 1118925336;
	add.s32 	%r702, %r701, -1;
	mov.b32 	 %f2138, %r702;
	add.f32 	%f2139, %f2137, 0f37000000;
	selp.f32	%f2140, %f2138, %f2134, %p529;
	selp.f32	%f460, %f2139, %f2137, %p529;
	mul.f32 	%f2141, %f2140, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2142, %f2141;
	fma.rn.f32 	%f2143, %f2142, %f1809, %f2140;
	fma.rn.f32 	%f2144, %f2142, %f1811, %f2143;
	mul.f32 	%f2145, %f2144, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2146, %f2145;
	add.f32 	%f2147, %f2142, 0f00000000;
	ex2.approx.f32 	%f2148, %f2147;
	mul.f32 	%f2149, %f2146, %f2148;
	setp.lt.f32	%p530, %f2140, 0fC2D20000;
	selp.f32	%f2150, 0f00000000, %f2149, %p530;
	setp.gt.f32	%p531, %f2140, 0f42D20000;
	selp.f32	%f2977, 0f7F800000, %f2150, %p531;
	setp.eq.f32	%p532, %f2977, 0f7F800000;
	@%p532 bra 	BB6_417;

	fma.rn.f32 	%f2977, %f2977, %f460, %f2977;

BB6_417:
	mov.b32 	 %r703, %f2977;
	xor.b32  	%r704, %r703, -2147483648;
	mov.b32 	 %f2151, %r704;
	selp.f32	%f464, %f2151, %f2977, %p30;
	selp.f32	%f2978, %f345, %f464, %p473;
	@%p32 bra 	BB6_419;

	cvt.rzi.f32.f32	%f2153, %f1611;
	setp.neu.f32	%p534, %f2153, 0f40000000;
	selp.f32	%f2978, 0f7FFFFFFF, %f464, %p534;

BB6_419:
	selp.f32	%f2156, %f346, %f2978, %p475;
	selp.f32	%f2157, %f2156, %f347, %p476;
	selp.f32	%f2158, %f2157, %f2978, %p477;
	mul.f32 	%f2159, %f2158, 0fBF000000;
	selp.f32	%f2160, 0fBF000000, %f2159, %p478;
	mul.f32 	%f2161, %f2160, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2162, %f2161;
	fma.rn.f32 	%f2164, %f2162, %f1809, %f2160;
	fma.rn.f32 	%f2166, %f2162, %f1811, %f2164;
	mul.f32 	%f2167, %f2166, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2168, %f2167;
	add.f32 	%f2169, %f2162, 0f00000000;
	ex2.approx.f32 	%f2170, %f2169;
	mul.f32 	%f2171, %f2168, %f2170;
	setp.lt.f32	%p539, %f2160, 0fC2D20000;
	selp.f32	%f2172, 0f00000000, %f2171, %p539;
	setp.gt.f32	%p540, %f2160, 0f42D20000;
	selp.f32	%f468, 0f7F800000, %f2172, %p540;
	// inline asm
	rcp.approx.ftz.f32 %f2154,%f351;
	// inline asm
	mul.f32 	%f2173, %f2154, %f352;
	mul.f32 	%f2174, %f2173, %f2173;
	fma.rn.f32 	%f2177, %f1767, %f2174, %f1766;
	fma.rn.f32 	%f2179, %f2177, %f2174, %f1769;
	mul.rn.f32 	%f2180, %f2179, %f2174;
	mul.rn.f32 	%f2181, %f2180, %f2173;
	sub.f32 	%f2182, %f350, %f2173;
	neg.f32 	%f2183, %f2173;
	add.f32 	%f2184, %f2182, %f2182;
	fma.rn.f32 	%f2185, %f2183, %f350, %f2184;
	mul.rn.f32 	%f2186, %f2154, %f2185;
	add.f32 	%f2187, %f2181, %f2173;
	sub.f32 	%f2188, %f2173, %f2187;
	add.f32 	%f2189, %f2181, %f2188;
	add.f32 	%f2190, %f2186, %f2189;
	add.f32 	%f2191, %f2187, %f2190;
	sub.f32 	%f2192, %f2187, %f2191;
	add.f32 	%f2193, %f2190, %f2192;
	add.f32 	%f2194, %f353, %f2191;
	sub.f32 	%f2195, %f353, %f2194;
	add.f32 	%f2196, %f2191, %f2195;
	add.f32 	%f2197, %f2193, %f2196;
	add.f32 	%f2198, %f354, %f2197;
	add.f32 	%f2199, %f2194, %f2198;
	sub.f32 	%f2200, %f2194, %f2199;
	add.f32 	%f2201, %f2198, %f2200;
	mul.rn.f32 	%f2203, %f1611, %f2199;
	neg.f32 	%f2204, %f2203;
	fma.rn.f32 	%f2205, %f1611, %f2199, %f2204;
	fma.rn.f32 	%f2206, %f1611, %f2201, %f2205;
	fma.rn.f32 	%f2208, %f1798, %f2199, %f2206;
	add.rn.f32 	%f2209, %f2203, %f2208;
	neg.f32 	%f2210, %f2209;
	add.rn.f32 	%f2211, %f2203, %f2210;
	add.rn.f32 	%f2212, %f2211, %f2208;
	mov.b32 	 %r705, %f2209;
	setp.eq.s32	%p541, %r705, 1118925336;
	add.s32 	%r706, %r705, -1;
	mov.b32 	 %f2213, %r706;
	add.f32 	%f2214, %f2212, 0f37000000;
	selp.f32	%f2215, %f2213, %f2209, %p541;
	selp.f32	%f469, %f2214, %f2212, %p541;
	mul.f32 	%f2216, %f2215, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2217, %f2216;
	fma.rn.f32 	%f2218, %f2217, %f1809, %f2215;
	fma.rn.f32 	%f2219, %f2217, %f1811, %f2218;
	mul.f32 	%f2220, %f2219, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2221, %f2220;
	add.f32 	%f2222, %f2217, 0f00000000;
	ex2.approx.f32 	%f2223, %f2222;
	mul.f32 	%f2224, %f2221, %f2223;
	setp.lt.f32	%p542, %f2215, 0fC2D20000;
	selp.f32	%f2225, 0f00000000, %f2224, %p542;
	setp.gt.f32	%p543, %f2215, 0f42D20000;
	selp.f32	%f2979, 0f7F800000, %f2225, %p543;
	setp.eq.f32	%p544, %f2979, 0f7F800000;
	@%p544 bra 	BB6_421;

	fma.rn.f32 	%f2979, %f2979, %f469, %f2979;

BB6_421:
	mov.b32 	 %r707, %f2979;
	xor.b32  	%r708, %r707, -2147483648;
	mov.b32 	 %f2226, %r708;
	selp.f32	%f473, %f2226, %f2979, %p31;
	selp.f32	%f2980, %f355, %f473, %p485;
	@%p33 bra 	BB6_423;

	cvt.rzi.f32.f32	%f2228, %f1611;
	setp.neu.f32	%p546, %f2228, 0f40000000;
	selp.f32	%f2980, 0f7FFFFFFF, %f473, %p546;

BB6_423:
	selp.f32	%f2231, %f356, %f2980, %p487;
	selp.f32	%f2232, %f2231, %f357, %p488;
	selp.f32	%f2233, %f2232, %f2980, %p489;
	mul.f32 	%f2234, %f2233, 0fBF000000;
	selp.f32	%f2235, 0fBF000000, %f2234, %p490;
	mul.f32 	%f2236, %f2235, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2237, %f2236;
	fma.rn.f32 	%f2239, %f2237, %f1809, %f2235;
	fma.rn.f32 	%f2241, %f2237, %f1811, %f2239;
	mul.f32 	%f2242, %f2241, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2243, %f2242;
	add.f32 	%f2244, %f2237, 0f00000000;
	ex2.approx.f32 	%f2245, %f2244;
	mul.f32 	%f2246, %f2243, %f2245;
	setp.lt.f32	%p551, %f2235, 0fC2D20000;
	selp.f32	%f2247, 0f00000000, %f2246, %p551;
	setp.gt.f32	%p552, %f2235, 0f42D20000;
	selp.f32	%f2248, 0f7F800000, %f2247, %p552;
	mul.f32 	%f2249, %f332, %f2248;
	mul.f32 	%f2250, %f328, %f468;
	sub.f32 	%f2251, %f2250, %f2249;
	mul.f32 	%f2252, %f304, %f2251;
	mul.f32 	%f477, %f401, %f2252;
	// inline asm
	rcp.approx.ftz.f32 %f2229,%f1898;
	// inline asm
	mul.f32 	%f2253, %f2229, %f426;
	mul.f32 	%f2254, %f2253, %f2253;
	fma.rn.f32 	%f2257, %f1767, %f2254, %f1766;
	fma.rn.f32 	%f2259, %f2257, %f2254, %f1769;
	mul.rn.f32 	%f2260, %f2259, %f2254;
	mul.rn.f32 	%f2261, %f2260, %f2253;
	sub.f32 	%f2262, %f424, %f2253;
	neg.f32 	%f2263, %f2253;
	add.f32 	%f2264, %f2262, %f2262;
	fma.rn.f32 	%f2265, %f2263, %f424, %f2264;
	mul.rn.f32 	%f2266, %f2229, %f2265;
	add.f32 	%f2267, %f2261, %f2253;
	sub.f32 	%f2268, %f2253, %f2267;
	add.f32 	%f2269, %f2261, %f2268;
	add.f32 	%f2270, %f2266, %f2269;
	add.f32 	%f2271, %f2267, %f2270;
	sub.f32 	%f2272, %f2267, %f2271;
	add.f32 	%f2273, %f2270, %f2272;
	add.f32 	%f2274, %f427, %f2271;
	sub.f32 	%f2275, %f427, %f2274;
	add.f32 	%f2276, %f2271, %f2275;
	add.f32 	%f2277, %f2273, %f2276;
	add.f32 	%f2278, %f428, %f2277;
	add.f32 	%f2279, %f2274, %f2278;
	sub.f32 	%f2280, %f2274, %f2279;
	add.f32 	%f2281, %f2278, %f2280;
	mul.rn.f32 	%f2283, %f1611, %f2279;
	neg.f32 	%f2284, %f2283;
	fma.rn.f32 	%f2285, %f1611, %f2279, %f2284;
	fma.rn.f32 	%f2286, %f1611, %f2281, %f2285;
	fma.rn.f32 	%f2288, %f1798, %f2279, %f2286;
	add.rn.f32 	%f2289, %f2283, %f2288;
	neg.f32 	%f2290, %f2289;
	add.rn.f32 	%f2291, %f2283, %f2290;
	add.rn.f32 	%f2292, %f2291, %f2288;
	mov.b32 	 %r709, %f2289;
	setp.eq.s32	%p553, %r709, 1118925336;
	add.s32 	%r710, %r709, -1;
	mov.b32 	 %f2293, %r710;
	add.f32 	%f2294, %f2292, 0f37000000;
	selp.f32	%f2295, %f2293, %f2289, %p553;
	selp.f32	%f478, %f2294, %f2292, %p553;
	mul.f32 	%f2296, %f2295, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2297, %f2296;
	fma.rn.f32 	%f2298, %f2297, %f1809, %f2295;
	fma.rn.f32 	%f2299, %f2297, %f1811, %f2298;
	mul.f32 	%f2300, %f2299, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2301, %f2300;
	add.f32 	%f2302, %f2297, 0f00000000;
	ex2.approx.f32 	%f2303, %f2302;
	mul.f32 	%f2304, %f2301, %f2303;
	setp.lt.f32	%p554, %f2295, 0fC2D20000;
	selp.f32	%f2305, 0f00000000, %f2304, %p554;
	setp.gt.f32	%p555, %f2295, 0f42D20000;
	selp.f32	%f2981, 0f7F800000, %f2305, %p555;
	setp.eq.f32	%p556, %f2981, 0f7F800000;
	@%p556 bra 	BB6_425;

	fma.rn.f32 	%f2981, %f2981, %f478, %f2981;

BB6_425:
	mov.b32 	 %r711, %f2981;
	xor.b32  	%r712, %r711, -2147483648;
	mov.b32 	 %f2306, %r712;
	selp.f32	%f2983, %f2306, %f2981, %p34;
	@%p501 bra 	BB6_428;
	bra.uni 	BB6_426;

BB6_428:
	add.f32 	%f2309, %f422, %f422;
	selp.f32	%f2983, %f2309, 0f00000000, %p454;
	bra.uni 	BB6_429;

BB6_426:
	setp.geu.f32	%p558, %f422, 0f00000000;
	@%p558 bra 	BB6_429;

	cvt.rzi.f32.f32	%f2308, %f1611;
	setp.neu.f32	%p559, %f2308, 0f40000000;
	selp.f32	%f2983, 0f7FFFFFFF, %f2983, %p559;

BB6_429:
	@%p505 bra 	BB6_434;

	setp.gtu.f32	%p562, %f423, 0f7F800000;
	@%p562 bra 	BB6_433;
	bra.uni 	BB6_431;

BB6_433:
	add.f32 	%f2983, %f422, 0f40000000;
	bra.uni 	BB6_434;

BB6_431:
	setp.neu.f32	%p563, %f423, 0f7F800000;
	@%p563 bra 	BB6_434;

	selp.f32	%f2983, 0fFF800000, 0f7F800000, %p34;

BB6_434:
	mul.f32 	%f2312, %f2983, 0fBF000000;
	selp.f32	%f2313, 0fBF000000, %f2312, %p508;
	mul.f32 	%f2314, %f2313, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2315, %f2314;
	fma.rn.f32 	%f2317, %f2315, %f1809, %f2313;
	fma.rn.f32 	%f2319, %f2315, %f1811, %f2317;
	mul.f32 	%f2320, %f2319, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2321, %f2320;
	add.f32 	%f2322, %f2315, 0f00000000;
	ex2.approx.f32 	%f2323, %f2322;
	mul.f32 	%f2324, %f2321, %f2323;
	setp.lt.f32	%p565, %f2313, 0fC2D20000;
	selp.f32	%f2325, 0f00000000, %f2324, %p565;
	setp.gt.f32	%p566, %f2313, 0f42D20000;
	selp.f32	%f489, 0f7F800000, %f2325, %p566;
	// inline asm
	rcp.approx.ftz.f32 %f2310,%f1992;
	// inline asm
	mul.f32 	%f2326, %f2310, %f445;
	mul.f32 	%f2327, %f2326, %f2326;
	fma.rn.f32 	%f2330, %f1767, %f2327, %f1766;
	fma.rn.f32 	%f2332, %f2330, %f2327, %f1769;
	mul.rn.f32 	%f2333, %f2332, %f2327;
	mul.rn.f32 	%f2334, %f2333, %f2326;
	sub.f32 	%f2335, %f443, %f2326;
	neg.f32 	%f2336, %f2326;
	add.f32 	%f2337, %f2335, %f2335;
	fma.rn.f32 	%f2338, %f2336, %f443, %f2337;
	mul.rn.f32 	%f2339, %f2310, %f2338;
	add.f32 	%f2340, %f2334, %f2326;
	sub.f32 	%f2341, %f2326, %f2340;
	add.f32 	%f2342, %f2334, %f2341;
	add.f32 	%f2343, %f2339, %f2342;
	add.f32 	%f2344, %f2340, %f2343;
	sub.f32 	%f2345, %f2340, %f2344;
	add.f32 	%f2346, %f2343, %f2345;
	add.f32 	%f2347, %f446, %f2344;
	sub.f32 	%f2348, %f446, %f2347;
	add.f32 	%f2349, %f2344, %f2348;
	add.f32 	%f2350, %f2346, %f2349;
	add.f32 	%f2351, %f447, %f2350;
	add.f32 	%f2352, %f2347, %f2351;
	sub.f32 	%f2353, %f2347, %f2352;
	add.f32 	%f2354, %f2351, %f2353;
	mul.rn.f32 	%f2356, %f1611, %f2352;
	neg.f32 	%f2357, %f2356;
	fma.rn.f32 	%f2358, %f1611, %f2352, %f2357;
	fma.rn.f32 	%f2359, %f1611, %f2354, %f2358;
	fma.rn.f32 	%f2361, %f1798, %f2352, %f2359;
	add.rn.f32 	%f2362, %f2356, %f2361;
	neg.f32 	%f2363, %f2362;
	add.rn.f32 	%f2364, %f2356, %f2363;
	add.rn.f32 	%f2365, %f2364, %f2361;
	mov.b32 	 %r713, %f2362;
	setp.eq.s32	%p567, %r713, 1118925336;
	add.s32 	%r714, %r713, -1;
	mov.b32 	 %f2366, %r714;
	add.f32 	%f2367, %f2365, 0f37000000;
	selp.f32	%f2368, %f2366, %f2362, %p567;
	selp.f32	%f490, %f2367, %f2365, %p567;
	mul.f32 	%f2369, %f2368, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2370, %f2369;
	fma.rn.f32 	%f2371, %f2370, %f1809, %f2368;
	fma.rn.f32 	%f2372, %f2370, %f1811, %f2371;
	mul.f32 	%f2373, %f2372, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2374, %f2373;
	add.f32 	%f2375, %f2370, 0f00000000;
	ex2.approx.f32 	%f2376, %f2375;
	mul.f32 	%f2377, %f2374, %f2376;
	setp.lt.f32	%p568, %f2368, 0fC2D20000;
	selp.f32	%f2378, 0f00000000, %f2377, %p568;
	setp.gt.f32	%p569, %f2368, 0f42D20000;
	selp.f32	%f2984, 0f7F800000, %f2378, %p569;
	setp.eq.f32	%p570, %f2984, 0f7F800000;
	@%p570 bra 	BB6_436;

	fma.rn.f32 	%f2984, %f2984, %f490, %f2984;

BB6_436:
	mov.b32 	 %r715, %f2984;
	xor.b32  	%r716, %r715, -2147483648;
	mov.b32 	 %f2379, %r716;
	selp.f32	%f2986, %f2379, %f2984, %p35;
	@%p519 bra 	BB6_439;
	bra.uni 	BB6_437;

BB6_439:
	add.f32 	%f2382, %f441, %f441;
	selp.f32	%f2986, %f2382, 0f00000000, %p454;
	bra.uni 	BB6_440;

BB6_437:
	setp.geu.f32	%p572, %f441, 0f00000000;
	@%p572 bra 	BB6_440;

	cvt.rzi.f32.f32	%f2381, %f1611;
	setp.neu.f32	%p573, %f2381, 0f40000000;
	selp.f32	%f2986, 0f7FFFFFFF, %f2986, %p573;

BB6_440:
	@%p523 bra 	BB6_445;

	setp.gtu.f32	%p576, %f442, 0f7F800000;
	@%p576 bra 	BB6_444;
	bra.uni 	BB6_442;

BB6_444:
	add.f32 	%f2986, %f441, 0f40000000;
	bra.uni 	BB6_445;

BB6_442:
	setp.neu.f32	%p577, %f442, 0f7F800000;
	@%p577 bra 	BB6_445;

	selp.f32	%f2986, 0fFF800000, 0f7F800000, %p35;

BB6_445:
	mul.f32 	%f2383, %f2986, 0fBF000000;
	selp.f32	%f2384, 0fBF000000, %f2383, %p526;
	mul.f32 	%f2385, %f2384, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f2386, %f2385;
	fma.rn.f32 	%f2388, %f2386, %f1809, %f2384;
	fma.rn.f32 	%f2390, %f2386, %f1811, %f2388;
	mul.f32 	%f2391, %f2390, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f2392, %f2391;
	add.f32 	%f2393, %f2386, 0f00000000;
	ex2.approx.f32 	%f2394, %f2393;
	mul.f32 	%f2395, %f2392, %f2394;
	setp.lt.f32	%p579, %f2384, 0fC2D20000;
	selp.f32	%f2396, 0f00000000, %f2395, %p579;
	setp.gt.f32	%p580, %f2384, 0f42D20000;
	selp.f32	%f2397, 0f7F800000, %f2396, %p580;
	mul.f32 	%f2398, %f395, %f2397;
	mul.f32 	%f2399, %f389, %f489;
	sub.f32 	%f2400, %f2399, %f2398;
	mul.f32 	%f2401, %f305, %f2400;
	mul.f32 	%f2402, %f386, %f2401;
	mul.f32 	%f2403, %f421, %f421;
	div.rn.f32 	%f2404, %f2403, %f402;
	add.f32 	%f2961, %f2404, %f2961;
	mul.f32 	%f2405, %f459, %f421;
	div.rn.f32 	%f2406, %f2405, %f402;
	add.f32 	%f2960, %f2406, %f2960;
	mul.f32 	%f2407, %f386, %f401;
	mul.f32 	%f2408, %f2407, %f421;
	div.rn.f32 	%f2409, %f2408, %f402;
	add.f32 	%f2959, %f2409, %f2959;
	div.rn.f32 	%f2410, %f421, %f402;
	add.f32 	%f2958, %f2410, %f2958;
	mul.f32 	%f2411, %f477, %f421;
	div.rn.f32 	%f2412, %f2411, %f402;
	add.f32 	%f2957, %f2412, %f2957;
	mul.f32 	%f2413, %f2402, %f421;
	div.rn.f32 	%f2414, %f2413, %f402;
	add.f32 	%f2956, %f2414, %f2956;
	mul.f32 	%f2415, %f459, %f459;
	div.rn.f32 	%f2416, %f2415, %f402;
	add.f32 	%f2955, %f2416, %f2955;
	mul.f32 	%f2417, %f2407, %f459;
	div.rn.f32 	%f2418, %f2417, %f402;
	add.f32 	%f2954, %f2418, %f2954;
	div.rn.f32 	%f2419, %f459, %f402;
	add.f32 	%f2953, %f2419, %f2953;
	mul.f32 	%f2420, %f477, %f459;
	div.rn.f32 	%f2421, %f2420, %f402;
	add.f32 	%f2952, %f2421, %f2952;
	mul.f32 	%f2422, %f2402, %f459;
	div.rn.f32 	%f2423, %f2422, %f402;
	add.f32 	%f2951, %f2423, %f2951;
	mul.f32 	%f2424, %f2407, %f2407;
	div.rn.f32 	%f2425, %f2424, %f402;
	add.f32 	%f2950, %f2425, %f2950;
	div.rn.f32 	%f2426, %f2407, %f402;
	add.f32 	%f2949, %f2426, %f2949;
	mul.f32 	%f2427, %f477, %f2407;
	div.rn.f32 	%f2428, %f2427, %f402;
	add.f32 	%f2948, %f2428, %f2948;
	mul.f32 	%f2429, %f2402, %f2407;
	div.rn.f32 	%f2430, %f2429, %f402;
	add.f32 	%f2947, %f2430, %f2947;
	rcp.rn.f32 	%f2431, %f402;
	add.f32 	%f2946, %f2431, %f2946;
	div.rn.f32 	%f2432, %f477, %f402;
	add.f32 	%f2945, %f2432, %f2945;
	div.rn.f32 	%f2433, %f2402, %f402;
	add.f32 	%f2944, %f2433, %f2944;
	mul.f32 	%f2434, %f477, %f477;
	div.rn.f32 	%f2435, %f2434, %f402;
	add.f32 	%f2943, %f2435, %f2943;
	mul.f32 	%f2436, %f2402, %f477;
	div.rn.f32 	%f2437, %f2436, %f402;
	add.f32 	%f2942, %f2437, %f2942;
	mul.f32 	%f2438, %f2402, %f2402;
	div.rn.f32 	%f2439, %f2438, %f402;
	add.f32 	%f2941, %f2439, %f2941;
	setp.leu.f32	%p581, %f402, 0f00000000;
	@%p581 bra 	BB6_453;

	setp.gt.f32	%p582, %f403, 0f00000000;
	@%p582 bra 	BB6_448;
	bra.uni 	BB6_447;

BB6_448:
	setp.lt.f32	%p583, %f402, 0f00800000;
	mul.f32 	%f2440, %f402, 0f4B000000;
	selp.f32	%f523, %f2440, %f402, %p583;
	selp.f32	%f2441, 0fC1B80000, 0f00000000, %p583;
	mov.b32 	 %r717, %f523;
	add.s32 	%r718, %r717, -1059760811;
	and.b32  	%r719, %r718, -8388608;
	sub.s32 	%r720, %r717, %r719;
	mov.b32 	 %f2442, %r720;
	cvt.rn.f32.s32	%f2443, %r719;
	mov.f32 	%f2444, 0f34000000;
	fma.rn.f32 	%f2445, %f2443, %f2444, %f2441;
	add.f32 	%f2446, %f2442, 0fBF800000;
	mov.f32 	%f2447, 0f3E1039F6;
	mov.f32 	%f2448, 0fBE055027;
	fma.rn.f32 	%f2449, %f2448, %f2446, %f2447;
	mov.f32 	%f2450, 0fBDF8CDCC;
	fma.rn.f32 	%f2451, %f2449, %f2446, %f2450;
	mov.f32 	%f2452, 0f3E0F2955;
	fma.rn.f32 	%f2453, %f2451, %f2446, %f2452;
	mov.f32 	%f2454, 0fBE2AD8B9;
	fma.rn.f32 	%f2455, %f2453, %f2446, %f2454;
	mov.f32 	%f2456, 0f3E4CED0B;
	fma.rn.f32 	%f2457, %f2455, %f2446, %f2456;
	mov.f32 	%f2458, 0fBE7FFF22;
	fma.rn.f32 	%f2459, %f2457, %f2446, %f2458;
	mov.f32 	%f2460, 0f3EAAAA78;
	fma.rn.f32 	%f2461, %f2459, %f2446, %f2460;
	mov.f32 	%f2462, 0fBF000000;
	fma.rn.f32 	%f2463, %f2461, %f2446, %f2462;
	mul.f32 	%f2464, %f2446, %f2463;
	fma.rn.f32 	%f2465, %f2464, %f2446, %f2446;
	mov.f32 	%f2466, 0f3F317218;
	fma.rn.f32 	%f2987, %f2445, %f2466, %f2465;
	setp.lt.u32	%p584, %r717, 2139095040;
	@%p584 bra 	BB6_450;

	mov.f32 	%f2467, 0f7F800000;
	fma.rn.f32 	%f2987, %f523, %f2467, %f2467;

BB6_450:
	setp.eq.f32	%p585, %f523, 0f00000000;
	selp.f32	%f2468, 0fFF800000, %f2987, %p585;
	mul.f32 	%f2469, %f403, %f2468;
	sub.f32 	%f527, %f2469, %f402;
	mul.f32 	%f2470, %f403, 0f4B000000;
	setp.lt.f32	%p586, %f403, 0f00800000;
	selp.f32	%f528, %f2470, %f403, %p586;
	selp.f32	%f2471, 0fC1B80000, 0f00000000, %p586;
	mov.b32 	 %r721, %f528;
	add.s32 	%r722, %r721, -1059760811;
	and.b32  	%r723, %r722, -8388608;
	sub.s32 	%r724, %r721, %r723;
	mov.b32 	 %f2472, %r724;
	cvt.rn.f32.s32	%f2473, %r723;
	fma.rn.f32 	%f2475, %f2473, %f2444, %f2471;
	add.f32 	%f2476, %f2472, 0fBF800000;
	fma.rn.f32 	%f2479, %f2448, %f2476, %f2447;
	fma.rn.f32 	%f2481, %f2479, %f2476, %f2450;
	fma.rn.f32 	%f2483, %f2481, %f2476, %f2452;
	fma.rn.f32 	%f2485, %f2483, %f2476, %f2454;
	fma.rn.f32 	%f2487, %f2485, %f2476, %f2456;
	fma.rn.f32 	%f2489, %f2487, %f2476, %f2458;
	fma.rn.f32 	%f2491, %f2489, %f2476, %f2460;
	fma.rn.f32 	%f2493, %f2491, %f2476, %f2462;
	mul.f32 	%f2494, %f2476, %f2493;
	fma.rn.f32 	%f2495, %f2494, %f2476, %f2476;
	fma.rn.f32 	%f2988, %f2475, %f2466, %f2495;
	setp.lt.u32	%p587, %r721, 2139095040;
	@%p587 bra 	BB6_452;

	mov.f32 	%f2497, 0f7F800000;
	fma.rn.f32 	%f2988, %f528, %f2497, %f2497;

BB6_452:
	setp.eq.f32	%p588, %f528, 0f00000000;
	selp.f32	%f2498, 0fFF800000, %f2988, %p588;
	mul.f32 	%f2499, %f403, %f2498;
	sub.f32 	%f2500, %f527, %f2499;
	add.f32 	%f2501, %f403, %f2500;
	add.f32 	%f2989, %f2989, %f2501;
	bra.uni 	BB6_453;

BB6_447:
	sub.f32 	%f2989, %f2989, %f402;

BB6_453:
	add.s32 	%r796, %r796, 1;
	setp.lt.s32	%p589, %r796, %r150;
	@%p589 bra 	BB6_373;

	st.local.v4.f32 	[%rd2], {%f2961, %f2960, %f2959, %f2958};
	st.local.v4.f32 	[%rd2+16], {%f2957, %f2956, %f2960, %f2955};
	st.local.v4.f32 	[%rd2+64], {%f2948, %f2947, %f2958, %f2953};
	st.local.v4.f32 	[%rd2+32], {%f2954, %f2953, %f2952, %f2951};
	st.local.v4.f32 	[%rd2+112], {%f2943, %f2942, %f2956, %f2951};
	st.local.v4.f32 	[%rd2+48], {%f2959, %f2954, %f2950, %f2949};
	st.local.v4.f32 	[%rd2+96], {%f2957, %f2952, %f2948, %f2945};
	st.local.v4.f32 	[%rd2+80], {%f2949, %f2946, %f2945, %f2944};
	st.local.v4.f32 	[%rd2+128], {%f2947, %f2944, %f2942, %f2941};
	add.s32 	%r795, %r795, 1;
	setp.lt.s32	%p590, %r795, %r150;
	@%p590 bra 	BB6_372;

BB6_455:
	rcp.rn.f32 	%f556, %f2961;
	mul.f32 	%f557, %f556, %f2960;
	st.local.f32 	[%rd2+4], %f557;
	mul.f32 	%f558, %f556, %f2959;
	mul.f32 	%f559, %f556, %f2958;
	st.local.v2.f32 	[%rd2+8], {%f558, %f559};
	mul.f32 	%f560, %f556, %f2957;
	mul.f32 	%f561, %f556, %f2956;
	st.local.v2.f32 	[%rd2+16], {%f560, %f561};
	ld.local.f32 	%f2503, [%rd2+24];
	ld.local.f32 	%f2504, [%rd2+4];
	fma.rn.f32 	%f2505, %f2504, %f2503, 0f00000000;
	sub.f32 	%f2506, %f2955, %f2505;
	ld.local.f32 	%f2507, [%rd2+48];
	st.local.f32 	[%rd2+28], %f2506;
	fma.rn.f32 	%f2508, %f558, %f2960, 0f00000000;
	rcp.rn.f32 	%f562, %f2506;
	sub.f32 	%f2509, %f2954, %f2508;
	mul.f32 	%f563, %f562, %f2509;
	fma.rn.f32 	%f2510, %f559, %f2960, 0f00000000;
	sub.f32 	%f2511, %f2953, %f2510;
	mul.f32 	%f564, %f562, %f2511;
	fma.rn.f32 	%f2512, %f560, %f2960, 0f00000000;
	sub.f32 	%f2513, %f2952, %f2512;
	mul.f32 	%f565, %f562, %f2513;
	fma.rn.f32 	%f2514, %f561, %f2960, 0f00000000;
	sub.f32 	%f2515, %f2951, %f2514;
	mul.f32 	%f566, %f562, %f2515;
	st.local.v4.f32 	[%rd2+32], {%f563, %f564, %f565, %f566};
	ld.local.f32 	%f2516, [%rd2+4];
	fma.rn.f32 	%f2517, %f2516, %f2507, 0f00000000;
	sub.f32 	%f567, %f2954, %f2517;
	st.local.f32 	[%rd2+52], %f567;
	add.s64 	%rd112, %rd2, 48;
	add.s64 	%rd111, %rd2, 8;
	mov.u32 	%r797, 0;
	bra.uni 	BB6_456;

BB6_486:
	add.s32 	%r797, %r797, 1;
	add.s64 	%rd112, %rd112, 4;
	add.s64 	%rd111, %rd111, 24;

BB6_456:
	ld.local.f32 	%f2518, [%rd112];
	ld.local.f32 	%f2519, [%rd111];
	fma.rn.f32 	%f3012, %f2519, %f2518, %f3012;
	setp.lt.s32	%p591, %r797, 1;
	@%p591 bra 	BB6_486;

	sub.f32 	%f2521, %f2950, %f3012;
	fma.rn.f32 	%f2522, %f559, %f2959, 0f00000000;
	fma.rn.f32 	%f2523, %f564, %f567, %f2522;
	rcp.rn.f32 	%f570, %f2521;
	sub.f32 	%f2524, %f2949, %f2523;
	mul.f32 	%f571, %f570, %f2524;
	st.local.v2.f32 	[%rd2+56], {%f2521, %f571};
	fma.rn.f32 	%f2525, %f560, %f2959, 0f00000000;
	fma.rn.f32 	%f2526, %f565, %f567, %f2525;
	sub.f32 	%f2527, %f2948, %f2526;
	mul.f32 	%f572, %f570, %f2527;
	fma.rn.f32 	%f2528, %f561, %f2959, 0f00000000;
	fma.rn.f32 	%f2529, %f566, %f567, %f2528;
	sub.f32 	%f2530, %f2947, %f2529;
	mul.f32 	%f573, %f570, %f2530;
	st.local.v2.f32 	[%rd2+64], {%f572, %f573};
	ld.local.f32 	%f2531, [%rd2+72];
	ld.local.f32 	%f2532, [%rd2+4];
	fma.rn.f32 	%f2533, %f2532, %f2531, 0f00000000;
	sub.f32 	%f574, %f2953, %f2533;
	st.local.f32 	[%rd2+76], %f574;
	add.s64 	%rd114, %rd2, 72;
	add.s64 	%rd113, %rd2, 8;
	mov.u32 	%r798, 0;
	mov.f32 	%f3013, 0f00000000;
	bra.uni 	BB6_458;

BB6_485:
	add.s32 	%r798, %r798, 1;
	add.s64 	%rd114, %rd114, 4;
	add.s64 	%rd113, %rd113, 24;

BB6_458:
	ld.local.f32 	%f2534, [%rd114];
	ld.local.f32 	%f2535, [%rd113];
	fma.rn.f32 	%f3013, %f2535, %f2534, %f3013;
	setp.lt.s32	%p592, %r798, 1;
	@%p592 bra 	BB6_485;

	sub.f32 	%f577, %f2949, %f3013;
	st.local.f32 	[%rd2+80], %f577;
	add.s64 	%rd116, %rd2, 72;
	add.s64 	%rd115, %rd2, 12;
	mov.u32 	%r799, 0;
	mov.f32 	%f3014, 0f00000000;
	bra.uni 	BB6_460;

BB6_484:
	add.s32 	%r799, %r799, 1;
	add.s64 	%rd116, %rd116, 4;
	add.s64 	%rd115, %rd115, 24;

BB6_460:
	ld.local.f32 	%f2537, [%rd116];
	ld.local.f32 	%f2538, [%rd115];
	fma.rn.f32 	%f3014, %f2538, %f2537, %f3014;
	setp.lt.s32	%p593, %r799, 2;
	@%p593 bra 	BB6_484;

	sub.f32 	%f2540, %f2946, %f3014;
	st.local.f32 	[%rd2+84], %f2540;
	fma.rn.f32 	%f2541, %f560, %f2958, 0f00000000;
	fma.rn.f32 	%f2542, %f565, %f574, %f2541;
	fma.rn.f32 	%f2543, %f572, %f577, %f2542;
	rcp.rn.f32 	%f580, %f2540;
	sub.f32 	%f2544, %f2945, %f2543;
	mul.f32 	%f581, %f580, %f2544;
	fma.rn.f32 	%f2545, %f561, %f2958, 0f00000000;
	fma.rn.f32 	%f2546, %f566, %f574, %f2545;
	fma.rn.f32 	%f2547, %f573, %f577, %f2546;
	sub.f32 	%f2548, %f2944, %f2547;
	mul.f32 	%f582, %f580, %f2548;
	st.local.v2.f32 	[%rd2+88], {%f581, %f582};
	ld.local.f32 	%f2549, [%rd2+96];
	ld.local.f32 	%f2550, [%rd2+4];
	fma.rn.f32 	%f2551, %f2550, %f2549, 0f00000000;
	sub.f32 	%f583, %f2952, %f2551;
	st.local.f32 	[%rd2+100], %f583;
	add.s64 	%rd118, %rd2, 96;
	add.s64 	%rd117, %rd2, 8;
	mov.u32 	%r800, 0;
	mov.f32 	%f3015, 0f00000000;
	bra.uni 	BB6_462;

BB6_483:
	add.s32 	%r800, %r800, 1;
	add.s64 	%rd118, %rd118, 4;
	add.s64 	%rd117, %rd117, 24;

BB6_462:
	ld.local.f32 	%f2552, [%rd118];
	ld.local.f32 	%f2553, [%rd117];
	fma.rn.f32 	%f3015, %f2553, %f2552, %f3015;
	setp.lt.s32	%p594, %r800, 1;
	@%p594 bra 	BB6_483;

	sub.f32 	%f586, %f2948, %f3015;
	st.local.f32 	[%rd2+104], %f586;
	add.s64 	%rd120, %rd2, 96;
	add.s64 	%rd119, %rd2, 12;
	mov.u32 	%r801, 0;
	mov.f32 	%f3016, 0f00000000;
	bra.uni 	BB6_464;

BB6_482:
	add.s32 	%r801, %r801, 1;
	add.s64 	%rd120, %rd120, 4;
	add.s64 	%rd119, %rd119, 24;

BB6_464:
	ld.local.f32 	%f2555, [%rd120];
	ld.local.f32 	%f2556, [%rd119];
	fma.rn.f32 	%f3016, %f2556, %f2555, %f3016;
	setp.lt.s32	%p595, %r801, 2;
	@%p595 bra 	BB6_482;

	sub.f32 	%f589, %f2945, %f3016;
	st.local.f32 	[%rd2+108], %f589;
	add.s64 	%rd122, %rd2, 96;
	add.s64 	%rd121, %rd2, 16;
	mov.u32 	%r802, 0;
	mov.f32 	%f3017, 0f00000000;
	bra.uni 	BB6_466;

BB6_481:
	add.s32 	%r802, %r802, 1;
	add.s64 	%rd122, %rd122, 4;
	add.s64 	%rd121, %rd121, 24;

BB6_466:
	ld.local.f32 	%f2558, [%rd122];
	ld.local.f32 	%f2559, [%rd121];
	fma.rn.f32 	%f3017, %f2559, %f2558, %f3017;
	setp.lt.s32	%p596, %r802, 3;
	@%p596 bra 	BB6_481;

	sub.f32 	%f2561, %f2943, %f3017;
	fma.rn.f32 	%f2562, %f561, %f2957, 0f00000000;
	fma.rn.f32 	%f2563, %f566, %f583, %f2562;
	fma.rn.f32 	%f2564, %f573, %f586, %f2563;
	fma.rn.f32 	%f2565, %f582, %f589, %f2564;
	rcp.rn.f32 	%f592, %f2561;
	sub.f32 	%f2566, %f2942, %f2565;
	mul.f32 	%f593, %f592, %f2566;
	st.local.v2.f32 	[%rd2+112], {%f2561, %f593};
	ld.local.f32 	%f2567, [%rd2+120];
	ld.local.f32 	%f2568, [%rd2+4];
	fma.rn.f32 	%f2569, %f2568, %f2567, 0f00000000;
	sub.f32 	%f594, %f2951, %f2569;
	st.local.f32 	[%rd2+124], %f594;
	add.s64 	%rd124, %rd2, 120;
	add.s64 	%rd123, %rd2, 8;
	mov.u32 	%r803, 0;
	mov.f32 	%f3018, 0f00000000;
	bra.uni 	BB6_468;

BB6_480:
	add.s32 	%r803, %r803, 1;
	add.s64 	%rd124, %rd124, 4;
	add.s64 	%rd123, %rd123, 24;

BB6_468:
	ld.local.f32 	%f2570, [%rd124];
	ld.local.f32 	%f2571, [%rd123];
	fma.rn.f32 	%f3018, %f2571, %f2570, %f3018;
	setp.lt.s32	%p597, %r803, 1;
	@%p597 bra 	BB6_480;

	sub.f32 	%f597, %f2947, %f3018;
	st.local.f32 	[%rd2+128], %f597;
	add.s64 	%rd126, %rd2, 120;
	add.s64 	%rd125, %rd2, 12;
	mov.u32 	%r804, 0;
	mov.f32 	%f3019, 0f00000000;
	bra.uni 	BB6_470;

BB6_479:
	add.s32 	%r804, %r804, 1;
	add.s64 	%rd126, %rd126, 4;
	add.s64 	%rd125, %rd125, 24;

BB6_470:
	ld.local.f32 	%f2573, [%rd126];
	ld.local.f32 	%f2574, [%rd125];
	fma.rn.f32 	%f3019, %f2574, %f2573, %f3019;
	setp.lt.s32	%p598, %r804, 2;
	@%p598 bra 	BB6_479;

	sub.f32 	%f600, %f2944, %f3019;
	st.local.f32 	[%rd2+132], %f600;
	add.s64 	%rd128, %rd2, 120;
	add.s64 	%rd127, %rd2, 16;
	mov.u32 	%r805, 0;
	mov.f32 	%f3020, 0f00000000;
	bra.uni 	BB6_472;

BB6_478:
	add.s32 	%r805, %r805, 1;
	add.s64 	%rd128, %rd128, 4;
	add.s64 	%rd127, %rd127, 24;

BB6_472:
	ld.local.f32 	%f2576, [%rd128];
	ld.local.f32 	%f2577, [%rd127];
	fma.rn.f32 	%f3020, %f2577, %f2576, %f3020;
	setp.lt.s32	%p599, %r805, 3;
	@%p599 bra 	BB6_478;

	sub.f32 	%f603, %f2942, %f3020;
	st.local.f32 	[%rd2+136], %f603;
	add.s64 	%rd130, %rd2, 120;
	add.s64 	%rd129, %rd2, 20;
	mov.u32 	%r806, 0;
	mov.f32 	%f3021, 0f00000000;
	bra.uni 	BB6_474;

BB6_477:
	add.s32 	%r806, %r806, 1;
	add.s64 	%rd130, %rd130, 4;
	add.s64 	%rd129, %rd129, 24;

BB6_474:
	ld.local.f32 	%f2579, [%rd130];
	ld.local.f32 	%f2580, [%rd129];
	fma.rn.f32 	%f3021, %f2580, %f2579, %f3021;
	setp.lt.s32	%p600, %r806, 4;
	@%p600 bra 	BB6_477;

	ld.param.u64 	%rd110, [_Z21kernel_MLEFit_sigmaxyPffiiS_S_S_i_param_6];
	ld.param.u64 	%rd109, [_Z21kernel_MLEFit_sigmaxyPffiiS_S_S_i_param_5];
	ld.param.u32 	%r765, [_Z21kernel_MLEFit_sigmaxyPffiiS_S_S_i_param_7];
	ld.param.u64 	%rd108, [_Z21kernel_MLEFit_sigmaxyPffiiS_S_S_i_param_4];
	mov.u32 	%r764, %ntid.x;
	mov.u32 	%r763, %ctaid.x;
	sub.f32 	%f2581, %f2941, %f3021;
	st.local.f32 	[%rd2+140], %f2581;
	add.f32 	%f2582, %f557, 0f00000000;
	mov.f32 	%f2583, 0f00000000;
	sub.f32 	%f2584, %f2583, %f2582;
	add.f32 	%f2585, %f558, 0f00000000;
	fma.rn.f32 	%f2586, %f563, %f2584, %f2585;
	sub.f32 	%f2587, %f2583, %f2586;
	add.f32 	%f2588, %f559, 0f00000000;
	fma.rn.f32 	%f2589, %f564, %f2584, %f2588;
	fma.rn.f32 	%f2590, %f571, %f2587, %f2589;
	sub.f32 	%f2591, %f2583, %f2590;
	add.f32 	%f2592, %f560, 0f00000000;
	fma.rn.f32 	%f2593, %f565, %f2584, %f2592;
	fma.rn.f32 	%f2594, %f572, %f2587, %f2593;
	fma.rn.f32 	%f2595, %f581, %f2591, %f2594;
	sub.f32 	%f2596, %f2583, %f2595;
	add.f32 	%f2597, %f561, 0f00000000;
	fma.rn.f32 	%f2598, %f566, %f2584, %f2597;
	fma.rn.f32 	%f2599, %f573, %f2587, %f2598;
	fma.rn.f32 	%f2600, %f582, %f2591, %f2599;
	fma.rn.f32 	%f2601, %f593, %f2596, %f2600;
	sub.f32 	%f2602, %f2583, %f2601;
	div.rn.f32 	%f2603, %f2602, %f2581;
	fma.rn.f32 	%f2604, %f603, %f2603, 0f00000000;
	sub.f32 	%f2605, %f2596, %f2604;
	mul.f32 	%f2606, %f592, %f2605;
	fma.rn.f32 	%f2607, %f589, %f2606, 0f00000000;
	fma.rn.f32 	%f2608, %f600, %f2603, %f2607;
	sub.f32 	%f2609, %f2591, %f2608;
	mul.f32 	%f2610, %f580, %f2609;
	fma.rn.f32 	%f2611, %f577, %f2610, 0f00000000;
	fma.rn.f32 	%f2612, %f586, %f2606, %f2611;
	fma.rn.f32 	%f2613, %f597, %f2603, %f2612;
	sub.f32 	%f2614, %f2587, %f2613;
	mul.f32 	%f2615, %f570, %f2614;
	fma.rn.f32 	%f2616, %f567, %f2615, 0f00000000;
	fma.rn.f32 	%f2617, %f574, %f2610, %f2616;
	fma.rn.f32 	%f2618, %f583, %f2606, %f2617;
	fma.rn.f32 	%f2619, %f594, %f2603, %f2618;
	sub.f32 	%f2620, %f2584, %f2619;
	mul.f32 	%f2621, %f562, %f2620;
	fma.rn.f32 	%f2622, %f2960, %f2621, 0f00000000;
	fma.rn.f32 	%f2623, %f2959, %f2615, %f2622;
	fma.rn.f32 	%f2624, %f2958, %f2610, %f2623;
	fma.rn.f32 	%f2625, %f2957, %f2606, %f2624;
	fma.rn.f32 	%f2626, %f2956, %f2603, %f2625;
	mov.f32 	%f2627, 0f3F800000;
	sub.f32 	%f2628, %f2627, %f2626;
	mul.f32 	%f2629, %f556, %f2628;
	fma.rn.f32 	%f2630, %f557, 0f00000000, 0f00000000;
	sub.f32 	%f2631, %f2627, %f2630;
	fma.rn.f32 	%f2632, %f558, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2633, %f563, %f2631, %f2632;
	sub.f32 	%f2634, %f2583, %f2633;
	fma.rn.f32 	%f2635, %f559, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2636, %f564, %f2631, %f2635;
	fma.rn.f32 	%f2637, %f571, %f2634, %f2636;
	sub.f32 	%f2638, %f2583, %f2637;
	fma.rn.f32 	%f2639, %f560, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2640, %f565, %f2631, %f2639;
	fma.rn.f32 	%f2641, %f572, %f2634, %f2640;
	fma.rn.f32 	%f2642, %f581, %f2638, %f2641;
	sub.f32 	%f2643, %f2583, %f2642;
	fma.rn.f32 	%f2644, %f561, 0f00000000, 0f00000000;
	fma.rn.f32 	%f2645, %f566, %f2631, %f2644;
	fma.rn.f32 	%f2646, %f573, %f2634, %f2645;
	fma.rn.f32 	%f2647, %f582, %f2638, %f2646;
	fma.rn.f32 	%f2648, %f593, %f2643, %f2647;
	sub.f32 	%f2649, %f2583, %f2648;
	div.rn.f32 	%f2650, %f2649, %f2581;
	fma.rn.f32 	%f2651, %f603, %f2650, 0f00000000;
	sub.f32 	%f2652, %f2643, %f2651;
	mul.f32 	%f2653, %f592, %f2652;
	fma.rn.f32 	%f2654, %f589, %f2653, 0f00000000;
	fma.rn.f32 	%f2655, %f600, %f2650, %f2654;
	sub.f32 	%f2656, %f2638, %f2655;
	mul.f32 	%f2657, %f580, %f2656;
	fma.rn.f32 	%f2658, %f577, %f2657, 0f00000000;
	fma.rn.f32 	%f2659, %f586, %f2653, %f2658;
	fma.rn.f32 	%f2660, %f597, %f2650, %f2659;
	sub.f32 	%f2661, %f2634, %f2660;
	mul.f32 	%f2662, %f570, %f2661;
	fma.rn.f32 	%f2663, %f567, %f2662, 0f00000000;
	fma.rn.f32 	%f2664, %f574, %f2657, %f2663;
	fma.rn.f32 	%f2665, %f583, %f2653, %f2664;
	fma.rn.f32 	%f2666, %f594, %f2650, %f2665;
	sub.f32 	%f2667, %f2631, %f2666;
	mul.f32 	%f2668, %f562, %f2667;
	sub.f32 	%f2669, %f2583, %f2630;
	fma.rn.f32 	%f2670, %f563, %f2669, %f2632;
	sub.f32 	%f2671, %f2627, %f2670;
	fma.rn.f32 	%f2672, %f564, %f2669, %f2635;
	fma.rn.f32 	%f2673, %f571, %f2671, %f2672;
	sub.f32 	%f2674, %f2583, %f2673;
	fma.rn.f32 	%f2675, %f565, %f2669, %f2639;
	fma.rn.f32 	%f2676, %f572, %f2671, %f2675;
	fma.rn.f32 	%f2677, %f581, %f2674, %f2676;
	sub.f32 	%f2678, %f2583, %f2677;
	fma.rn.f32 	%f2679, %f566, %f2669, %f2644;
	fma.rn.f32 	%f2680, %f573, %f2671, %f2679;
	fma.rn.f32 	%f2681, %f582, %f2674, %f2680;
	fma.rn.f32 	%f2682, %f593, %f2678, %f2681;
	sub.f32 	%f2683, %f2583, %f2682;
	div.rn.f32 	%f2684, %f2683, %f2581;
	fma.rn.f32 	%f2685, %f603, %f2684, 0f00000000;
	sub.f32 	%f2686, %f2678, %f2685;
	mul.f32 	%f2687, %f592, %f2686;
	fma.rn.f32 	%f2688, %f589, %f2687, 0f00000000;
	fma.rn.f32 	%f2689, %f600, %f2684, %f2688;
	sub.f32 	%f2690, %f2674, %f2689;
	mul.f32 	%f2691, %f580, %f2690;
	fma.rn.f32 	%f2692, %f577, %f2691, 0f00000000;
	fma.rn.f32 	%f2693, %f586, %f2687, %f2692;
	fma.rn.f32 	%f2694, %f597, %f2684, %f2693;
	sub.f32 	%f2695, %f2671, %f2694;
	mul.f32 	%f2696, %f570, %f2695;
	sub.f32 	%f2697, %f2583, %f2670;
	fma.rn.f32 	%f2698, %f571, %f2697, %f2672;
	sub.f32 	%f2699, %f2627, %f2698;
	fma.rn.f32 	%f2700, %f572, %f2697, %f2675;
	fma.rn.f32 	%f2701, %f581, %f2699, %f2700;
	sub.f32 	%f2702, %f2583, %f2701;
	fma.rn.f32 	%f2703, %f573, %f2697, %f2679;
	fma.rn.f32 	%f2704, %f582, %f2699, %f2703;
	fma.rn.f32 	%f2705, %f593, %f2702, %f2704;
	sub.f32 	%f2706, %f2583, %f2705;
	div.rn.f32 	%f2707, %f2706, %f2581;
	fma.rn.f32 	%f2708, %f603, %f2707, 0f00000000;
	sub.f32 	%f2709, %f2702, %f2708;
	mul.f32 	%f2710, %f592, %f2709;
	fma.rn.f32 	%f2711, %f589, %f2710, 0f00000000;
	fma.rn.f32 	%f2712, %f600, %f2707, %f2711;
	sub.f32 	%f2713, %f2699, %f2712;
	mul.f32 	%f2714, %f580, %f2713;
	sub.f32 	%f2715, %f2583, %f2698;
	fma.rn.f32 	%f2716, %f581, %f2715, %f2700;
	sub.f32 	%f2717, %f2627, %f2716;
	fma.rn.f32 	%f2718, %f582, %f2715, %f2703;
	fma.rn.f32 	%f2719, %f593, %f2717, %f2718;
	sub.f32 	%f2720, %f2583, %f2719;
	div.rn.f32 	%f2721, %f2720, %f2581;
	fma.rn.f32 	%f2722, %f603, %f2721, 0f00000000;
	sub.f32 	%f2723, %f2717, %f2722;
	mul.f32 	%f2724, %f592, %f2723;
	sub.f32 	%f2725, %f2583, %f2716;
	fma.rn.f32 	%f2726, %f593, %f2725, %f2718;
	sub.f32 	%f2727, %f2627, %f2726;
	div.rn.f32 	%f2728, %f2727, %f2581;
	mad.lo.s32 	%r738, %r764, %r763, %r4;
	cvta.to.global.u64 	%rd90, %rd108;
	mul.wide.s32 	%rd91, %r738, 4;
	add.s64 	%rd92, %rd90, %rd91;
	st.global.f32 	[%rd92], %f2918;
	shl.b32 	%r739, %r765, 2;
	cvt.s64.s32	%rd93, %r739;
	add.s64 	%rd94, %rd92, %rd93;
	st.global.f32 	[%rd94], %f2917;
	add.s64 	%rd95, %rd94, %rd93;
	st.global.f32 	[%rd95], %f2916;
	add.s64 	%rd96, %rd95, %rd93;
	st.global.f32 	[%rd96], %f2837;
	add.s64 	%rd97, %rd96, %rd93;
	st.global.f32 	[%rd97], %f2914;
	add.s64 	%rd98, %rd97, %rd93;
	st.global.f32 	[%rd98], %f2913;
	cvta.to.global.u64 	%rd99, %rd109;
	add.s64 	%rd100, %rd99, %rd91;
	st.global.f32 	[%rd100], %f2629;
	add.s64 	%rd101, %rd100, %rd93;
	st.global.f32 	[%rd101], %f2668;
	add.s64 	%rd102, %rd101, %rd93;
	st.global.f32 	[%rd102], %f2696;
	add.s64 	%rd103, %rd102, %rd93;
	st.global.f32 	[%rd103], %f2714;
	add.s64 	%rd104, %rd103, %rd93;
	st.global.f32 	[%rd104], %f2724;
	add.s64 	%rd105, %rd104, %rd93;
	st.global.f32 	[%rd105], %f2728;
	cvta.to.global.u64 	%rd106, %rd110;
	add.s64 	%rd107, %rd106, %rd91;
	st.global.f32 	[%rd107], %f2989;

BB6_476:
	ret;
}

.func  (.param .b64 func_retval0) __internal_accurate_pow(
	.param .b64 __internal_accurate_pow_param_0,
	.param .b64 __internal_accurate_pow_param_1
)
{
	.reg .pred 	%p<9>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<53>;
	.reg .f64 	%fd<138>;


	ld.param.f64 	%fd12, [__internal_accurate_pow_param_0];
	ld.param.f64 	%fd13, [__internal_accurate_pow_param_1];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd12;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd12;
	}
	shr.u32 	%r51, %r50, 20;
	setp.ne.s32	%p1, %r51, 0;
	@%p1 bra 	BB7_2;

	mul.f64 	%fd14, %fd12, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd14;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd14;
	}
	shr.u32 	%r16, %r50, 20;
	add.s32 	%r51, %r16, -54;

BB7_2:
	add.s32 	%r52, %r51, -1023;
	and.b32  	%r17, %r50, -2146435073;
	or.b32  	%r18, %r17, 1072693248;
	mov.b64 	%fd135, {%r49, %r18};
	setp.lt.u32	%p2, %r18, 1073127583;
	@%p2 bra 	BB7_4;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd135;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd135;
	}
	add.s32 	%r21, %r20, -1048576;
	mov.b64 	%fd135, {%r19, %r21};
	add.s32 	%r52, %r51, -1022;

BB7_4:
	add.f64 	%fd15, %fd135, 0d3FF0000000000000;
	rcp.approx.ftz.f64 	%fd16, %fd15;
	neg.f64 	%fd17, %fd15;
	mov.f64 	%fd18, 0d3FF0000000000000;
	fma.rn.f64 	%fd19, %fd17, %fd16, %fd18;
	fma.rn.f64 	%fd20, %fd19, %fd19, %fd19;
	fma.rn.f64 	%fd21, %fd20, %fd16, %fd16;
	add.f64 	%fd22, %fd135, 0dBFF0000000000000;
	mul.f64 	%fd23, %fd22, %fd21;
	fma.rn.f64 	%fd24, %fd22, %fd21, %fd23;
	mul.f64 	%fd25, %fd24, %fd24;
	mov.f64 	%fd26, 0d3ED0F5D241AD3B5A;
	mov.f64 	%fd27, 0d3EB0F5FF7D2CAFE2;
	fma.rn.f64 	%fd28, %fd27, %fd25, %fd26;
	mov.f64 	%fd29, 0d3EF3B20A75488A3F;
	fma.rn.f64 	%fd30, %fd28, %fd25, %fd29;
	mov.f64 	%fd31, 0d3F1745CDE4FAECD5;
	fma.rn.f64 	%fd32, %fd30, %fd25, %fd31;
	mov.f64 	%fd33, 0d3F3C71C7258A578B;
	fma.rn.f64 	%fd34, %fd32, %fd25, %fd33;
	mov.f64 	%fd35, 0d3F6249249242B910;
	fma.rn.f64 	%fd36, %fd34, %fd25, %fd35;
	mov.f64 	%fd37, 0d3F89999999999DFB;
	fma.rn.f64 	%fd38, %fd36, %fd25, %fd37;
	sub.f64 	%fd39, %fd22, %fd24;
	add.f64 	%fd40, %fd39, %fd39;
	neg.f64 	%fd41, %fd24;
	fma.rn.f64 	%fd42, %fd41, %fd22, %fd40;
	mul.f64 	%fd43, %fd21, %fd42;
	fma.rn.f64 	%fd44, %fd25, %fd38, 0d3FB5555555555555;
	mov.f64 	%fd45, 0d3FB5555555555555;
	sub.f64 	%fd46, %fd45, %fd44;
	fma.rn.f64 	%fd47, %fd25, %fd38, %fd46;
	add.f64 	%fd48, %fd47, 0d0000000000000000;
	add.f64 	%fd49, %fd48, 0dBC46A4CB00B9E7B0;
	add.f64 	%fd50, %fd44, %fd49;
	sub.f64 	%fd51, %fd44, %fd50;
	add.f64 	%fd52, %fd49, %fd51;
	mul.rn.f64 	%fd53, %fd24, %fd24;
	neg.f64 	%fd54, %fd53;
	fma.rn.f64 	%fd55, %fd24, %fd24, %fd54;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd43;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd43;
	}
	add.s32 	%r24, %r23, 1048576;
	mov.b64 	%fd56, {%r22, %r24};
	fma.rn.f64 	%fd57, %fd24, %fd56, %fd55;
	mul.rn.f64 	%fd58, %fd53, %fd24;
	neg.f64 	%fd59, %fd58;
	fma.rn.f64 	%fd60, %fd53, %fd24, %fd59;
	fma.rn.f64 	%fd61, %fd53, %fd43, %fd60;
	fma.rn.f64 	%fd62, %fd57, %fd24, %fd61;
	mul.rn.f64 	%fd63, %fd50, %fd58;
	neg.f64 	%fd64, %fd63;
	fma.rn.f64 	%fd65, %fd50, %fd58, %fd64;
	fma.rn.f64 	%fd66, %fd50, %fd62, %fd65;
	fma.rn.f64 	%fd67, %fd52, %fd58, %fd66;
	add.f64 	%fd68, %fd63, %fd67;
	sub.f64 	%fd69, %fd63, %fd68;
	add.f64 	%fd70, %fd67, %fd69;
	add.f64 	%fd71, %fd24, %fd68;
	sub.f64 	%fd72, %fd24, %fd71;
	add.f64 	%fd73, %fd68, %fd72;
	add.f64 	%fd74, %fd70, %fd73;
	add.f64 	%fd75, %fd43, %fd74;
	add.f64 	%fd76, %fd71, %fd75;
	sub.f64 	%fd77, %fd71, %fd76;
	add.f64 	%fd78, %fd75, %fd77;
	xor.b32  	%r25, %r52, -2147483648;
	mov.u32 	%r26, -2147483648;
	mov.u32 	%r27, 1127219200;
	mov.b64 	%fd79, {%r25, %r27};
	mov.b64 	%fd80, {%r26, %r27};
	sub.f64 	%fd81, %fd79, %fd80;
	mov.f64 	%fd82, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd83, %fd81, %fd82, %fd76;
	neg.f64 	%fd84, %fd81;
	fma.rn.f64 	%fd85, %fd84, %fd82, %fd83;
	sub.f64 	%fd86, %fd85, %fd76;
	sub.f64 	%fd87, %fd78, %fd86;
	mov.f64 	%fd88, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd89, %fd81, %fd88, %fd87;
	add.f64 	%fd90, %fd83, %fd89;
	sub.f64 	%fd91, %fd83, %fd90;
	add.f64 	%fd92, %fd89, %fd91;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd13;
	}
	add.s32 	%r29, %r28, %r28;
	setp.gt.u32	%p3, %r29, -33554433;
	and.b32  	%r30, %r28, -15728641;
	selp.b32	%r31, %r30, %r28, %p3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd13;
	}
	mov.b64 	%fd93, {%r32, %r31};
	mul.rn.f64 	%fd94, %fd90, %fd93;
	neg.f64 	%fd95, %fd94;
	fma.rn.f64 	%fd96, %fd90, %fd93, %fd95;
	fma.rn.f64 	%fd97, %fd92, %fd93, %fd96;
	add.f64 	%fd4, %fd94, %fd97;
	sub.f64 	%fd98, %fd94, %fd4;
	add.f64 	%fd5, %fd97, %fd98;
	mov.f64 	%fd99, 0d4338000000000000;
	mov.f64 	%fd100, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd101, %fd4, %fd100, %fd99;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r13, %temp}, %fd101;
	}
	mov.f64 	%fd102, 0dC338000000000000;
	add.rn.f64 	%fd103, %fd101, %fd102;
	mov.f64 	%fd104, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd105, %fd103, %fd104, %fd4;
	mov.f64 	%fd106, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd107, %fd103, %fd106, %fd105;
	mov.f64 	%fd108, 0d3E928AF3FCA213EA;
	mov.f64 	%fd109, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd110, %fd109, %fd107, %fd108;
	mov.f64 	%fd111, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd112, %fd110, %fd107, %fd111;
	mov.f64 	%fd113, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd114, %fd112, %fd107, %fd113;
	mov.f64 	%fd115, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd116, %fd114, %fd107, %fd115;
	mov.f64 	%fd117, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd118, %fd116, %fd107, %fd117;
	mov.f64 	%fd119, 0d3F81111111122322;
	fma.rn.f64 	%fd120, %fd118, %fd107, %fd119;
	mov.f64 	%fd121, 0d3FA55555555502A1;
	fma.rn.f64 	%fd122, %fd120, %fd107, %fd121;
	mov.f64 	%fd123, 0d3FC5555555555511;
	fma.rn.f64 	%fd124, %fd122, %fd107, %fd123;
	mov.f64 	%fd125, 0d3FE000000000000B;
	fma.rn.f64 	%fd126, %fd124, %fd107, %fd125;
	fma.rn.f64 	%fd127, %fd126, %fd107, %fd18;
	fma.rn.f64 	%fd128, %fd127, %fd107, %fd18;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r14, %temp}, %fd128;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd128;
	}
	shl.b32 	%r33, %r13, 20;
	add.s32 	%r34, %r15, %r33;
	mov.b64 	%fd136, {%r14, %r34};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd4;
	}
	mov.b32 	 %f2, %r35;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p4, %f1, 0f4086232B;
	@%p4 bra 	BB7_7;

	setp.lt.f64	%p5, %fd4, 0d0000000000000000;
	add.f64 	%fd129, %fd4, 0d7FF0000000000000;
	selp.f64	%fd136, 0d0000000000000000, %fd129, %p5;
	setp.geu.f32	%p6, %f1, 0f40874800;
	@%p6 bra 	BB7_7;

	mov.f64 	%fd134, 0d4338000000000000;
	mov.f64 	%fd133, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd132, %fd4, %fd133, %fd134;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r48, %temp}, %fd132;
	}
	shr.u32 	%r36, %r48, 31;
	add.s32 	%r37, %r48, %r36;
	shr.s32 	%r38, %r37, 1;
	shl.b32 	%r39, %r38, 20;
	add.s32 	%r40, %r39, %r15;
	mov.b64 	%fd130, {%r14, %r40};
	sub.s32 	%r41, %r48, %r38;
	shl.b32 	%r42, %r41, 20;
	add.s32 	%r43, %r42, 1072693248;
	mov.u32 	%r44, 0;
	mov.b64 	%fd131, {%r44, %r43};
	mul.f64 	%fd136, %fd130, %fd131;

BB7_7:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r45}, %fd136;
	}
	and.b32  	%r46, %r45, 2147483647;
	setp.ne.s32	%p7, %r46, 2146435072;
	@%p7 bra 	BB7_9;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd136;
	}
	setp.eq.s32	%p8, %r47, 0;
	@%p8 bra 	BB7_10;

BB7_9:
	fma.rn.f64 	%fd136, %fd136, %fd5, %fd136;

BB7_10:
	st.param.f64	[func_retval0+0], %fd136;
	ret;
}


