TimeQuest Timing Analyzer report for DE2_115
Wed Feb 11 01:55:06 2015
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 22. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 25. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 26. Slow 1200mV 85C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 27. Slow 1200mV 85C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Output Enable Times
 39. Minimum Output Enable Times
 40. Output Disable Times
 41. Minimum Output Disable Times
 42. MTBF Summary
 43. Synchronizer Summary
 44. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 68. Slow 1200mV 0C Model Fmax Summary
 69. Slow 1200mV 0C Model Setup Summary
 70. Slow 1200mV 0C Model Hold Summary
 71. Slow 1200mV 0C Model Recovery Summary
 72. Slow 1200mV 0C Model Removal Summary
 73. Slow 1200mV 0C Model Minimum Pulse Width Summary
 74. Slow 1200mV 0C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 75. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 76. Slow 1200mV 0C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 77. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 78. Slow 1200mV 0C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 79. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 80. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 81. Slow 1200mV 0C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 82. Slow 1200mV 0C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 83. Slow 1200mV 0C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 84. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 85. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 86. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 87. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 88. Slow 1200mV 0C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 89. Slow 1200mV 0C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 90. Slow 1200mV 0C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 91. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 92. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 93. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 94. Slow 1200mV 0C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 95. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 96. Setup Times
 97. Hold Times
 98. Clock to Output Times
 99. Minimum Clock to Output Times
100. Output Enable Times
101. Minimum Output Enable Times
102. Output Disable Times
103. Minimum Output Disable Times
104. MTBF Summary
105. Synchronizer Summary
106. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
130. Fast 1200mV 0C Model Setup Summary
131. Fast 1200mV 0C Model Hold Summary
132. Fast 1200mV 0C Model Recovery Summary
133. Fast 1200mV 0C Model Removal Summary
134. Fast 1200mV 0C Model Minimum Pulse Width Summary
135. Fast 1200mV 0C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
136. Fast 1200mV 0C Model Setup: 'CLOCK_50'
137. Fast 1200mV 0C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
138. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
139. Fast 1200mV 0C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
140. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
141. Fast 1200mV 0C Model Hold: 'CLOCK_50'
142. Fast 1200mV 0C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
143. Fast 1200mV 0C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
144. Fast 1200mV 0C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
145. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
146. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
147. Fast 1200mV 0C Model Removal: 'CLOCK_50'
148. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
149. Fast 1200mV 0C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
150. Fast 1200mV 0C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
151. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
152. Fast 1200mV 0C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
153. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
154. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
155. Fast 1200mV 0C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
156. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
157. Setup Times
158. Hold Times
159. Clock to Output Times
160. Minimum Clock to Output Times
161. Output Enable Times
162. Minimum Output Enable Times
163. Output Disable Times
164. Minimum Output Disable Times
165. MTBF Summary
166. Synchronizer Summary
167. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
168. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
169. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
170. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
171. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
172. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
173. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
174. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
175. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
176. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
177. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
178. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
179. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
180. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
181. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
182. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
183. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
184. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
185. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
186. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
187. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
188. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
189. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
190. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
191. Multicorner Timing Analysis Summary
192. Setup Times
193. Hold Times
194. Clock to Output Times
195. Minimum Clock to Output Times
196. Board Trace Model Assignments
197. Input Transition Times
198. Signal Integrity Metrics (Slow 1200mv 0c Model)
199. Signal Integrity Metrics (Slow 1200mv 85c Model)
200. Signal Integrity Metrics (Fast 1200mv 0c Model)
201. Setup Transfers
202. Hold Transfers
203. Recovery Transfers
204. Removal Transfers
205. Report TCCS
206. Report RSKM
207. Unconstrained Paths
208. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name      ; DE2_115                                           ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE115F29C7                                     ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   5.0%      ;
;     3-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                           ; Status ; Read at                  ;
+---------------------------------------------------------------------------------------------------------+--------+--------------------------+
; DE2_115.SDC                                                                                             ; OK     ; Wed Feb 11 01:54:54 2015 ;
; cpu.sdc                                                                                                 ; OK     ; Wed Feb 11 01:54:54 2015 ;
; ../../altera/11.0/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc ; OK     ; Wed Feb 11 01:54:54 2015 ;
+---------------------------------------------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Clock Name                                                                            ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                                  ; Targets                                                                                   ;
+---------------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; altera_reserved_tck                                                                   ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                         ; { altera_reserved_tck }                                                                   ;
; CLOCK2_50                                                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                         ; { CLOCK2_50 }                                                                             ;
; CLOCK3_50                                                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                         ; { CLOCK3_50 }                                                                             ;
; CLOCK_50                                                                              ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                         ; { CLOCK_50 }                                                                              ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] } ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 20.000 ; 40.000 ; 50.00      ; 2         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] } ;
+---------------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                   ;
+------------+-----------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                            ; Note                                                          ;
+------------+-----------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 77.47 MHz  ; 77.47 MHz       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;                                                               ;
; 148.08 MHz ; 148.08 MHz      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;                                                               ;
; 162.55 MHz ; 162.55 MHz      ; altera_reserved_tck                                                                   ;                                                               ;
; 388.8 MHz  ; 250.0 MHz       ; CLOCK_50                                                                              ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                            ;
+---------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                 ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------+--------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.436  ; 0.000         ;
; CLOCK_50                                                                              ; 17.428 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 33.247 ; 0.000         ;
; altera_reserved_tck                                                                   ; 46.924 ; 0.000         ;
+---------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                            ;
+---------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                 ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------+-------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.331 ; 0.000         ;
; CLOCK_50                                                                              ; 0.403 ; 0.000         ;
; altera_reserved_tck                                                                   ; 0.403 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.405 ; 0.000         ;
+---------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                         ;
+---------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                 ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------+--------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 4.727  ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 16.187 ; 0.000         ;
; CLOCK_50                                                                              ; 17.970 ; 0.000         ;
; altera_reserved_tck                                                                   ; 48.680 ; 0.000         ;
+---------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                         ;
+---------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                 ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                              ; 0.769 ; 0.000         ;
; altera_reserved_tck                                                                   ; 1.002 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 2.999 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 3.122 ; 0.000         ;
+---------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                              ;
+---------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                 ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------+--------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.612  ; 0.000         ;
; CLOCK_50                                                                              ; 9.682  ; 0.000         ;
; CLOCK2_50                                                                             ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                             ; 16.000 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.708 ; 0.000         ;
; altera_reserved_tck                                                                   ; 49.548 ; 0.000         ;
+---------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                                           ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 6.436 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[14]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.467      ;
; 6.496 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[21]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.404      ;
; 6.618 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[2]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.290      ;
; 6.734 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[21]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 3.167      ;
; 6.902 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[14]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 3.001      ;
; 6.912 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[2]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.996      ;
; 6.947 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10]       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot[10]                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 2.986      ;
; 6.971 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[10]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.933      ;
; 6.978 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[13]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.913      ;
; 7.046 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[29]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.857      ;
; 7.050 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[16]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 2.850      ;
; 7.076 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[16]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 2.824      ;
; 7.085 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[9]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.819      ;
; 7.091 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a98~porta_we_reg  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.265      ; 13.212     ;
; 7.095 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[7]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[29]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 12.775     ;
; 7.100 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[7]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[29]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 12.770     ;
; 7.108 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.783      ;
; 7.110 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[5] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[29]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 12.770     ;
; 7.115 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[5] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[29]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 12.765     ;
; 7.115 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[3] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[29]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 12.765     ;
; 7.120 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[3] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[29]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 12.760     ;
; 7.143 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 2.746      ;
; 7.150 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a8~porta_we_reg   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.184      ; 13.072     ;
; 7.165 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.726      ;
; 7.175 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[7]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[11]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 12.697     ;
; 7.176 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[21]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 2.724      ;
; 7.177 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[7]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[11]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 12.695     ;
; 7.181 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[10]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.723      ;
; 7.190 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[5] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[11]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 12.692     ;
; 7.192 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[5] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[11]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 12.690     ;
; 7.195 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[3] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[11]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 12.687     ;
; 7.197 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[3] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[11]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 12.685     ;
; 7.236 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[7]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[3]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 12.645     ;
; 7.241 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[7]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[3]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 12.640     ;
; 7.249 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[15]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 2.643      ;
; 7.251 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[5] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[3]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 12.640     ;
; 7.256 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[5] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[3]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 12.635     ;
; 7.256 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[3] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[3]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 12.635     ;
; 7.261 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[3] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[3]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 12.630     ;
; 7.262 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.629      ;
; 7.288 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[29]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 2.612      ;
; 7.314 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[2]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.594      ;
; 7.320 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[14]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.583      ;
; 7.333 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[7]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[27]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 12.539     ;
; 7.337 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[7]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[27]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 12.535     ;
; 7.348 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[5] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[27]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 12.534     ;
; 7.349 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a103~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.248      ; 12.937     ;
; 7.350 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[25]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.553      ;
; 7.352 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[5] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[27]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 12.530     ;
; 7.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[3] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[27]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 12.529     ;
; 7.357 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a7~porta_we_reg   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.236      ; 12.917     ;
; 7.357 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[3] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[27]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 12.525     ;
; 7.362 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 2.526      ;
; 7.367 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_read                 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[29]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 12.503     ;
; 7.369 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[2] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[29]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 12.511     ;
; 7.372 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_read                 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[29]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 12.498     ;
; 7.374 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[2] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[29]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 12.506     ;
; 7.381 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[27]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 2.520      ;
; 7.382 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[27]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 2.519      ;
; 7.392 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 2.496      ;
; 7.400 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 2.488      ;
; 7.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[7]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[21]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 12.473     ;
; 7.403 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 2.485      ;
; 7.403 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 2.485      ;
; 7.404 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 2.484      ;
; 7.405 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[18]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.498      ;
; 7.408 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[18]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.495      ;
; 7.415 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[7]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[28]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 12.499     ;
; 7.416 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[5] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[21]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 12.468     ;
; 7.417 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[7]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[28]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 12.497     ;
; 7.420 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[7]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[12]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 12.494     ;
; 7.420 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[7]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[12]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 12.494     ;
; 7.420 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[12]        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 2.480      ;
; 7.421 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[3] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[21]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 12.463     ;
; 7.428 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[7]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[10]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 12.452     ;
; 7.430 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[5] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[28]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.494     ;
; 7.432 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[5] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[28]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.492     ;
; 7.435 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[5] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[12]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.489     ;
; 7.435 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[5] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[12]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.489     ;
; 7.435 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[3] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[28]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.489     ;
; 7.437 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[3] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[28]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.487     ;
; 7.440 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[3] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[12]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.484     ;
; 7.440 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[3] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[12]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.484     ;
; 7.440 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.451      ;
; 7.443 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[5] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[10]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 12.447     ;
; 7.447 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_read                 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[11]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 12.425     ;
; 7.448 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[3] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[10]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 12.442     ;
; 7.449 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_read                 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[11]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 12.423     ;
; 7.449 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[2] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[11]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 12.433     ;
; 7.449 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a148~porta_we_reg ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.202      ; 12.791     ;
; 7.451 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[2] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[11]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 12.431     ;
; 7.452 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.439      ;
; 7.465 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.426      ;
; 7.465 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.426      ;
; 7.468 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[7]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[9]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 12.411     ;
; 7.469 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[7]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[22]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 12.406     ;
; 7.471 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[4]         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 2.434      ;
; 7.473 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a96~porta_we_reg  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.238      ; 12.803     ;
; 7.474 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31]                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 2.415      ;
; 7.478 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[4] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_readdata_d1[29]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 12.402     ;
+-------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.428 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.490      ;
; 17.788 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.130      ;
; 17.821 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.097      ;
; 18.243 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.675      ;
; 18.282 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.636      ;
; 18.300 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.618      ;
; 18.352 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.566      ;
; 18.354 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.564      ;
; 18.355 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.563      ;
; 18.390 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.528      ;
; 18.406 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.512      ;
; 18.411 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.507      ;
; 18.419 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.499      ;
; 18.427 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.491      ;
; 18.487 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.431      ;
; 18.714 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.204      ;
; 18.715 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.203      ;
; 18.717 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.201      ;
; 18.755 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.163      ;
; 18.779 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.139      ;
; 18.784 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.134      ;
; 18.787 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.131      ;
; 18.799 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.119      ;
; 18.800 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.118      ;
; 18.828 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.090      ;
; 18.922 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.996      ;
; 18.940 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 0.977      ;
; 18.949 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.969      ;
; 18.990 ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 0.929      ;
; 19.067 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.851      ;
; 19.077 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.841      ;
; 19.129 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.789      ;
; 19.131 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.787      ;
; 19.153 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.765      ;
; 19.153 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.765      ;
; 19.153 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.765      ;
; 19.184 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.734      ;
; 19.184 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 0.734      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                     ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 33.247 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 6.374      ;
; 33.535 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 6.086      ;
; 33.538 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 6.083      ;
; 33.781 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.358     ; 5.859      ;
; 33.857 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 5.766      ;
; 33.857 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 5.766      ;
; 33.968 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.359     ; 5.671      ;
; 33.968 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.359     ; 5.671      ;
; 33.968 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.359     ; 5.671      ;
; 33.968 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.359     ; 5.671      ;
; 33.968 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.359     ; 5.671      ;
; 33.968 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.359     ; 5.671      ;
; 33.968 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.359     ; 5.671      ;
; 33.968 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.359     ; 5.671      ;
; 33.968 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.359     ; 5.671      ;
; 33.968 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.359     ; 5.671      ;
; 34.019 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.358     ; 5.621      ;
; 34.021 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.358     ; 5.619      ;
; 34.145 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 5.491      ;
; 34.353 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.568      ;
; 34.353 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.568      ;
; 34.353 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.568      ;
; 34.353 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.568      ;
; 34.353 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.568      ;
; 34.353 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.568      ;
; 34.353 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.568      ;
; 34.353 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.568      ;
; 34.353 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.568      ;
; 34.353 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.568      ;
; 34.398 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.523      ;
; 34.398 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.523      ;
; 34.398 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.523      ;
; 34.398 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.523      ;
; 34.398 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.523      ;
; 34.398 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.523      ;
; 34.398 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.523      ;
; 34.398 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.523      ;
; 34.398 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.523      ;
; 34.398 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.523      ;
; 34.407 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.514      ;
; 34.407 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.514      ;
; 34.407 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.514      ;
; 34.407 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.514      ;
; 34.407 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.514      ;
; 34.407 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.514      ;
; 34.407 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.514      ;
; 34.407 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.514      ;
; 34.407 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.514      ;
; 34.407 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.514      ;
; 34.414 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.358     ; 5.226      ;
; 34.527 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 5.439      ;
; 34.555 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.366      ;
; 34.555 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.366      ;
; 34.555 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.366      ;
; 34.555 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.366      ;
; 34.555 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.366      ;
; 34.555 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.366      ;
; 34.555 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.366      ;
; 34.555 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.366      ;
; 34.555 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.366      ;
; 34.555 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.366      ;
; 34.685 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.236      ;
; 34.685 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.236      ;
; 34.685 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.236      ;
; 34.685 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.236      ;
; 34.685 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.236      ;
; 34.685 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.236      ;
; 34.685 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.236      ;
; 34.685 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.236      ;
; 34.685 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.236      ;
; 34.685 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.236      ;
; 34.703 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.218      ;
; 34.703 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.218      ;
; 34.703 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.218      ;
; 34.703 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.218      ;
; 34.703 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.218      ;
; 34.703 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.218      ;
; 34.703 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.218      ;
; 34.703 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.218      ;
; 34.703 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.218      ;
; 34.703 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.218      ;
; 34.780 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.141      ;
; 34.780 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.141      ;
; 34.780 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.141      ;
; 34.780 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.141      ;
; 34.780 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.141      ;
; 34.780 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.141      ;
; 34.780 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.141      ;
; 34.780 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.141      ;
; 34.780 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.141      ;
; 34.780 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.141      ;
; 34.781 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.362     ; 4.855      ;
; 34.812 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.381     ; 4.805      ;
; 34.849 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.350     ; 4.799      ;
; 34.851 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.350     ; 4.797      ;
; 34.880 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.041      ;
; 34.880 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.041      ;
; 34.880 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.041      ;
; 34.880 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.041      ;
; 34.880 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.041      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.924 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 3.239      ;
; 46.947 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 3.214      ;
; 47.026 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 3.137      ;
; 47.055 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 3.108      ;
; 47.077 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 3.088      ;
; 47.083 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 3.079      ;
; 47.496 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.666      ;
; 47.859 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 2.304      ;
; 48.141 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 2.022      ;
; 48.295 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 1.866      ;
; 94.486 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.440      ;
; 94.486 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.440      ;
; 94.486 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.440      ;
; 94.486 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.440      ;
; 94.738 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.190      ;
; 94.738 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.190      ;
; 94.738 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.190      ;
; 94.738 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.190      ;
; 94.804 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.121      ;
; 94.804 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.121      ;
; 94.804 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.121      ;
; 94.804 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.121      ;
; 94.804 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.121      ;
; 94.804 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.121      ;
; 94.804 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.121      ;
; 94.804 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.121      ;
; 94.804 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.121      ;
; 94.804 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.121      ;
; 94.804 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.121      ;
; 94.804 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.121      ;
; 94.804 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.121      ;
; 94.804 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.121      ;
; 94.810 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.105      ;
; 94.810 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.105      ;
; 94.961 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.964      ;
; 94.961 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.964      ;
; 94.961 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.964      ;
; 94.961 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.964      ;
; 95.056 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.871      ;
; 95.056 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.871      ;
; 95.056 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.871      ;
; 95.056 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.871      ;
; 95.056 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.871      ;
; 95.056 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.871      ;
; 95.056 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.871      ;
; 95.056 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.871      ;
; 95.056 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.871      ;
; 95.056 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.871      ;
; 95.056 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.871      ;
; 95.056 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.871      ;
; 95.056 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.871      ;
; 95.056 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.871      ;
; 95.062 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.855      ;
; 95.062 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.855      ;
; 95.279 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.645      ;
; 95.279 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.645      ;
; 95.279 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.645      ;
; 95.279 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.645      ;
; 95.279 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.645      ;
; 95.279 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.645      ;
; 95.279 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.645      ;
; 95.279 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.645      ;
; 95.279 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.645      ;
; 95.279 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.645      ;
; 95.279 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.645      ;
; 95.279 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.645      ;
; 95.279 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.645      ;
; 95.279 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.645      ;
; 95.285 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.629      ;
; 95.285 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.629      ;
; 95.470 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.451      ;
; 95.630 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.294      ;
; 95.630 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.294      ;
; 95.630 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.294      ;
; 95.630 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.294      ;
; 95.722 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.201      ;
; 95.807 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.116      ;
; 95.817 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.106      ;
; 95.817 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.106      ;
; 95.818 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.105      ;
; 95.823 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.100      ;
; 95.851 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.072      ;
; 95.858 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.065      ;
; 95.875 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.048      ;
; 95.935 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.995      ;
; 95.938 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.992      ;
; 95.943 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.987      ;
; 95.945 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.975      ;
; 95.945 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.985      ;
; 95.948 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.975      ;
; 95.948 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.975      ;
; 95.948 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.975      ;
; 95.948 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.975      ;
; 95.948 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.975      ;
; 95.948 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.975      ;
; 95.955 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.958      ;
; 95.955 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.958      ;
; 95.962 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.968      ;
; 95.963 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.967      ;
; 95.963 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.967      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.331 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|dbs_latent_16_reg_segment_0[4]                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 0.992      ;
; 0.332 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|dbs_latent_16_reg_segment_0[13]                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 0.993      ;
; 0.338 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[5]                                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 0.995      ;
; 0.339 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|dbs_latent_16_reg_segment_0[14]                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.000      ;
; 0.341 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[0]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.007      ;
; 0.343 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[6]                                                                                                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.013      ;
; 0.345 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[22]                                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.015      ;
; 0.347 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.004      ;
; 0.350 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|dbs_latent_16_reg_segment_0[8]                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.011      ;
; 0.351 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[26]                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.018      ;
; 0.352 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[24]                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.019      ;
; 0.355 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|dbs_latent_16_reg_segment_0[3]                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.016      ;
; 0.357 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[3]                                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.014      ;
; 0.358 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[9]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.030      ;
; 0.361 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.035      ;
; 0.364 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[22]                                                                                                                                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1ef1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.029      ;
; 0.365 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_data[1]                                                                                                                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.028      ;
; 0.365 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.022      ;
; 0.366 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[7]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.032      ;
; 0.366 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|dbs_latent_16_reg_segment_0[15]                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.027      ;
; 0.366 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.023      ;
; 0.367 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|dbs_latent_16_reg_segment_0[6]                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.028      ;
; 0.369 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[1]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.035      ;
; 0.369 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[10]                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.033      ;
; 0.369 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[25]                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.036      ;
; 0.371 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[3]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.037      ;
; 0.371 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[9]                                                                                                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.032      ;
; 0.375 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[14]                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.042      ;
; 0.375 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[6]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_address_reg0                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.035      ;
; 0.375 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|dbs_latent_16_reg_segment_0[9]                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.036      ;
; 0.376 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|dbs_latent_16_reg_segment_0[2]                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.037      ;
; 0.377 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp|counter13a[3]                                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~porta_address_reg0                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.045      ;
; 0.379 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.036      ;
; 0.381 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.055      ;
; 0.381 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[6]                                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.038      ;
; 0.382 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[15]                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.054      ;
; 0.386 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[12]                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.058      ;
; 0.387 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[4]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.053      ;
; 0.389 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[4]                                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.046      ;
; 0.390 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_address_reg0                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.050      ;
; 0.391 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[9]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_address_reg0                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.051      ;
; 0.392 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[6]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_address_reg0                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.054      ;
; 0.393 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[9]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_address_reg0                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.055      ;
; 0.393 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[27]                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.060      ;
; 0.395 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[5]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_address_reg0                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.057      ;
; 0.395 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|dbs_latent_16_reg_segment_0[12]                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.056      ;
; 0.397 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp|counter13a[4]                                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~porta_address_reg0                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.065      ;
; 0.400 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp|counter13a[2]                                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~porta_address_reg0                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.070      ;
; 0.400 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.036      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_state.100                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_state.100                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                                                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                                                                                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_read                                                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_read                                                                                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_active                                                                                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_active                                                                                                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_slavearbiterlockenable                                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_slavearbiterlockenable                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.037      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|last_cycle_cpu_instruction_master_granted_slave_onchip_ram_s1                                                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|last_cycle_cpu_instruction_master_granted_slave_onchip_ram_s1                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_share_counter[1]                                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_share_counter[1]                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_reg_firsttransfer                                                                                                                                                                                                                           ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_reg_firsttransfer                                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[1]                                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[1]                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_address[1]                                                                                                                     ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_address[1]                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[0]                                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[0]                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|present_state.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|present_state.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|present_state.STATE_2_READ_BUFFER                                                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|present_state.STATE_2_READ_BUFFER                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_instruction_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_instruction_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_slavearbiterlockenable                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_slavearbiterlockenable                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_data_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                                                 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_data_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter[1]                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter[1]                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter[2]                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter[2]                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_video_pixel_buffer_dma_0_avalon_pixel_dma_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_video_pixel_buffer_dma_0_avalon_pixel_dma_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_reg_firsttransfer                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_reg_firsttransfer                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_addend[1]                                                                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_addend[1]                                                                                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|pending_reads[0]                                                                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|pending_reads[0]                                                                                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|pending_reads[1]                                                                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|pending_reads[1]                                                                                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_rdv_counter[1]                                                                                                                 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_rdv_counter[1]                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable                                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module                                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|present_state.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|present_state.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2] ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[1]                                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[1]                                                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|probepresent                                                                                                                                                                                                 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|probepresent                                                                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd                                                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.428 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.694      ;
; 0.430 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.453 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.719      ;
; 0.460 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.726      ;
; 0.586 ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.853      ;
; 0.601 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.867      ;
; 0.613 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.878      ;
; 0.617 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.883      ;
; 0.637 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.903      ;
; 0.667 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.933      ;
; 0.671 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.937      ;
; 0.687 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.953      ;
; 0.742 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.008      ;
; 0.742 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.008      ;
; 0.791 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.057      ;
; 0.795 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.061      ;
; 0.798 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.064      ;
; 0.798 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.064      ;
; 0.967 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.233      ;
; 1.002 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.268      ;
; 1.004 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.270      ;
; 1.016 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.282      ;
; 1.019 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.285      ;
; 1.117 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.383      ;
; 1.118 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.384      ;
; 1.165 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.431      ;
; 1.171 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.437      ;
; 1.178 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.444      ;
; 1.187 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.453      ;
; 1.199 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.465      ;
; 1.604 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.870      ;
; 1.717 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.983      ;
; 2.054 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.320      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                   ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.431 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.698      ;
; 0.436 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.439 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.705      ;
; 0.440 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.705      ;
; 0.442 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.707      ;
; 0.451 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.455 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.720      ;
; 0.474 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.740      ;
; 0.483 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.748      ;
; 0.556 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.821      ;
; 0.561 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.826      ;
; 0.564 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.830      ;
; 0.574 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.840      ;
; 0.575 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.841      ;
; 0.576 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.841      ;
; 0.576 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.576 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.579 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.844      ;
; 0.586 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.852      ;
; 0.590 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.852      ;
; 0.595 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.861      ;
; 0.598 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.864      ;
; 0.600 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.866      ;
; 0.602 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.867      ;
; 0.605 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.100                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.871      ;
; 0.610 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.875      ;
; 0.619 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.885      ;
; 0.621 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.886      ;
; 0.623 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.888      ;
; 0.624 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.889      ;
; 0.625 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.891      ;
; 0.632 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.897      ;
; 0.638 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.903      ;
; 0.638 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.904      ;
; 0.639 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.904      ;
; 0.640 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.905      ;
; 0.641 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.906      ;
; 0.641 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.906      ;
; 0.657 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.924      ;
; 0.661 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.926      ;
; 0.662 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.928      ;
; 0.664 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.930      ;
; 0.664 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.930      ;
; 0.678 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.944      ;
; 0.678 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.944      ;
; 0.678 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.944      ;
; 0.684 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.950      ;
; 0.684 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.950      ;
; 0.698 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.963      ;
; 0.706 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.972      ;
; 0.707 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.973      ;
; 0.730 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.995      ;
; 0.742 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.007      ;
; 0.763 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.029      ;
; 0.777 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.042      ;
; 0.783 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.048      ;
; 0.807 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.072      ;
; 0.807 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.072      ;
; 0.830 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.098      ;
; 0.833 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.098      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.405 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|s_mode                                                                                    ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|s_mode                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                            ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                            ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.669      ;
; 0.433 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[5] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                   ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[1]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                   ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_VS                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.696      ;
; 0.434 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[5]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.697      ;
; 0.435 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.699      ;
; 0.444 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                            ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.708      ;
; 0.446 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.709      ;
; 0.461 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.377      ; 1.060      ;
; 0.478 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.741      ;
; 0.482 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.745      ;
; 0.484 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.747      ;
; 0.529 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.793      ;
; 0.532 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.796      ;
; 0.533 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.797      ;
; 0.536 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.800      ;
; 0.537 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.801      ;
; 0.540 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.804      ;
; 0.541 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.805      ;
; 0.543 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.807      ;
; 0.546 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.809      ;
; 0.599 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                   ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[4]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.859      ;
; 0.603 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[6] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.867      ;
; 0.603 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[7]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.863      ;
; 0.603 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                   ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[7]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.866      ;
; 0.605 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                   ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[3]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.868      ;
; 0.607 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                   ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[5]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.867      ;
; 0.628 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                   ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[2]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.888      ;
; 0.643 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                            ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.907      ;
; 0.644 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                            ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.907      ;
; 0.645 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.907      ;
; 0.646 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.909      ;
; 0.655 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.917      ;
; 0.659 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.923      ;
; 0.659 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.922      ;
; 0.660 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.924      ;
; 0.660 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.923      ;
; 0.661 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.925      ;
; 0.661 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.925      ;
; 0.661 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.924      ;
; 0.661 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                  ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.924      ;
; 0.661 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                          ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|s_mode                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.925      ;
; 0.662 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.926      ;
; 0.662 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.926      ;
; 0.662 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.925      ;
; 0.663 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.926      ;
; 0.664 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.928      ;
; 0.664 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.928      ;
; 0.664 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.927      ;
; 0.666 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.929      ;
; 0.669 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                  ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.933      ;
; 0.670 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.358      ; 1.250      ;
; 0.670 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.932      ;
; 0.672 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.935      ;
; 0.677 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.940      ;
; 0.678 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.941      ;
; 0.679 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.943      ;
; 0.680 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.943      ;
; 0.682 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.945      ;
; 0.683 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.947      ;
; 0.686 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.949      ;
; 0.687 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.950      ;
; 0.734 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.358      ; 1.314      ;
; 0.754 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.358      ; 1.334      ;
; 0.759 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.024      ;
; 0.766 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.031      ;
; 0.772 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                   ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[6]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.032      ;
; 0.773 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.359      ; 1.354      ;
; 0.776 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.040      ;
; 0.777 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.039      ;
; 0.788 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.052      ;
; 0.790 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[3] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.055      ;
; 0.793 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.057      ;
; 0.794 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.059      ;
; 0.795 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.059      ;
; 0.796 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.061      ;
; 0.803 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.067      ;
; 0.804 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[4]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.064      ;
; 0.807 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[6]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.067      ;
; 0.807 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                   ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[0]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.067      ;
; 0.839 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.101      ;
; 0.871 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.135      ;
; 0.871 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                  ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_B[3]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 1.152      ;
; 0.871 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.135      ;
; 0.871 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.135      ;
; 0.893 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.157      ;
; 0.898 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.160      ;
; 0.899 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                  ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_B[7]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 1.180      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                        ; To Node                                                                                                                                                                                   ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.181      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.181      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 5.178      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 5.178      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 5.178      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 5.178      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.181      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.181      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.179      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.179      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 5.178      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 5.178      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.181      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.181      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.179      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.179      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 5.178      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 5.178      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 5.178      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 5.178      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.181      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.181      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.179      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.179      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 5.178      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 5.178      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.179      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.181      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.181      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.181      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.179      ;
; 4.727  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[15]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.179      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[16]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[17]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[18]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[19]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[20]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[21]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[22]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[23]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[24]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[25]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[26]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[27]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[28]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[29]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[30]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[31]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[0]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[1]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[2]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[3]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[4]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[5]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[6]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[7]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[8]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[9]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[10]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[11]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[12]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[13]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[14]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.317 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[15]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.231      ;
; 14.327 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 5.218      ;
; 14.327 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 5.218      ;
; 14.327 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 5.218      ;
; 14.327 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 5.218      ;
; 14.327 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 5.218      ;
; 14.327 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT21 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 5.218      ;
; 14.327 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 5.218      ;
; 14.327 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 5.218      ;
; 14.327 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 5.218      ;
; 14.327 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 5.218      ;
; 14.327 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 5.218      ;
; 14.327 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 5.218      ;
; 14.327 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 5.218      ;
; 14.327 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 5.218      ;
; 14.327 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 5.218      ;
; 14.327 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 5.218      ;
; 14.327 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 5.218      ;
; 14.327 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 5.218      ;
; 14.327 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 5.218      ;
; 14.327 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT18 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 5.218      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 16.187 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_out   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 20.000       ; -0.247     ; 3.564      ;
; 16.187 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_in_d1 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 20.000       ; -0.247     ; 3.564      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 17.970 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.658      ; 4.606      ;
; 17.970 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.658      ; 4.606      ;
; 18.477 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 1.441      ;
; 18.477 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 1.441      ;
; 18.477 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 1.441      ;
; 18.477 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 1.441      ;
; 18.477 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 1.441      ;
; 18.477 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 1.441      ;
; 18.477 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 1.441      ;
; 18.477 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 1.441      ;
; 18.477 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 1.441      ;
; 18.477 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 1.441      ;
; 18.477 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 1.441      ;
; 18.477 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.080     ; 1.441      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                     ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.680 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 1.481      ;
; 97.738 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.177      ;
; 98.048 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.871      ;
; 98.048 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.871      ;
; 98.048 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.871      ;
; 98.048 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.871      ;
; 98.048 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.871      ;
; 98.048 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.871      ;
; 98.048 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.871      ;
; 98.048 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.871      ;
; 98.048 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.871      ;
; 98.048 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.871      ;
; 98.133 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.787      ;
; 98.133 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.787      ;
; 98.133 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.787      ;
; 98.133 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.787      ;
; 98.133 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.787      ;
; 98.133 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.787      ;
; 98.133 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.787      ;
; 98.133 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.787      ;
; 98.194 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.726      ;
; 98.194 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.726      ;
; 98.194 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.726      ;
; 98.194 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.726      ;
; 98.279 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.641      ;
; 98.279 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.641      ;
; 98.512 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.407      ;
; 98.512 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.407      ;
; 98.512 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.407      ;
; 98.512 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.407      ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.769 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.257      ; 4.282      ;
; 0.769 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.257      ; 4.282      ;
; 1.025 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.291      ;
; 1.025 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.291      ;
; 1.025 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.291      ;
; 1.025 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.291      ;
; 1.025 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.291      ;
; 1.025 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.291      ;
; 1.025 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.291      ;
; 1.025 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.291      ;
; 1.025 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.291      ;
; 1.025 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.291      ;
; 1.025 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.291      ;
; 1.025 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.080      ; 1.291      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                      ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.002  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.267      ;
; 1.002  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.267      ;
; 1.002  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.267      ;
; 1.002  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.267      ;
; 1.227  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.493      ;
; 1.227  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.493      ;
; 1.357  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.624      ;
; 1.357  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.624      ;
; 1.357  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.624      ;
; 1.357  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.624      ;
; 1.417  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.683      ;
; 1.417  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.683      ;
; 1.417  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.683      ;
; 1.417  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.683      ;
; 1.417  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.683      ;
; 1.417  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.683      ;
; 1.417  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.683      ;
; 1.417  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.683      ;
; 1.472  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.737      ;
; 1.472  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.737      ;
; 1.472  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.737      ;
; 1.472  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.737      ;
; 1.472  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.737      ;
; 1.472  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.737      ;
; 1.472  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.737      ;
; 1.472  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.737      ;
; 1.472  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.737      ;
; 1.472  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.737      ;
; 1.769  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.031      ;
; 50.778 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.326      ; 1.310      ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.999 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_out   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.143      ; 3.348      ;
; 2.999 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_in_d1 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.143      ; 3.348      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 3.122 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest                          ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 3.348      ;
; 3.122 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest                          ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_in_d1 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 3.348      ;
; 4.564 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[9]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 4.918      ;
; 4.564 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[10]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 4.918      ;
; 4.564 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_read                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 4.918      ;
; 4.564 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 4.918      ;
; 4.564 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.913      ;
; 4.564 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[7]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 4.918      ;
; 4.564 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.913      ;
; 4.564 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_byte_en[1]                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 4.909      ;
; 4.564 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[8]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 4.918      ;
; 4.564 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_stall                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.913      ;
; 4.564 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[4]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 4.909      ;
; 4.564 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_starting                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.913      ;
; 4.564 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ctrl_st_bypass                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.913      ;
; 4.564 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src1[4]                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 4.909      ;
; 4.564 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_offset[0]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 4.914      ;
; 4.564 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_offset[1]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 4.914      ;
; 4.564 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_offset[2]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 4.914      ;
; 4.564 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[9]                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 4.914      ;
; 4.564 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[9]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 4.914      ;
; 4.564 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[9]                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 4.914      ;
; 4.564 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_dp_offset[0]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 4.909      ;
; 4.564 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_dp_offset[1]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 4.909      ;
; 4.564 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_dp_offset[2]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 4.909      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 4.915      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 4.913      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_latency_counter                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 4.913      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[10]                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 4.913      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[11]                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 4.913      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_byteenable[1]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 4.916      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_byteenable[3]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 4.916      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_byteenable[2]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 4.916      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_byteenable[0]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 4.916      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_tag[10]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 4.912      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_line_field[0]                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 4.912      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_line_field[3]                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 4.912      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_line_field[2]                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 4.912      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_line_field[1]                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 4.912      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_offset_field[1]                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.914      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_offset_field[0]                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.914      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_byte_field[1]                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 4.916      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_offset_field[2]                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.914      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_line_field[4]                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 4.912      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[0]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 4.912      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[1]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 4.912      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_line_field[5]                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 4.912      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_addr_cnt[3]                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 4.913      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_rd_data_starting                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 4.906      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_data_first                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 4.915      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_wr_active                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 4.915      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_line[0]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 4.917      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_line[3]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 4.912      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_line[2]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 4.912      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_line[1]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 4.917      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_line[4]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 4.917      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_tag[1]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 4.912      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_line[5]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 4.916      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_mem_byte_en[1]                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 4.913      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_byte_en[3]                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 4.915      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_active                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 4.915      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wr_data_cnt[3]                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 4.915      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_byte_en[2]                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 4.915      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_mem_byte_en[2]                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 4.913      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_byte_en[0]                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 4.915      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_mem_byte_en[0]                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 4.913      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_active                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 4.918      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ctrl_ld_st_bypass                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 4.914      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[5]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 4.917      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[8]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 4.917      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[7]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 4.917      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[6]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 4.917      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[1]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 4.903      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[9]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 4.917      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[11]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 4.917      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_alu_result[11]                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.905      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_alu_result[12]                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 4.897      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[12]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 4.897      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_alu_result[10]                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 4.902      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[10]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 4.917      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_valid                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 4.911      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_st_bypass_delayed_started                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 4.913      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ld_bypass_delayed_started                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 4.918      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_has_started                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 4.918      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|E_src1[22]                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 4.896      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_data_starting                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 4.915      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[3]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 4.909      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[2]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 4.909      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_alu_result[17]                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 4.910      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[17]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 4.917      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[16]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 4.903      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_alu_result[16]                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 4.903      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[14]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 4.917      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[13]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 4.917      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[15]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 4.917      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_addr_cnt[2]                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 4.913      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_addr_cnt[1]                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 4.913      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_addr_cnt[0]                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 4.913      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_initial_offset[0]                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.140      ; 4.891      ;
; 4.565 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ctrl_dc_addr_wb_inv                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 4.911      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                                 ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[0]                                                                                                                              ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[10]                                                                                                                             ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[11]                                                                                                                             ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[12]                                                                                                                             ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[13]                                                                                                                             ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[14]                                                                                                                             ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[15]                                                                                                                             ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[1]                                                                                                                              ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[2]                                                                                                                              ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[3]                                                                                                                              ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[4]                                                                                                                              ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[5]                                                                                                                              ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[6]                                                                                                                              ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[7]                                                                                                                              ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[8]                                                                                                                              ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[9]                                                                                                                              ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT18 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT19 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT20 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT21 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT22 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT23 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT24 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT25 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT26 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT27 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT28 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT29 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT30 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT31 ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ;
; 9.612 ; 9.963        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[16]                                                                                                                             ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[17]                                                                                                                             ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[18]                                                                                                                             ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[19]                                                                                                                             ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[20]                                                                                                                             ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[21]                                                                                                                             ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[22]                                                                                                                             ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[23]                                                                                                                             ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[24]                                                                                                                             ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[25]                                                                                                                             ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[26]                                                                                                                             ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[27]                                                                                                                             ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[28]                                                                                                                             ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[29]                                                                                                                             ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[30]                                                                                                                             ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[31]                                                                                                                             ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[0]                                                                                                                              ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[10]                                                                                                                             ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[11]                                                                                                                             ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[12]                                                                                                                             ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[13]                                                                                                                             ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[14]                                                                                                                             ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[15]                                                                                                                             ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[1]                                                                                                                              ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[2]                                                                                                                              ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[3]                                                                                                                              ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[4]                                                                                                                              ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[5]                                                                                                                              ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[6]                                                                                                                              ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[7]                                                                                                                              ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[8]                                                                                                                              ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[9]                                                                                                                              ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 9.621 ; 9.972        ; 0.351          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ;
; 9.682  ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ;
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                                                                   ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                              ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                              ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout                                                                                                    ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                                                                     ;
; 9.833  ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                                                                       ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register|clk                                                    ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|readdata[0]|clk                                                                                                                                                   ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read_done|clk                                                                                                                     ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read|clk                                                                                                                          ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.001|clk                                                                                                                     ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.100|clk                                                                                                                     ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_write_done|clk                                                                                                                    ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_address|clk                                                                                                                                  ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|read_request_edge_to_pulse|data_in_d1|clk                                                                                                           ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|slave_readdata_p1[0]|clk                                                                                                                            ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|din_s1|clk                                                                                                             ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|dreg[0]|clk                                                                                                            ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|din_s1|clk                                                                                                             ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|dreg[0]|clk                                                                                                            ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|write_request_edge_to_pulse|data_in_d1|clk                                                                                                          ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_in_d1|clk                                                                                                                         ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_out|clk                                                                                                                           ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]                                                                                                            ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ;
; 9.908  ; 10.128       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ;
; 9.909  ; 10.129       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                                                   ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]                                                                                                            ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register|clk                                                    ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read_done|clk                                                                                                                     ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read|clk                                                                                                                          ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.001|clk                                                                                                                     ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.100|clk                                                                                                                     ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_write_done|clk                                                                                                                    ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_address|clk                                                                                                                                  ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|read_request_edge_to_pulse|data_in_d1|clk                                                                                                           ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|slave_readdata_p1[0]|clk                                                                                                                            ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|din_s1|clk                                                                                                             ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|dreg[0]|clk                                                                                                            ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|din_s1|clk                                                                                                             ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|dreg[0]|clk                                                                                                            ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|write_request_edge_to_pulse|data_in_d1|clk                                                                                                          ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_in_d1|clk                                                                                                                         ;
; 10.164 ; 10.164       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_out|clk                                                                                                                           ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|readdata[0]|clk                                                                                                                                                   ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                                                                     ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                                                                       ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                              ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                              ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout                                                                                                    ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                                                                   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                                                           ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                 ; Clock Edge ; Target                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_BLANK                                                                                 ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_B[0]                                                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_B[1]                                                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_B[2]                                                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_B[3]                                                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_B[4]                                                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_B[5]                                                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_B[6]                                                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_B[7]                                                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[0]                                                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[1]                                                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[2]                                                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[3]                                                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[5]                                                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[1]                                                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[3]                                                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[7]                                                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                 ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                 ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                 ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                 ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                   ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[5] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[4]                                                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[6]                                                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[7]                                                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[0]                                                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[2]                                                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[4]                                                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[5]                                                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[6]                                                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[2] ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[3] ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[4] ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[6] ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_in_d1             ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_out               ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_HS                                                                                    ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                              ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                              ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                    ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                 ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                 ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                 ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                 ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_VS                                                                                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                            ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                             ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                              ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                              ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                              ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                              ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.548 ; 49.768       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                     ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                     ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                     ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                     ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                     ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                     ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                     ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                     ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                     ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                                      ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                 ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                 ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                 ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                 ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                 ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                 ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]                                                        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]                                                        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]                                                        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[8]                                                        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]                                                        ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                            ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                            ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                            ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                            ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                            ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                 ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                 ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                 ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                 ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                     ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                            ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                    ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                      ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                      ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                        ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                        ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                        ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                               ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                               ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.603 ; 49.791       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.604 ; 49.792       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.025 ; 4.134 ; Rise       ; altera_reserved_tck                                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 7.740 ; 7.873 ; Rise       ; altera_reserved_tck                                                                   ;
; SRAM_DQ[*]          ; CLOCK_50            ; 6.601 ; 7.251 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.197 ; 6.798 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 6.556 ; 7.164 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 6.206 ; 6.797 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 6.272 ; 6.879 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 6.087 ; 6.688 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 6.174 ; 6.790 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 6.270 ; 6.903 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 6.383 ; 6.957 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 6.256 ; 6.781 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.845 ; 6.382 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 6.549 ; 7.076 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 6.249 ; 6.815 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 6.432 ; 7.003 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 6.317 ; 6.950 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 6.184 ; 6.781 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 6.601 ; 7.251 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.633 ; -0.715 ; Rise       ; altera_reserved_tck                                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -2.232 ; -2.366 ; Rise       ; altera_reserved_tck                                                                   ;
; SRAM_DQ[*]          ; CLOCK_50            ; -4.987 ; -5.506 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -5.319 ; -5.905 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -5.663 ; -6.255 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -5.327 ; -5.904 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -5.391 ; -5.983 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -5.212 ; -5.798 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -5.296 ; -5.898 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -5.389 ; -6.006 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -5.497 ; -6.057 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -5.381 ; -5.888 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -4.987 ; -5.506 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -5.661 ; -6.171 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -5.375 ; -5.922 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -5.548 ; -6.099 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -5.435 ; -6.051 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -5.306 ; -5.888 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -5.705 ; -6.338 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 15.170 ; 15.776 ; Fall       ; altera_reserved_tck                                                                   ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 11.006 ; 10.512 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 6.018  ; 6.057  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 10.388 ; 10.139 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 6.935  ; 6.909  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 6.263  ; 6.328  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 7.229  ; 7.431  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 6.186  ; 6.253  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 8.328  ; 8.280  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 8.350  ; 8.331  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 6.895  ; 6.917  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 9.639  ; 9.198  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 8.294  ; 8.455  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 8.828  ; 8.814  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 10.109 ; 9.773  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 7.459  ; 7.364  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 7.779  ; 7.669  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 11.006 ; 10.512 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 8.164  ; 8.023  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 6.226  ; 6.310  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 10.261 ; 10.014 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 10.409 ; 10.118 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 8.685  ; 8.522  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 8.482  ; 8.247  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.058  ; 6.092  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 6.711  ; 6.776  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 7.170  ; 7.137  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 6.369  ; 6.405  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 7.043  ; 7.121  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 6.689  ; 6.633  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.904  ; 5.981  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 7.711  ; 7.689  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 8.482  ; 8.247  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 6.754  ; 6.854  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 7.040  ; 6.834  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 7.101  ; 6.888  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 7.919  ; 7.694  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 5.693  ; 5.689  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 6.340  ; 6.251  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 6.037  ; 5.993  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 10.519 ; 10.241 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 7.411  ; 7.356  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 8.561  ; 8.585  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 8.345  ; 8.143  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 25.378 ; 25.328 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 24.585 ; 24.497 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 24.324 ; 24.260 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 25.083 ; 25.016 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 24.871 ; 24.756 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 24.872 ; 24.762 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 25.378 ; 25.328 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 25.091 ; 25.029 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 25.337 ; 25.279 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 24.693 ; 24.590 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.808 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 26.065 ; 25.973 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 25.782 ; 25.671 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 24.798 ; 24.741 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 25.156 ; 25.090 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 24.951 ; 24.827 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 25.427 ; 25.352 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 26.065 ; 25.973 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 25.614 ; 25.492 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 25.633 ; 25.501 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 24.804 ; 24.688 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 26.219 ; 26.100 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 24.430 ; 24.349 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 24.918 ; 24.844 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 24.884 ; 24.793 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 25.107 ; 24.988 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 25.766 ; 25.678 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 25.682 ; 25.607 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 26.219 ; 26.100 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 25.723 ; 25.644 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 25.995 ; 25.974 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.660 ;        ; Fall       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.726 ; 13.330 ; Fall       ; altera_reserved_tck                                                                   ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 5.334  ; 5.367  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 5.334  ; 5.367  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 9.529  ; 9.285  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 6.216  ; 6.186  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 5.569  ; 5.627  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 6.497  ; 6.688  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 5.496  ; 5.556  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 7.553  ; 7.502  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 7.573  ; 7.552  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 6.177  ; 6.194  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 8.888  ; 8.448  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 7.521  ; 7.672  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 8.033  ; 8.016  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 9.341  ; 9.002  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 6.720  ; 6.625  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 7.026  ; 6.916  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 10.205 ; 9.714  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 7.395  ; 7.255  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 5.533  ; 5.609  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 9.407  ; 9.165  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 9.627  ; 9.331  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 7.895  ; 7.734  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 5.024  ; 5.016  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 5.374  ; 5.403  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 6.000  ; 6.058  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 6.442  ; 6.406  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 5.672  ; 5.703  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 6.319  ; 6.390  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.979  ; 5.922  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.226  ; 5.296  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 6.961  ; 6.935  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 7.702  ; 7.472  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 6.042  ; 6.135  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 6.318  ; 6.116  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 6.377  ; 6.168  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 7.161  ; 6.941  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 5.024  ; 5.016  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.645  ; 5.555  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.354  ; 5.307  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 9.655  ; 9.384  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 6.672  ; 6.616  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 7.777  ; 7.796  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 7.568  ; 7.370  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 23.709 ; 23.643 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 23.959 ; 23.870 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 23.709 ; 23.643 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 24.436 ; 24.368 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 24.234 ; 24.119 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 24.235 ; 24.124 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 24.719 ; 24.668 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 24.443 ; 24.380 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 24.680 ; 24.621 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 24.061 ; 23.957 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.263 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 24.161 ; 24.103 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 25.107 ; 24.996 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 24.161 ; 24.103 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 24.506 ; 24.438 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 24.308 ; 24.185 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 24.768 ; 24.691 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 25.380 ; 25.287 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 24.946 ; 24.825 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 24.965 ; 24.835 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 24.167 ; 24.051 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 23.809 ; 23.727 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 23.809 ; 23.727 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 24.277 ; 24.202 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 24.246 ; 24.155 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 24.458 ; 24.340 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 25.092 ; 25.003 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 25.012 ; 24.936 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 25.527 ; 25.409 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 25.050 ; 24.970 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 25.313 ; 25.289 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.117 ;        ; Fall       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                            ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.857 ; 5.712 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.403 ; 6.250 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.631 ; 6.478 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.936 ; 5.783 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.936 ; 5.783 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.365 ; 6.212 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.374 ; 6.221 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.374 ; 6.221 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.643 ; 6.490 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.160 ; 6.015 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.857 ; 5.712 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.521 ; 6.376 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.527 ; 6.382 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.546 ; 6.401 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.612 ; 6.459 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.365 ; 6.212 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.612 ; 6.459 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                    ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.188 ; 5.043 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.678 ; 5.525 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.896 ; 5.743 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.229 ; 5.076 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.229 ; 5.076 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.641 ; 5.488 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.650 ; 5.497 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.650 ; 5.497 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.908 ; 5.755 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.478 ; 5.333 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.188 ; 5.043 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.825 ; 5.680 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.831 ; 5.686 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.849 ; 5.704 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.878 ; 5.725 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.641 ; 5.488 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.878 ; 5.725 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                   ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.864     ; 6.009     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.392     ; 6.545     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.607     ; 6.760     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.972     ; 6.125     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.972     ; 6.125     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.356     ; 6.509     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.348     ; 6.501     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.348     ; 6.501     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.707     ; 6.860     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.161     ; 6.306     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.864     ; 6.009     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.517     ; 6.662     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.523     ; 6.668     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.571     ; 6.716     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.587     ; 6.740     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.356     ; 6.509     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.587     ; 6.740     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.189     ; 5.334     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.661     ; 5.814     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.867     ; 6.020     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.257     ; 5.410     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.257     ; 5.410     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.626     ; 5.779     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.619     ; 5.772     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.619     ; 5.772     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.964     ; 6.117     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.474     ; 5.619     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.189     ; 5.334     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.815     ; 5.960     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.821     ; 5.966     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.867     ; 6.012     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.849     ; 6.002     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.626     ; 5.779     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.849     ; 6.002     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.940 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                         ; Synchronization Node                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[7]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[4]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[5]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[6]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[3]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[2]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[1]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[0]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[0]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[1]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[3]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[5]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[6]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[2]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[4]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[7]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 33.940                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1    ;                        ;              ;                  ; 18.796       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]   ;                        ;              ;                  ; 15.144       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 34.490                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1    ;                        ;              ;                  ; 18.763       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]   ;                        ;              ;                  ; 15.727       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 37.537                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1    ;                        ;              ;                  ; 19.131       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]   ;                        ;              ;                  ; 18.406       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 37.663                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1   ;                        ;              ;                  ; 18.949       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]  ;                        ;              ;                  ; 18.714       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                        ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                               ; 38.080                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 18.965       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.115       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                        ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                               ; 38.246                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.129       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.117       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 54.876                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[7] ;                        ;              ;                  ; 18.579       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[7] ;                        ;              ;                  ; 18.600       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 17.697       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 55.616                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[4] ;                        ;              ;                  ; 18.970       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[4] ;                        ;              ;                  ; 18.757       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 17.889       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 55.786                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[5] ;                        ;              ;                  ; 19.133       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[5] ;                        ;              ;                  ; 18.953       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 17.700       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 55.962                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[6] ;                        ;              ;                  ; 18.969       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[6] ;                        ;              ;                  ; 18.967       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 18.026       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.036                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[3] ;                        ;              ;                  ; 18.663       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[3] ;                        ;              ;                  ; 18.968       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 18.405       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.402                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[2] ;                        ;              ;                  ; 19.132       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[2] ;                        ;              ;                  ; 18.674       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 18.596       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.665                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[1] ;                        ;              ;                  ; 19.131       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[1] ;                        ;              ;                  ; 18.772       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 18.762       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.866                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[0] ;                        ;              ;                  ; 19.131       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[0] ;                        ;              ;                  ; 18.767       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 18.968       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 112.703                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 38.813       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 37.248       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.642       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 112.913                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 38.811       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 37.460       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.642       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.041                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 38.787       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 37.612       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.642       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.185                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 39.132       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 37.293       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.760       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.408                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 38.952       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 37.696       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.760       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.553                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 38.784       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 38.127       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.642       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.668                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 38.581       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 38.327       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.760       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.698                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 38.780       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 38.158       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.760       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                     ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                        ; 197.027                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.128       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 97.899       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                           ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                         ; 197.424                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.130       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.294       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                    ;
+------------+-----------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                            ; Note                                                          ;
+------------+-----------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 84.63 MHz  ; 84.63 MHz       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;                                                               ;
; 163.29 MHz ; 163.29 MHz      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;                                                               ;
; 182.02 MHz ; 182.02 MHz      ; altera_reserved_tck                                                                   ;                                                               ;
; 423.37 MHz ; 250.0 MHz       ; CLOCK_50                                                                              ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                             ;
+---------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                 ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------+--------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.671  ; 0.000         ;
; CLOCK_50                                                                              ; 17.638 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 33.876 ; 0.000         ;
; altera_reserved_tck                                                                   ; 47.253 ; 0.000         ;
+---------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                             ;
+---------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                 ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------+-------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.336 ; 0.000         ;
; CLOCK_50                                                                              ; 0.354 ; 0.000         ;
; altera_reserved_tck                                                                   ; 0.354 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.357 ; 0.000         ;
+---------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                          ;
+---------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                 ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------+--------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 5.216  ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 16.463 ; 0.000         ;
; CLOCK_50                                                                              ; 17.952 ; 0.000         ;
; altera_reserved_tck                                                                   ; 48.907 ; 0.000         ;
+---------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                          ;
+---------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                 ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                              ; 0.753 ; 0.000         ;
; altera_reserved_tck                                                                   ; 0.905 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 2.690 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 2.799 ; 0.000         ;
+---------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                               ;
+---------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                 ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------+--------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.634  ; 0.000         ;
; CLOCK_50                                                                              ; 9.690  ; 0.000         ;
; CLOCK2_50                                                                             ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                             ; 16.000 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.708 ; 0.000         ;
; altera_reserved_tck                                                                   ; 49.478 ; 0.000         ;
+---------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 6.671 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[14]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.232      ;
; 6.737 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[21]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.166      ;
; 6.842 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[2]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 3.066      ;
; 6.948 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[21]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.956      ;
; 7.097 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[14]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.806      ;
; 7.108 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[2]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.800      ;
; 7.175 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot[10]        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.778      ;
; 7.188 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[10]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.716      ;
; 7.235 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[13]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 2.659      ;
; 7.274 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[29]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.629      ;
; 7.291 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[16]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.612      ;
; 7.305 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[16]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.598      ;
; 7.343 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.548      ;
; 7.363 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[9]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.541      ;
; 7.385 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[21]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.518      ;
; 7.395 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.497      ;
; 7.416 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.475      ;
; 7.454 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[10]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.450      ;
; 7.481 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[29]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.422      ;
; 7.490 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[2]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.418      ;
; 7.503 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[15]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 2.392      ;
; 7.529 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[14]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.374      ;
; 7.534 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.357      ;
; 7.559 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[27]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.345      ;
; 7.560 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[27]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.344      ;
; 7.572 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[18]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.331      ;
; 7.584 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[25]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.319      ;
; 7.593 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[12]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.310      ;
; 7.601 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.290      ;
; 7.637 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.254      ;
; 7.640 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[4]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.268      ;
; 7.641 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.250      ;
; 7.650 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.241      ;
; 7.655 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[18]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.248      ;
; 7.661 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.230      ;
; 7.662 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.229      ;
; 7.670 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[13]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 2.224      ;
; 7.694 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.197      ;
; 7.696 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.195      ;
; 7.696 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.195      ;
; 7.696 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.195      ;
; 7.712 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[13]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 2.182      ;
; 7.718 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.173      ;
; 7.718 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.173      ;
; 7.718 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.173      ;
; 7.718 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.173      ;
; 7.718 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.173      ;
; 7.718 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.173      ;
; 7.718 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.173      ;
; 7.718 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.173      ;
; 7.718 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.173      ;
; 7.718 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.173      ;
; 7.718 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.173      ;
; 7.718 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.173      ;
; 7.719 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.172      ;
; 7.726 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.166      ;
; 7.756 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[2]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.152      ;
; 7.757 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[17]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 2.138      ;
; 7.766 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[5]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.142      ;
; 7.768 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[16]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.135      ;
; 7.769 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[12]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.134      ;
; 7.777 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[14]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.126      ;
; 7.779 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.112      ;
; 7.780 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[30]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.129      ;
; 7.782 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.109      ;
; 7.784 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[28]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.125      ;
; 7.786 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[16]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.117      ;
; 7.787 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[6]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.121      ;
; 7.788 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.103      ;
; 7.790 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[1]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.118      ;
; 7.791 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.100      ;
; 7.795 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[6]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.113      ;
; 7.800 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.091      ;
; 7.802 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[19]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.102      ;
; 7.803 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[0]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.106      ;
; 7.807 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.084      ;
; 7.809 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[4]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.099      ;
; 7.810 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[1]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.098      ;
; 7.813 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[5]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 2.095      ;
; 7.814 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[8]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.090      ;
; 7.818 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.073      ;
; 7.819 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[11]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 2.076      ;
; 7.825 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[8]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.079      ;
; 7.832 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[3]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.077      ;
; 7.833 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[20]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.076      ;
; 7.834 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[30]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.075      ;
; 7.849 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[31]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.055      ;
; 7.854 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.037      ;
; 7.857 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[24]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.052      ;
; 7.860 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 2.031      ;
; 7.881 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.011      ;
; 7.881 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[26]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.028      ;
; 7.887 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[24]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.022      ;
; 7.888 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 2.004      ;
; 7.893 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 1.999      ;
; 7.896 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 1.996      ;
; 7.897 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[21]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.006      ;
; 7.944 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[0]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 1.965      ;
; 7.947 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[15]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 1.948      ;
; 7.952 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[7]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 1.957      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.638 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.289      ;
; 17.959 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.968      ;
; 18.019 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.908      ;
; 18.416 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.511      ;
; 18.451 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.476      ;
; 18.478 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.449      ;
; 18.488 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.439      ;
; 18.490 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.437      ;
; 18.490 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.437      ;
; 18.534 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.393      ;
; 18.558 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.369      ;
; 18.567 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.360      ;
; 18.571 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.356      ;
; 18.587 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.340      ;
; 18.647 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.280      ;
; 18.829 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.098      ;
; 18.829 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.098      ;
; 18.831 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.096      ;
; 18.874 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.053      ;
; 18.898 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.029      ;
; 18.905 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.022      ;
; 18.908 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.019      ;
; 18.926 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.001      ;
; 18.927 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.000      ;
; 18.945 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.982      ;
; 19.019 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.908      ;
; 19.042 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.885      ;
; 19.050 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.877      ;
; 19.096 ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 0.832      ;
; 19.152 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.775      ;
; 19.168 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.759      ;
; 19.216 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.711      ;
; 19.219 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.708      ;
; 19.244 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.683      ;
; 19.244 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.683      ;
; 19.244 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.683      ;
; 19.268 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.659      ;
; 19.268 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 0.659      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                     ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 33.876 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.789      ;
; 34.147 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.518      ;
; 34.150 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.515      ;
; 34.364 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.314     ; 5.321      ;
; 34.430 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.332     ; 5.237      ;
; 34.430 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.332     ; 5.237      ;
; 34.541 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.314     ; 5.144      ;
; 34.541 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.314     ; 5.144      ;
; 34.541 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.314     ; 5.144      ;
; 34.541 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.314     ; 5.144      ;
; 34.541 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.314     ; 5.144      ;
; 34.541 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.314     ; 5.144      ;
; 34.541 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.314     ; 5.144      ;
; 34.541 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.314     ; 5.144      ;
; 34.541 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.314     ; 5.144      ;
; 34.541 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.314     ; 5.144      ;
; 34.582 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.314     ; 5.103      ;
; 34.585 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.314     ; 5.100      ;
; 34.698 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.317     ; 4.984      ;
; 34.791 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.139      ;
; 34.791 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.139      ;
; 34.791 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.139      ;
; 34.791 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.139      ;
; 34.791 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.139      ;
; 34.791 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.139      ;
; 34.791 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.139      ;
; 34.791 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.139      ;
; 34.791 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.139      ;
; 34.791 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.139      ;
; 34.835 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.095      ;
; 34.835 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.095      ;
; 34.835 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.095      ;
; 34.835 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.095      ;
; 34.835 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.095      ;
; 34.835 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.095      ;
; 34.835 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.095      ;
; 34.835 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.095      ;
; 34.835 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.095      ;
; 34.835 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.095      ;
; 34.869 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.061      ;
; 34.869 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.061      ;
; 34.869 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.061      ;
; 34.869 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.061      ;
; 34.869 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.061      ;
; 34.869 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.061      ;
; 34.869 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.061      ;
; 34.869 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.061      ;
; 34.869 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.061      ;
; 34.869 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.061      ;
; 34.941 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.314     ; 4.744      ;
; 35.008 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.922      ;
; 35.008 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.922      ;
; 35.008 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.922      ;
; 35.008 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.922      ;
; 35.008 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.922      ;
; 35.008 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.922      ;
; 35.008 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.922      ;
; 35.008 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.922      ;
; 35.008 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.922      ;
; 35.008 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.922      ;
; 35.041 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 4.925      ;
; 35.099 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.831      ;
; 35.099 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.831      ;
; 35.099 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.831      ;
; 35.099 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.831      ;
; 35.099 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.831      ;
; 35.099 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.831      ;
; 35.099 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.831      ;
; 35.099 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.831      ;
; 35.099 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.831      ;
; 35.099 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.831      ;
; 35.131 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.799      ;
; 35.131 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.799      ;
; 35.131 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.799      ;
; 35.131 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.799      ;
; 35.131 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.799      ;
; 35.131 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.799      ;
; 35.131 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.799      ;
; 35.131 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.799      ;
; 35.131 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.799      ;
; 35.131 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.799      ;
; 35.218 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.712      ;
; 35.218 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.712      ;
; 35.218 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.712      ;
; 35.218 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.712      ;
; 35.218 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.712      ;
; 35.218 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.712      ;
; 35.218 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.712      ;
; 35.218 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.712      ;
; 35.218 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.712      ;
; 35.218 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.712      ;
; 35.259 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.338     ; 4.402      ;
; 35.265 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.317     ; 4.417      ;
; 35.313 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.617      ;
; 35.313 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.617      ;
; 35.313 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.617      ;
; 35.313 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.617      ;
; 35.313 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.617      ;
; 35.313 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.617      ;
; 35.313 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.617      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.253 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.989      ;
; 47.299 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.946      ;
; 47.397 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.848      ;
; 47.416 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.829      ;
; 47.432 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 2.815      ;
; 47.435 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.808      ;
; 47.807 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.436      ;
; 48.102 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.143      ;
; 48.414 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 1.831      ;
; 48.556 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.686      ;
; 94.933 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.001      ;
; 94.933 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.001      ;
; 94.933 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.001      ;
; 94.933 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.001      ;
; 95.160 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.776      ;
; 95.160 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.776      ;
; 95.160 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.776      ;
; 95.160 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.776      ;
; 95.232 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.692      ;
; 95.232 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.692      ;
; 95.233 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.700      ;
; 95.233 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.700      ;
; 95.233 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.700      ;
; 95.233 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.700      ;
; 95.233 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.700      ;
; 95.233 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.700      ;
; 95.233 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.700      ;
; 95.233 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.700      ;
; 95.233 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.700      ;
; 95.233 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.700      ;
; 95.233 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.700      ;
; 95.233 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.700      ;
; 95.233 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.700      ;
; 95.233 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.700      ;
; 95.407 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.525      ;
; 95.407 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.525      ;
; 95.407 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.525      ;
; 95.407 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.525      ;
; 95.459 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.467      ;
; 95.459 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.467      ;
; 95.460 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.475      ;
; 95.460 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.475      ;
; 95.460 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.475      ;
; 95.460 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.475      ;
; 95.460 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.475      ;
; 95.460 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.475      ;
; 95.460 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.475      ;
; 95.460 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.475      ;
; 95.460 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.475      ;
; 95.460 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.475      ;
; 95.460 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.475      ;
; 95.460 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.475      ;
; 95.460 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.475      ;
; 95.460 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.475      ;
; 95.672 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.259      ;
; 95.672 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.259      ;
; 95.672 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.259      ;
; 95.672 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.259      ;
; 95.672 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.259      ;
; 95.672 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.259      ;
; 95.672 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.259      ;
; 95.672 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.259      ;
; 95.672 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.259      ;
; 95.672 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.259      ;
; 95.672 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.259      ;
; 95.672 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.259      ;
; 95.672 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.259      ;
; 95.672 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.259      ;
; 95.678 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.244      ;
; 95.678 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.244      ;
; 95.874 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.056      ;
; 95.962 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.969      ;
; 95.962 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.969      ;
; 95.962 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.969      ;
; 95.962 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.969      ;
; 96.101 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.831      ;
; 96.160 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.770      ;
; 96.166 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.764      ;
; 96.167 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.763      ;
; 96.169 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.761      ;
; 96.171 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.759      ;
; 96.192 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.738      ;
; 96.199 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.731      ;
; 96.223 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.707      ;
; 96.262 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.659      ;
; 96.262 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.659      ;
; 96.262 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.668      ;
; 96.262 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.668      ;
; 96.262 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.668      ;
; 96.262 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.668      ;
; 96.262 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.668      ;
; 96.262 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.668      ;
; 96.299 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.640      ;
; 96.302 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.637      ;
; 96.302 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.637      ;
; 96.304 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.635      ;
; 96.322 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.608      ;
; 96.322 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.606      ;
; 96.339 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.590      ;
; 96.339 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.590      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.336 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[22]                                                                                                                                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1ef1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.931      ;
; 0.337 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_data[1]                                                                                                                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.931      ;
; 0.339 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[5]                                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.928      ;
; 0.340 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|dbs_latent_16_reg_segment_0[13]                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.933      ;
; 0.340 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[6]                                                                                                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.942      ;
; 0.341 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|dbs_latent_16_reg_segment_0[4]                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.934      ;
; 0.345 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.934      ;
; 0.349 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|dbs_latent_16_reg_segment_0[14]                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.942      ;
; 0.352 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[0]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.949      ;
; 0.352 ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_slavearbiterlockenable                                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_slavearbiterlockenable                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_share_counter[1]                                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_share_counter[1]                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[1]                                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[1]                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_address[1]                                                                                                                     ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_address[1]                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[0]                                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[0]                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|present_state.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|present_state.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|present_state.STATE_2_READ_BUFFER                                                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|present_state.STATE_2_READ_BUFFER                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter[1]                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter[1]                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter[2]                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter[2]                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable                                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module                                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd                                                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[0]                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[0]                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[0]                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[0]                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[0]                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[0]                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|reading_first_pixel_in_image                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|reading_first_pixel_in_image                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|buffer_swap                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|buffer_swap                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                                                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                                                                                                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                                                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                                                                                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_read                                                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_read                                                                                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_active                                                                                                                                                                                                                                                                           ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_active                                                                                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_active                                                                                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_active                                                                                                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                                                                                           ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|last_cycle_cpu_instruction_master_granted_slave_onchip_ram_s1                                                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|last_cycle_cpu_instruction_master_granted_slave_onchip_ram_s1                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[2]                                                                                                                                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[2]                                                                                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[0]                                                                                                                                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[0]                                                                                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[22]                                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.955      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_reg_firsttransfer                                                                                                                                                                                                                           ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_reg_firsttransfer                                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_instruction_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_instruction_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_slavearbiterlockenable                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_slavearbiterlockenable                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_data_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                                                 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_cpu_data_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_state.100                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_state.100                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_video_pixel_buffer_dma_0_avalon_pixel_dma_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|last_cycle_video_pixel_buffer_dma_0_avalon_pixel_dma_master_granted_slave_pixel_buffer_avalon_sram_slave                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_reg_firsttransfer                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_reg_firsttransfer                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_addend[1]                                                                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_addend[1]                                                                                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                                                   ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_data_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|pending_reads[0]                                                                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|pending_reads[0]                                                                                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|pending_reads[1]                                                                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|pending_reads[1]                                                                                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_rdv_counter[1]                                                                                                                 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_rdv_counter[1]                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|present_state.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|present_state.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0] ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1] ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2] ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[1]                                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[1]                                                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|probepresent                                                                                                                                                                                                 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|probepresent                                                                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr                                                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[5]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[5]                                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_rdv_counter[1]                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_rdv_counter[1]                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_go                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_go                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_active                                                                                                                                                                                                                                                                           ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_active                                                                                                                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_prevent_refill                                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_prevent_refill                                                                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_st_bypass_delayed_started                                                                                                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_st_bypass_delayed_started                                                                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_stall                                                                                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_stall                                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_cnt[2]                                                                                                                                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_cnt[2]                                                                                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_cnt[1]                                                                                                                                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_cnt[1]                                                                                                                                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.395 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.638      ;
; 0.397 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.640      ;
; 0.412 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.655      ;
; 0.427 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.670      ;
; 0.541 ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.784      ;
; 0.549 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.792      ;
; 0.563 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.806      ;
; 0.569 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.811      ;
; 0.582 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.825      ;
; 0.610 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.853      ;
; 0.613 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.856      ;
; 0.632 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.875      ;
; 0.658 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.901      ;
; 0.659 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.902      ;
; 0.717 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.960      ;
; 0.719 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.962      ;
; 0.719 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.962      ;
; 0.733 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.976      ;
; 0.877 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.120      ;
; 0.913 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.156      ;
; 0.921 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.164      ;
; 0.935 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.178      ;
; 0.939 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.182      ;
; 1.036 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.279      ;
; 1.036 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.279      ;
; 1.059 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.302      ;
; 1.064 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.307      ;
; 1.066 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.309      ;
; 1.082 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.325      ;
; 1.098 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.341      ;
; 1.450 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.693      ;
; 1.551 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.794      ;
; 1.877 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.120      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                   ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.396 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.642      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.645      ;
; 0.402 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.407 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.650      ;
; 0.415 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.661      ;
; 0.419 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.662      ;
; 0.435 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.678      ;
; 0.435 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.678      ;
; 0.508 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.751      ;
; 0.513 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.756      ;
; 0.517 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.526 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.769      ;
; 0.526 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.769      ;
; 0.527 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.770      ;
; 0.527 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.771      ;
; 0.528 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.771      ;
; 0.530 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.773      ;
; 0.540 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.784      ;
; 0.541 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.785      ;
; 0.544 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.784      ;
; 0.548 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.554 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.798      ;
; 0.556 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.799      ;
; 0.558 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.100                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.802      ;
; 0.566 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.809      ;
; 0.568 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.811      ;
; 0.569 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.812      ;
; 0.571 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.815      ;
; 0.572 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.814      ;
; 0.582 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.825      ;
; 0.583 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.826      ;
; 0.584 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.827      ;
; 0.585 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.829      ;
; 0.600 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.848      ;
; 0.607 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.850      ;
; 0.608 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.851      ;
; 0.622 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.866      ;
; 0.622 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.866      ;
; 0.623 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.866      ;
; 0.624 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.867      ;
; 0.625 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.868      ;
; 0.636 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.879      ;
; 0.644 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.887      ;
; 0.645 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.888      ;
; 0.674 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.917      ;
; 0.679 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.922      ;
; 0.710 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.953      ;
; 0.720 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.963      ;
; 0.730 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.972      ;
; 0.743 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.989      ;
; 0.748 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.994      ;
; 0.750 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                 ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.996      ;
; 0.750 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.992      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.357 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|s_mode                                                                                    ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|s_mode                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                            ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                            ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.358 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.597      ;
; 0.399 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                   ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_VS                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.639      ;
; 0.400 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[5] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.639      ;
; 0.400 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                   ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[1]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.639      ;
; 0.401 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[5]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.640      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.642      ;
; 0.403 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.643      ;
; 0.403 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                            ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.643      ;
; 0.431 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.671      ;
; 0.434 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.674      ;
; 0.436 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.676      ;
; 0.456 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.334      ; 0.991      ;
; 0.478 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.718      ;
; 0.481 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.721      ;
; 0.482 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.722      ;
; 0.485 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.725      ;
; 0.486 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.726      ;
; 0.489 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.729      ;
; 0.490 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.730      ;
; 0.492 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.732      ;
; 0.495 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.735      ;
; 0.551 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[6] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.791      ;
; 0.552 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                   ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[7]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.791      ;
; 0.553 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                   ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[3]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.792      ;
; 0.555 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                   ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[4]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.792      ;
; 0.558 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[7]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.795      ;
; 0.562 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                   ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[5]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.799      ;
; 0.577 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                   ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[2]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.814      ;
; 0.587 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                            ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.827      ;
; 0.589 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.829      ;
; 0.590 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                            ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.830      ;
; 0.596 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.836      ;
; 0.602 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.842      ;
; 0.603 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.843      ;
; 0.603 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.843      ;
; 0.604 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.844      ;
; 0.604 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.844      ;
; 0.604 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.844      ;
; 0.604 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.844      ;
; 0.605 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.845      ;
; 0.605 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                  ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.845      ;
; 0.605 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                          ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|s_mode                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.845      ;
; 0.606 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.846      ;
; 0.607 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.847      ;
; 0.607 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.847      ;
; 0.607 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.847      ;
; 0.607 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.847      ;
; 0.608 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.848      ;
; 0.609 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.849      ;
; 0.609 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.849      ;
; 0.613 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                  ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.853      ;
; 0.614 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.854      ;
; 0.618 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.858      ;
; 0.621 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.860      ;
; 0.622 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.862      ;
; 0.623 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.863      ;
; 0.624 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.863      ;
; 0.625 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.865      ;
; 0.626 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.866      ;
; 0.627 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.867      ;
; 0.627 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.867      ;
; 0.644 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.314      ; 1.159      ;
; 0.694 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.314      ; 1.209      ;
; 0.703 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.945      ;
; 0.707 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.947      ;
; 0.711 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.953      ;
; 0.714 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.314      ; 1.229      ;
; 0.716 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.956      ;
; 0.718 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.314      ; 1.233      ;
; 0.718 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.958      ;
; 0.718 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                   ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[6]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.955      ;
; 0.719 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.959      ;
; 0.719 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.959      ;
; 0.726 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.966      ;
; 0.734 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[3] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.976      ;
; 0.739 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.981      ;
; 0.740 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.982      ;
; 0.751 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[4]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.988      ;
; 0.753 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[6]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.990      ;
; 0.754 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                   ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[0]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.066      ; 0.991      ;
; 0.776 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.016      ;
; 0.785 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.025      ;
; 0.798 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                  ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_B[3]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.054      ;
; 0.801 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.043      ;
; 0.805 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.047      ;
; 0.816 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.056      ;
; 0.817 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.057      ;
; 0.820 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.060      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                        ; To Node                                                                                                                                                                                   ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 5.216  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.694      ;
; 5.216  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.694      ;
; 5.216  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.694      ;
; 5.216  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.694      ;
; 5.216  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.694      ;
; 5.216  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.694      ;
; 5.216  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.694      ;
; 5.216  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.694      ;
; 5.216  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.694      ;
; 5.216  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.694      ;
; 5.216  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.694      ;
; 5.219  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.691      ;
; 5.219  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.691      ;
; 5.219  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.691      ;
; 5.219  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.691      ;
; 5.219  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 4.692      ;
; 5.219  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 4.692      ;
; 5.219  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.691      ;
; 5.219  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.691      ;
; 5.219  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 4.692      ;
; 5.219  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 4.692      ;
; 5.219  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.691      ;
; 5.219  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.691      ;
; 5.219  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.691      ;
; 5.219  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.691      ;
; 5.219  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 4.692      ;
; 5.219  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 4.692      ;
; 5.219  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.691      ;
; 5.219  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 4.691      ;
; 5.219  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 4.692      ;
; 5.219  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 4.692      ;
; 5.219  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[15]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 4.692      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[16]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[17]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[18]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[19]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[20]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[21]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[22]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[23]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[24]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[25]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[26]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[27]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[28]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[29]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[30]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[31]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[0]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[1]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[2]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[3]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[4]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[5]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[6]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[7]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[8]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[9]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[10]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[11]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[12]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[13]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[14]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.866 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[15]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 4.710      ;
; 14.878 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 4.695      ;
; 14.878 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 4.695      ;
; 14.878 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 4.695      ;
; 14.878 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 4.695      ;
; 14.878 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 4.695      ;
; 14.878 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT21 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 4.695      ;
; 14.878 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 4.695      ;
; 14.878 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 4.695      ;
; 14.878 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 4.695      ;
; 14.878 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 4.695      ;
; 14.878 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 4.695      ;
; 14.878 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 4.695      ;
; 14.878 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 4.695      ;
; 14.878 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 4.695      ;
; 14.878 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 4.695      ;
; 14.878 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 4.695      ;
; 14.878 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 4.695      ;
; 14.878 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 4.695      ;
; 14.878 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 4.695      ;
; 14.878 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT18 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 4.695      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 16.463 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_out   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 20.000       ; -0.223     ; 3.313      ;
; 16.463 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_in_d1 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 20.000       ; -0.223     ; 3.313      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 17.952 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.316      ; 4.283      ;
; 17.952 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.316      ; 4.283      ;
; 18.634 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 1.293      ;
; 18.634 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 1.293      ;
; 18.634 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 1.293      ;
; 18.634 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 1.293      ;
; 18.634 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 1.293      ;
; 18.634 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 1.293      ;
; 18.634 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 1.293      ;
; 18.634 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 1.293      ;
; 18.634 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 1.293      ;
; 18.634 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 1.293      ;
; 18.634 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 1.293      ;
; 18.634 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.072     ; 1.293      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                      ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.907 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.335      ;
; 97.924 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.998      ;
; 98.215 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.712      ;
; 98.215 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.712      ;
; 98.215 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.712      ;
; 98.215 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.712      ;
; 98.215 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.712      ;
; 98.215 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.712      ;
; 98.215 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.712      ;
; 98.215 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.712      ;
; 98.215 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.712      ;
; 98.215 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.712      ;
; 98.319 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.609      ;
; 98.319 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.609      ;
; 98.319 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.609      ;
; 98.319 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.609      ;
; 98.319 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.609      ;
; 98.319 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.609      ;
; 98.319 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.609      ;
; 98.319 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.609      ;
; 98.375 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.554      ;
; 98.375 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.554      ;
; 98.375 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.554      ;
; 98.375 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.554      ;
; 98.456 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.472      ;
; 98.456 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.472      ;
; 98.655 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.272      ;
; 98.655 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.272      ;
; 98.655 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.272      ;
; 98.655 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.272      ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.753 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.847      ; 3.841      ;
; 0.753 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.847      ; 3.841      ;
; 0.935 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.178      ;
; 0.935 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.178      ;
; 0.935 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.178      ;
; 0.935 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.178      ;
; 0.935 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.178      ;
; 0.935 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.178      ;
; 0.935 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.178      ;
; 0.935 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.178      ;
; 0.935 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.178      ;
; 0.935 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.178      ;
; 0.935 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.178      ;
; 0.935 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.072      ; 1.178      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                       ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.905  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.148      ;
; 0.905  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.148      ;
; 0.905  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.148      ;
; 0.905  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.148      ;
; 1.131  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.375      ;
; 1.131  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.375      ;
; 1.240  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.485      ;
; 1.240  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.485      ;
; 1.240  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.485      ;
; 1.240  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.485      ;
; 1.295  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.539      ;
; 1.295  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.539      ;
; 1.295  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.539      ;
; 1.295  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.539      ;
; 1.295  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.539      ;
; 1.295  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.539      ;
; 1.295  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.539      ;
; 1.295  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.539      ;
; 1.328  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.571      ;
; 1.328  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.571      ;
; 1.328  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.571      ;
; 1.328  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.571      ;
; 1.328  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.571      ;
; 1.328  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.571      ;
; 1.328  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.571      ;
; 1.328  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.571      ;
; 1.328  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.571      ;
; 1.328  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.571      ;
; 1.601  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.839      ;
; 50.602 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.393      ; 1.186      ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.690 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_out   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.121      ; 3.002      ;
; 2.690 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_in_d1 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.121      ; 3.002      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.799 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest                          ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 3.002      ;
; 2.799 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest                          ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_in_d1 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 3.002      ;
; 4.094 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_slavearbiterlockenable                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 4.420      ;
; 4.094 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_share_counter[1]                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 4.420      ;
; 4.094 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[3]                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.419      ;
; 4.094 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[4]                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.419      ;
; 4.094 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[5]                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.419      ;
; 4.094 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[7]                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.419      ;
; 4.094 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[8]                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.419      ;
; 4.094 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[21]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.419      ;
; 4.094 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[27]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.419      ;
; 4.094 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_share_counter[0]                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 4.420      ;
; 4.094 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[21]                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.419      ;
; 4.094 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[4]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.419      ;
; 4.094 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[5]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.419      ;
; 4.094 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[7]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.419      ;
; 4.094 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[21]                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.419      ;
; 4.094 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[27]                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.419      ;
; 4.094 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[4]                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.419      ;
; 4.094 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[5]                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.419      ;
; 4.094 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_inst_result[7]                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.419      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[9]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.420      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[10]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.420      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_read                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.420      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.420      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_byteenable[1]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 4.418      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_byteenable[3]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 4.418      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_byteenable[2]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 4.418      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_byteenable[0]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 4.418      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_byte_field[1]                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 4.418      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[7]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.420      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_line[5]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 4.418      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_byte_en[3]                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 4.417      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_byte_en[2]                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 4.417      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_byte_en[0]                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 4.417      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[8]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 4.420      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[11]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 4.418      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[17]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 4.418      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[14]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 4.418      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[13]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 4.418      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[15]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 4.418      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|last_cycle_cpu_instruction_master_granted_slave_onchip_ram_s1                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 4.421      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|last_cycle_cpu_data_master_granted_slave_onchip_ram_s1                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 4.421      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data_cnt[3]                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 4.417      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[2]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 4.418      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[0]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 4.418      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_tag_wraddress[5]                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 4.418      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ctrl_ld_bypass                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 4.417      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|cpu_instruction_master_read_data_valid_onchip_ram_s1_shift_register                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 4.421      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_saved_chosen_master_vector[1]                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 4.421      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[28]                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 4.419      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_reg_firsttransfer                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 4.421      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_readdata_d1[12]                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 4.419      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[2]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 4.419      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[3]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 4.419      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[4]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 4.419      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[5]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 4.419      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[6]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 4.419      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[18]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 4.419      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[19]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 4.419      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[20]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 4.419      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[21]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 4.419      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[22]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 4.419      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_st_data[1]                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 4.418      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[0]                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 4.412      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_offset[0]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 4.416      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_offset[1]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 4.416      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_offset[2]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 4.416      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[1]                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 4.410      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[9]                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 4.416      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[10]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 4.410      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[11]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 4.410      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[12]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 4.410      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[13]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 4.410      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[14]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 4.410      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[15]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 4.410      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[16]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 4.410      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[17]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 4.410      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[18]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 4.410      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[19]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 4.412      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[20]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 4.410      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[23]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 4.412      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[24]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 4.412      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[25]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 4.412      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[26]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 4.412      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[28]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 4.412      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[31]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 4.410      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data_cnt[2]                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 4.417      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data_cnt[1]                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 4.417      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data_cnt[0]                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 4.417      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[21]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 4.410      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ctrl_shift_rot                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 4.411      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[8]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 4.411      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[9]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.140      ; 4.406      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[10]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 4.407      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[14]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 4.407      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[15]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 4.407      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[16]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 4.410      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[17]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 4.410      ;
; 4.095 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[18]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 4.410      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                                 ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[0]                                                                                                                              ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[10]                                                                                                                             ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[11]                                                                                                                             ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[12]                                                                                                                             ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[13]                                                                                                                             ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[14]                                                                                                                             ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[15]                                                                                                                             ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[1]                                                                                                                              ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[2]                                                                                                                              ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[3]                                                                                                                              ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[4]                                                                                                                              ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[5]                                                                                                                              ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[6]                                                                                                                              ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[7]                                                                                                                              ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[8]                                                                                                                              ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[9]                                                                                                                              ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT18 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT19 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT20 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT21 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT22 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT23 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT24 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT25 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT26 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT27 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT28 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT29 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT30 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT31 ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ;
; 9.634 ; 9.964        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[16]                                                                                                                             ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[17]                                                                                                                             ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[18]                                                                                                                             ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[19]                                                                                                                             ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[20]                                                                                                                             ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[21]                                                                                                                             ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[22]                                                                                                                             ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[23]                                                                                                                             ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[24]                                                                                                                             ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[25]                                                                                                                             ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[26]                                                                                                                             ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[27]                                                                                                                             ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[28]                                                                                                                             ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[29]                                                                                                                             ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[30]                                                                                                                             ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[31]                                                                                                                             ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[0]                                                                                                                              ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[10]                                                                                                                             ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[11]                                                                                                                             ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[12]                                                                                                                             ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[13]                                                                                                                             ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[14]                                                                                                                             ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[15]                                                                                                                             ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[1]                                                                                                                              ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[2]                                                                                                                              ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[3]                                                                                                                              ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[4]                                                                                                                              ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[5]                                                                                                                              ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[6]                                                                                                                              ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[7]                                                                                                                              ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[8]                                                                                                                              ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[9]                                                                                                                              ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ;
; 9.690  ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ;
; 9.691  ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                              ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                              ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout                                                                                                    ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                                                                   ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                                                                     ;
; 9.834  ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                                                                       ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register|clk                                                    ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|readdata[0]|clk                                                                                                                                                   ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read_done|clk                                                                                                                     ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read|clk                                                                                                                          ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.001|clk                                                                                                                     ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.100|clk                                                                                                                     ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_write_done|clk                                                                                                                    ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_address|clk                                                                                                                                  ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|read_request_edge_to_pulse|data_in_d1|clk                                                                                                           ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|slave_readdata_p1[0]|clk                                                                                                                            ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|din_s1|clk                                                                                                             ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|dreg[0]|clk                                                                                                            ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|din_s1|clk                                                                                                             ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|dreg[0]|clk                                                                                                            ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|write_request_edge_to_pulse|data_in_d1|clk                                                                                                          ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_in_d1|clk                                                                                                                         ;
; 9.838  ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_out|clk                                                                                                                           ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]                                                                                                            ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ;
; 9.904  ; 10.122       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                                                   ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]                                                                                                            ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|readdata[0]|clk                                                                                                                                                   ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register|clk                                                    ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read_done|clk                                                                                                                     ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read|clk                                                                                                                          ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.001|clk                                                                                                                     ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.100|clk                                                                                                                     ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_write_done|clk                                                                                                                    ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_address|clk                                                                                                                                  ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|read_request_edge_to_pulse|data_in_d1|clk                                                                                                           ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|slave_readdata_p1[0]|clk                                                                                                                            ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|din_s1|clk                                                                                                             ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|dreg[0]|clk                                                                                                            ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|din_s1|clk                                                                                                             ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|dreg[0]|clk                                                                                                            ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|write_request_edge_to_pulse|data_in_d1|clk                                                                                                          ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_in_d1|clk                                                                                                                         ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_out|clk                                                                                                                           ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                                                                     ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                                                                       ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                                                                   ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                              ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                              ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout                                                                                                    ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                                                           ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ;
; 17.715 ; 20.000       ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                 ; Clock Edge ; Target                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[2] ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[3] ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[4] ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[6] ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                                  ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[5] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[4]                                                                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[5]                                                                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[6]                                                                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[7]                                                                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[0]                                                                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[1]                                                                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[2]                                                                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[3]                                                                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[4]                                                                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[5]                                                                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[6]                                                                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[7]                                                                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                 ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                 ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                 ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                 ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                   ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                   ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                   ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                   ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                   ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                   ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                   ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_in_d1             ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_out               ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_HS                                                                                    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                          ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|s_mode                                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_VS                                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                            ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                              ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                              ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                              ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                              ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                              ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                              ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                              ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                              ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                              ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                              ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                            ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                             ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                              ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.478 ; 49.696       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                               ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                           ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                   ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                   ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                   ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                       ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                  ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                              ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                              ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                              ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                              ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                           ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                           ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                           ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                           ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                           ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                               ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                               ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                              ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                              ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                              ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                    ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[1]                                                   ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14]                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16]                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]                                                       ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22]                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]                                                       ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]                                                       ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]                                                       ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]                                                       ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]                                                       ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                       ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[8]                                                       ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]                                                       ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                       ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                       ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                       ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                       ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                    ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                    ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                    ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                    ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                    ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                    ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                    ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                    ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                    ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                    ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                                     ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                               ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                               ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                               ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                               ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                               ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                               ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.000                                                  ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.010                                                  ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.100                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.914 ; 4.092 ; Rise       ; altera_reserved_tck                                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 7.552 ; 7.786 ; Rise       ; altera_reserved_tck                                                                   ;
; SRAM_DQ[*]          ; CLOCK_50            ; 5.862 ; 6.325 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 5.492 ; 5.920 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 5.820 ; 6.254 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 5.499 ; 5.923 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 5.566 ; 6.000 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 5.388 ; 5.820 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.467 ; 5.915 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.555 ; 6.021 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 5.658 ; 6.055 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.538 ; 5.907 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.159 ; 5.548 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 5.814 ; 6.173 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 5.545 ; 5.935 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 5.708 ; 6.115 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 5.603 ; 6.062 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.482 ; 5.902 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.862 ; 6.325 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.692 ; -0.887 ; Rise       ; altera_reserved_tck                                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -2.310 ; -2.561 ; Rise       ; altera_reserved_tck                                                                   ;
; SRAM_DQ[*]          ; CLOCK_50            ; -4.396 ; -4.772 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -4.711 ; -5.128 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -5.026 ; -5.449 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -4.718 ; -5.130 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -4.782 ; -5.204 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -4.610 ; -5.030 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -4.688 ; -5.123 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -4.771 ; -5.223 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -4.870 ; -5.256 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -4.760 ; -5.116 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -4.396 ; -4.772 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -5.024 ; -5.371 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -4.767 ; -5.143 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -4.920 ; -5.313 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -4.819 ; -5.264 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -4.700 ; -5.109 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -5.065 ; -5.515 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.082 ; 14.615 ; Fall       ; altera_reserved_tck                                                                   ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 10.165 ; 9.431  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 5.607  ; 5.517  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 9.789  ; 9.192  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 6.484  ; 6.295  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 5.836  ; 5.772  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 6.709  ; 6.699  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 5.774  ; 5.707  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 7.734  ; 7.482  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 7.821  ; 7.477  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 6.458  ; 6.291  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 8.922  ; 8.228  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 7.710  ; 7.609  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 8.222  ; 7.944  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 9.369  ; 8.731  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 6.946  ; 6.646  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 7.242  ; 6.921  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 10.165 ; 9.431  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 7.618  ; 7.321  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 5.815  ; 5.755  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 9.644  ; 9.088  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 9.590  ; 9.067  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 8.133  ; 7.764  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 7.953  ; 7.429  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 5.667  ; 5.561  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 6.280  ; 6.164  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 6.711  ; 6.502  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 5.946  ; 5.837  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 6.591  ; 6.479  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 6.281  ; 6.036  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.504  ; 5.463  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 7.231  ; 6.979  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 7.953  ; 7.429  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 6.251  ; 6.188  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 6.610  ; 6.142  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 6.662  ; 6.194  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 7.433  ; 6.918  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 5.308  ; 5.200  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.928  ; 5.693  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.641  ; 5.454  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 9.901  ; 9.291  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 6.943  ; 6.691  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 7.958  ; 7.749  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 7.821  ; 7.401  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 24.990 ; 24.877 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 24.260 ; 24.123 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 24.017 ; 23.913 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 24.736 ; 24.579 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 24.526 ; 24.360 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 24.520 ; 24.359 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 24.990 ; 24.877 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 24.743 ; 24.587 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 24.955 ; 24.831 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 24.371 ; 24.194 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.620 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 25.649 ; 25.449 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 25.415 ; 25.159 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 24.465 ; 24.329 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 24.809 ; 24.648 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 24.621 ; 24.405 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 25.045 ; 24.884 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 25.649 ; 25.449 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 25.236 ; 25.007 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 25.246 ; 25.024 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 24.470 ; 24.298 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 25.801 ; 25.557 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 24.111 ; 23.978 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 24.560 ; 24.431 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 24.534 ; 24.390 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 24.744 ; 24.565 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 25.366 ; 25.177 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 25.284 ; 25.109 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 25.801 ; 25.557 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 25.327 ; 25.141 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 25.568 ; 25.441 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.468 ;        ; Fall       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.681 ; 12.212 ; Fall       ; altera_reserved_tck                                                                   ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 4.976  ; 4.887  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 4.976  ; 4.887  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 8.992  ; 8.414  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 5.820  ; 5.635  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 5.198  ; 5.132  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 6.037  ; 6.022  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 5.139  ; 5.071  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 7.021  ; 6.774  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 7.106  ; 6.771  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 5.794  ; 5.630  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 8.229  ; 7.546  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 6.998  ; 6.897  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 7.490  ; 7.219  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 8.660  ; 8.031  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 6.266  ; 5.973  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 6.550  ; 6.237  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 9.425  ; 8.703  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 6.908  ; 6.619  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 5.177  ; 5.115  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 8.851  ; 8.314  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 8.870  ; 8.351  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 7.404  ; 7.045  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 4.692  ; 4.584  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 5.036  ; 4.931  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 5.624  ; 5.509  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 6.039  ; 5.834  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 5.305  ; 5.196  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 5.923  ; 5.811  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.626  ; 5.386  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 4.880  ; 4.836  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 6.537  ; 6.292  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 7.233  ; 6.725  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.598  ; 5.533  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 5.944  ; 5.490  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 5.994  ; 5.539  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 6.733  ; 6.234  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 4.692  ; 4.584  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.287  ; 5.058  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.012  ; 4.828  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 9.099  ; 8.510  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 6.261  ; 6.015  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 7.236  ; 7.031  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 7.104  ; 6.697  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 23.453 ; 23.349 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 23.686 ; 23.550 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 23.453 ; 23.349 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 24.142 ; 23.987 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 23.941 ; 23.778 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 23.935 ; 23.777 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 24.386 ; 24.273 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 24.148 ; 23.994 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 24.352 ; 24.230 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 23.790 ; 23.616 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.119 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 23.880 ; 23.746 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 24.793 ; 24.543 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 23.880 ; 23.746 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 24.211 ; 24.053 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 24.030 ; 23.819 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 24.439 ; 24.280 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 25.019 ; 24.823 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 24.620 ; 24.397 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 24.632 ; 24.415 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 23.885 ; 23.715 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 23.540 ; 23.409 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 23.540 ; 23.409 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 23.972 ; 23.845 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 23.947 ; 23.806 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 24.148 ; 23.972 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 24.745 ; 24.560 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 24.667 ; 24.495 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 25.163 ; 24.925 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 24.708 ; 24.525 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 24.940 ; 24.815 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.969 ;        ; Fall       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                            ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.407 ; 5.242 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.957 ; 5.812 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.185 ; 6.040 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.516 ; 5.371 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.516 ; 5.371 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.924 ; 5.779 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.925 ; 5.780 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.925 ; 5.780 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.175 ; 6.030 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.686 ; 5.521 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.407 ; 5.242 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.026 ; 5.861 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.032 ; 5.867 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.049 ; 5.884 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.161 ; 6.016 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.924 ; 5.779 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.161 ; 6.016 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                    ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 4.808 ; 4.643 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.298 ; 5.153 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.517 ; 5.372 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.874 ; 4.729 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.874 ; 4.729 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.266 ; 5.121 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.267 ; 5.122 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.267 ; 5.122 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.507 ; 5.362 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.075 ; 4.910 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.808 ; 4.643 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.402 ; 5.237 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.407 ; 5.242 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.424 ; 5.259 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.494 ; 5.349 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.266 ; 5.121 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.494 ; 5.349 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                   ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.258     ; 5.423     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.801     ; 5.946     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.991     ; 6.136     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.424     ; 5.569     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.424     ; 5.569     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.767     ; 5.912     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.759     ; 5.904     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.759     ; 5.904     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.085     ; 6.230     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.525     ; 5.690     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.258     ; 5.423     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.849     ; 6.014     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.855     ; 6.020     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.894     ; 6.059     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.973     ; 6.118     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.767     ; 5.912     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.973     ; 6.118     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 4.658     ; 4.823     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.143     ; 5.288     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.325     ; 5.470     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.781     ; 4.926     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.781     ; 4.926     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.110     ; 5.255     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.102     ; 5.247     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.102     ; 5.247     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.415     ; 5.560     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.915     ; 5.080     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.658     ; 4.823     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.225     ; 5.390     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.231     ; 5.396     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.268     ; 5.433     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.307     ; 5.452     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.110     ; 5.255     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.307     ; 5.452     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 34.459 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                         ; Synchronization Node                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[7]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[4]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[5]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[6]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[3]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[2]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[1]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[0]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[0]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[1]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[3]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[5]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[6]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[2]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[4]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[7]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 34.459                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1    ;                        ;              ;                  ; 18.913       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]   ;                        ;              ;                  ; 15.546       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 34.964                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1    ;                        ;              ;                  ; 18.885       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]   ;                        ;              ;                  ; 16.079       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 37.777                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1    ;                        ;              ;                  ; 19.219       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]   ;                        ;              ;                  ; 18.558       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 37.871                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1   ;                        ;              ;                  ; 19.042       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]  ;                        ;              ;                  ; 18.829       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                        ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                               ; 38.272                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.067       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.205       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                        ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                               ; 38.424                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.217       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.207       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 55.359                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[7] ;                        ;              ;                  ; 18.707       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[7] ;                        ;              ;                  ; 18.731       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 17.921       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.025                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[4] ;                        ;              ;                  ; 19.073       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[4] ;                        ;              ;                  ; 18.861       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 18.091       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.204                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[5] ;                        ;              ;                  ; 19.219       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[5] ;                        ;              ;                  ; 19.062       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 17.923       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.358                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[6] ;                        ;              ;                  ; 19.072       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[6] ;                        ;              ;                  ; 19.076       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 18.210       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.417                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[3] ;                        ;              ;                  ; 18.788       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[3] ;                        ;              ;                  ; 19.071       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 18.558       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.751                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[2] ;                        ;              ;                  ; 19.221       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[2] ;                        ;              ;                  ; 18.801       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 18.729       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.957                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[1] ;                        ;              ;                  ; 19.219       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[1] ;                        ;              ;                  ; 18.866       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 18.872       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 57.149                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[0] ;                        ;              ;                  ; 19.219       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[0] ;                        ;              ;                  ; 18.859       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.071       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.328                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 38.927       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 37.476       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.925       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.514                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 38.926       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 37.663       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.925       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.690                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 38.906       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 37.859       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.925       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.795                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 39.221       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 37.534       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.040       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.993                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 39.046       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 37.907       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.040       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 114.145                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 38.903       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 38.317       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.925       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 114.232                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 38.710       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 38.482       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.040       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 114.290                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 38.900       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 38.350       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 37.040       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                     ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                        ; 197.319                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.216       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.103       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                           ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                         ; 197.670                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.217       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.453       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                             ;
+---------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                 ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------+--------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8.214  ; 0.000         ;
; CLOCK_50                                                                              ; 18.725 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 36.943 ; 0.000         ;
; altera_reserved_tck                                                                   ; 48.792 ; 0.000         ;
+---------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                             ;
+---------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                 ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------+-------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.134 ; 0.000         ;
; altera_reserved_tck                                                                   ; 0.179 ; 0.000         ;
; CLOCK_50                                                                              ; 0.181 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.184 ; 0.000         ;
+---------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                          ;
+---------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                 ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------+--------+---------------+
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 7.208  ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 17.989 ; 0.000         ;
; CLOCK_50                                                                              ; 18.992 ; 0.000         ;
; altera_reserved_tck                                                                   ; 49.700 ; 0.000         ;
+---------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                          ;
+---------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                 ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                              ; 0.152 ; 0.000         ;
; altera_reserved_tck                                                                   ; 0.489 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 1.454 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 1.531 ; 0.000         ;
+---------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                               ;
+---------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                 ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                              ; 9.267  ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.749  ; 0.000         ;
; CLOCK2_50                                                                             ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                             ; 16.000 ; 0.000         ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.756 ; 0.000         ;
; altera_reserved_tck                                                                   ; 49.301 ; 0.000         ;
+---------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 8.214 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[14]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.007     ; 1.766      ;
; 8.225 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[21]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 1.751      ;
; 8.315 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[2]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.007     ; 1.665      ;
; 8.331 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_rot[10]        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 1.580      ;
; 8.358 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[21]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.010     ; 1.619      ;
; 8.463 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[14]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.007     ; 1.517      ;
; 8.471 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[2]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.007     ; 1.509      ;
; 8.495 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[13]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 1.472      ;
; 8.506 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[10]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.006     ; 1.475      ;
; 8.540 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[29]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.007     ; 1.440      ;
; 8.540 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[16]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 1.436      ;
; 8.542 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[21]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 1.434      ;
; 8.559 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[16]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 1.417      ;
; 8.564 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[9]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.006     ; 1.417      ;
; 8.579 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.389      ;
; 8.613 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[10]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.006     ; 1.368      ;
; 8.628 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 1.337      ;
; 8.631 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[2]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.007     ; 1.349      ;
; 8.636 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[14]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.007     ; 1.344      ;
; 8.641 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[15]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.327      ;
; 8.654 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.314      ;
; 8.656 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.312      ;
; 8.659 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[29]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 1.317      ;
; 8.696 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[25]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.007     ; 1.284      ;
; 8.714 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[18]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.007     ; 1.266      ;
; 8.717 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[27]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.010     ; 1.260      ;
; 8.719 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[27]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.010     ; 1.258      ;
; 8.723 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.241      ;
; 8.729 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[18]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.007     ; 1.251      ;
; 8.730 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.234      ;
; 8.731 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[12]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 1.245      ;
; 8.732 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.232      ;
; 8.732 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[13]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 1.235      ;
; 8.733 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.231      ;
; 8.745 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.223      ;
; 8.748 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.216      ;
; 8.753 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.211      ;
; 8.761 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.207      ;
; 8.763 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[4]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 1.213      ;
; 8.769 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 1.196      ;
; 8.781 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[16]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 1.195      ;
; 8.782 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.182      ;
; 8.782 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.182      ;
; 8.782 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.182      ;
; 8.782 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.182      ;
; 8.782 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.182      ;
; 8.782 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.182      ;
; 8.782 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.182      ;
; 8.782 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.182      ;
; 8.782 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.182      ;
; 8.782 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.182      ;
; 8.782 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.182      ;
; 8.782 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[3]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.182      ;
; 8.783 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.185      ;
; 8.783 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.185      ;
; 8.785 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[13]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.016     ; 1.186      ;
; 8.787 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[2]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.007     ; 1.193      ;
; 8.787 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.181      ;
; 8.795 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[16]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 1.181      ;
; 8.797 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[5]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 1.179      ;
; 8.802 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[14]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.007     ; 1.178      ;
; 8.803 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.161      ;
; 8.807 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[17]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.161      ;
; 8.807 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.157      ;
; 8.813 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.151      ;
; 8.815 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.149      ;
; 8.816 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[12]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 1.160      ;
; 8.816 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.148      ;
; 8.819 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[30]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.006     ; 1.162      ;
; 8.819 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[1]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.007     ; 1.161      ;
; 8.819 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[19]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.010     ; 1.158      ;
; 8.824 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.140      ;
; 8.830 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[28]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.010     ; 1.147      ;
; 8.834 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[1]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 1.142      ;
; 8.835 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[3]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.010     ; 1.142      ;
; 8.835 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[8]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.010     ; 1.142      ;
; 8.837 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[6]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.007     ; 1.143      ;
; 8.839 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[20]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.010     ; 1.138      ;
; 8.841 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[11]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.127      ;
; 8.841 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[0]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.010     ; 1.136      ;
; 8.847 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[4]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 1.129      ;
; 8.847 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.121      ;
; 8.848 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[5]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.007     ; 1.132      ;
; 8.849 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[8]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.010     ; 1.128      ;
; 8.850 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[6]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.007     ; 1.130      ;
; 8.852 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.116      ;
; 8.855 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[21]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.007     ; 1.125      ;
; 8.855 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.113      ;
; 8.857 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[31]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.010     ; 1.120      ;
; 8.867 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 1.098      ;
; 8.870 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[30]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.006     ; 1.111      ;
; 8.870 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[26]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.006     ; 1.111      ;
; 8.874 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 1.091      ;
; 8.875 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 1.090      ;
; 8.879 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_rn[2]      ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 1.086      ;
; 8.885 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[24]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.010     ; 1.092      ;
; 8.894 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[15]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.074      ;
; 8.896 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[29]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.011     ; 1.080      ;
; 8.904 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[24]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.010     ; 1.073      ;
; 8.906 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_rot_step1[0]   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.010     ; 1.071      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.725 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.220      ;
; 18.932 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.013      ;
; 18.938 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.007      ;
; 19.146 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.799      ;
; 19.161 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.784      ;
; 19.165 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.780      ;
; 19.169 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.776      ;
; 19.171 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.774      ;
; 19.172 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.773      ;
; 19.190 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.755      ;
; 19.219 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.726      ;
; 19.231 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.714      ;
; 19.235 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.710      ;
; 19.241 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.704      ;
; 19.260 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.685      ;
; 19.376 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.569      ;
; 19.376 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.569      ;
; 19.380 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.565      ;
; 19.385 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.560      ;
; 19.403 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.542      ;
; 19.404 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.541      ;
; 19.415 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.530      ;
; 19.415 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.530      ;
; 19.418 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.527      ;
; 19.425 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.520      ;
; 19.479 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 0.465      ;
; 19.491 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.454      ;
; 19.497 ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 0.450      ;
; 19.506 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.439      ;
; 19.544 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.401      ;
; 19.545 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.400      ;
; 19.571 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.374      ;
; 19.573 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.372      ;
; 19.586 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.359      ;
; 19.586 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.359      ;
; 19.586 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.359      ;
; 19.595 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.350      ;
; 19.595 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 0.350      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                        ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 36.943 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.193     ; 2.851      ;
; 37.079 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.193     ; 2.715      ;
; 37.082 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.193     ; 2.712      ;
; 37.140 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.809      ;
; 37.140 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.809      ;
; 37.140 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.809      ;
; 37.140 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.809      ;
; 37.140 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.809      ;
; 37.140 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.809      ;
; 37.140 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.809      ;
; 37.140 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.809      ;
; 37.140 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.809      ;
; 37.140 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.809      ;
; 37.166 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.783      ;
; 37.166 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.783      ;
; 37.166 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.783      ;
; 37.166 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.783      ;
; 37.166 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.783      ;
; 37.166 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.783      ;
; 37.166 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.783      ;
; 37.166 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.783      ;
; 37.166 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.783      ;
; 37.166 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.783      ;
; 37.166 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.783      ;
; 37.166 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.783      ;
; 37.166 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.783      ;
; 37.166 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.783      ;
; 37.166 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.783      ;
; 37.166 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.783      ;
; 37.166 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.783      ;
; 37.166 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.783      ;
; 37.166 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.783      ;
; 37.166 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.783      ;
; 37.224 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.173     ; 2.590      ;
; 37.231 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.191     ; 2.565      ;
; 37.231 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.191     ; 2.565      ;
; 37.301 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.174     ; 2.512      ;
; 37.301 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.174     ; 2.512      ;
; 37.301 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.174     ; 2.512      ;
; 37.301 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.174     ; 2.512      ;
; 37.301 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.174     ; 2.512      ;
; 37.301 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.174     ; 2.512      ;
; 37.301 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.174     ; 2.512      ;
; 37.301 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.174     ; 2.512      ;
; 37.301 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.174     ; 2.512      ;
; 37.301 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.174     ; 2.512      ;
; 37.301 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.648      ;
; 37.301 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.648      ;
; 37.301 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.648      ;
; 37.301 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.648      ;
; 37.301 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.648      ;
; 37.301 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.648      ;
; 37.301 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.648      ;
; 37.301 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.648      ;
; 37.301 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.648      ;
; 37.301 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.648      ;
; 37.309 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.640      ;
; 37.309 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.640      ;
; 37.309 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.640      ;
; 37.309 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.640      ;
; 37.309 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.640      ;
; 37.309 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.640      ;
; 37.309 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.640      ;
; 37.309 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.640      ;
; 37.309 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.640      ;
; 37.309 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.640      ;
; 37.312 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.637      ;
; 37.312 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.637      ;
; 37.312 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.637      ;
; 37.312 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.637      ;
; 37.312 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.637      ;
; 37.312 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.637      ;
; 37.312 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.637      ;
; 37.312 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.637      ;
; 37.312 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.637      ;
; 37.312 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.637      ;
; 37.335 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.173     ; 2.479      ;
; 37.337 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.173     ; 2.477      ;
; 37.353 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.596      ;
; 37.353 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.596      ;
; 37.353 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.596      ;
; 37.353 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.596      ;
; 37.353 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.596      ;
; 37.353 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.596      ;
; 37.353 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.596      ;
; 37.353 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.596      ;
; 37.353 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.596      ;
; 37.353 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.596      ;
; 37.398 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.177     ; 2.412      ;
; 37.460 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.489      ;
; 37.460 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.489      ;
; 37.460 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.489      ;
; 37.460 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.489      ;
; 37.460 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.489      ;
; 37.460 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.489      ;
; 37.460 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.489      ;
; 37.460 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.489      ;
; 37.460 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.489      ;
; 37.460 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.489      ;
; 37.514 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                           ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.435      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.792 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.643      ;
; 48.894 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.540      ;
; 48.897 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.535      ;
; 48.927 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.507      ;
; 48.950 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.484      ;
; 48.981 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.455      ;
; 49.111 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.321      ;
; 49.277 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.158      ;
; 49.470 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 0.965      ;
; 49.549 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 0.882      ;
; 97.231 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.720      ;
; 97.231 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.720      ;
; 97.231 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.720      ;
; 97.231 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.720      ;
; 97.344 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.608      ;
; 97.344 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.608      ;
; 97.344 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.608      ;
; 97.344 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.608      ;
; 97.387 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.564      ;
; 97.387 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.564      ;
; 97.387 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.564      ;
; 97.387 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.564      ;
; 97.387 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.564      ;
; 97.387 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.564      ;
; 97.387 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.564      ;
; 97.387 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.564      ;
; 97.387 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.564      ;
; 97.387 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.564      ;
; 97.387 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.564      ;
; 97.387 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.564      ;
; 97.387 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.564      ;
; 97.387 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.564      ;
; 97.388 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.555      ;
; 97.388 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.555      ;
; 97.431 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.517      ;
; 97.431 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.517      ;
; 97.431 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.517      ;
; 97.431 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.517      ;
; 97.500 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.452      ;
; 97.500 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.452      ;
; 97.500 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.452      ;
; 97.500 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.452      ;
; 97.500 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.452      ;
; 97.500 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.452      ;
; 97.500 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.452      ;
; 97.500 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.452      ;
; 97.500 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.452      ;
; 97.500 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.452      ;
; 97.500 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.452      ;
; 97.500 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.452      ;
; 97.500 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.452      ;
; 97.500 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.452      ;
; 97.501 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.443      ;
; 97.501 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.443      ;
; 97.562 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.378      ;
; 97.562 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.378      ;
; 97.565 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.383      ;
; 97.565 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.383      ;
; 97.565 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.383      ;
; 97.565 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.383      ;
; 97.565 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.383      ;
; 97.565 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.383      ;
; 97.565 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.383      ;
; 97.565 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.383      ;
; 97.565 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.383      ;
; 97.565 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.383      ;
; 97.565 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.383      ;
; 97.565 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.383      ;
; 97.565 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.383      ;
; 97.565 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.383      ;
; 97.823 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.123      ;
; 97.830 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.117      ;
; 97.830 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.117      ;
; 97.830 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.117      ;
; 97.830 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.117      ;
; 97.892 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.055      ;
; 97.901 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.046      ;
; 97.903 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.044      ;
; 97.904 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.043      ;
; 97.908 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.039      ;
; 97.917 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.030      ;
; 97.926 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.021      ;
; 97.936 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.011      ;
; 97.936 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.011      ;
; 97.945 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.998      ;
; 97.951 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.996      ;
; 97.955 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.992      ;
; 97.973 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.983      ;
; 97.974 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.973      ;
; 97.974 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.973      ;
; 97.975 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.981      ;
; 97.976 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.980      ;
; 97.976 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.976      ;
; 97.977 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.975      ;
; 97.977 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.975      ;
; 97.978 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.974      ;
; 97.978 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.978      ;
; 97.979 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.973      ;
; 97.979 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.973      ;
; 97.980 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.976      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.134 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|dbs_latent_16_reg_segment_0[4]                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.461      ;
; 0.134 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|dbs_latent_16_reg_segment_0[13]                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.461      ;
; 0.138 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[6]                                                                                                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.471      ;
; 0.139 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|dbs_latent_16_reg_segment_0[14]                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.466      ;
; 0.139 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[5]                                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.466      ;
; 0.141 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[0]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.472      ;
; 0.142 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[22]                                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.475      ;
; 0.144 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|dbs_latent_16_reg_segment_0[3]                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.471      ;
; 0.144 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|dbs_latent_16_reg_segment_0[8]                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.471      ;
; 0.144 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[22]                                                                                                                                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1ef1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.475      ;
; 0.145 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_data[1]                                                                                                                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.474      ;
; 0.145 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.472      ;
; 0.146 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[3]                                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.473      ;
; 0.147 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[24]                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.479      ;
; 0.148 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[9]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.482      ;
; 0.148 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[26]                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.480      ;
; 0.149 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|dbs_latent_16_reg_segment_0[15]                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.476      ;
; 0.149 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.476      ;
; 0.150 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|dbs_latent_16_reg_segment_0[6]                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.477      ;
; 0.151 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.487      ;
; 0.151 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.478      ;
; 0.153 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[7]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.484      ;
; 0.153 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[25]                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.485      ;
; 0.153 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp|counter13a[3]                                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~porta_address_reg0                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.491      ;
; 0.153 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|dbs_latent_16_reg_segment_0[9]                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.480      ;
; 0.154 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[3]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.485      ;
; 0.154 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|dbs_latent_16_reg_segment_0[2]                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.481      ;
; 0.154 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[9]                                                                                                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.480      ;
; 0.155 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.491      ;
; 0.155 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.482      ;
; 0.156 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[1]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.487      ;
; 0.156 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[14]                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.488      ;
; 0.157 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[10]                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[15]                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.491      ;
; 0.158 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[6]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_address_reg0                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.491      ;
; 0.158 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[6]                                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.485      ;
; 0.159 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[9]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_address_reg0                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.492      ;
; 0.159 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[6]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_address_reg0                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.490      ;
; 0.160 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[5]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_address_reg0                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.493      ;
; 0.161 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[27]                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.493      ;
; 0.161 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp|counter13a[2]                                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~porta_address_reg0                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.501      ;
; 0.161 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp|counter13a[4]                                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~porta_address_reg0                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.499      ;
; 0.161 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|dbs_latent_16_reg_segment_0[12]                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.488      ;
; 0.162 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[4]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.493      ;
; 0.162 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_pipe_flush_waddr[5]                                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.494      ;
; 0.164 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[12]                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.498      ;
; 0.166 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[9]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_address_reg0                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.497      ;
; 0.166 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_bht_ptr_unfiltered[4]                                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.493      ;
; 0.167 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_address_reg0                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.500      ;
; 0.169 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~portb_address_reg0                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.500      ;
; 0.172 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp|counter13a[1]                                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~porta_address_reg0                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.510      ;
; 0.172 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp|counter13a[5]                                                                                                                                                                             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~porta_address_reg0                                                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.510      ;
; 0.175 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[16]                                                                                                                                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.512      ;
; 0.178 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.203      ; 0.485      ;
; 0.178 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.203      ; 0.485      ;
; 0.178 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_u5g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.203      ; 0.485      ;
; 0.179 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[5]                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a0~portb_datain_reg0                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.518      ;
; 0.180 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_active                                                                                                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_active                                                                                                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                                                                              ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_slavearbiterlockenable                                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_slavearbiterlockenable                                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_share_counter[1]                                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_share_counter[1]                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[1]                                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[1]                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_address[1]                                                                                                                     ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_address[1]                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[0]                                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[0]                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_state.100                                                                                                                                                                                         ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_state.100                                                                                                                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter[1]                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter[1]                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter[2]                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|pixel_buffer_avalon_sram_slave_arb_share_counter[2]                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_addend[1]                                                                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_addend[1]                                                                                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|pending_reads[0]                                                                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|pending_reads[0]                                                                                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|pending_reads[1]                                                                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|pending_reads[1]                                                                                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_rdv_counter[1]                                                                                                                 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0_avalon_pixel_dma_master_arbitrator:the_video_pixel_buffer_dma_0_avalon_pixel_dma_master|video_pixel_buffer_dma_0_avalon_pixel_dma_master_dbs_rdv_counter[1]                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                          ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|present_state.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|present_state.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[0]                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2] ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[1]                                                                                                                                                                                               ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[1]                                                                                                                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[1]                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                                     ; the_whole_shit:the_whole_shit_inst|pixel_buffer_avalon_sram_slave_arbitrator:the_pixel_buffer_avalon_sram_slave|rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave_module:rdv_fifo_for_cpu_instruction_master_to_pixel_buffer_avalon_sram_slave|how_many_ones[2]                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|probepresent                                                                                                                                                                                                 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|probepresent                                                                                                                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                                                                                                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                                                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                                                                                            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request                                                                                                                                                                                     ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request                                                                                                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[0]                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_2[0]                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[0]                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_0[0]                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[0]                                                                                                                                                                                                                                ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|dbs_8_reg_segment_1[0]                                                                                                                                                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|buffer_swap                                                                                                                                                                                                                                    ; the_whole_shit:the_whole_shit_inst|video_pixel_buffer_dma_0:the_video_pixel_buffer_dma_0|buffer_swap                                                                                                                                                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_go                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_go                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                                                                                                                                                                                                                                                                                  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                                                                                                                                                                                                                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                                                                                                                                                                                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                                                                                                                                                                                                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.179 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                   ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.190 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.195 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.321      ;
; 0.197 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.322      ;
; 0.200 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.328      ;
; 0.212 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.337      ;
; 0.227 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.352      ;
; 0.249 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.374      ;
; 0.252 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.377      ;
; 0.254 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.380      ;
; 0.254 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.379      ;
; 0.255 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.381      ;
; 0.259 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.384      ;
; 0.260 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.385      ;
; 0.260 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[4]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.385      ;
; 0.261 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.263 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.387      ;
; 0.265 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.100                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.390      ;
; 0.266 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.388      ;
; 0.268 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.394      ;
; 0.272 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.395      ;
; 0.273 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.398      ;
; 0.275 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.400      ;
; 0.278 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.402      ;
; 0.287 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.412      ;
; 0.289 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.414      ;
; 0.290 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.415      ;
; 0.291 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                               ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.416      ;
; 0.296 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.421      ;
; 0.300 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.428      ;
; 0.305 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.430      ;
; 0.307 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.432      ;
; 0.308 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.433      ;
; 0.308 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]                                                        ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.433      ;
; 0.312 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.437      ;
; 0.314 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.439      ;
; 0.319 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.444      ;
; 0.323 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                      ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.448      ;
; 0.323 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.448      ;
; 0.323 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.448      ;
; 0.337 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.462      ;
; 0.337 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.462      ;
; 0.343 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.468      ;
; 0.348 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.472      ;
; 0.358 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.482      ;
; 0.358 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.482      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.491      ;
; 0.366 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.494      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.187 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.315      ;
; 0.206 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.332      ;
; 0.208 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.334      ;
; 0.253 ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.380      ;
; 0.262 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.388      ;
; 0.272 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.398      ;
; 0.272 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.396      ;
; 0.288 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.414      ;
; 0.305 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.431      ;
; 0.310 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.436      ;
; 0.314 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.440      ;
; 0.333 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.459      ;
; 0.333 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.459      ;
; 0.342 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.468      ;
; 0.358 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.484      ;
; 0.360 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.486      ;
; 0.361 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.487      ;
; 0.443 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.569      ;
; 0.454 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.580      ;
; 0.456 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.582      ;
; 0.461 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.467 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.593      ;
; 0.499 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.625      ;
; 0.499 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.625      ;
; 0.520 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.646      ;
; 0.522 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.648      ;
; 0.529 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.655      ;
; 0.531 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.657      ;
; 0.538 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.664      ;
; 0.731 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.857      ;
; 0.762 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.888      ;
; 0.920 ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.046      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.184 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|s_mode                                                                                    ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|s_mode                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                            ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                            ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.192 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[5] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                   ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[1]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                   ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_VS                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[5]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.315      ;
; 0.194 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.317      ;
; 0.202 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 0.499      ;
; 0.202 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                            ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.325      ;
; 0.203 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.325      ;
; 0.221 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.344      ;
; 0.223 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.346      ;
; 0.225 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.348      ;
; 0.249 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.372      ;
; 0.251 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.374      ;
; 0.255 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.378      ;
; 0.257 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.380      ;
; 0.259 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.382      ;
; 0.260 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.383      ;
; 0.262 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.385      ;
; 0.262 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.385      ;
; 0.262 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                   ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[4]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.386      ;
; 0.264 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[6] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.387      ;
; 0.264 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[7]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                   ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[5]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                   ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[7]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.387      ;
; 0.266 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                   ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[3]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.388      ;
; 0.272 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                   ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[2]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.392      ;
; 0.285 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.407      ;
; 0.286 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.408      ;
; 0.293 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                            ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.416      ;
; 0.295 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                            ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.417      ;
; 0.296 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.419      ;
; 0.301 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                          ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|s_mode                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.424      ;
; 0.302 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                  ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.428      ;
; 0.305 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                  ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.429      ;
; 0.309 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.432      ;
; 0.310 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.433      ;
; 0.312 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.435      ;
; 0.312 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.435      ;
; 0.313 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.436      ;
; 0.314 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.173      ; 0.591      ;
; 0.314 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.436      ;
; 0.315 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.437      ;
; 0.317 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                              ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.439      ;
; 0.317 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.439      ;
; 0.330 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.453      ;
; 0.332 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.455      ;
; 0.334 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.173      ; 0.611      ;
; 0.336 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                   ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[6]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.456      ;
; 0.341 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[3] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.464      ;
; 0.343 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.466      ;
; 0.344 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.467      ;
; 0.345 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.173      ; 0.622      ;
; 0.346 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[4]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.466      ;
; 0.347 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.469      ;
; 0.348 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[6]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.468      ;
; 0.349 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                   ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[0]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.469      ;
; 0.360 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.483      ;
; 0.370 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.493      ;
; 0.373 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.496      ;
; 0.373 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.496      ;
; 0.378 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.500      ;
; 0.382 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.505      ;
; 0.390 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.514      ;
; 0.392 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                  ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_B[3]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.531      ;
; 0.393 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                             ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.517      ;
; 0.397 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.174      ; 0.675      ;
; 0.397 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.519      ;
; 0.402 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.526      ;
; 0.404 ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                  ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_B[7]                                                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.543      ;
; 0.404 ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.528      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                        ; To Node                                                                                                                                                                                   ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 7.208  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[16]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.003      ; 2.782      ;
; 7.208  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[0]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.003      ; 2.782      ;
; 7.208  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[17]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.003      ; 2.782      ;
; 7.208  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[1]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.003      ; 2.782      ;
; 7.208  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[3]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.004      ; 2.783      ;
; 7.208  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[19]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.004      ; 2.783      ;
; 7.208  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[20]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.003      ; 2.782      ;
; 7.208  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[4]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.003      ; 2.782      ;
; 7.208  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[7]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.004      ; 2.783      ;
; 7.208  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[23]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.004      ; 2.783      ;
; 7.208  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[8]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.003      ; 2.782      ;
; 7.208  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[24]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.003      ; 2.782      ;
; 7.208  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[9]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.003      ; 2.782      ;
; 7.208  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[25]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.003      ; 2.782      ;
; 7.208  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[27]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.004      ; 2.783      ;
; 7.208  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[11]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.004      ; 2.783      ;
; 7.208  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[12]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.003      ; 2.782      ;
; 7.208  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[28]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.003      ; 2.782      ;
; 7.208  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[29]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.004      ; 2.783      ;
; 7.208  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[31]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.004      ; 2.783      ;
; 7.208  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[15]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.004      ; 2.783      ;
; 7.209  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[21]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.007      ; 2.785      ;
; 7.209  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[5]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.007      ; 2.785      ;
; 7.209  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[2]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.007      ; 2.785      ;
; 7.209  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[18]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.007      ; 2.785      ;
; 7.209  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[6]                                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.007      ; 2.785      ;
; 7.209  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[22]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.007      ; 2.785      ;
; 7.209  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[10]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.007      ; 2.785      ;
; 7.209  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[26]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.007      ; 2.785      ;
; 7.209  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[13]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.007      ; 2.785      ;
; 7.209  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[30]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.007      ; 2.785      ;
; 7.209  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|Mn_rot_step2[14]                                                                                                                           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; 0.007      ; 2.785      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[16]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[17]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[18]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[19]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[20]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[21]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[22]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[23]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[24]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[25]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[26]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[27]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[28]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[29]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[30]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src1[31]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[0]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[1]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[2]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[3]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[4]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[5]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[6]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[7]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[8]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[9]                                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[10]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[11]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[12]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[13]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[14]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.991 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mul_src2[15]                                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.791      ;
; 16.999 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.776      ;
; 16.999 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.776      ;
; 16.999 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.776      ;
; 16.999 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.776      ;
; 16.999 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.776      ;
; 16.999 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT21 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.776      ;
; 16.999 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.776      ;
; 16.999 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.776      ;
; 16.999 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.776      ;
; 16.999 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.776      ;
; 16.999 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.776      ;
; 16.999 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.776      ;
; 16.999 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.776      ;
; 16.999 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.776      ;
; 16.999 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.776      ;
; 16.999 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.776      ;
; 16.999 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.776      ;
; 16.999 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.776      ;
; 16.999 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.776      ;
; 16.999 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT18 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 2.776      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 17.989 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_out   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 20.000       ; -0.151     ; 1.847      ;
; 17.989 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_in_d1 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 20.000       ; -0.151     ; 1.847      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 18.992 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.476      ; 2.391      ;
; 18.992 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.476      ; 2.391      ;
; 19.234 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.711      ;
; 19.234 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.711      ;
; 19.234 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.711      ;
; 19.234 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.711      ;
; 19.234 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.711      ;
; 19.234 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.711      ;
; 19.234 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.711      ;
; 19.234 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.711      ;
; 19.234 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.711      ;
; 19.234 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.711      ;
; 19.234 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.711      ;
; 19.234 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 20.000       ; -0.042     ; 0.711      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                      ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.700 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 0.731      ;
; 98.830 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.111      ;
; 99.008 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.938      ;
; 99.008 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.938      ;
; 99.008 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.938      ;
; 99.008 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.938      ;
; 99.008 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.938      ;
; 99.008 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.938      ;
; 99.008 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.938      ;
; 99.008 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.938      ;
; 99.008 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.938      ;
; 99.008 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.938      ;
; 99.058 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.889      ;
; 99.058 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.889      ;
; 99.058 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.889      ;
; 99.058 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.889      ;
; 99.058 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.889      ;
; 99.058 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.889      ;
; 99.058 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.889      ;
; 99.058 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.889      ;
; 99.091 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.857      ;
; 99.091 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.857      ;
; 99.091 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.857      ;
; 99.091 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.857      ;
; 99.129 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.818      ;
; 99.129 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.818      ;
; 99.258 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.688      ;
; 99.258 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.688      ;
; 99.258 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.688      ;
; 99.258 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.688      ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.152 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.797      ; 2.103      ;
; 0.152 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.797      ; 2.103      ;
; 0.483 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.609      ;
; 0.483 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.609      ;
; 0.483 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.609      ;
; 0.483 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.609      ;
; 0.483 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.609      ;
; 0.483 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.609      ;
; 0.483 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.609      ;
; 0.483 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.609      ;
; 0.483 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.609      ;
; 0.483 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.609      ;
; 0.483 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.609      ;
; 0.483 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out      ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ; CLOCK_50                                                                              ; CLOCK_50    ; 0.000        ; 0.042      ; 0.609      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                       ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.489  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.614      ;
; 0.489  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.614      ;
; 0.489  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.614      ;
; 0.489  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.614      ;
; 0.569  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.695      ;
; 0.569  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.695      ;
; 0.644  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.771      ;
; 0.644  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.771      ;
; 0.644  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.771      ;
; 0.644  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.771      ;
; 0.667  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.793      ;
; 0.667  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.793      ;
; 0.667  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.793      ;
; 0.667  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.793      ;
; 0.667  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.793      ;
; 0.667  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.793      ;
; 0.667  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.793      ;
; 0.667  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.793      ;
; 0.673  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.798      ;
; 0.673  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.798      ;
; 0.673  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.798      ;
; 0.673  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.798      ;
; 0.673  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.798      ;
; 0.673  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.798      ;
; 0.673  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.798      ;
; 0.673  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.798      ;
; 0.673  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.798      ;
; 0.673  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.798      ;
; 0.832  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.952      ;
; 50.005 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.533      ; 0.642      ;
+--------+-----------------------------------------------------+---------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.454 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_out   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 1.617      ;
; 1.454 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_in_d1 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 1.617      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                            ; Launch Clock                                                                          ; Latch Clock                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.531 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest                          ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.002      ; 1.617      ;
; 1.531 ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest                          ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_in_d1 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.002      ; 1.617      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_line[5]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 2.490      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_active                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 2.492      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ld_bypass_delayed_started                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 2.492      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_has_started                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 2.492      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_slavearbiterlockenable                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 2.492      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_last_transfer_d1                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 2.492      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_need_extra_stall                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 2.492      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[2]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 2.490      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_line[0]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 2.490      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_tag_wraddress[5]                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 2.490      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_fill_starting_d1                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 2.492      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_share_counter[1]                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 2.492      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[2]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.491      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[3]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.491      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[4]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.491      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[5]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.491      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[6]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.491      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[18]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.491      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[19]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.491      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[20]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.491      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[21]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.491      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_writedata[22]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.491      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[29]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 2.492      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_wr_data[30]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 2.492      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_valid_mem_d1                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 2.492      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_A_dc_line_match_d1                                                                                                ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 2.492      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_share_counter[0]                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 2.492      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[21]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.487      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ctrl_shift_rot                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 2.488      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[8]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 2.488      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[16]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.487      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[17]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.487      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[18]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.487      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_shift_rot_result[25]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.487      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_sel                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 2.492      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ld_align_byte2_byte3_fill                                                                                         ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 2.488      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[2]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 2.492      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[3]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 2.492      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[6]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 2.492      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_slow_inst_result[7]                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 2.492      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_ld_align_byte1_fill                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.110      ; 2.488      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_st_data[2]                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.491      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_st_data[3]                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.491      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_st_data[4]                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.491      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_st_data[5]                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.491      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_st_data[6]                                                                                                        ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.491      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_st_data[19]                                                                                                       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.491      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[29]                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 2.492      ;
; 2.294 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_data[30]                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 2.492      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_write                                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.488      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_read                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.485      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_latency_counter                                                  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.485      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[9]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.492      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[10]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.492      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|i_read                                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.492      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.492      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[10]                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.485      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[11]                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.485      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_byteenable[1]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 2.490      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_byteenable[3]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 2.490      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_byteenable[2]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 2.490      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_byteenable[0]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 2.490      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_tag[10]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.485      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_tag[11]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.482      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_line_field[0]                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.485      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_line_field[3]                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.485      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_line_field[2]                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.485      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_line_field[1]                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.485      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_byte_field[1]                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 2.490      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_line_field[4]                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.485      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[0]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.485      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[1]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.485      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_line_field[5]                                                                                             ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.485      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_rd_addr_cnt[3]                                                                                                 ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.485      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|F_pc[19]                                                                                                            ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.470      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|ic_fill_tag[7]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.492      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_alu_result[21]                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 2.481      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[21]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 2.481      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_xfer_rd_data_starting                                                                                          ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.479      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_rd_data_first                                                                                               ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.488      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_wr_active                                                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 2.488      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_mem_baddr[22]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 2.481      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|M_alu_result[22]                                                                                                    ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 2.481      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_line[0]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.492      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_line[3]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.485      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_line[2]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.485      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_line[1]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.492      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[6]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.482      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[8]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.482      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[9]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.482      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[7]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.482      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[5]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.482      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[3]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.482      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[2]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.482      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|d_address_tag_field[4]                                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.482      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_line[4]                                                                                                     ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 2.492      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_tag[0]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 2.482      ;
; 2.295 ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch_module:the_whole_shit_reset_clocks_0_sys_clk_out_domain_synch|data_out ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|A_dc_wb_tag[1]                                                                                                      ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.485      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                              ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                              ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout                                                                                                    ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register|clk                                                    ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|readdata[0]|clk                                                                                                                                                   ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read_done|clk                                                                                                                     ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read|clk                                                                                                                          ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.001|clk                                                                                                                     ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.100|clk                                                                                                                     ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_write_done|clk                                                                                                                    ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_address|clk                                                                                                                                  ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|read_request_edge_to_pulse|data_in_d1|clk                                                                                                           ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|slave_readdata_p1[0]|clk                                                                                                                            ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|din_s1|clk                                                                                                             ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|dreg[0]|clk                                                                                                            ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|din_s1|clk                                                                                                             ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|dreg[0]|clk                                                                                                            ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|write_request_edge_to_pulse|data_in_d1|clk                                                                                                          ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_in_d1|clk                                                                                                                         ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_out|clk                                                                                                                           ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                                                                   ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]                                                                                                            ;
; 9.461  ; 9.461        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                                                                     ;
; 9.461  ; 9.461        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                                                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                                                   ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_in_d1                                                               ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch_module:the_whole_shit_reset_clk_0_domain_synch|data_out                                                                 ;
; 10.538 ; 10.538       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                                                                     ;
; 10.538 ; 10.538       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                                                                       ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]                                                                                                            ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                                                                   ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register|clk                                                    ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|readdata[0]|clk                                                                                                                                                   ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read_done|clk                                                                                                                     ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_read|clk                                                                                                                          ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.001|clk                                                                                                                     ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_state.100|clk                                                                                                                     ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_FSM|master_write_done|clk                                                                                                                    ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|master_address|clk                                                                                                                                  ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|read_request_edge_to_pulse|data_in_d1|clk                                                                                                           ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|slave_readdata_p1[0]|clk                                                                                                                            ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|din_s1|clk                                                                                                             ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer2|dreg[0]|clk                                                                                                            ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|din_s1|clk                                                                                                             ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|the_altera_std_synchronizer3|dreg[0]|clk                                                                                                            ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_the_whole_shit_clock_0|write_request_edge_to_pulse|data_in_d1|clk                                                                                                          ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_in_d1|clk                                                                                                                         ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_whole_shit_reset_clk_0_domain_synch|data_out|clk                                                                                                                           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                              ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                              ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout                                                                                                    ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                                                           ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0:the_clocks_0|readdata[0]                                                                                                                               ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|clocks_0_avalon_clocks_slave_arbitrator:the_clocks_0_avalon_clocks_slave|the_whole_shit_clock_0_out_read_data_valid_clocks_0_avalon_clocks_slave_shift_register ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|master_address                                                                                                ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|slave_readdata_p1[0]                                                                                          ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read                                                      ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done                                                 ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.001                                                 ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_state.100                                                 ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done                                                ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a76~porta_address_reg0                                                                                                                                   ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a76~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                               ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                     ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a132~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a132~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a147~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a147~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a150~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a150~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a165~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a165~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a171~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a171~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a178~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a178~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a186~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a186~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a197~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a197~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a202~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a202~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a219~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a219~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a226~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a226~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a233~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a233~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a259~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a259~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a266~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a266~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a291~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a291~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a299~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a299~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a304~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a304~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a307~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a307~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a314~porta_address_reg0                                                                                                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a314~porta_we_reg                                                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a69~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a69~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a75~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a75~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a78~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a78~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a80~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a80~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a83~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a83~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a85~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a85~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a90~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a90~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a92~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a92~porta_we_reg                                                                                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a98~porta_address_reg0                                                                                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a98~porta_we_reg                                                                                                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1ef1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                     ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1ef1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                           ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                               ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                     ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                   ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                   ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated|ram_block1a0~porta_we_reg                                                                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                   ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated|ram_block1a0~porta_we_reg                                                                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                    ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                          ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a100~porta_address_reg0                                                                                                                                  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a100~porta_we_reg                                                                                                                                        ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a101~porta_address_reg0                                                                                                                                  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a101~porta_we_reg                                                                                                                                        ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a103~porta_address_reg0                                                                                                                                  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a103~porta_we_reg                                                                                                                                        ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a104~porta_address_reg0                                                                                                                                  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a104~porta_we_reg                                                                                                                                        ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a105~porta_address_reg0                                                                                                                                  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a105~porta_we_reg                                                                                                                                        ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a111~porta_address_reg0                                                                                                                                  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a111~porta_we_reg                                                                                                                                        ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a116~porta_address_reg0                                                                                                                                  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a116~porta_we_reg                                                                                                                                        ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a118~porta_address_reg0                                                                                                                                  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; the_whole_shit:the_whole_shit_inst|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_6rb1:auto_generated|ram_block1a118~porta_we_reg                                                                                                                                        ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                 ; Clock Edge ; Target                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ;
; 19.779 ; 20.009       ; 0.230          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ram_block14a0~portb_address_reg0    ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                                  ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[2] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[3] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[4] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[5] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[6] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_in_d1             ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch_module:the_whole_shit_reset_clocks_0_VGA_CLK_out_domain_synch|data_out               ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[4]                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[5]                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[6]                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_G[7]                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[0]                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[1]                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[2]                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[3]                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[4]                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[5]                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[6]                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_R[7]                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_VS                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                             ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                              ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                              ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                              ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                              ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                              ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                              ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                              ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                              ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                              ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                             ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                             ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                             ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                             ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                             ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                             ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                             ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                             ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                             ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|s_mode                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|VGA_HS                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                               ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                              ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                              ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; the_whole_shit:the_whole_shit_inst|video_vga_controller_0:the_video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.301 ; 49.517       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                               ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                               ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                            ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                    ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                    ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                    ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                      ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                      ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                      ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                      ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                                      ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                               ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                               ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                               ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                            ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                            ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                            ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                            ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                            ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                               ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]                                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.743 ; 2.072 ; Rise       ; altera_reserved_tck                                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 3.191 ; 3.546 ; Rise       ; altera_reserved_tck                                                                   ;
; SRAM_DQ[*]          ; CLOCK_50            ; 3.449 ; 4.412 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.244 ; 4.162 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.428 ; 4.374 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.254 ; 4.170 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.299 ; 4.228 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.180 ; 4.091 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.234 ; 4.159 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.297 ; 4.232 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.308 ; 4.226 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.248 ; 4.145 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.037 ; 3.904 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.390 ; 4.311 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.249 ; 4.156 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.361 ; 4.289 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.313 ; 4.257 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.227 ; 4.145 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.449 ; 4.412 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.152 ; -0.442 ; Rise       ; altera_reserved_tck                                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -0.738 ; -1.073 ; Rise       ; altera_reserved_tck                                                                   ;
; SRAM_DQ[*]          ; CLOCK_50            ; -2.595 ; -3.451 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -2.795 ; -3.697 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -2.971 ; -3.901 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -2.804 ; -3.705 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -2.847 ; -3.761 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -2.732 ; -3.629 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -2.786 ; -3.695 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -2.845 ; -3.764 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -2.855 ; -3.758 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -2.797 ; -3.681 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -2.595 ; -3.451 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -2.933 ; -3.841 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -2.798 ; -3.692 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -2.904 ; -3.819 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -2.862 ; -3.790 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -2.777 ; -3.681 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -2.991 ; -3.937 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.125  ; 8.515  ; Fall       ; altera_reserved_tck                                                                   ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 6.055  ; 6.123  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 3.104  ; 3.273  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 5.246  ; 5.614  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 3.585  ; 3.802  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 3.265  ; 3.459  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 3.787  ; 4.070  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 3.238  ; 3.431  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 4.286  ; 4.571  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 4.225  ; 4.514  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.566  ; 3.779  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 5.306  ; 5.334  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 4.286  ; 4.629  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 4.524  ; 4.836  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 5.575  ; 5.652  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 3.835  ; 4.040  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 3.980  ; 4.211  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 6.055  ; 6.123  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 4.205  ; 4.471  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 3.255  ; 3.455  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 5.177  ; 5.548  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 5.739  ; 5.871  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 4.463  ; 4.753  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 4.276  ; 4.524  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.165  ; 3.333  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.468  ; 3.688  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.700  ; 3.935  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.315  ; 3.502  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.650  ; 3.897  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.433  ; 3.615  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.096  ; 3.269  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.931  ; 4.204  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 4.276  ; 4.524  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.530  ; 3.752  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.540  ; 3.687  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.558  ; 3.713  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.969  ; 4.164  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 2.945  ; 3.089  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.232  ; 3.392  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.088  ; 3.231  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 5.299  ; 5.678  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 3.790  ; 4.026  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 4.420  ; 4.734  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 4.232  ; 4.486  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 22.783 ; 22.889 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 22.373 ; 22.407 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 22.253 ; 22.276 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 22.590 ; 22.673 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 22.507 ; 22.556 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 22.502 ; 22.554 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 22.783 ; 22.889 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 22.580 ; 22.667 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 22.757 ; 22.860 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 22.379 ; 22.425 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.523 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 23.078 ; 23.230 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 22.920 ; 23.034 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 22.441 ; 22.511 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 22.632 ; 22.719 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 22.498 ; 22.554 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 22.753 ; 22.856 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.078 ; 23.230 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 22.816 ; 22.927 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 22.855 ; 22.959 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 22.448 ; 22.493 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 23.131 ; 23.285 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 22.240 ; 22.274 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 22.495 ; 22.572 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 22.477 ; 22.543 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 22.586 ; 22.653 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 22.885 ; 23.025 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 22.867 ; 22.989 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 23.131 ; 23.285 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 22.889 ; 23.012 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 23.049 ; 23.216 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.497 ;        ; Fall       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.872  ; 7.265  ; Fall       ; altera_reserved_tck                                                                   ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 2.746  ; 2.907  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 2.746  ; 2.907  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 4.802  ; 5.153  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 3.209  ; 3.415  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 2.900  ; 3.085  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 3.406  ; 3.676  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 2.876  ; 3.059  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 3.886  ; 4.157  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 3.827  ; 4.101  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.190  ; 3.393  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 4.921  ; 4.937  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.886  ; 4.214  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 4.115  ; 4.412  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 5.181  ; 5.244  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 3.454  ; 3.648  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 3.592  ; 3.811  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 5.640  ; 5.693  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 3.804  ; 4.057  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 2.891  ; 3.081  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 4.736  ; 5.090  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 5.336  ; 5.452  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 4.052  ; 4.328  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 2.596  ; 2.732  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 2.807  ; 2.966  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.097  ; 3.306  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.320  ; 3.544  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 2.951  ; 3.128  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.271  ; 3.507  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.064  ; 3.237  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 2.741  ; 2.905  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.542  ; 3.801  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.878  ; 4.113  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.161  ; 3.371  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.171  ; 3.309  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.188  ; 3.335  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.582  ; 3.767  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 2.596  ; 2.732  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 2.871  ; 3.023  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 2.733  ; 2.868  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 4.855  ; 5.215  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 3.407  ; 3.631  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 4.014  ; 4.313  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 3.830  ; 4.071  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 21.931 ; 21.951 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 22.045 ; 22.076 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 21.931 ; 21.951 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 22.253 ; 22.330 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 22.174 ; 22.219 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 22.170 ; 22.217 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 22.438 ; 22.538 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 22.243 ; 22.324 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 22.414 ; 22.510 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 22.050 ; 22.092 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.236 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 22.109 ; 22.174 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 22.569 ; 22.676 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 22.109 ; 22.174 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 22.293 ; 22.375 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 22.164 ; 22.215 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 22.410 ; 22.507 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 22.722 ; 22.866 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 22.469 ; 22.574 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 22.508 ; 22.606 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 22.115 ; 22.156 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 21.916 ; 21.947 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 21.916 ; 21.947 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 22.161 ; 22.233 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 22.145 ; 22.206 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 22.248 ; 22.311 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 22.535 ; 22.667 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 22.518 ; 22.634 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 22.772 ; 22.918 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 22.539 ; 22.655 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 22.695 ; 22.853 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.208 ;        ; Fall       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                            ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 3.043 ; 2.950 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.304 ; 3.230 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.409 ; 3.335 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.097 ; 3.023 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.097 ; 3.023 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.287 ; 3.213 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.285 ; 3.211 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.285 ; 3.211 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.458 ; 3.384 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.190 ; 3.097 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.043 ; 2.950 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.378 ; 3.285 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.384 ; 3.291 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.391 ; 3.298 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.397 ; 3.323 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.287 ; 3.213 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.397 ; 3.323 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                    ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 2.698 ; 2.605 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 2.938 ; 2.864 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.038 ; 2.964 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.740 ; 2.666 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.740 ; 2.666 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 2.922 ; 2.848 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 2.920 ; 2.846 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 2.920 ; 2.846 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.086 ; 3.012 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.839 ; 2.746 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.698 ; 2.605 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.019 ; 2.926 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.025 ; 2.932 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.031 ; 2.938 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.027 ; 2.953 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 2.922 ; 2.848 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.027 ; 2.953 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                   ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 3.156     ; 3.249     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.483     ; 3.557     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.602     ; 3.676     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.255     ; 3.329     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.255     ; 3.329     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.463     ; 3.537     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.455     ; 3.529     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.455     ; 3.529     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.670     ; 3.744     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.323     ; 3.416     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.156     ; 3.249     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.534     ; 3.627     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.540     ; 3.633     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.560     ; 3.653     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.589     ; 3.663     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.463     ; 3.537     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.589     ; 3.663     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                           ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 2.803     ; 2.896     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.107     ; 3.181     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.221     ; 3.295     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 2.888     ; 2.962     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.888     ; 2.962     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.088     ; 3.162     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.080     ; 3.154     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.080     ; 3.154     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.287     ; 3.361     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 2.963     ; 3.056     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 2.803     ; 2.896     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.165     ; 3.258     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.171     ; 3.264     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.191     ; 3.284     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.209     ; 3.283     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.088     ; 3.162     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.209     ; 3.283     ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 37.093 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                         ; Synchronization Node                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request  ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                   ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[7]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[4]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[5]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[6]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[3]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[2]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[1]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                       ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[0]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[0]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[1]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[3]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[5]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[6]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[2]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[4]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[7]               ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7]                                                                                           ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                       ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready            ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 37.093                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_read_done ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1    ;                        ;              ;                  ; 19.425       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]   ;                        ;              ;                  ; 17.668       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 37.338                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_master_FSM:master_FSM|master_write_done ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1    ;                        ;              ;                  ; 19.406       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]   ;                        ;              ;                  ; 17.932       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                         ; 38.804                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                            ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_write_request ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                            ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1    ;                        ;              ;                  ; 19.573       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]   ;                        ;              ;                  ; 19.231       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 38.882                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|the_whole_shit_clock_0_slave_FSM:slave_FSM|slave_read_request ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1   ;                        ;              ;                  ; 19.506       ;
;  the_whole_shit:the_whole_shit_inst|the_whole_shit_clock_0:the_the_whole_shit_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]  ;                        ;              ;                  ; 19.376       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                        ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                               ; 39.064                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.499       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.565       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                        ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                               ; 39.141                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.574       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.567       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 57.474                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[7] ;                        ;              ;                  ; 19.288       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[7] ;                        ;              ;                  ; 19.305       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 18.881       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 57.855                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[4] ;                        ;              ;                  ; 19.504       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[4] ;                        ;              ;                  ; 19.374       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 18.977       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 57.943                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[5] ;                        ;              ;                  ; 19.576       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[5] ;                        ;              ;                  ; 19.480       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 18.887       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 58.030                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[6] ;                        ;              ;                  ; 19.503       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[6] ;                        ;              ;                  ; 19.488       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 19.039       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 58.041                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[3] ;                        ;              ;                  ; 19.318       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[3] ;                        ;              ;                  ; 19.502       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 19.221       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 58.224                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[2] ;                        ;              ;                  ; 19.576       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[2] ;                        ;              ;                  ; 19.324       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 19.324       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 58.359                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[1] ;                        ;              ;                  ; 19.574       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[1] ;                        ;              ;                  ; 19.381       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 19.404       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 58.451                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a[0] ;                        ;              ;                  ; 19.574       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19|dffe21a[0] ;                        ;              ;                  ; 19.376       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.501       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.436                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 39.436       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 38.661       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.339       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.527                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 39.435       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 38.753       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.339       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.596                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 39.422       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 38.835       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.339       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.660                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 39.576       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 38.694       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.390       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.763                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 39.511       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 38.862       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.390       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.851                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 39.418       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 39.094       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.339       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.880                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 39.312       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 39.178       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.390       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.915                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                          ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a[7] ;                        ;              ;                  ; 39.417       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15|dffe17a[7] ;                        ;              ;                  ; 39.108       ;
;  the_whole_shit:the_whole_shit_inst|dual_clock_fifo:the_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.390       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                     ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                        ; 198.565                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.573       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.992       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                           ;
; Synchronization Node    ; the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                         ; 198.759                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.574       ;
;  the_whole_shit:the_whole_shit_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.185       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                ;
+----------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                       ; 6.436  ; 0.134 ; 4.727    ; 0.152   ; 9.267               ;
;  CLOCK2_50                                                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                                                              ; 17.428 ; 0.181 ; 17.952   ; 0.152   ; 9.267               ;
;  altera_reserved_tck                                                                   ; 46.924 ; 0.179 ; 48.680   ; 0.489   ; 49.301              ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.436  ; 0.134 ; 4.727    ; 1.531   ; 9.612               ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 33.247 ; 0.184 ; 16.187   ; 1.454   ; 19.708              ;
; Design-wide TNS                                                                        ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                                              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.025 ; 4.134 ; Rise       ; altera_reserved_tck                                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 7.740 ; 7.873 ; Rise       ; altera_reserved_tck                                                                   ;
; SRAM_DQ[*]          ; CLOCK_50            ; 6.601 ; 7.251 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.197 ; 6.798 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 6.556 ; 7.164 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 6.206 ; 6.797 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 6.272 ; 6.879 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 6.087 ; 6.688 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 6.174 ; 6.790 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 6.270 ; 6.903 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 6.383 ; 6.957 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 6.256 ; 6.781 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.845 ; 6.382 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 6.549 ; 7.076 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 6.249 ; 6.815 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 6.432 ; 7.003 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 6.317 ; 6.950 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 6.184 ; 6.781 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 6.601 ; 7.251 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.152 ; -0.442 ; Rise       ; altera_reserved_tck                                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -0.738 ; -1.073 ; Rise       ; altera_reserved_tck                                                                   ;
; SRAM_DQ[*]          ; CLOCK_50            ; -2.595 ; -3.451 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -2.795 ; -3.697 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -2.971 ; -3.901 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -2.804 ; -3.705 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -2.847 ; -3.761 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -2.732 ; -3.629 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -2.786 ; -3.695 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -2.845 ; -3.764 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -2.855 ; -3.758 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -2.797 ; -3.681 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -2.595 ; -3.451 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -2.933 ; -3.841 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -2.798 ; -3.692 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -2.904 ; -3.819 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -2.862 ; -3.790 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -2.777 ; -3.681 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -2.991 ; -3.937 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 15.170 ; 15.776 ; Fall       ; altera_reserved_tck                                                                   ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 11.006 ; 10.512 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 6.018  ; 6.057  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 10.388 ; 10.139 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 6.935  ; 6.909  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 6.263  ; 6.328  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 7.229  ; 7.431  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 6.186  ; 6.253  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 8.328  ; 8.280  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 8.350  ; 8.331  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 6.895  ; 6.917  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 9.639  ; 9.198  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 8.294  ; 8.455  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 8.828  ; 8.814  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 10.109 ; 9.773  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 7.459  ; 7.364  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 7.779  ; 7.669  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 11.006 ; 10.512 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 8.164  ; 8.023  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 6.226  ; 6.310  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 10.261 ; 10.014 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 10.409 ; 10.118 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 8.685  ; 8.522  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 8.482  ; 8.247  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.058  ; 6.092  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 6.711  ; 6.776  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 7.170  ; 7.137  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 6.369  ; 6.405  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 7.043  ; 7.121  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 6.689  ; 6.633  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.904  ; 5.981  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 7.711  ; 7.689  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 8.482  ; 8.247  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 6.754  ; 6.854  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 7.040  ; 6.834  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 7.101  ; 6.888  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 7.919  ; 7.694  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 5.693  ; 5.689  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 6.340  ; 6.251  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 6.037  ; 5.993  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 10.519 ; 10.241 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 7.411  ; 7.356  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 8.561  ; 8.585  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 8.345  ; 8.143  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 25.378 ; 25.328 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 24.585 ; 24.497 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 24.324 ; 24.260 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 25.083 ; 25.016 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 24.871 ; 24.756 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 24.872 ; 24.762 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 25.378 ; 25.328 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 25.091 ; 25.029 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 25.337 ; 25.279 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 24.693 ; 24.590 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.808 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 26.065 ; 25.973 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 25.782 ; 25.671 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 24.798 ; 24.741 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 25.156 ; 25.090 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 24.951 ; 24.827 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 25.427 ; 25.352 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 26.065 ; 25.973 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 25.614 ; 25.492 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 25.633 ; 25.501 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 24.804 ; 24.688 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 26.219 ; 26.100 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 24.430 ; 24.349 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 24.918 ; 24.844 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 24.884 ; 24.793 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 25.107 ; 24.988 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 25.766 ; 25.678 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 25.682 ; 25.607 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 26.219 ; 26.100 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 25.723 ; 25.644 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 25.995 ; 25.974 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.660 ;        ; Fall       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.872  ; 7.265  ; Fall       ; altera_reserved_tck                                                                   ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 2.746  ; 2.907  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 2.746  ; 2.907  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 4.802  ; 5.153  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 3.209  ; 3.415  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 2.900  ; 3.085  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 3.406  ; 3.676  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 2.876  ; 3.059  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 3.886  ; 4.157  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 3.827  ; 4.101  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.190  ; 3.393  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 4.921  ; 4.937  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.886  ; 4.214  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 4.115  ; 4.412  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 5.181  ; 5.244  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 3.454  ; 3.648  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 3.592  ; 3.811  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 5.640  ; 5.693  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 3.804  ; 4.057  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 2.891  ; 3.081  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 4.736  ; 5.090  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 5.336  ; 5.452  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 4.052  ; 4.328  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 2.596  ; 2.732  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 2.807  ; 2.966  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.097  ; 3.306  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.320  ; 3.544  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 2.951  ; 3.128  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.271  ; 3.507  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.064  ; 3.237  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 2.741  ; 2.905  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.542  ; 3.801  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.878  ; 4.113  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.161  ; 3.371  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.171  ; 3.309  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.188  ; 3.335  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.582  ; 3.767  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 2.596  ; 2.732  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 2.871  ; 3.023  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 2.733  ; 2.868  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 4.855  ; 5.215  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 3.407  ; 3.631  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 4.014  ; 4.313  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 3.830  ; 4.071  ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 21.931 ; 21.951 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 22.045 ; 22.076 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 21.931 ; 21.951 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 22.253 ; 22.330 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 22.174 ; 22.219 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 22.170 ; 22.217 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 22.438 ; 22.538 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 22.243 ; 22.324 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 22.414 ; 22.510 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 22.050 ; 22.092 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.236 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 22.109 ; 22.174 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 22.569 ; 22.676 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 22.109 ; 22.174 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 22.293 ; 22.375 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 22.164 ; 22.215 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 22.410 ; 22.507 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 22.722 ; 22.866 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 22.469 ; 22.574 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 22.508 ; 22.606 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 22.115 ; 22.156 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 21.916 ; 21.947 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 21.916 ; 21.947 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 22.161 ; 22.233 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 22.145 ; 22.206 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 22.248 ; 22.311 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 22.535 ; 22.667 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 22.518 ; 22.634 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 22.772 ; 22.918 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 22.539 ; 22.655 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 22.695 ; 22.853 ; Rise       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.208 ;        ; Fall       ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.257 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.257 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                            ; To Clock                                                                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                   ; altera_reserved_tck                                                                   ; 957        ; 0        ; 17       ; 1        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                                   ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                              ; CLOCK_50                                                                              ; 39         ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50                                                                              ; 3          ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 3          ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 399566     ; 64       ; 224      ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8          ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 8          ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 901        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                            ; To Clock                                                                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                   ; altera_reserved_tck                                                                   ; 957        ; 0        ; 17       ; 1        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                                   ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                              ; CLOCK_50                                                                              ; 39         ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50                                                                              ; 3          ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                                   ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                              ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 3          ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 399566     ; 64       ; 224      ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8          ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 8          ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 901        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                            ; To Clock                                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                                   ; altera_reserved_tck                                                                   ; 29       ; 0        ; 1        ; 0        ;
; CLOCK_50                                                                              ; CLOCK_50                                                                              ; 14       ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50                                                                              ; 2        ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 1568     ; 0        ; 32       ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                            ; To Clock                                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                                   ; altera_reserved_tck                                                                   ; 29       ; 0        ; 1        ; 0        ;
; CLOCK_50                                                                              ; CLOCK_50                                                                              ; 14       ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50                                                                              ; 2        ; 0        ; 0        ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 1568     ; 0        ; 32       ; 0        ;
; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 64    ; 64   ;
; Unconstrained Output Ports      ; 70    ; 70   ;
; Unconstrained Output Port Paths ; 86    ; 86   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Wed Feb 11 01:54:51 2015
Info: Command: quartus_sta DE2_115 -c DE2_115
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity dcfifo_3uj1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe19|dffe20a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe15|dffe16a* 
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Info: Reading SDC File: 'DE2_115.SDC'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]} {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]} {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Info: Reading SDC File: 'cpu.sdc'
Info: Reading SDC File: '../../altera/11.0/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc'
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 6.436
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.436         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:    17.428         0.000 CLOCK_50 
    Info:    33.247         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:    46.924         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.331
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.331         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:     0.403         0.000 CLOCK_50 
    Info:     0.403         0.000 altera_reserved_tck 
    Info:     0.405         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
Info: Worst-case recovery slack is 4.727
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.727         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:    16.187         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:    17.970         0.000 CLOCK_50 
    Info:    48.680         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.769
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.769         0.000 CLOCK_50 
    Info:     1.002         0.000 altera_reserved_tck 
    Info:     2.999         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:     3.122         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is 9.612
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.612         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:     9.682         0.000 CLOCK_50 
    Info:    16.000         0.000 CLOCK2_50 
    Info:    16.000         0.000 CLOCK3_50 
    Info:    19.708         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:    49.548         0.000 altera_reserved_tck 
Info: Report Metastability: Found 24 synchronizer chains.
    Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info: Number of Synchronizer Chains Found: 24
    Info: Shortest Synchronizer Chain: 2 Registers
    Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info: Worst Case Available Settling Time: 33.940 ns
    Info: 
    Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info: Worst-case setup slack is 6.671
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.671         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:    17.638         0.000 CLOCK_50 
    Info:    33.876         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:    47.253         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.336
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.336         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:     0.354         0.000 CLOCK_50 
    Info:     0.354         0.000 altera_reserved_tck 
    Info:     0.357         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
Info: Worst-case recovery slack is 5.216
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     5.216         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:    16.463         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:    17.952         0.000 CLOCK_50 
    Info:    48.907         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.753
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.753         0.000 CLOCK_50 
    Info:     0.905         0.000 altera_reserved_tck 
    Info:     2.690         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:     2.799         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is 9.634
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.634         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:     9.690         0.000 CLOCK_50 
    Info:    16.000         0.000 CLOCK2_50 
    Info:    16.000         0.000 CLOCK3_50 
    Info:    19.708         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:    49.478         0.000 altera_reserved_tck 
Info: Report Metastability: Found 24 synchronizer chains.
    Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info: Number of Synchronizer Chains Found: 24
    Info: Shortest Synchronizer Chain: 2 Registers
    Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info: Worst Case Available Settling Time: 34.459 ns
    Info: 
    Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info: Worst-case setup slack is 8.214
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     8.214         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:    18.725         0.000 CLOCK_50 
    Info:    36.943         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:    48.792         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.134
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.134         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:     0.179         0.000 altera_reserved_tck 
    Info:     0.181         0.000 CLOCK_50 
    Info:     0.184         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
Info: Worst-case recovery slack is 7.208
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     7.208         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:    17.989         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:    18.992         0.000 CLOCK_50 
    Info:    49.700         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.152
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.152         0.000 CLOCK_50 
    Info:     0.489         0.000 altera_reserved_tck 
    Info:     1.454         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:     1.531         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is 9.267
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.267         0.000 CLOCK_50 
    Info:     9.749         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info:    16.000         0.000 CLOCK2_50 
    Info:    16.000         0.000 CLOCK3_50 
    Info:    19.756         0.000 the_whole_shit_inst|the_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info:    49.301         0.000 altera_reserved_tck 
Info: Report Metastability: Found 24 synchronizer chains.
    Info: Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info: Number of Synchronizer Chains Found: 24
    Info: Shortest Synchronizer Chain: 2 Registers
    Info: Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info: Worst Case Available Settling Time: 37.093 ns
    Info: 
    Info: Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info:   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 527 megabytes
    Info: Processing ended: Wed Feb 11 01:55:06 2015
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:18


