@article{pedram1996power,
  title={Power minimization in IC design: principles and applications},
  author={Pedram, Massoud},
  journal={ACM Transactions on Design Automation of Electronic Systems (TODAES)},
  volume={1},
  number={1},
  pages={3--56},
  year={1996},
  publisher={ACM}
}

@ARTICLE{841927, 
author={Qing Wu and Pedram, M. and Xunwei Wu}, 
journal={Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on}, 
title={Clock-gating and its application to low power design of sequential circuits}, 
year={2000}, 
month={Mar}, 
volume={47}, 
number={3}, 
pages={415-420}, 
keywords={CMOS logic circuits;flip-flops;logic design;low-power electronics;sequential circuits;timing;active cycles;clock behavior modelling;clock gating techniques;flip flops;low power design;power dissipation;sequential circuits;triggering transition;CMOS logic circuits;Circuit synthesis;Clocks;Latches;Logic design;Power dissipation;Power engineering and energy;Sequential circuits;Signal synthesis;Synchronous generators}, 
doi={10.1109/81.841927}, 
ISSN={1057-7122}
}

@inproceedings{tellez1995activity,
  title={Activity-driven clock design for low power circuits},
  author={T{\'e}llez, Gustavo E and Farrahi, Amir and Sarrafzadeh, Majid},
  booktitle={Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design},
  pages={62--65},
  year={1995},
  organization={IEEE Computer Society}
}

@article{benini1999symbolic,
  title={Symbolic synthesis of clock-gating logic for power optimization of synchronous controllers},
  author={Benini, Luca and De Micheli, Giovanni and Macii, Enrico and Poncino, Massimo and Scarsi, Riccardo},
  journal={ACM Transactions on Design Automation of Electronic Systems (TODAES)},
  volume={4},
  number={4},
  pages={351--375},
  year={1999},
  publisher={ACM}
}

@inproceedings{hurst2008automatic,
  title={Automatic synthesis of clock gating logic with controlled netlist perturbation},
  author={Hurst, Aaron P},
  booktitle={Proceedings of the 45th annual Design Automation Conference},
  pages={654--657},
  year={2008},
  organization={ACM}
}

@INPROCEEDINGS{han2012synthesis, 
author={Inhak Han and Youngsoo Shin}, 
booktitle={IC Design Technology (ICICDT), 2012 IEEE International Conference on}, 
title={Synthesis of clock gating logic through factored form matching}, 
year={2012}, 
month={May}, 
pages={1-4}, 
keywords={Boolean functions;combinational circuits;logic design;trees (mathematics);Boolean division;RTL clock gating;automatic synthesis;clock gating logic synthesis;combinational logic;factored form matching;factoring tree;gate level;gate-level clock gating synthesis;gating conditions;register transfer level;Approximation methods;Clocks;Design automation;Logic gates;Registers;Runtime;Vectors}, 
doi={10.1109/ICICDT.2012.6232835}, 
ISSN={pending}
}

@ARTICLE{paik2012clock, 
author={Seungwhun Paik and Inhak Han and Sangmin Kim and Youngsoo Shin}, 
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on}, 
title={Clock Gating Synthesis of Pulsed-Latch Circuits}, 
year={2012}, 
month={July}, 
volume={31}, 
number={7}, 
pages={1019-1030}, 
keywords={clocks;logic circuits;logic design;logic gates;pulse generators;Boolean division;Boolean gating conditions;clock-gating logic automatic synthesis;computer-aided design tools;power consumption reduction;pulse generators;pulsed-latch circuits;size 45 nm;Approximation methods;Capacitance;Clocks;Latches;Logic gates;Power demand;Registers;Clock gating;gating function;pulse generator;pulsed-latch}, 
doi={10.1109/TCAD.2012.2185235}, 
ISSN={0278-0070}
}

@INPROCEEDINGS{arbel2009resurrecting, 
author={Arbel, E. and Eisner, C. and Rokhlenko, O.}, 
booktitle={Design Automation Conference, 2009. DAC '09. 46th ACM/IEEE}, 
title={Resurrecting infeasible clock-gating functions}, 
year={2009}, 
month={July}, 
pages={160-165}, 
keywords={integrated circuit design;microprocessor chips;optimisation;automatic clock gating tool;infeasible clock gating functions;optimization techniques;post-processing phase;timing violation;Algorithm design and analysis;Chip scale packaging;Clocks;Clustering algorithms;Design optimization;Energy consumption;Energy efficiency;Laboratories;Permission;Timing;Approximation;Clock gating;Clustering;Low power}, 
ISSN={0738-100X}
}


// Power Gating
@inproceedings{nair2009comparative,
  title={A comparative analysis of coarse-grain and fine-grain power gating for FPGA lookup tables},
  author={Nair, Pradeep S and Koppa, Santosh and John, Eugene B},
  booktitle={Circuits and Systems, 2009. MWSCAS'09. 52nd IEEE International Midwest Symposium on},
  pages={507--510},
  year={2009},
  organization={IEEE}
}

@inproceedings{bernstein2003design,
  title={Design and CAD Challenges in sub-90nm CMOS Technologies},
  author={Bernstein, Kerry and Chuang, Ching-Te and Joshi, Rajiv and Puri, Ruchir},
  booktitle={Computer Aided Design, 2003. ICCAD-2003. International Conference on},
  pages={129--136},
  year={2003},
  organization={IEEE}
}

@article{borkar1999design,
  title={Design challenges of technology scaling},
  author={Borkar, Shekhar},
  journal={Micro, IEEE},
  volume={19},
  number={4},
  pages={23--29},
  year={1999},
  publisher={IEEE}
}

@article{m2002international,
  title={The International Technology Roadmap for Semiconductorsâ€”Perspectives and challenges for the next 15 years},
  author={M Arden, Wolfgang},
  journal={Current Opinion in Solid State and Materials Science},
  volume={6},
  number={5},
  pages={371--377},
  year={2002},
  publisher={Elsevier}
}
@inproceedings{abdollahi2005effective,
  title={An effective power mode transition technique in MTCMOS circuits},
  author={Abdollahi, Afshin and Fallah, Farzan and Pedram, Massoud},
  booktitle={Proceedings of the 42nd annual Design Automation Conference},
  pages={37--42},
  year={2005},
  organization={ACM}
}
@article{singh2007enhanced,
  title={Enhanced leakage reduction techniques using intermediate strength power gating},
  author={Singh, Harmander and Agarwal, Kanak and Sylvester, Dennis and Nowka, Kevin J},
  journal={Very Large Scale Integration (VLSI) Systems, IEEE Transactions on},
  volume={15},
  number={11},
  pages={1215--1224},
  year={2007},
  publisher={IEEE}
}

@inproceedings{chen2010power,
  title={Power gating design for standard-cell-like structured ASICs},
  author={Chen, Sin-Yu and Lin, Rung-Bin and Tung, Hui-Hsiang and Lin, Kuen-Wey},
  booktitle={Proceedings of the Conference on Design, Automation and Test in Europe},
  pages={514--519},
  year={2010},
  organization={European Design and Automation Association}
}

@inproceedings{bsoul2010fpga,
  title={An FPGA architecture supporting dynamically controlled power gating},
  author={Bsoul, Assem AM and Wilton, Steven JE},
  booktitle={Field-Programmable Technology (FPT), 2010 International Conference on},
  pages={1--8},
  year={2010},
  organization={IEEE}
}

@INPROCEEDINGS{rajakumari2013gals, 
author={Rajakumari, A. and Sharma, N.S.M. and Kishore, K.L. and Petta, V.K.}, 
booktitle={Microelectronics and Electronics (PrimeAsia), 2013 IEEE Asia Pacific Conference on Postgraduate Research in}, 
title={A power gating GALS interface implementation}, 
year={2013}, 
month={Dec}, 
pages={34-39}, 
keywords={VLSI;clocks;random-access storage;system-on-chip;ALU;GALS 8051;RAM;SoC;Synopsys SAED;VLSI designs;arithmetic logic unit;asynchronous interface;clock;globally asynchronous locally synchronous architectures;leakage power;nanometric designs;power gating GALS interface;power gating sequence;random access memory;size 90 nm;synchronous designs;system-on-chip;Asia;Clocks;Microelectronics;Switches;Synchronization;System-on-chip;4-Phase handshking;Asynchronous Wrappers;Clock Gating;Globally asynchronous locally synchronous (GALS);Petri Nets;Power Gating;Relative Timing;SignaI Transition Graph (STG)}, 
doi={10.1109/PrimeAsia.2013.6731174},}


@inproceedings{kim2003understanding,
  title={Understanding and minimizing ground bounce during mode transition of power gating structures},
  author={Kim, Suhwan and Kosonocky, Stephen V and Knebel, Daniel R},
  booktitle={Proceedings of the 2003 international symposium on Low power electronics and design},
  pages={22--25},
  year={2003},
  organization={ACM}
}

@inproceedings{chang1997analysis,
  title={Analysis of ground bounce in deep sub-micron circuits},
  author={Chang, Yi-Shing and Gupta, Sandeep K and Breuer, Melvin A},
  booktitle={VLSI Test Symposium, 1997., 15th IEEE},
  pages={110--116},
  year={1997},
  organization={IEEE}
}

@inproceedings{kim2004experimental,
  title={Experimental measurement of a novel power gating structure with intermediate power saving mode},
  author={Kim, Suhwan and Kosonocky, Stephen V and Knebel, Daniel R and Stawiasz, Kevin},
  booktitle={Low Power Electronics and Design, 2004. ISLPED'04. Proceedings of the 2004 International Symposium on},
  pages={20--25},
  year={2004},
  organization={IEEE}
}

@unpublished{altera2005,
  title={Statix II vs. Virtex-4 Power Comparison \& Estimation Accuracy},
  author={Altera},
  year={2005},
  note={Online at  \url{http://www.altera.co.uk/literature/wp/wp_s2v4_pwr_acc.pdf}},
  organization={Altera}
}

