// Seed: 2916199955
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri1 id_4,
    output wand id_5
    , id_9,
    input uwire id_6,
    output wand id_7
);
  wire id_10;
  ;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    output wand id_3,
    input tri1 id_4,
    output wor id_5,
    input uwire id_6,
    input supply1 id_7,
    input wand id_8,
    input wor id_9,
    input supply0 id_10,
    output wand id_11,
    input wor id_12,
    input tri id_13,
    output uwire id_14
);
  initial begin : LABEL_0
  end
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4,
      id_4,
      id_9,
      id_0,
      id_7,
      id_5
  );
  assign modCall_1.id_6 = 0;
endmodule
