
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a MachXO3LF -p LCMXO3LF-6900C -t CABGA256 -s 5 -oc
     Commercial HelloWorld_impl1.ngd -o HelloWorld_impl1_map.ncd -pr
     HelloWorld_impl1.prf -mp HelloWorld_impl1.mrp -lpf
     D:/docs/FPGA/HelloWorld/impl1/HelloWorld_impl1.lpf -lpf
     D:/docs/FPGA/HelloWorld/HelloWorld.lpf -c 0 -gui -msgset
     D:/docs/FPGA/HelloWorld/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO3LF-6900CCABGA256
Target Performance:   5
Mapper:  xo3c00f,  version:  Diamond (64-bit) 3.11.1.441
Mapped on:  01/04/20  15:24:18

Design Summary
--------------

   Number of registers:     40 out of  7485 (1%)
      PFU registers:           40 out of  6864 (1%)
      PIO registers:            0 out of   621 (0%)
   Number of SLICEs:        21 out of  3432 (1%)
      SLICEs as Logic/ROM:     21 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         17 out of  3432 (0%)
   Number of LUT4s:         42 out of  6864 (1%)
      Number used as logic LUTs:          8
      Number used as distributed RAM:     0
      Number used as ripple logic:       34
      Number used as shift registers:     0
   Number of PIO sites used: 9 + 4(JTAG) out of 207 (6%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net fpga_clock: 21 loads, 21 rising, 0 falling (Driver: rc_oscillator )
   Number of Clock Enables:  1

                                    Page 1




Design:  top                                           Date:  01/04/20  15:24:18

Design Summary (cont)
---------------------
     Net pushbutton_c: 21 loads, 21 LSLICEs
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net pushbutton_c: 21 loads
     Net counter/counter_24: 2 loads
     Net counter/counter_25: 2 loads
     Net counter/counter_26: 2 loads
     Net counter/counter_27: 2 loads
     Net counter/counter_28: 2 loads
     Net counter/counter_29: 2 loads
     Net counter/counter_30: 2 loads
     Net counter/counter_31: 2 loads
     Net counter/n165: 1 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| leds[6]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[7]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[5]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[4]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[3]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[2]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[1]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| leds[0]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| pushbutton          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+





                                    Page 2




Design:  top                                           Date:  01/04/20  15:24:18

Removed logic
-------------

Block i5 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal counter/counter_10_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal counter/counter_10_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal counter/counter_10_add_4_33/S1 undriven or does not drive anything -
     clipped.
Signal counter/counter_10_add_4_33/CO undriven or does not drive anything -
     clipped.
Block i1 was optimized away.

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                rc_oscillator
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     fpga_clock
  OSC Nominal Frequency (MHz):                      133.00

ASIC Components
---------------

Instance Name: rc_oscillator
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 57 MB
        

















                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights
     reserved.
