module crankgen(
  input logic [7:0] SW,
  output logic nCrank,
);

  

endmodule