{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747526597032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747526597033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 18 01:03:16 2025 " "Processing started: Sun May 18 01:03:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747526597033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747526597033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Risc_V -c Risc_V " "Command: quartus_map --read_settings_files=on --write_settings_files=off Risc_V -c Risc_V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747526597033 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747526597591 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747526597591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_risc_v.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_risc_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Risc_V " "Found entity 1: tb_Risc_V" {  } { { "tb_Risc_V.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/tb_Risc_V.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747526614610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747526614610 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "risc_v.v(21) " "Verilog HDL information at risc_v.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "risc_v.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/risc_v.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1747526614684 ""}
{ "Warning" "WSGN_SEARCH_FILE" "risc_v.v 1 1 " "Using design file risc_v.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Risc_V " "Found entity 1: Risc_V" {  } { { "risc_v.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/risc_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747526614686 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747526614686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Risc_V " "Elaborating entity \"Risc_V\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747526614687 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 risc_v.v(27) " "Verilog HDL assignment warning at risc_v.v(27): truncated value with size 32 to match size of target (9)" {  } { { "risc_v.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/risc_v.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747526614689 "|Risc_V"}
{ "Warning" "WSGN_SEARCH_FILE" "control_unit.v 1 1 " "Using design file control_unit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Control_unit " "Found entity 1: Control_unit" {  } { { "control_unit.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747526614708 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747526614708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_unit Control_unit:ctrl " "Elaborating entity \"Control_unit\" for hierarchy \"Control_unit:ctrl\"" {  } { { "risc_v.v" "ctrl" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/risc_v.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747526614709 ""}
{ "Warning" "WSGN_SEARCH_FILE" "main_fsm.v 1 1 " "Using design file main_fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Main_FSM " "Found entity 1: Main_FSM" {  } { { "main_fsm.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/main_fsm.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747526614726 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747526614726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_FSM Control_unit:ctrl\|Main_FSM:Fsm " "Elaborating entity \"Main_FSM\" for hierarchy \"Control_unit:ctrl\|Main_FSM:Fsm\"" {  } { { "control_unit.v" "Fsm" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/control_unit.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747526614728 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "main_fsm.v(43) " "Verilog HDL Case Statement information at main_fsm.v(43): all case item expressions in this case statement are onehot" {  } { { "main_fsm.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/main_fsm.v" 43 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1747526614731 "|Risc_V|Control_unit:ctrl|Main_FSM:Fsm"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "main_fsm.v(92) " "Verilog HDL warning at main_fsm.v(92): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "main_fsm.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/main_fsm.v" 92 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1747526614731 "|Risc_V|Control_unit:ctrl|Main_FSM:Fsm"}
{ "Warning" "WSGN_SEARCH_FILE" "alu_decoder.v 1 1 " "Using design file alu_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_decoder " "Found entity 1: ALU_decoder" {  } { { "alu_decoder.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/alu_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747526614752 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747526614752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_decoder Control_unit:ctrl\|ALU_decoder:alu_dec " "Elaborating entity \"ALU_decoder\" for hierarchy \"Control_unit:ctrl\|ALU_decoder:alu_dec\"" {  } { { "control_unit.v" "alu_dec" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/control_unit.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747526614753 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inst_decoder.v 1 1 " "Using design file inst_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Inst_decoder " "Found entity 1: Inst_decoder" {  } { { "inst_decoder.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/inst_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747526614770 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747526614770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inst_decoder Control_unit:ctrl\|Inst_decoder:Imm_choice " "Elaborating entity \"Inst_decoder\" for hierarchy \"Control_unit:ctrl\|Inst_decoder:Imm_choice\"" {  } { { "control_unit.v" "Imm_choice" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/control_unit.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747526614771 ""}
{ "Warning" "WSGN_SEARCH_FILE" "size_decoder.v 1 1 " "Using design file size_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Size_decoder " "Found entity 1: Size_decoder" {  } { { "size_decoder.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/size_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747526614784 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747526614784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Size_decoder Control_unit:ctrl\|Size_decoder:size_data " "Elaborating entity \"Size_decoder\" for hierarchy \"Control_unit:ctrl\|Size_decoder:size_data\"" {  } { { "control_unit.v" "size_data" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/control_unit.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747526614785 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.v(74) " "Verilog HDL warning at datapath.v(74): extended using \"x\" or \"z\"" {  } { { "datapath.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/datapath.v" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747526614801 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.v(75) " "Verilog HDL warning at datapath.v(75): extended using \"x\" or \"z\"" {  } { { "datapath.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/datapath.v" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747526614802 ""}
{ "Warning" "WSGN_SEARCH_FILE" "datapath.v 1 1 " "Using design file datapath.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747526614803 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747526614803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:data_path " "Elaborating entity \"datapath\" for hierarchy \"datapath:data_path\"" {  } { { "risc_v.v" "data_path" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/risc_v.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747526614804 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_flip_flop_with_enable.v 1 1 " "Using design file d_flip_flop_with_enable.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop_with_enable " "Found entity 1: d_flip_flop_with_enable" {  } { { "d_flip_flop_with_enable.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/d_flip_flop_with_enable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747526614830 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747526614830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop_with_enable datapath:data_path\|d_flip_flop_with_enable:PCFlipFlop " "Elaborating entity \"d_flip_flop_with_enable\" for hierarchy \"datapath:data_path\|d_flip_flop_with_enable:PCFlipFlop\"" {  } { { "datapath.v" "PCFlipFlop" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/datapath.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747526614830 ""}
{ "Warning" "WSGN_SEARCH_FILE" "two_to_one_mux.v 1 1 " "Using design file two_to_one_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 two_to_one_mux " "Found entity 1: two_to_one_mux" {  } { { "two_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/two_to_one_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747526614845 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747526614845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_to_one_mux datapath:data_path\|two_to_one_mux:addressMux " "Elaborating entity \"two_to_one_mux\" for hierarchy \"datapath:data_path\|two_to_one_mux:addressMux\"" {  } { { "datapath.v" "addressMux" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/datapath.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747526614846 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instruction_and_data_memory.v 1 1 " "Using design file instruction_and_data_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_and_data_memory " "Found entity 1: instruction_and_data_memory" {  } { { "instruction_and_data_memory.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/instruction_and_data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747526614859 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747526614859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_and_data_memory datapath:data_path\|instruction_and_data_memory:memory " "Elaborating entity \"instruction_and_data_memory\" for hierarchy \"datapath:data_path\|instruction_and_data_memory:memory\"" {  } { { "datapath.v" "memory" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/datapath.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747526614861 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i instruction_and_data_memory.v(22) " "Verilog HDL Always Construct warning at instruction_and_data_memory.v(22): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_and_data_memory.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/instruction_and_data_memory.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747526614906 "|Risc_V|datapath:data_path|instruction_and_data_memory:memory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_temp instruction_and_data_memory.v(91) " "Verilog HDL Always Construct warning at instruction_and_data_memory.v(91): inferring latch(es) for variable \"data_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_and_data_memory.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/instruction_and_data_memory.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747526614906 "|Risc_V|datapath:data_path|instruction_and_data_memory:memory"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "d_flip_flop.v(7) " "Verilog HDL information at d_flip_flop.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "d_flip_flop.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/d_flip_flop.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1747526614921 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_flip_flop.v 1 1 " "Using design file d_flip_flop.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "d_flip_flop.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/d_flip_flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747526614921 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747526614921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop datapath:data_path\|d_flip_flop:dataFlipFlop " "Elaborating entity \"d_flip_flop\" for hierarchy \"datapath:data_path\|d_flip_flop:dataFlipFlop\"" {  } { { "datapath.v" "dataFlipFlop" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/datapath.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747526614922 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register_file.v 1 1 " "Using design file register_file.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747526614944 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747526614944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:data_path\|register_file:registers " "Elaborating entity \"register_file\" for hierarchy \"datapath:data_path\|register_file:registers\"" {  } { { "datapath.v" "registers" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/datapath.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747526614944 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i register_file.v(15) " "Verilog HDL Always Construct warning at register_file.v(15): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/register_file.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747526614960 "|Risc_V|datapath:data_path|register_file:registers"}
{ "Warning" "WSGN_SEARCH_FILE" "immediate_extend.v 1 1 " "Using design file immediate_extend.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_extend " "Found entity 1: immediate_extend" {  } { { "immediate_extend.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/immediate_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747526614972 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747526614972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_extend datapath:data_path\|immediate_extend:extend " "Elaborating entity \"immediate_extend\" for hierarchy \"datapath:data_path\|immediate_extend:extend\"" {  } { { "datapath.v" "extend" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/datapath.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747526614973 ""}
{ "Warning" "WSGN_SEARCH_FILE" "three_to_one_mux.v 1 1 " "Using design file three_to_one_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 three_to_one_mux " "Found entity 1: three_to_one_mux" {  } { { "three_to_one_mux.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/three_to_one_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747526614985 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747526614985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_to_one_mux datapath:data_path\|three_to_one_mux:srcAMux " "Elaborating entity \"three_to_one_mux\" for hierarchy \"datapath:data_path\|three_to_one_mux:srcAMux\"" {  } { { "datapath.v" "srcAMux" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/datapath.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747526614985 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 1 1 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747526614999 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1747526614999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:data_path\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"datapath:data_path\|alu:ALU\"" {  } { { "datapath.v" "ALU" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/datapath.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747526615000 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:data_path\|comb~synth " "Converted tri-state buffer \"datapath:data_path\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_unit:ctrl\|Inst_decoder:Imm_choice\|ImmSrc\[0\] " "Converted tri-state buffer \"Control_unit:ctrl\|Inst_decoder:Imm_choice\|ImmSrc\[0\]\" feeding internal logic into a wire" {  } { { "inst_decoder.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/inst_decoder.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_unit:ctrl\|Inst_decoder:Imm_choice\|ImmSrc\[1\] " "Converted tri-state buffer \"Control_unit:ctrl\|Inst_decoder:Imm_choice\|ImmSrc\[1\]\" feeding internal logic into a wire" {  } { { "inst_decoder.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/inst_decoder.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_unit:ctrl\|ALU_decoder:alu_dec\|ALU_Control\[0\] " "Converted tri-state buffer \"Control_unit:ctrl\|ALU_decoder:alu_dec\|ALU_Control\[0\]\" feeding internal logic into a wire" {  } { { "alu_decoder.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/alu_decoder.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_unit:ctrl\|ALU_decoder:alu_dec\|ALU_Control\[1\] " "Converted tri-state buffer \"Control_unit:ctrl\|ALU_decoder:alu_dec\|ALU_Control\[1\]\" feeding internal logic into a wire" {  } { { "alu_decoder.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/alu_decoder.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_unit:ctrl\|ALU_decoder:alu_dec\|ALU_Control\[2\] " "Converted tri-state buffer \"Control_unit:ctrl\|ALU_decoder:alu_dec\|ALU_Control\[2\]\" feeding internal logic into a wire" {  } { { "alu_decoder.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/alu_decoder.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Control_unit:ctrl\|ALU_decoder:alu_dec\|ALU_Control\[3\] " "Converted tri-state buffer \"Control_unit:ctrl\|ALU_decoder:alu_dec\|ALU_Control\[3\]\" feeding internal logic into a wire" {  } { { "alu_decoder.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/alu_decoder.v" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1747526616574 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1747526616574 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "datapath:data_path\|alu:ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"datapath:data_path\|alu:ALU\|Div0\"" {  } { { "alu.v" "Div0" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/alu.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747526631607 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "datapath:data_path\|alu:ALU\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"datapath:data_path\|alu:ALU\|Mod0\"" {  } { { "alu.v" "Mod0" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/alu.v" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747526631607 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1747526631607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data_path\|alu:ALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"datapath:data_path\|alu:ALU\|lpm_divide:Div0\"" {  } { { "alu.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/alu.v" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747526631656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data_path\|alu:ALU\|lpm_divide:Div0 " "Instantiated megafunction \"datapath:data_path\|alu:ALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747526631656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747526631656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747526631656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747526631656 ""}  } { { "alu.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/alu.v" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747526631656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/db/lpm_divide_3dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747526631701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747526631701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747526631712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747526631712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747526631797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747526631797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data_path\|alu:ALU\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"datapath:data_path\|alu:ALU\|lpm_divide:Mod0\"" {  } { { "alu.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/alu.v" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747526631833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data_path\|alu:ALU\|lpm_divide:Mod0 " "Instantiated megafunction \"datapath:data_path\|alu:ALU\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747526631833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747526631833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747526631833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747526631833 ""}  } { { "alu.v" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/alu.v" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747526631833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/db/lpm_divide_65m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747526631876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747526631876 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1747526633824 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747526644082 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1747526661871 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/output_files/Risc_V.map.smsg " "Generated suppressed messages file D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/output_files/Risc_V.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747526662098 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747526662606 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747526662606 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8850 " "Implemented 8850 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747526663240 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747526663240 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8767 " "Implemented 8767 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747526663240 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1747526663240 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747526663240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747526663281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 18 01:04:23 2025 " "Processing ended: Sun May 18 01:04:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747526663281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747526663281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747526663281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747526663281 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1747526666294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747526666294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 18 01:04:25 2025 " "Processing started: Sun May 18 01:04:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747526666294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1747526666294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Risc_V -c Risc_V " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Risc_V -c Risc_V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1747526666294 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1747526666396 ""}
{ "Info" "0" "" "Project  = Risc_V" {  } {  } 0 0 "Project  = Risc_V" 0 0 "Fitter" 0 0 1747526666397 ""}
{ "Info" "0" "" "Revision = Risc_V" {  } {  } 0 0 "Revision = Risc_V" 0 0 "Fitter" 0 0 1747526666397 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1747526666681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1747526666681 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Risc_V 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Risc_V\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1747526666767 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747526666924 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747526666925 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1747526667791 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1747526667859 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1747526668279 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "81 81 " "No exact pin location assignment(s) for 81 pins of 81 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1747526668873 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1747526680996 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 2297 global CLKCTRL_G10 " "clock~inputCLKENA0 with 2297 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1747526682012 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset~inputCLKENA0 2297 global CLKCTRL_G8 " "reset~inputCLKENA0 with 2297 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1747526682012 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1747526682012 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747526682013 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1747526682119 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747526682131 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747526682160 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1747526682181 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1747526682182 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1747526682193 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Risc_V.sdc " "Synopsys Design Constraints File file not found: 'Risc_V.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1747526683908 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1747526683909 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1747526684112 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1747526684113 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1747526684114 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1747526684972 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1747526684983 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1747526684983 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747526685286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1747526696485 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1747526697933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:59 " "Fitter placement preparation operations ending: elapsed time is 00:01:59" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747526815176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1747526901968 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1747526951722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:50 " "Fitter placement operations ending: elapsed time is 00:00:50" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747526951722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1747526954819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "55 X56_Y46 X66_Y57 " "Router estimated peak interconnect usage is 55% of the available device resources in the region that extends from location X56_Y46 to location X66_Y57" {  } { { "loc" "" { Generic "D:/Zaki_D/Mes_projets/Quartus/VERILOG/CPU_RISCV_Multicycle/Risc_V/" { { 1 { 0 "Router estimated peak interconnect usage is 55% of the available device resources in the region that extends from location X56_Y46 to location X66_Y57"} { { 12 { 0 ""} 56 46 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1747526984581 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1747526984581 ""}
