# vsim -c -t 1ps -do "run.do" tb 
# Start time: 09:25:22 on May 25,2024
# Loading sv_std.std
# Loading work.tb
# Loading work.ip_megarom
# do run.do
# Check CS port
# Check ASC8 mode
# -- Read bank and check read address
# ---- bank2 mirror
# ---- bank3 mirror
# ---- bank0
# ---- bank1
# ---- bank2
# ---- bank3
# ---- bank0 mirror
# ---- bank1 mirror
# -- Write bank registers
# -- Read bank and check read address
# ---- bank2 mirror
# ---- bank3 mirror
# ---- bank0
# ---- bank1
# ---- bank2
# ---- bank3
# ---- bank0 mirror
# ---- bank1 mirror
# -- Write bank registers
# -- Read bank and check read address
# ---- bank2 mirror
# ---- bank3 mirror
# ---- bank0
# ---- bank1
# ---- bank2
# ---- bank3
# ---- bank0 mirror
# ---- bank1 mirror
# Check ASC16 mode
# -- Read bank and check read address
# ---- bank1 mirror
# ---- bank1 mirror
# ---- bank0
# ---- bank0
# ---- bank1
# ---- bank1
# ---- bank0 mirror
# ---- bank0 mirror
# -- Write bank registers
# -- Read bank and check read address
# ---- bank1 mirror
# ---- bank1 mirror
# ---- bank0
# ---- bank0
# ---- bank1
# ---- bank1
# ---- bank0 mirror
# ---- bank0 mirror
# -- Write bank registers
# -- Read bank and check read address
# ---- bank1 mirror
# ---- bank1 mirror
# ---- bank0
# ---- bank0
# ---- bank1
# ---- bank1
# ---- bank0 mirror
# ---- bank0 mirror
# -- Write invalid registers
# -- Read bank and check read address
# ---- bank1 mirror
# ---- bank1 mirror
# ---- bank0
# ---- bank0
# ---- bank1
# ---- bank1
# ---- bank0 mirror
# ---- bank0 mirror
# Check Normal mode
# -- Write invalid registers
# -- Read bank and check read address
# ---- bank2 mirror
# ---- bank3 mirror
# ---- bank0
# ---- bank1
# ---- bank2
# ---- bank3
# ---- bank0 mirror
# ---- bank1 mirror
# Check Kon4 mode
# -- Read bank and check read address
# ---- bank2 mirror
# ---- bank3 mirror
# ---- bank0 (always 0)
# ---- bank1
# ---- bank2
# ---- bank3
# ---- bank0 mirror
# ---- bank1 mirror
# -- Write bank registers
# -- Read bank and check read address
# ---- bank2 mirror
# ---- bank3 mirror
# ---- bank0 (always 0)
# ---- bank1
# ---- bank2
# ---- bank3
# ---- bank0 mirror
# ---- bank1 mirror
# -- Write bank registers
# -- Read bank and check read address
# ---- bank2 mirror
# ---- bank3 mirror
# ---- bank0 (always 0)
# ---- bank1
# ---- bank2
# ---- bank3
# ---- bank0 mirror
# ---- bank1 mirror
# Check SCC mode
# Check SCC+ mode
# Check Generic8 mode
# -- Read bank and check read address
# ---- bank2 mirror
# ---- bank3 mirror
# ---- bank0
# ---- bank1
# ---- bank2
# ---- bank3
# ---- bank0 mirror
# ---- bank1 mirror
# -- Write bank registers
# -- Read bank and check read address
# ---- bank2 mirror
# ---- bank3 mirror
# ---- bank0
# ---- bank1
# ---- bank2
# ---- bank3
# ---- bank0 mirror
# ---- bank1 mirror
# -- Write bank registers
# -- Read bank and check read address
# ---- bank2 mirror
# ---- bank3 mirror
# ---- bank0
# ---- bank1
# ---- bank2
# ---- bank3
# ---- bank0 mirror
# ---- bank1 mirror
# -- Write bank registers
# -- Read bank and check read address
# ---- bank2 mirror
# ---- bank3 mirror
# ---- bank0
# ---- bank1
# ---- bank2
# ---- bank3
# ---- bank0 mirror
# ---- bank1 mirror
# -- Write bank registers
# -- Read bank and check read address
# ---- bank2 mirror
# ---- bank3 mirror
# ---- bank0
# ---- bank1
# ---- bank2
# ---- bank3
# ---- bank0 mirror
# ---- bank1 mirror
# -- Write invalid registers
# -- Read bank and check read address
# ---- bank2 mirror
# ---- bank3 mirror
# ---- bank0
# ---- bank1
# ---- bank2
# ---- bank3
# ---- bank0 mirror
# ---- bank1 mirror
# -- Write invalid registers
# -- Read bank and check read address
# ---- bank2 mirror
# ---- bank3 mirror
# ---- bank0
# ---- bank1
# ---- bank2
# ---- bank3
# ---- bank0 mirror
# ---- bank1 mirror
# -- Write invalid registers
# -- Read bank and check read address
# ---- bank2 mirror
# ---- bank3 mirror
# ---- bank0
# ---- bank1
# ---- bank2
# ---- bank3
# ---- bank0 mirror
# ---- bank1 mirror
# -- Write invalid registers
# -- Read bank and check read address
# ---- bank2 mirror
# ---- bank3 mirror
# ---- bank0
# ---- bank1
# ---- bank2
# ---- bank3
# ---- bank0 mirror
# ---- bank1 mirror
# Check Generic16 mode
# -- Read bank and check read address
# ---- bank2 mirror
# ---- bank3 mirror
# ---- bank0
# ---- bank1
# ---- bank2
# ---- bank3
# ---- bank0 mirror
# ---- bank1 mirror
# -- Write bank registers
# -- Read bank and check read address
# ---- bank2 mirror
# ---- bank3 mirror
# ---- bank0
# ---- bank1
# ---- bank2
# ---- bank3
# ---- bank0 mirror
# ---- bank1 mirror
# -- Write bank registers
# -- Read bank and check read address
# ---- bank2 mirror
# ---- bank3 mirror
# ---- bank0
# ---- bank1
# ---- bank2
# ---- bank3
# ---- bank0 mirror
# ---- bank1 mirror
# -- Write bank registers
# -- Read bank and check read address
# ---- bank2 mirror
# ---- bank3 mirror
# ---- bank0
# ---- bank1
# ---- bank2
# ---- bank3
# ---- bank0 mirror
# ---- bank1 mirror
# -- Write bank registers
# -- Read bank and check read address
# ---- bank2 mirror
# ---- bank3 mirror
# ---- bank0
# ---- bank1
# ---- bank2
# ---- bank3
# ---- bank0 mirror
# ---- bank1 mirror
# -- Write invalid registers
# -- Read bank and check read address
# ---- bank2 mirror
# ---- bank3 mirror
# ---- bank0
# ---- bank1
# ---- bank2
# ---- bank3
# ---- bank0 mirror
# ---- bank1 mirror
# -- Write invalid registers
# -- Read bank and check read address
# ---- bank2 mirror
# ---- bank3 mirror
# ---- bank0
# ---- bank1
# ---- bank2
# ---- bank3
# ---- bank0 mirror
# ---- bank1 mirror
# -- Write invalid registers
# -- Read bank and check read address
# ---- bank2 mirror
# ---- bank3 mirror
# ---- bank0
# ---- bank1
# ---- bank2
# ---- bank3
# ---- bank0 mirror
# ---- bank1 mirror
# -- Write invalid registers
# -- Read bank and check read address
# ---- bank2 mirror
# ---- bank3 mirror
# ---- bank0
# ---- bank1
# ---- bank2
# ---- bank3
# ---- bank0 mirror
# ---- bank1 mirror
# ** Note: $finish    : tb.sv(801)
#    Time: 454667921520 ps  Iteration: 1  Instance: /tb
# End time: 09:26:57 on May 25,2024, Elapsed time: 0:01:35
# Errors: 0, Warnings: 0
