#! /mingw64/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2009.vpi";
S_0000021a5f9a8c10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000021a5f9a8da0 .scope module, "alu_tb" "alu_tb" 3 4;
 .timescale -9 -9;
v0000021a5f9cd3d0_0 .var "aluc", 3 0;
v0000021a5f9cc930_0 .net "cout", 0 0, v0000021a5f9cd290_0;  1 drivers
v0000021a5f9cd010_0 .net "out", 31 0, v0000021a5f9cc6b0_0;  1 drivers
v0000021a5f9cc9d0_0 .net "overflow", 0 0, v0000021a5f9cc890_0;  1 drivers
v0000021a5f9ccb10_0 .net "sign", 0 0, v0000021a5f9ccbb0_0;  1 drivers
v0000021a5f9ccc50_0 .var "src1", 31 0;
v0000021a5f9cce30_0 .var "src2", 31 0;
v0000021a5f9cccf0_0 .net "zero", 0 0, v0000021a5f9cc750_0;  1 drivers
S_0000021a5f9bfb60 .scope autotask, "check" "check" 3 23, 3 23 0, S_0000021a5f9a8da0;
 .timescale -9 -9;
v0000021a5f9cc7f0_0 .var "expected", 31 0;
v0000021a5f9cc610_0 .var/str "name";
TD_alu_tb.check ;
    %load/vec4 v0000021a5f9cd010_0;
    %load/vec4 v0000021a5f9cc7f0_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 25 "$display", "FAIL: %s | src1=%0d, src2=%0d => out=%h (expected %h)", v0000021a5f9cc610_0, v0000021a5f9ccc50_0, v0000021a5f9cce30_0, v0000021a5f9cd010_0, v0000021a5f9cc7f0_0 {0 0 0};
    %vpi_call/w 3 26 "$fatal" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 28 "$display", "PASS: %s | out=%h", v0000021a5f9cc610_0, v0000021a5f9cd010_0 {0 0 0};
T_0.1 ;
    %end;
S_0000021a5f9bfcf0 .scope module, "dut" "alu" 3 11, 4 1 0, S_0000021a5f9a8da0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "src1";
    .port_info 1 /INPUT 32 "src2";
    .port_info 2 /INPUT 4 "aluc";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "overflow";
    .port_info 7 /OUTPUT 1 "sign";
v0000021a5f9cc570_0 .net "aluc", 3 0, v0000021a5f9cd3d0_0;  1 drivers
v0000021a5f9cd290_0 .var "cout", 0 0;
v0000021a5f9cc6b0_0 .var "out", 31 0;
v0000021a5f9cc890_0 .var "overflow", 0 0;
v0000021a5f9cca70_0 .net "shamt", 4 0, L_0000021a5f9ccd90;  1 drivers
v0000021a5f9ccbb0_0 .var "sign", 0 0;
v0000021a5f9cc4d0_0 .net "src1", 31 0, v0000021a5f9ccc50_0;  1 drivers
v0000021a5f9cd330_0 .net "src2", 31 0, v0000021a5f9cce30_0;  1 drivers
v0000021a5f9ccf70_0 .var "tmp", 32 0;
v0000021a5f9cc750_0 .var "zero", 0 0;
E_0000021a5f9b1010/0 .event anyedge, v0000021a5f9cc570_0, v0000021a5f9cc4d0_0, v0000021a5f9cd330_0, v0000021a5f9ccf70_0;
E_0000021a5f9b1010/1 .event anyedge, v0000021a5f9cc6b0_0, v0000021a5f9cca70_0;
E_0000021a5f9b1010 .event/or E_0000021a5f9b1010/0, E_0000021a5f9b1010/1;
L_0000021a5f9ccd90 .part v0000021a5f9cce30_0, 0, 5;
    .scope S_0000021a5f9bfcf0;
T_1 ;
    %wait E_0000021a5f9b1010;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021a5f9cc6b0_0, 0, 32;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0000021a5f9ccf70_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a5f9cd290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a5f9cc890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a5f9cc750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a5f9ccbb0_0, 0, 1;
    %load/vec4 v0000021a5f9cc570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021a5f9cc6b0_0, 0, 32;
    %jmp T_1.11;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000021a5f9cc4d0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000021a5f9cd330_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0000021a5f9ccf70_0, 0, 33;
    %load/vec4 v0000021a5f9ccf70_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000021a5f9cc6b0_0, 0, 32;
    %load/vec4 v0000021a5f9ccf70_0;
    %parti/s 1, 32, 7;
    %store/vec4 v0000021a5f9cd290_0, 0, 1;
    %load/vec4 v0000021a5f9cc4d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000021a5f9cd330_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_1.12, 4;
    %load/vec4 v0000021a5f9cc6b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000021a5f9cc4d0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.12;
    %store/vec4 v0000021a5f9cc890_0, 0, 1;
    %jmp T_1.11;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000021a5f9cc4d0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000021a5f9cd330_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0000021a5f9ccf70_0, 0, 33;
    %load/vec4 v0000021a5f9ccf70_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000021a5f9cc6b0_0, 0, 32;
    %load/vec4 v0000021a5f9ccf70_0;
    %parti/s 1, 32, 7;
    %store/vec4 v0000021a5f9cd290_0, 0, 1;
    %load/vec4 v0000021a5f9cc4d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000021a5f9cd330_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_1.13, 4;
    %load/vec4 v0000021a5f9cc6b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000021a5f9cc4d0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.13;
    %store/vec4 v0000021a5f9cc890_0, 0, 1;
    %jmp T_1.11;
T_1.2 ;
    %load/vec4 v0000021a5f9cc4d0_0;
    %load/vec4 v0000021a5f9cd330_0;
    %and;
    %store/vec4 v0000021a5f9cc6b0_0, 0, 32;
    %jmp T_1.11;
T_1.3 ;
    %load/vec4 v0000021a5f9cc4d0_0;
    %load/vec4 v0000021a5f9cd330_0;
    %or;
    %store/vec4 v0000021a5f9cc6b0_0, 0, 32;
    %jmp T_1.11;
T_1.4 ;
    %load/vec4 v0000021a5f9cc4d0_0;
    %load/vec4 v0000021a5f9cd330_0;
    %xor;
    %store/vec4 v0000021a5f9cc6b0_0, 0, 32;
    %jmp T_1.11;
T_1.5 ;
    %load/vec4 v0000021a5f9cc4d0_0;
    %load/vec4 v0000021a5f9cd330_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_1.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %store/vec4 v0000021a5f9cc6b0_0, 0, 32;
    %jmp T_1.11;
T_1.6 ;
    %load/vec4 v0000021a5f9cc4d0_0;
    %load/vec4 v0000021a5f9cd330_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.17, 8;
T_1.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.17, 8;
 ; End of false expr.
    %blend;
T_1.17;
    %store/vec4 v0000021a5f9cc6b0_0, 0, 32;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v0000021a5f9cc4d0_0;
    %ix/getv 4, v0000021a5f9cca70_0;
    %shiftl 4;
    %store/vec4 v0000021a5f9cc6b0_0, 0, 32;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v0000021a5f9cc4d0_0;
    %ix/getv 4, v0000021a5f9cca70_0;
    %shiftr 4;
    %store/vec4 v0000021a5f9cc6b0_0, 0, 32;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v0000021a5f9cc4d0_0;
    %ix/getv 4, v0000021a5f9cca70_0;
    %shiftr/s 4;
    %store/vec4 v0000021a5f9cc6b0_0, 0, 32;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %load/vec4 v0000021a5f9cc6b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000021a5f9cc750_0, 0, 1;
    %load/vec4 v0000021a5f9cc6b0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000021a5f9ccbb0_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000021a5f9a8da0;
T_2 ;
    %vpi_call/w 3 33 "$display", "\012===== ALU Test Start =====" {0 0 0};
    %vpi_call/w 3 34 "$dumpfile", "alu_tb.vcd" {0 0 0};
    %vpi_call/w 3 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021a5f9a8da0 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000021a5f9ccc50_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000021a5f9cce30_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021a5f9cd3d0_0, 0, 4;
    %delay 1, 0;
    %alloc S_0000021a5f9bfb60;
    %pushi/str "ADD";
    %store/str v0000021a5f9cc610_0;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0000021a5f9cc7f0_0, 0, 32;
    %fork TD_alu_tb.check, S_0000021a5f9bfb60;
    %join;
    %free S_0000021a5f9bfb60;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000021a5f9ccc50_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000021a5f9cce30_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000021a5f9cd3d0_0, 0, 4;
    %delay 1, 0;
    %alloc S_0000021a5f9bfb60;
    %pushi/str "SUB";
    %store/str v0000021a5f9cc610_0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000021a5f9cc7f0_0, 0, 32;
    %fork TD_alu_tb.check, S_0000021a5f9bfb60;
    %join;
    %free S_0000021a5f9bfb60;
    %pushi/vec4 4278255360, 0, 32;
    %store/vec4 v0000021a5f9ccc50_0, 0, 32;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0000021a5f9cce30_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000021a5f9cd3d0_0, 0, 4;
    %delay 1, 0;
    %alloc S_0000021a5f9bfb60;
    %pushi/str "AND";
    %store/str v0000021a5f9cc610_0;
    %pushi/vec4 251662080, 0, 32;
    %store/vec4 v0000021a5f9cc7f0_0, 0, 32;
    %fork TD_alu_tb.check, S_0000021a5f9bfb60;
    %join;
    %free S_0000021a5f9bfb60;
    %pushi/vec4 4278255360, 0, 32;
    %store/vec4 v0000021a5f9ccc50_0, 0, 32;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0000021a5f9cce30_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021a5f9cd3d0_0, 0, 4;
    %delay 1, 0;
    %alloc S_0000021a5f9bfb60;
    %pushi/str "OR";
    %store/str v0000021a5f9cc610_0;
    %pushi/vec4 4279238415, 0, 32;
    %store/vec4 v0000021a5f9cc7f0_0, 0, 32;
    %fork TD_alu_tb.check, S_0000021a5f9bfb60;
    %join;
    %free S_0000021a5f9bfb60;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0000021a5f9ccc50_0, 0, 32;
    %pushi/vec4 16776960, 0, 32;
    %store/vec4 v0000021a5f9cce30_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000021a5f9cd3d0_0, 0, 4;
    %delay 1, 0;
    %alloc S_0000021a5f9bfb60;
    %pushi/str "XOR";
    %store/str v0000021a5f9cc610_0;
    %pushi/vec4 4278255360, 0, 32;
    %store/vec4 v0000021a5f9cc7f0_0, 0, 32;
    %fork TD_alu_tb.check, S_0000021a5f9bfb60;
    %join;
    %free S_0000021a5f9bfb60;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v0000021a5f9ccc50_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000021a5f9cce30_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000021a5f9cd3d0_0, 0, 4;
    %delay 1, 0;
    %alloc S_0000021a5f9bfb60;
    %pushi/str "SLT";
    %store/str v0000021a5f9cc610_0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021a5f9cc7f0_0, 0, 32;
    %fork TD_alu_tb.check, S_0000021a5f9bfb60;
    %join;
    %free S_0000021a5f9bfb60;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000021a5f9ccc50_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000021a5f9cce30_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000021a5f9cd3d0_0, 0, 4;
    %delay 1, 0;
    %alloc S_0000021a5f9bfb60;
    %pushi/str "SLTU";
    %store/str v0000021a5f9cc610_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021a5f9cc7f0_0, 0, 32;
    %fork TD_alu_tb.check, S_0000021a5f9bfb60;
    %join;
    %free S_0000021a5f9bfb60;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021a5f9ccc50_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000021a5f9cce30_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000021a5f9cd3d0_0, 0, 4;
    %delay 1, 0;
    %alloc S_0000021a5f9bfb60;
    %pushi/str "SLL";
    %store/str v0000021a5f9cc610_0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000021a5f9cc7f0_0, 0, 32;
    %fork TD_alu_tb.check, S_0000021a5f9bfb60;
    %join;
    %free S_0000021a5f9bfb60;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0000021a5f9ccc50_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000021a5f9cce30_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000021a5f9cd3d0_0, 0, 4;
    %delay 1, 0;
    %alloc S_0000021a5f9bfb60;
    %pushi/str "SRL";
    %store/str v0000021a5f9cc610_0;
    %pushi/vec4 536870912, 0, 32;
    %store/vec4 v0000021a5f9cc7f0_0, 0, 32;
    %fork TD_alu_tb.check, S_0000021a5f9bfb60;
    %join;
    %free S_0000021a5f9bfb60;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0000021a5f9ccc50_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021a5f9cce30_0, 0, 32;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000021a5f9cd3d0_0, 0, 4;
    %delay 1, 0;
    %alloc S_0000021a5f9bfb60;
    %pushi/str "SRA";
    %store/str v0000021a5f9cc610_0;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0000021a5f9cc7f0_0, 0, 32;
    %fork TD_alu_tb.check, S_0000021a5f9bfb60;
    %join;
    %free S_0000021a5f9bfb60;
    %vpi_call/w 3 77 "$display", "\360\237\216\211 All ALU tests passed!" {0 0 0};
    %vpi_call/w 3 78 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "alu_tb.sv";
    "./alu.sv";
