Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Feb 22 23:14:37 2020
| Host         : tongplw running 64-bit major release  (build 9200)
| Command      : report_drc -file system3_drc_routed.rpt -pb system3_drc_routed.pb -rpx system3_drc_routed.rpx
| Design       : system3
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 1          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net fdivTarget/clkDiv_reg_0 is a gated clock net sourced by a combinational pin fdivTarget/mode[1]_i_2/O, cell fdivTarget/mode[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT fdivTarget/mode[1]_i_2 is driving clock pin of 10 cells. This could lead to large hold time violations. Involved cells are:
mode_reg[0], mode_reg[1], num0_reg[0], num0_reg[1], num0_reg[2], num0_reg[3], num1_reg[0], num1_reg[1], num1_reg[2], num1_reg[3]
Related violations: <none>


