
---------- Begin Simulation Statistics ----------
final_tick                                14726974384                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 118418                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661004                       # Number of bytes of host memory used
host_op_rate                                   236064                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    95.35                       # Real time elapsed on the host
host_tick_rate                              154459117                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11290577                       # Number of instructions simulated
sim_ops                                      22507585                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014727                       # Number of seconds simulated
sim_ticks                                 14726974384                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   8127066                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6524706                       # number of cc regfile writes
system.cpu.committedInsts                    11290577                       # Number of Instructions Simulated
system.cpu.committedOps                      22507585                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.345971                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.345971                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   9617756                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  9570405                       # number of floating regfile writes
system.cpu.idleCycles                           33555                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29274                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1625640                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.141196                       # Inst execution rate
system.cpu.iew.exec_refs                     12402441                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      26756                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5539766                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4870964                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4328                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                27437                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22874759                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              12375685                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             58502                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              30227286                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  46409                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3554562                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25412                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3672481                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             16                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1451                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          27823                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  23438022                       # num instructions consuming a value
system.cpu.iew.wb_count                      22638828                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.727742                       # average fanout of values written-back
system.cpu.iew.wb_producers                  17056841                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.854703                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22641271                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 36188340                       # number of integer regfile reads
system.cpu.int_regfile_writes                11392997                       # number of integer regfile writes
system.cpu.ipc                               0.426263                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.426263                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               792      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11499640     37.97%     37.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     37.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    21      0.00%     37.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             3205028     10.58%     48.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     48.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     48.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     48.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     48.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     48.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     48.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     48.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     48.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     48.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  209      0.00%     48.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     48.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   48      0.00%     48.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 219      0.00%     48.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     48.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     48.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     48.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     48.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     48.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     48.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1594437      5.26%     53.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     53.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     53.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     53.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     53.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     53.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1569871      5.18%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4440676     14.66%     73.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1724      0.01%     73.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         7948002     26.24%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25116      0.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               30285788                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                15783466                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            30186729                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      9594340                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            9866919                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2788486                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.092072                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   91818      3.29%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      3.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            20702      0.74%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      4.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1305585     46.82%     50.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    21      0.00%     50.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1370338     49.14%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                8      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               17290016                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           59655923                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13044488                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13375023                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22874756                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  30285788                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   3                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          367168                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             28780                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       534475                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      26453810                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.144855                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.927868                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            16981644     64.19%     64.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2961468     11.19%     75.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1066519      4.03%     79.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              987150      3.73%     83.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2044970      7.73%     90.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1191500      4.50%     95.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              669340      2.53%     97.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              333340      1.26%     99.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              217879      0.82%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        26453810                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.143405                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads               960                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              915                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4870964                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               27437                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                15663877                       # number of misc regfile reads
system.cpu.numCycles                         26487365                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             289                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       171811                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        376806                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1436615                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7026                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2874710                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7026                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 1683093                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1681865                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             25447                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1655760                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1655017                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.955126                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     299                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             284                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              265                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          370641                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts             25380                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     26395073                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.852719                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.213371                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        21943688     83.14%     83.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          460656      1.75%     84.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          471565      1.79%     86.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1280885      4.85%     91.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           14990      0.06%     91.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          130027      0.49%     92.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           46973      0.18%     92.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          101101      0.38%     92.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1945188      7.37%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     26395073                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11290577                       # Number of instructions committed
system.cpu.commit.opsCommitted               22507585                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4810626                       # Number of memory references committed
system.cpu.commit.loads                       4784452                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1620560                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    9542479                       # Number of committed floating point instructions.
system.cpu.commit.integer                    16130166                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   143                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          279      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11392610     50.62%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      3139623     13.95%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           96      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1594320      7.08%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      1569744      6.97%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      1620342      7.20%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1140      0.01%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      3164110     14.06%     99.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        25034      0.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     22507585                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1945188                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      1702853                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1702853                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1702853                       # number of overall hits
system.cpu.dcache.overall_hits::total         1702853                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3223699                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3223699                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3223699                       # number of overall misses
system.cpu.dcache.overall_misses::total       3223699                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 171284557463                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 171284557463                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 171284557463                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 171284557463                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4926552                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4926552                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4926552                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4926552                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.654352                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.654352                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.654352                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.654352                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53132.925085                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53132.925085                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53132.925085                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53132.925085                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7950562                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1026860                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.742596                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2941                       # number of writebacks
system.cpu.dcache.writebacks::total              2941                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1786076                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1786076                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1786076                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1786076                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1437623                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1437623                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1437623                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1437623                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  37197613656                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  37197613656                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  37197613656                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  37197613656                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.291811                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.291811                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.291811                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.291811                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25874.386857                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25874.386857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 25874.386857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25874.386857                       # average overall mshr miss latency
system.cpu.dcache.replacements                1436599                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1676967                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1676967                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3223410                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3223410                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 171271983616                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 171271983616                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4900377                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4900377                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.657788                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.657788                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53133.788012                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53133.788012                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1786068                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1786068                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1437342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1437342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  37185575236                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  37185575236                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.293313                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.293313                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25871.069819                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25871.069819                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        25886                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          25886                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          289                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          289                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12573847                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12573847                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 43508.121107                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43508.121107                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          281                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          281                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12038420                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12038420                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010735                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010735                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42841.352313                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42841.352313                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14726974384                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.285033                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3140476                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1437623                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.184492                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            181812                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.285033                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997349                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997349                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          474                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          549                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          80262455                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         80262455                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14726974384                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1390028                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              21390654                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2522922                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1124794                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  25412                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1628441                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   215                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               23123354                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                   875                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     4929734                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       26759                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        127763                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            19                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14726974384                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14726974384                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14726974384                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3332711                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       11780752                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1683093                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1655335                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      23094374                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   51240                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  154                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           916                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3314410                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  7596                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           26453810                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.888085                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.179254                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 21285392     80.46%     80.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1553582      5.87%     86.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   131497      0.50%     86.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   152783      0.58%     87.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   173448      0.66%     88.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1515445      5.73%     93.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    52516      0.20%     93.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    80987      0.31%     94.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1508160      5.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             26453810                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.063543                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.444769                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3313802                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3313802                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3313802                       # number of overall hits
system.cpu.icache.overall_hits::total         3313802                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          608                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            608                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          608                       # number of overall misses
system.cpu.icache.overall_misses::total           608                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     48228551                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48228551                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     48228551                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48228551                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3314410                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3314410                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3314410                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3314410                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000183                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000183                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000183                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000183                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79323.274671                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79323.274671                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79323.274671                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79323.274671                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          297                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           16                       # number of writebacks
system.cpu.icache.writebacks::total                16                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          136                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          136                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          472                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          472                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          472                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          472                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39536603                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39536603                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39536603                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39536603                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 83763.989407                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83763.989407                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 83763.989407                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83763.989407                       # average overall mshr miss latency
system.cpu.icache.replacements                     16                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3313802                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3313802                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          608                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           608                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     48228551                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48228551                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3314410                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3314410                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000183                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000183                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79323.274671                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79323.274671                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          136                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          136                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          472                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          472                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39536603                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39536603                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 83763.989407                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83763.989407                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14726974384                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           416.479699                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3314273                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               471                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7036.673036                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88960                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   416.479699                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.406718                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.406718                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          415                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.444336                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6629291                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6629291                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14726974384                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8896                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3314569                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           201                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14726974384                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14726974384                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14726974384                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         188                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   86512                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  16                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                   1263                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                1000098                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  14726974384                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  25412                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1818353                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                10084211                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3158884                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              11366916                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               22985399                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 82717                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2683338                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                9948244                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   6517                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            27885886                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    47649076                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 21392861                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   9795199                       # Number of floating rename lookups
system.cpu.rename.committedMaps              27317465                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   568415                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5698292                       # count of insts added to the skid buffer
system.cpu.rob.reads                         47327864                       # The number of ROB reads
system.cpu.rob.writes                        45815214                       # The number of ROB writes
system.cpu.thread_0.numInsts                 11290577                       # Number of Instructions committed
system.cpu.thread_0.numOps                   22507585                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       556                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1233096                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1233099                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   3                       # number of overall hits
system.l2.overall_hits::.cpu.data             1233096                       # number of overall hits
system.l2.overall_hits::total                 1233099                       # number of overall hits
system.l2.demand_misses::.cpu.inst                469                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             204527                       # number of demand (read+write) misses
system.l2.demand_misses::total                 204996                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               469                       # number of overall misses
system.l2.overall_misses::.cpu.data            204527                       # number of overall misses
system.l2.overall_misses::total                204996                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38712612                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  19812844828                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19851557440                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38712612                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  19812844828                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19851557440                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              472                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1437623                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1438095                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             472                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1437623                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1438095                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993644                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.142267                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.142547                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993644                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.142267                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.142547                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82542.882729                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96871.536902                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96838.755098                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82542.882729                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96871.536902                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96838.755098                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1305                       # number of writebacks
system.l2.writebacks::total                      1305                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           469                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        204527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            204996                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          469                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       204527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           204996                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33380468                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17483553064                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17516933532                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33380468                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17483553064                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17516933532                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.142267                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.142547                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.142267                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.142547                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71173.705757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85482.860767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85450.123573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71173.705757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85482.860767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85450.123573                       # average overall mshr miss latency
system.l2.replacements                         172242                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2941                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2941                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2941                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2941                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           16                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               16                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           16                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           16                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         6595                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6595                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               171                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   171                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             110                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 110                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8668040                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8668040                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           281                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               281                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.391459                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.391459                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78800.363636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78800.363636                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          110                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            110                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7418780                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7418780                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.391459                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.391459                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67443.454545                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67443.454545                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          469                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              469                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38712612                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38712612                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993644                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993644                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82542.882729                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82542.882729                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          469                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          469                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33380468                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33380468                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993644                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993644                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71173.705757                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71173.705757                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1232925                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1232925                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       204417                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          204417                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  19804176788                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  19804176788                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1437342                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1437342                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.142219                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.142219                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 96881.261285                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96881.261285                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       204417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       204417                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  17476134284                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  17476134284                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.142219                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.142219                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85492.568055                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85492.568055                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14726974384                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 30550.108384                       # Cycle average of tags in use
system.l2.tags.total_refs                     2868114                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    205010                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.990118                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.047703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       124.817674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     30423.243007                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.928444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.932315                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1184                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9978                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        20961                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46200370                       # Number of tag accesses
system.l2.tags.data_accesses                 46200370                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14726974384                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    204517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001306505302                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           77                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           77                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              393855                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1199                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      204995                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1305                       # Number of write requests accepted
system.mem_ctrls.readBursts                    204995                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1305                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.90                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.10                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                204995                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1305                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  107639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   86488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           77                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2623.831169                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1719.297587                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3973.325031                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           36     46.75%     46.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           40     51.95%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863            1      1.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            77                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           77                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.571429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.548344                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.894847                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               54     70.13%     70.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.60%     72.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               21     27.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            77                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13119680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                83520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    890.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   14726865964                       # Total gap between requests
system.mem_ctrls.avgGap                      71385.68                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        29952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13089088                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        81664                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2033818.978631558130                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 888783239.429039239883                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 5545198.753704845905                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          468                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       204527                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1305                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13475014                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8750242242                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 304560718136                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28792.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     42782.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 233379860.64                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        29952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13089728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13119680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        29952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        29952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        83520                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        83520                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          468                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       204527                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         204995                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1305                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1305                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2033819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    888826697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        890860516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2033819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2033819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      5671226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         5671226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      5671226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2033819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    888826697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       896531742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               204985                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1276                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12543                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12795                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12561                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12999                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13039                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12563                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12499                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12936                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           38                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          158                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          277                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           30                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            8                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4920248506                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1024925000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8763717256                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                24002.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           42752.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              104085                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1049                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            50.78                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           82.21                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       101114                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.531796                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    89.133774                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   194.887015                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        73119     72.31%     72.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        19831     19.61%     91.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1540      1.52%     93.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          969      0.96%     94.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          802      0.79%     95.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          643      0.64%     95.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          616      0.61%     96.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          479      0.47%     96.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3115      3.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       101114                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13119040                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              81664                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              890.817058                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                5.545199                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.00                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14726974384                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       365632260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       194311590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      735619920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       3215520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1162284240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   5640164250                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    905546400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    9006774180                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   611.583476                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2192260644                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    491660000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  12043053740                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       356414520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       189416040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      727972980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       3445200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1162284240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   5480398950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1040085600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    8960017530                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   608.408577                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2535010320                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    491660000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  11700304064                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14726974384                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             204885                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1305                       # Transaction distribution
system.membus.trans_dist::CleanEvict           170506                       # Transaction distribution
system.membus.trans_dist::ReadExReq               110                       # Transaction distribution
system.membus.trans_dist::ReadExResp              110                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        204885                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       581801                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       581801                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 581801                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     13203200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     13203200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                13203200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            204995                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  204995    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              204995                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14726974384                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           577979372                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1111739766                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1437813                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4246                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           16                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1604595                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              281                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             281                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           472                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1437342                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          959                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4311845                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4312804                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     92196096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               92227264                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          172242                       # Total snoops (count)
system.tol2bus.snoopTraffic                     83520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1610337                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004363                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.065909                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1603311     99.56%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7026      0.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1610337                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14726974384                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1601626944                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            785628                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2397955164                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            16.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
