Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Feb 22 09:19:34 2019
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_timing_summary -max_paths 10 -file microblaze_wrapper_timing_summary_routed.rpt -rpx microblaze_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : microblaze_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.186        0.000                      0                15569        0.032        0.000                      0                15477        7.000        0.000                       0                  5843  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                       ------------       ----------      --------------
clk_fpga_0                                  {0.000 10.000}     20.000          50.000          
clk_fpga_1                                  {0.000 10.000}     20.000          50.000          
microblaze_i/softProcessorClk/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_microblaze_softProcessorClk_0    {0.000 10.000}     20.000          50.000          
  clkfbout_microblaze_softProcessorClk_0    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                        7.186        0.000                      0                 9843        0.051        0.000                      0                 9843        7.500        0.000                       0                  4065  
clk_fpga_1                                                                                                                                                                                   17.845        0.000                       0                     1  
microblaze_i/softProcessorClk/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_microblaze_softProcessorClk_0          7.954        0.000                      0                 5634        0.032        0.000                      0                 5634        8.750        0.000                       0                  1774  
  clkfbout_microblaze_softProcessorClk_0                                                                                                                                                     18.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_microblaze_softProcessorClk_0  clk_fpga_0                                   38.577        0.000                      0                   60                                                                        
clk_fpga_0                              clk_out1_microblaze_softProcessorClk_0       38.706        0.000                      0                   32                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.186ns  (required time - arrival time)
  Source:                 microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.041ns  (logic 0.580ns (4.817%)  route 11.461ns (95.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.645     2.939    microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=77, routed)          1.185     4.580    microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X42Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.704 r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)       10.276    14.980    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X108Y10        FDSE                                         r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.698    22.878    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X108Y10        FDSE                                         r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/C
                         clock pessimism              0.115    22.992    
                         clock uncertainty           -0.302    22.690    
    SLICE_X108Y10        FDSE (Setup_fdse_C_S)       -0.524    22.166    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         22.166    
                         arrival time                         -14.980    
  -------------------------------------------------------------------
                         slack                                  7.186    

Slack (MET) :             7.186ns  (required time - arrival time)
  Source:                 microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.041ns  (logic 0.580ns (4.817%)  route 11.461ns (95.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.645     2.939    microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=77, routed)          1.185     4.580    microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X42Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.704 r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)       10.276    14.980    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X108Y10        FDRE                                         r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.698    22.878    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X108Y10        FDRE                                         r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]/C
                         clock pessimism              0.115    22.992    
                         clock uncertainty           -0.302    22.690    
    SLICE_X108Y10        FDRE (Setup_fdre_C_R)       -0.524    22.166    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         22.166    
                         arrival time                         -14.980    
  -------------------------------------------------------------------
                         slack                                  7.186    

Slack (MET) :             7.186ns  (required time - arrival time)
  Source:                 microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.041ns  (logic 0.580ns (4.817%)  route 11.461ns (95.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.645     2.939    microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=77, routed)          1.185     4.580    microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X42Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.704 r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)       10.276    14.980    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X108Y10        FDRE                                         r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.698    22.878    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X108Y10        FDRE                                         r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/C
                         clock pessimism              0.115    22.992    
                         clock uncertainty           -0.302    22.690    
    SLICE_X108Y10        FDRE (Setup_fdre_C_R)       -0.524    22.166    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         22.166    
                         arrival time                         -14.980    
  -------------------------------------------------------------------
                         slack                                  7.186    

Slack (MET) :             7.326ns  (required time - arrival time)
  Source:                 microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.900ns  (logic 0.580ns (4.874%)  route 11.320ns (95.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 22.876 - 20.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.645     2.939    microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=77, routed)          1.185     4.580    microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X42Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.704 r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)       10.135    14.839    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X108Y11        FDRE                                         r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.697    22.876    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X108Y11        FDRE                                         r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]/C
                         clock pessimism              0.115    22.991    
                         clock uncertainty           -0.302    22.689    
    SLICE_X108Y11        FDRE (Setup_fdre_C_R)       -0.524    22.165    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.165    
                         arrival time                         -14.839    
  -------------------------------------------------------------------
                         slack                                  7.326    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.826ns  (logic 0.580ns (5.358%)  route 10.246ns (94.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 22.708 - 20.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.645     2.939    microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=77, routed)          1.185     4.580    microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X42Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.704 r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        9.061    13.765    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X62Y79         FDRE                                         r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.529    22.708    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X62Y79         FDRE                                         r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][0]/C
                         clock pessimism              0.129    22.837    
                         clock uncertainty           -0.302    22.535    
    SLICE_X62Y79         FDRE (Setup_fdre_C_R)       -0.524    22.011    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][0]
  -------------------------------------------------------------------
                         required time                         22.011    
                         arrival time                         -13.765    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.826ns  (logic 0.580ns (5.358%)  route 10.246ns (94.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 22.708 - 20.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.645     2.939    microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=77, routed)          1.185     4.580    microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X42Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.704 r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        9.061    13.765    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X62Y79         FDRE                                         r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.529    22.708    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X62Y79         FDRE                                         r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][1]/C
                         clock pessimism              0.129    22.837    
                         clock uncertainty           -0.302    22.535    
    SLICE_X62Y79         FDRE (Setup_fdre_C_R)       -0.524    22.011    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][1]
  -------------------------------------------------------------------
                         required time                         22.011    
                         arrival time                         -13.765    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.826ns  (logic 0.580ns (5.358%)  route 10.246ns (94.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 22.708 - 20.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.645     2.939    microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=77, routed)          1.185     4.580    microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X42Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.704 r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        9.061    13.765    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X62Y79         FDRE                                         r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.529    22.708    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X62Y79         FDRE                                         r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][2]/C
                         clock pessimism              0.129    22.837    
                         clock uncertainty           -0.302    22.535    
    SLICE_X62Y79         FDRE (Setup_fdre_C_R)       -0.524    22.011    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][2]
  -------------------------------------------------------------------
                         required time                         22.011    
                         arrival time                         -13.765    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.826ns  (logic 0.580ns (5.358%)  route 10.246ns (94.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 22.708 - 20.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.645     2.939    microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=77, routed)          1.185     4.580    microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X42Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.704 r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        9.061    13.765    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X62Y79         FDRE                                         r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.529    22.708    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X62Y79         FDRE                                         r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][4]/C
                         clock pessimism              0.129    22.837    
                         clock uncertainty           -0.302    22.535    
    SLICE_X62Y79         FDRE (Setup_fdre_C_R)       -0.524    22.011    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][4]
  -------------------------------------------------------------------
                         required time                         22.011    
                         arrival time                         -13.765    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.297ns  (required time - arrival time)
  Source:                 microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.862ns  (logic 0.580ns (5.340%)  route 10.282ns (94.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.645     2.939    microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=77, routed)          1.185     4.580    microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X42Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.704 r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        9.097    13.801    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X56Y76         FDRE                                         r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.522    22.701    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X56Y76         FDRE                                         r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][31]/C
                         clock pessimism              0.129    22.830    
                         clock uncertainty           -0.302    22.528    
    SLICE_X56Y76         FDRE (Setup_fdre_C_R)       -0.429    22.099    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][31]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                         -13.801    
  -------------------------------------------------------------------
                         slack                                  8.297    

Slack (MET) :             8.302ns  (required time - arrival time)
  Source:                 microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.858ns  (logic 0.580ns (5.342%)  route 10.278ns (94.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.645     2.939    microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=77, routed)          1.185     4.580    microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X42Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.704 r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        9.093    13.797    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X57Y76         FDRE                                         r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.522    22.701    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X57Y76         FDRE                                         r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][2]/C
                         clock pessimism              0.129    22.830    
                         clock uncertainty           -0.302    22.528    
    SLICE_X57Y76         FDRE (Setup_fdre_C_R)       -0.429    22.099    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[4][2]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                         -13.797    
  -------------------------------------------------------------------
                         slack                                  8.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.730%)  route 0.161ns (53.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.639     0.975    microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X41Y100        FDRE                                         r  microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[1]/Q
                         net (fo=1, routed)           0.161     1.277    microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/D[1]
    SLICE_X43Y99         FDRE                                         r  microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.825     1.191    microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aclk
    SLICE_X43Y99         FDRE                                         r  microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.070     1.226    microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 microblaze_i/irqAxiInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/irqAxiInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.487%)  route 0.128ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.638     0.974    microblaze_i/irqAxiInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X41Y104        FDRE                                         r  microblaze_i/irqAxiInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  microblaze_i/irqAxiInterconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=2, routed)           0.128     1.243    microblaze_i/irqAxiInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X38Y103        SRLC32E                                      r  microblaze_i/irqAxiInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.910     1.276    microblaze_i/irqAxiInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y103        SRLC32E                                      r  microblaze_i/irqAxiInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.268     1.008    
    SLICE_X38Y103        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.191    microblaze_i/irqAxiInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.575%)  route 0.162ns (53.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.639     0.975    microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X41Y100        FDRE                                         r  microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i_reg[2]/Q
                         net (fo=1, routed)           0.162     1.278    microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/D[2]
    SLICE_X43Y99         FDRE                                         r  microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.825     1.191    microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aclk
    SLICE_X43Y99         FDRE                                         r  microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.066     1.222    microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.647%)  route 0.322ns (63.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.555     0.891    microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X39Y90         FDRE                                         r  microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[46]/Q
                         net (fo=11, routed)          0.322     1.353    microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_no_arbiter.m_mesg_i_reg[51][14]
    SLICE_X47Y100        LUT5 (Prop_lut5_I4_O)        0.045     1.398 r  microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.398    microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/p_0_in[2]
    SLICE_X47Y100        FDRE                                         r  microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.911     1.277    microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X47Y100        FDRE                                         r  microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[2]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.092     1.334    microblaze_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 microblaze_i/microblazeLmbProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.665%)  route 0.291ns (67.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.572     0.908    microblaze_i/microblazeLmbProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X55Y85         FDRE                                         r  microblaze_i/microblazeLmbProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  microblaze_i/microblazeLmbProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/Q
                         net (fo=1, routed)           0.291     1.339    microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X3Y16         RAMB36E1                                     r  microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.878     1.244    microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.961    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     1.257    microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 microblaze_i/microblazeLmbProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[2].bram_wrdata_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.580%)  route 0.292ns (67.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.572     0.908    microblaze_i/microblazeLmbProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X55Y85         FDRE                                         r  microblaze_i/microblazeLmbProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[2].bram_wrdata_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  microblaze_i/microblazeLmbProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[2].bram_wrdata_int_reg[2]/Q
                         net (fo=1, routed)           0.292     1.340    microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X3Y15         RAMB36E1                                     r  microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.872     1.238    microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.955    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     1.251    microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 microblaze_i/irqAxiInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/irqAxiInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.107%)  route 0.109ns (45.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.658     0.994    microblaze_i/irqAxiInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y103        FDRE                                         r  microblaze_i/irqAxiInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.128     1.122 r  microblaze_i/irqAxiInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.109     1.231    microblaze_i/irqAxiInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X30Y102        SRLC32E                                      r  microblaze_i/irqAxiInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.931     1.297    microblaze_i/irqAxiInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y102        SRLC32E                                      r  microblaze_i/irqAxiInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y102        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.141    microblaze_i/irqAxiInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.233%)  route 0.171ns (54.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.552     0.888    microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y85         FDRE                                         r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/Q
                         net (fo=1, routed)           0.171     1.199    microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X42Y86         SRLC32E                                      r  microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.819     1.185    microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y86         SRLC32E                                      r  microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.264     0.921    
    SLICE_X42Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.859%)  route 0.173ns (55.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.550     0.886    microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y83         FDRE                                         r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  microblaze_i/softProcessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/Q
                         net (fo=1, routed)           0.173     1.200    microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X46Y83         SRLC32E                                      r  microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.817     1.183    microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y83         SRLC32E                                      r  microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.919    
    SLICE_X46Y83         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.102    microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 microblaze_i/irqAxiInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/irqAxiInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.655     0.991    microblaze_i/irqAxiInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y103        FDRE                                         r  microblaze_i/irqAxiInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.128     1.119 r  microblaze_i/irqAxiInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.113     1.232    microblaze_i/irqAxiInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y103        SRLC32E                                      r  microblaze_i/irqAxiInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.929     1.295    microblaze_i/irqAxiInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y103        SRLC32E                                      r  microblaze_i/irqAxiInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.291     1.004    
    SLICE_X26Y103        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.134    microblaze_i/irqAxiInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         20.000      15.001     MMCME2_ADV_X1Y0  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y21     microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y19     microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y18     microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y20     microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y18     microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y23     microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y15     microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y16     microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y17     microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y0  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y0  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y82     microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y83     microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y82     microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y82     microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y83     microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y82     microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y86     microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y86     microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y0  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y0  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X50Y85     microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y82     microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y83     microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y82     microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y82     microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y83     microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y82     microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X50Y85     microblaze_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { microblaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  microblaze_i/softProcessorClk/inst/clk_in1
  To Clock:  microblaze_i/softProcessorClk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         microblaze_i/softProcessorClk/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { microblaze_i/softProcessorClk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblaze_softProcessorClk_0
  To Clock:  clk_out1_microblaze_softProcessorClk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.954ns  (required time - arrival time)
  Source:                 microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_microblaze_softProcessorClk_0 rise@20.000ns - clk_out1_microblaze_softProcessorClk_0 rise@0.000ns)
  Data Path Delay:        11.953ns  (logic 2.676ns (22.388%)  route 9.277ns (77.612%))
  Logic Levels:           8  (AND2B1L=1 CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 25.223 - 20.000 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.806     1.806    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        1.902     5.786    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Clk
    SLICE_X60Y115        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y115        FDRE (Prop_fdre_C_Q)         0.456     6.242 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/Q
                         net (fo=48, routed)          4.867    11.109    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Q[25]
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.124    11.233 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Using_FPGA.Native_i_1__43/O
                         net (fo=1, routed)           0.000    11.233    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Cmp/comparator_i1/Comp_Carry_Chain[1].MUXCY_I/Comp_Carry_Chain[1].carry_sel_reg_5
    SLICE_X41Y124        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.690 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Cmp/comparator_i1/Comp_Carry_Chain[1].MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.000    11.690    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Mask_No_Stall/carry_and_i1/of_read_m2_write_op_conflict
    SLICE_X41Y124        AND2B1L (Prop_and2b1l_DI_O)
                                                      0.356    12.046 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Mask_No_Stall/carry_and_i1/Using_FPGA.Native/O
                         net (fo=1, routed)           1.157    13.203    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_EX_Mask_No_Stall/carry_and_i1/of_m2_no_stall_conflict
    SLICE_X44Y126        LUT6 (Prop_lut6_I3_O)        0.124    13.327 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_EX_Mask_No_Stall/carry_and_i1/Using_FPGA.Native_i_1__114/O
                         net (fo=1, routed)           0.000    13.327    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/lopt_9
    SLICE_X44Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.728 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.728    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/of_piperun_masked_no6
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.842 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.842    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/of_piperun_masked_no10
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.113 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=276, routed)         3.253    17.366    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_0
    SLICE_X61Y115        LUT6 (Prop_lut6_I2_O)        0.373    17.739 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/cur_data_i[29]_i_1__0/O
                         net (fo=1, routed)           0.000    17.739    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/new_data_cmb[29]
    SLICE_X61Y115        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.612    21.612    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        1.711    25.223    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Clk
    SLICE_X61Y115        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[29]/C
                         clock pessimism              0.541    25.764    
                         clock uncertainty           -0.102    25.662    
    SLICE_X61Y115        FDRE (Setup_fdre_C_D)        0.031    25.693    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[29]
  -------------------------------------------------------------------
                         required time                         25.693    
                         arrival time                         -17.739    
  -------------------------------------------------------------------
                         slack                                  7.954    

Slack (MET) :             7.968ns  (required time - arrival time)
  Source:                 microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_microblaze_softProcessorClk_0 rise@20.000ns - clk_out1_microblaze_softProcessorClk_0 rise@0.000ns)
  Data Path Delay:        11.960ns  (logic 2.676ns (22.374%)  route 9.284ns (77.626%))
  Logic Levels:           8  (AND2B1L=1 CARRY4=4 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 25.223 - 20.000 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.806     1.806    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        1.902     5.786    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Clk
    SLICE_X60Y115        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y115        FDRE (Prop_fdre_C_Q)         0.456     6.242 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/Q
                         net (fo=48, routed)          4.867    11.109    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Q[25]
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.124    11.233 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Using_FPGA.Native_i_1__43/O
                         net (fo=1, routed)           0.000    11.233    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Cmp/comparator_i1/Comp_Carry_Chain[1].MUXCY_I/Comp_Carry_Chain[1].carry_sel_reg_5
    SLICE_X41Y124        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.690 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Cmp/comparator_i1/Comp_Carry_Chain[1].MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.000    11.690    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Mask_No_Stall/carry_and_i1/of_read_m2_write_op_conflict
    SLICE_X41Y124        AND2B1L (Prop_and2b1l_DI_O)
                                                      0.356    12.046 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Mask_No_Stall/carry_and_i1/Using_FPGA.Native/O
                         net (fo=1, routed)           1.157    13.203    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_EX_Mask_No_Stall/carry_and_i1/of_m2_no_stall_conflict
    SLICE_X44Y126        LUT6 (Prop_lut6_I3_O)        0.124    13.327 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_EX_Mask_No_Stall/carry_and_i1/Using_FPGA.Native_i_1__114/O
                         net (fo=1, routed)           0.000    13.327    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/lopt_9
    SLICE_X44Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.728 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.728    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/of_piperun_masked_no6
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.842 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.842    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/of_piperun_masked_no10
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.113 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=276, routed)         3.260    17.373    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_0
    SLICE_X60Y115        LUT6 (Prop_lut6_I2_O)        0.373    17.746 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/cur_data_i[25]_i_1__0/O
                         net (fo=1, routed)           0.000    17.746    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/new_data_cmb[25]
    SLICE_X60Y115        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.612    21.612    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        1.711    25.223    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Clk
    SLICE_X60Y115        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/C
                         clock pessimism              0.563    25.786    
                         clock uncertainty           -0.102    25.684    
    SLICE_X60Y115        FDRE (Setup_fdre_C_D)        0.031    25.715    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]
  -------------------------------------------------------------------
                         required time                         25.715    
                         arrival time                         -17.746    
  -------------------------------------------------------------------
                         slack                                  7.968    

Slack (MET) :             7.974ns  (required time - arrival time)
  Source:                 microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_microblaze_softProcessorClk_0 rise@20.000ns - clk_out1_microblaze_softProcessorClk_0 rise@0.000ns)
  Data Path Delay:        11.956ns  (logic 2.676ns (22.382%)  route 9.280ns (77.618%))
  Logic Levels:           8  (AND2B1L=1 CARRY4=4 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 25.223 - 20.000 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.806     1.806    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        1.902     5.786    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Clk
    SLICE_X60Y115        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y115        FDRE (Prop_fdre_C_Q)         0.456     6.242 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/Q
                         net (fo=48, routed)          4.867    11.109    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Q[25]
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.124    11.233 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Using_FPGA.Native_i_1__43/O
                         net (fo=1, routed)           0.000    11.233    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Cmp/comparator_i1/Comp_Carry_Chain[1].MUXCY_I/Comp_Carry_Chain[1].carry_sel_reg_5
    SLICE_X41Y124        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.690 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Cmp/comparator_i1/Comp_Carry_Chain[1].MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.000    11.690    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Mask_No_Stall/carry_and_i1/of_read_m2_write_op_conflict
    SLICE_X41Y124        AND2B1L (Prop_and2b1l_DI_O)
                                                      0.356    12.046 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Mask_No_Stall/carry_and_i1/Using_FPGA.Native/O
                         net (fo=1, routed)           1.157    13.203    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_EX_Mask_No_Stall/carry_and_i1/of_m2_no_stall_conflict
    SLICE_X44Y126        LUT6 (Prop_lut6_I3_O)        0.124    13.327 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_EX_Mask_No_Stall/carry_and_i1/Using_FPGA.Native_i_1__114/O
                         net (fo=1, routed)           0.000    13.327    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/lopt_9
    SLICE_X44Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.728 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.728    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/of_piperun_masked_no6
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.842 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.842    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/of_piperun_masked_no10
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.113 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=276, routed)         3.256    17.369    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_0
    SLICE_X60Y115        LUT6 (Prop_lut6_I2_O)        0.373    17.742 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/cur_data_i[27]_i_1__0/O
                         net (fo=1, routed)           0.000    17.742    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/new_data_cmb[27]
    SLICE_X60Y115        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.612    21.612    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        1.711    25.223    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Clk
    SLICE_X60Y115        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[27]/C
                         clock pessimism              0.563    25.786    
                         clock uncertainty           -0.102    25.684    
    SLICE_X60Y115        FDRE (Setup_fdre_C_D)        0.032    25.716    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[27]
  -------------------------------------------------------------------
                         required time                         25.716    
                         arrival time                         -17.742    
  -------------------------------------------------------------------
                         slack                                  7.974    

Slack (MET) :             8.059ns  (required time - arrival time)
  Source:                 microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_microblaze_softProcessorClk_0 rise@20.000ns - clk_out1_microblaze_softProcessorClk_0 rise@0.000ns)
  Data Path Delay:        11.809ns  (logic 2.676ns (22.661%)  route 9.133ns (77.339%))
  Logic Levels:           8  (AND2B1L=1 CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 25.220 - 20.000 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.806     1.806    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        1.902     5.786    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Clk
    SLICE_X60Y115        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y115        FDRE (Prop_fdre_C_Q)         0.456     6.242 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/Q
                         net (fo=48, routed)          4.867    11.109    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Q[25]
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.124    11.233 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Using_FPGA.Native_i_1__43/O
                         net (fo=1, routed)           0.000    11.233    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Cmp/comparator_i1/Comp_Carry_Chain[1].MUXCY_I/Comp_Carry_Chain[1].carry_sel_reg_5
    SLICE_X41Y124        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.690 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Cmp/comparator_i1/Comp_Carry_Chain[1].MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.000    11.690    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Mask_No_Stall/carry_and_i1/of_read_m2_write_op_conflict
    SLICE_X41Y124        AND2B1L (Prop_and2b1l_DI_O)
                                                      0.356    12.046 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Mask_No_Stall/carry_and_i1/Using_FPGA.Native/O
                         net (fo=1, routed)           1.157    13.203    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_EX_Mask_No_Stall/carry_and_i1/of_m2_no_stall_conflict
    SLICE_X44Y126        LUT6 (Prop_lut6_I3_O)        0.124    13.327 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_EX_Mask_No_Stall/carry_and_i1/Using_FPGA.Native_i_1__114/O
                         net (fo=1, routed)           0.000    13.327    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/lopt_9
    SLICE_X44Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.728 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.728    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/of_piperun_masked_no6
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.842 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.842    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/of_piperun_masked_no10
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.113 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=276, routed)         3.109    17.222    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_0
    SLICE_X59Y115        LUT6 (Prop_lut6_I2_O)        0.373    17.595 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/cur_data_i[23]_i_1__0/O
                         net (fo=1, routed)           0.000    17.595    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/new_data_cmb[23]
    SLICE_X59Y115        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.612    21.612    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        1.708    25.220    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Clk
    SLICE_X59Y115        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[23]/C
                         clock pessimism              0.504    25.724    
                         clock uncertainty           -0.102    25.622    
    SLICE_X59Y115        FDRE (Setup_fdre_C_D)        0.032    25.654    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[23]
  -------------------------------------------------------------------
                         required time                         25.654    
                         arrival time                         -17.595    
  -------------------------------------------------------------------
                         slack                                  8.059    

Slack (MET) :             8.061ns  (required time - arrival time)
  Source:                 microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_microblaze_softProcessorClk_0 rise@20.000ns - clk_out1_microblaze_softProcessorClk_0 rise@0.000ns)
  Data Path Delay:        11.806ns  (logic 2.676ns (22.666%)  route 9.130ns (77.334%))
  Logic Levels:           8  (AND2B1L=1 CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 25.220 - 20.000 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.806     1.806    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        1.902     5.786    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Clk
    SLICE_X60Y115        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y115        FDRE (Prop_fdre_C_Q)         0.456     6.242 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/Q
                         net (fo=48, routed)          4.867    11.109    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Q[25]
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.124    11.233 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Using_FPGA.Native_i_1__43/O
                         net (fo=1, routed)           0.000    11.233    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Cmp/comparator_i1/Comp_Carry_Chain[1].MUXCY_I/Comp_Carry_Chain[1].carry_sel_reg_5
    SLICE_X41Y124        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.690 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Cmp/comparator_i1/Comp_Carry_Chain[1].MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.000    11.690    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Mask_No_Stall/carry_and_i1/of_read_m2_write_op_conflict
    SLICE_X41Y124        AND2B1L (Prop_and2b1l_DI_O)
                                                      0.356    12.046 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Mask_No_Stall/carry_and_i1/Using_FPGA.Native/O
                         net (fo=1, routed)           1.157    13.203    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_EX_Mask_No_Stall/carry_and_i1/of_m2_no_stall_conflict
    SLICE_X44Y126        LUT6 (Prop_lut6_I3_O)        0.124    13.327 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_EX_Mask_No_Stall/carry_and_i1/Using_FPGA.Native_i_1__114/O
                         net (fo=1, routed)           0.000    13.327    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/lopt_9
    SLICE_X44Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.728 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.728    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/of_piperun_masked_no6
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.842 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.842    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/of_piperun_masked_no10
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.113 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=276, routed)         3.106    17.219    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_0
    SLICE_X59Y115        LUT6 (Prop_lut6_I2_O)        0.373    17.592 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/cur_data_i[22]_i_1__0/O
                         net (fo=1, routed)           0.000    17.592    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/new_data_cmb[22]
    SLICE_X59Y115        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.612    21.612    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        1.708    25.220    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Clk
    SLICE_X59Y115        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[22]/C
                         clock pessimism              0.504    25.724    
                         clock uncertainty           -0.102    25.622    
    SLICE_X59Y115        FDRE (Setup_fdre_C_D)        0.031    25.653    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[22]
  -------------------------------------------------------------------
                         required time                         25.653    
                         arrival time                         -17.592    
  -------------------------------------------------------------------
                         slack                                  8.061    

Slack (MET) :             8.065ns  (required time - arrival time)
  Source:                 microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_microblaze_softProcessorClk_0 rise@20.000ns - clk_out1_microblaze_softProcessorClk_0 rise@0.000ns)
  Data Path Delay:        11.841ns  (logic 2.676ns (22.600%)  route 9.165ns (77.400%))
  Logic Levels:           8  (AND2B1L=1 CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 25.224 - 20.000 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.806     1.806    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        1.902     5.786    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Clk
    SLICE_X60Y115        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y115        FDRE (Prop_fdre_C_Q)         0.456     6.242 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/Q
                         net (fo=48, routed)          4.867    11.109    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Q[25]
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.124    11.233 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Using_FPGA.Native_i_1__43/O
                         net (fo=1, routed)           0.000    11.233    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Cmp/comparator_i1/Comp_Carry_Chain[1].MUXCY_I/Comp_Carry_Chain[1].carry_sel_reg_5
    SLICE_X41Y124        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.690 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Cmp/comparator_i1/Comp_Carry_Chain[1].MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.000    11.690    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Mask_No_Stall/carry_and_i1/of_read_m2_write_op_conflict
    SLICE_X41Y124        AND2B1L (Prop_and2b1l_DI_O)
                                                      0.356    12.046 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Mask_No_Stall/carry_and_i1/Using_FPGA.Native/O
                         net (fo=1, routed)           1.157    13.203    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_EX_Mask_No_Stall/carry_and_i1/of_m2_no_stall_conflict
    SLICE_X44Y126        LUT6 (Prop_lut6_I3_O)        0.124    13.327 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_EX_Mask_No_Stall/carry_and_i1/Using_FPGA.Native_i_1__114/O
                         net (fo=1, routed)           0.000    13.327    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/lopt_9
    SLICE_X44Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.728 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.728    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/of_piperun_masked_no6
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.842 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.842    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/of_piperun_masked_no10
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.113 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=276, routed)         3.141    17.254    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_0
    SLICE_X60Y114        LUT6 (Prop_lut6_I5_O)        0.373    17.627 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/cur_data_i[5]_i_1__1/O
                         net (fo=1, routed)           0.000    17.627    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Data_Mux[5].new_data_cmb_reg
    SLICE_X60Y114        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.612    21.612    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        1.712    25.224    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Clk
    SLICE_X60Y114        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[5]/C
                         clock pessimism              0.539    25.763    
                         clock uncertainty           -0.102    25.661    
    SLICE_X60Y114        FDRE (Setup_fdre_C_D)        0.031    25.692    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[5]
  -------------------------------------------------------------------
                         required time                         25.692    
                         arrival time                         -17.627    
  -------------------------------------------------------------------
                         slack                                  8.065    

Slack (MET) :             8.076ns  (required time - arrival time)
  Source:                 microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/PC_BUFFER_I1/cur_data_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_microblaze_softProcessorClk_0 rise@20.000ns - clk_out1_microblaze_softProcessorClk_0 rise@0.000ns)
  Data Path Delay:        11.828ns  (logic 2.676ns (22.624%)  route 9.152ns (77.376%))
  Logic Levels:           8  (AND2B1L=1 CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.222ns = ( 25.222 - 20.000 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.539ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.806     1.806    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        1.902     5.786    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Clk
    SLICE_X60Y115        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y115        FDRE (Prop_fdre_C_Q)         0.456     6.242 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/Q
                         net (fo=48, routed)          4.867    11.109    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Q[25]
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.124    11.233 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Using_FPGA.Native_i_1__43/O
                         net (fo=1, routed)           0.000    11.233    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Cmp/comparator_i1/Comp_Carry_Chain[1].MUXCY_I/Comp_Carry_Chain[1].carry_sel_reg_5
    SLICE_X41Y124        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.690 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Cmp/comparator_i1/Comp_Carry_Chain[1].MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.000    11.690    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Mask_No_Stall/carry_and_i1/of_read_m2_write_op_conflict
    SLICE_X41Y124        AND2B1L (Prop_and2b1l_DI_O)
                                                      0.356    12.046 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Mask_No_Stall/carry_and_i1/Using_FPGA.Native/O
                         net (fo=1, routed)           1.157    13.203    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_EX_Mask_No_Stall/carry_and_i1/of_m2_no_stall_conflict
    SLICE_X44Y126        LUT6 (Prop_lut6_I3_O)        0.124    13.327 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_EX_Mask_No_Stall/carry_and_i1/Using_FPGA.Native_i_1__114/O
                         net (fo=1, routed)           0.000    13.327    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/lopt_9
    SLICE_X44Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.728 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.728    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/of_piperun_masked_no6
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.842 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.842    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/of_piperun_masked_no10
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.113 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=276, routed)         3.128    17.241    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_0
    SLICE_X61Y116        LUT6 (Prop_lut6_I2_O)        0.373    17.614 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/cur_data_i[5]_i_1__0/O
                         net (fo=1, routed)           0.000    17.614    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/PC_BUFFER_I1/D[5]
    SLICE_X61Y116        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/PC_BUFFER_I1/cur_data_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.612    21.612    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        1.710    25.222    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/PC_BUFFER_I1/Clk
    SLICE_X61Y116        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/PC_BUFFER_I1/cur_data_i_reg[5]/C
                         clock pessimism              0.539    25.761    
                         clock uncertainty           -0.102    25.659    
    SLICE_X61Y116        FDRE (Setup_fdre_C_D)        0.032    25.691    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/PC_BUFFER_I1/cur_data_i_reg[5]
  -------------------------------------------------------------------
                         required time                         25.691    
                         arrival time                         -17.614    
  -------------------------------------------------------------------
                         slack                                  8.076    

Slack (MET) :             8.109ns  (required time - arrival time)
  Source:                 microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_microblaze_softProcessorClk_0 rise@20.000ns - clk_out1_microblaze_softProcessorClk_0 rise@0.000ns)
  Data Path Delay:        11.807ns  (logic 2.676ns (22.664%)  route 9.131ns (77.336%))
  Logic Levels:           8  (AND2B1L=1 CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.221ns = ( 25.221 - 20.000 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.806     1.806    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        1.902     5.786    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Clk
    SLICE_X60Y115        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y115        FDRE (Prop_fdre_C_Q)         0.456     6.242 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/Q
                         net (fo=48, routed)          4.867    11.109    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Q[25]
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.124    11.233 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Using_FPGA.Native_i_1__43/O
                         net (fo=1, routed)           0.000    11.233    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Cmp/comparator_i1/Comp_Carry_Chain[1].MUXCY_I/Comp_Carry_Chain[1].carry_sel_reg_5
    SLICE_X41Y124        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.690 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Cmp/comparator_i1/Comp_Carry_Chain[1].MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.000    11.690    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Mask_No_Stall/carry_and_i1/of_read_m2_write_op_conflict
    SLICE_X41Y124        AND2B1L (Prop_and2b1l_DI_O)
                                                      0.356    12.046 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Mask_No_Stall/carry_and_i1/Using_FPGA.Native/O
                         net (fo=1, routed)           1.157    13.203    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_EX_Mask_No_Stall/carry_and_i1/of_m2_no_stall_conflict
    SLICE_X44Y126        LUT6 (Prop_lut6_I3_O)        0.124    13.327 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_EX_Mask_No_Stall/carry_and_i1/Using_FPGA.Native_i_1__114/O
                         net (fo=1, routed)           0.000    13.327    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/lopt_9
    SLICE_X44Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.728 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.728    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/of_piperun_masked_no6
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.842 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.842    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/of_piperun_masked_no10
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.113 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=276, routed)         3.107    17.220    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_0
    SLICE_X58Y114        LUT6 (Prop_lut6_I5_O)        0.373    17.593 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/cur_data_i[8]_i_1__1/O
                         net (fo=1, routed)           0.000    17.593    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Data_Mux[8].new_data_cmb_reg
    SLICE_X58Y114        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.612    21.612    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        1.709    25.221    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Clk
    SLICE_X58Y114        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[8]/C
                         clock pessimism              0.504    25.725    
                         clock uncertainty           -0.102    25.623    
    SLICE_X58Y114        FDRE (Setup_fdre_C_D)        0.079    25.702    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[8]
  -------------------------------------------------------------------
                         required time                         25.702    
                         arrival time                         -17.593    
  -------------------------------------------------------------------
                         slack                                  8.109    

Slack (MET) :             8.135ns  (required time - arrival time)
  Source:                 microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op2_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_microblaze_softProcessorClk_0 rise@20.000ns - clk_out1_microblaze_softProcessorClk_0 rise@0.000ns)
  Data Path Delay:        11.247ns  (logic 2.303ns (20.476%)  route 8.944ns (79.524%))
  Logic Levels:           7  (AND2B1L=1 CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.221ns = ( 25.221 - 20.000 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.806     1.806    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        1.902     5.786    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Clk
    SLICE_X60Y115        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y115        FDRE (Prop_fdre_C_Q)         0.456     6.242 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/Q
                         net (fo=48, routed)          4.867    11.109    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Q[25]
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.124    11.233 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Using_FPGA.Native_i_1__43/O
                         net (fo=1, routed)           0.000    11.233    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Cmp/comparator_i1/Comp_Carry_Chain[1].MUXCY_I/Comp_Carry_Chain[1].carry_sel_reg_5
    SLICE_X41Y124        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.690 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Cmp/comparator_i1/Comp_Carry_Chain[1].MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.000    11.690    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Mask_No_Stall/carry_and_i1/of_read_m2_write_op_conflict
    SLICE_X41Y124        AND2B1L (Prop_and2b1l_DI_O)
                                                      0.356    12.046 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Mask_No_Stall/carry_and_i1/Using_FPGA.Native/O
                         net (fo=1, routed)           1.157    13.203    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_EX_Mask_No_Stall/carry_and_i1/of_m2_no_stall_conflict
    SLICE_X44Y126        LUT6 (Prop_lut6_I3_O)        0.124    13.327 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_EX_Mask_No_Stall/carry_and_i1/Using_FPGA.Native_i_1__114/O
                         net (fo=1, routed)           0.000    13.327    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/lopt_9
    SLICE_X44Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.728 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.728    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/of_piperun_masked_no6
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.842 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.842    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/of_piperun_masked_no10
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.113 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=276, routed)         2.920    17.033    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/of_piperun
    SLICE_X55Y112        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op2_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.612    21.612    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        1.709    25.221    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/Clk
    SLICE_X55Y112        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op2_reg[14]/C
                         clock pessimism              0.504    25.725    
                         clock uncertainty           -0.102    25.623    
    SLICE_X55Y112        FDRE (Setup_fdre_C_CE)      -0.454    25.169    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op2_reg[14]
  -------------------------------------------------------------------
                         required time                         25.169    
                         arrival time                         -17.033    
  -------------------------------------------------------------------
                         slack                                  8.135    

Slack (MET) :             8.135ns  (required time - arrival time)
  Source:                 microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op2_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_microblaze_softProcessorClk_0 rise@20.000ns - clk_out1_microblaze_softProcessorClk_0 rise@0.000ns)
  Data Path Delay:        11.247ns  (logic 2.303ns (20.476%)  route 8.944ns (79.524%))
  Logic Levels:           7  (AND2B1L=1 CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.221ns = ( 25.221 - 20.000 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.806     1.806    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        1.902     5.786    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Clk
    SLICE_X60Y115        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y115        FDRE (Prop_fdre_C_Q)         0.456     6.242 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[25]/Q
                         net (fo=48, routed)          4.867    11.109    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Q[25]
    SLICE_X41Y124        LUT6 (Prop_lut6_I1_O)        0.124    11.233 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Using_FPGA.Native_i_1__43/O
                         net (fo=1, routed)           0.000    11.233    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Cmp/comparator_i1/Comp_Carry_Chain[1].MUXCY_I/Comp_Carry_Chain[1].carry_sel_reg_5
    SLICE_X41Y124        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    11.690 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Cmp/comparator_i1/Comp_Carry_Chain[1].MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.000    11.690    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Mask_No_Stall/carry_and_i1/of_read_m2_write_op_conflict
    SLICE_X41Y124        AND2B1L (Prop_and2b1l_DI_O)
                                                      0.356    12.046 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_M2_Mask_No_Stall/carry_and_i1/Using_FPGA.Native/O
                         net (fo=1, routed)           1.157    13.203    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_EX_Mask_No_Stall/carry_and_i1/of_m2_no_stall_conflict
    SLICE_X44Y126        LUT6 (Prop_lut6_I3_O)        0.124    13.327 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op3_Conflict_Stall/OF_EX_Mask_No_Stall/carry_and_i1/Using_FPGA.Native_i_1__114/O
                         net (fo=1, routed)           0.000    13.327    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/lopt_9
    SLICE_X44Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.728 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.728    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/of_piperun_masked_no6
    SLICE_X44Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.842 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.842    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/of_piperun_masked_no10
    SLICE_X44Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.113 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=276, routed)         2.920    17.033    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/of_piperun
    SLICE_X55Y112        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op2_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        1.612    21.612    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        1.709    25.221    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/Clk
    SLICE_X55Y112        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op2_reg[26]/C
                         clock pessimism              0.504    25.725    
                         clock uncertainty           -0.102    25.623    
    SLICE_X55Y112        FDRE (Setup_fdre_C_CE)      -0.454    25.169    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op2_reg[26]
  -------------------------------------------------------------------
                         required time                         25.169    
                         arrival time                         -17.033    
  -------------------------------------------------------------------
                         slack                                  8.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.WB_DAXI_Valid_Read_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_softProcessorClk_0 rise@0.000ns - clk_out1_microblaze_softProcessorClk_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.967%)  route 0.221ns (61.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.597     0.597    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        0.639     1.841    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_clk
    SLICE_X48Y105        FDRE                                         r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.141     1.982 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[16]/Q
                         net (fo=1, routed)           0.221     2.202    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/M_AXI_DP_RDATA[16]
    SLICE_X53Y105        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.WB_DAXI_Valid_Read_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.864     0.864    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        0.908     2.430    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Clk
    SLICE_X53Y105        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.WB_DAXI_Valid_Read_Data_reg[15]/C
                         clock pessimism             -0.329     2.101    
    SLICE_X53Y105        FDRE (Hold_fdre_C_D)         0.070     2.171    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.WB_DAXI_Valid_Read_Data_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m0_databus_addr_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_softProcessorClk_0 rise@0.000ns - clk_out1_microblaze_softProcessorClk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.329%)  route 0.227ns (61.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.597     0.597    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        0.632     1.834    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Clk
    SLICE_X51Y115        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m0_databus_addr_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDRE (Prop_fdre_C_Q)         0.141     1.975 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m0_databus_addr_i_reg[12]/Q
                         net (fo=1, routed)           0.227     2.201    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m0_databus_addr[12]
    SLICE_X45Y116        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.864     0.864    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        0.905     2.427    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Clk
    SLICE_X45Y116        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[12]/C
                         clock pessimism             -0.329     2.098    
    SLICE_X45Y116        FDRE (Hold_fdre_C_D)         0.071     2.169    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.WB_DAXI_Valid_Read_Data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_softProcessorClk_0 rise@0.000ns - clk_out1_microblaze_softProcessorClk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.504%)  route 0.216ns (60.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.597     0.597    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        0.639     1.841    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_clk
    SLICE_X45Y108        FDRE                                         r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.141     1.982 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.216     2.198    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/M_AXI_DP_RDATA[1]
    SLICE_X50Y107        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.WB_DAXI_Valid_Read_Data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.864     0.864    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        0.907     2.429    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Clk
    SLICE_X50Y107        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.WB_DAXI_Valid_Read_Data_reg[30]/C
                         clock pessimism             -0.329     2.100    
    SLICE_X50Y107        FDRE (Hold_fdre_C_D)         0.063     2.163    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.WB_DAXI_Valid_Read_Data_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m0_databus_addr_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_softProcessorClk_0 rise@0.000ns - clk_out1_microblaze_softProcessorClk_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.457%)  route 0.235ns (62.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.597     0.597    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        0.631     1.833    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Clk
    SLICE_X51Y116        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m0_databus_addr_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE (Prop_fdre_C_Q)         0.141     1.974 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m0_databus_addr_i_reg[7]/Q
                         net (fo=1, routed)           0.235     2.209    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m0_databus_addr[7]
    SLICE_X43Y116        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.864     0.864    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        0.905     2.427    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Clk
    SLICE_X43Y116        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[7]/C
                         clock pessimism             -0.329     2.098    
    SLICE_X43Y116        FDRE (Hold_fdre_C_D)         0.070     2.168    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.WB_DAXI_Valid_Read_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_softProcessorClk_0 rise@0.000ns - clk_out1_microblaze_softProcessorClk_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.347%)  route 0.237ns (62.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.597     0.597    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        0.640     1.842    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_clk
    SLICE_X44Y106        FDRE                                         r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106        FDRE (Prop_fdre_C_Q)         0.141     1.983 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           0.237     2.219    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/M_AXI_DP_RDATA[26]
    SLICE_X52Y106        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.WB_DAXI_Valid_Read_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.864     0.864    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        0.908     2.430    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Clk
    SLICE_X52Y106        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.WB_DAXI_Valid_Read_Data_reg[5]/C
                         clock pessimism             -0.329     2.101    
    SLICE_X52Y106        FDRE (Hold_fdre_C_D)         0.072     2.173    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.WB_DAXI_Valid_Read_Data_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m0_databus_addr_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_softProcessorClk_0 rise@0.000ns - clk_out1_microblaze_softProcessorClk_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.420%)  route 0.246ns (63.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.597     0.597    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        0.632     1.834    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Clk
    SLICE_X51Y114        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m0_databus_addr_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_fdre_C_Q)         0.141     1.975 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m0_databus_addr_i_reg[15]/Q
                         net (fo=1, routed)           0.246     2.221    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m0_databus_addr[15]
    SLICE_X44Y114        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.864     0.864    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        0.907     2.429    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Clk
    SLICE_X44Y114        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[15]/C
                         clock pessimism             -0.329     2.100    
    SLICE_X44Y114        FDRE (Hold_fdre_C_D)         0.070     2.170    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m0_databus_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_softProcessorClk_0 rise@0.000ns - clk_out1_microblaze_softProcessorClk_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.431%)  route 0.246ns (63.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.597     0.597    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        0.630     1.832    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Clk
    SLICE_X51Y117        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m0_databus_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_fdre_C_Q)         0.141     1.973 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m0_databus_addr_i_reg[3]/Q
                         net (fo=1, routed)           0.246     2.219    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m0_databus_addr[3]
    SLICE_X43Y119        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.864     0.864    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        0.902     2.424    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Clk
    SLICE_X43Y119        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[3]/C
                         clock pessimism             -0.329     2.095    
    SLICE_X43Y119        FDRE (Hold_fdre_C_D)         0.070     2.165    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Using_Async_Wakeup_1.Wakeup_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/active_wakeup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_softProcessorClk_0 rise@0.000ns - clk_out1_microblaze_softProcessorClk_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.247ns (56.344%)  route 0.191ns (43.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.597     0.597    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        0.631     1.833    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Using_Async_Wakeup_1.Wakeup_DFF/Clk
    SLICE_X46Y129        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Using_Async_Wakeup_1.Wakeup_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.148     1.981 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Using_Async_Wakeup_1.Wakeup_DFF/Synchronize.use_sync_reset.sync_reg[2]/Q
                         net (fo=2, routed)           0.191     2.172    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Synchronize.use_sync_reset.sync_reg[2][0]
    SLICE_X50Y129        LUT5 (Prop_lut5_I1_O)        0.099     2.271 r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/active_wakeup_i_1/O
                         net (fo=1, routed)           0.000     2.271    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/active_wakeup0
    SLICE_X50Y129        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/active_wakeup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.864     0.864    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        0.897     2.419    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Clk
    SLICE_X50Y129        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/active_wakeup_reg/C
                         clock pessimism             -0.329     2.090    
    SLICE_X50Y129        FDRE (Hold_fdre_C_D)         0.120     2.210    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/active_wakeup_reg
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.WB_DAXI_Valid_Read_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_softProcessorClk_0 rise@0.000ns - clk_out1_microblaze_softProcessorClk_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.246%)  route 0.207ns (61.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.597     0.597    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        0.639     1.841    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_clk
    SLICE_X48Y105        FDRE                                         r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.128     1.969 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[18]/Q
                         net (fo=1, routed)           0.207     2.175    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/M_AXI_DP_RDATA[18]
    SLICE_X52Y106        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.WB_DAXI_Valid_Read_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.864     0.864    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        0.908     2.430    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Clk
    SLICE_X52Y106        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.WB_DAXI_Valid_Read_Data_reg[13]/C
                         clock pessimism             -0.329     2.101    
    SLICE_X52Y106        FDRE (Hold_fdre_C_D)         0.012     2.113    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.WB_DAXI_Valid_Read_Data_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.WB_DAXI_Valid_Read_Data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_microblaze_softProcessorClk_0 rise@0.000ns - clk_out1_microblaze_softProcessorClk_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.149%)  route 0.217ns (62.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.597     0.597    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        0.639     1.841    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_clk
    SLICE_X48Y105        FDRE                                         r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.128     1.969 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.217     2.185    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/M_AXI_DP_RDATA[8]
    SLICE_X51Y104        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.WB_DAXI_Valid_Read_Data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_microblaze_softProcessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  microblaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4067, routed)        0.864     0.864    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1773, routed)        0.908     2.430    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Clk
    SLICE_X51Y104        FDRE                                         r  microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.WB_DAXI_Valid_Read_Data_reg[23]/C
                         clock pessimism             -0.329     2.101    
    SLICE_X51Y104        FDRE (Hold_fdre_C_D)         0.013     2.114    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.WB_DAXI_Valid_Read_Data_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_microblaze_softProcessorClk_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y21     microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y19     microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y18     microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y20     microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y18     microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y23     microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y15     microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y16     microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y17     microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y19     microblaze_i/microblazeLmbProcessor/softProcessorBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y118    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y118    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y118    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y118    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y118    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y118    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y118    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y118    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y111    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y111    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y118    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y118    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y118    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y118    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y118    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y118    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y118    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y118    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y111    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y111    microblaze_i/microblazeLmbProcessor/ublaze/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_microblaze_softProcessorClk_0
  To Clock:  clkfbout_microblaze_softProcessorClk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_microblaze_softProcessorClk_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_microblaze_softProcessorClk_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       38.577ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.577ns  (required time - arrival time)
  Source:                 microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.222ns  (logic 0.478ns (39.106%)  route 0.744ns (60.894%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118                                     0.000     0.000 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X38Y118        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.744     1.222    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[5]
    SLICE_X38Y119        FDRE                                         r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X38Y119        FDRE (Setup_fdre_C_D)       -0.201    39.799    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         39.799    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                 38.577    

Slack (MET) :             38.599ns  (required time - arrival time)
  Source:                 microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.185ns  (logic 0.419ns (35.369%)  route 0.766ns (64.631%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115                                     0.000     0.000 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[22]/C
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           0.766     1.185    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[22]
    SLICE_X39Y115        FDRE                                         r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X39Y115        FDRE (Setup_fdre_C_D)       -0.216    39.784    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         required time                         39.784    
                         arrival time                          -1.185    
  -------------------------------------------------------------------
                         slack                                 38.599    

Slack (MET) :             38.669ns  (required time - arrival time)
  Source:                 microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.141ns  (logic 0.478ns (41.897%)  route 0.663ns (58.103%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118                                     0.000     0.000 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X38Y118        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.663     1.141    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[8]
    SLICE_X38Y119        FDRE                                         r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X38Y119        FDRE (Setup_fdre_C_D)       -0.190    39.810    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         39.810    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                 38.669    

Slack (MET) :             38.700ns  (required time - arrival time)
  Source:                 microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.085ns  (logic 0.419ns (38.624%)  route 0.666ns (61.376%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121                                     0.000     0.000 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X39Y121        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.666     1.085    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[8]
    SLICE_X39Y120        FDRE                                         r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X39Y120        FDRE (Setup_fdre_C_D)       -0.215    39.785    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         39.785    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                 38.700    

Slack (MET) :             38.717ns  (required time - arrival time)
  Source:                 microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.959%)  route 0.630ns (60.041%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115                                     0.000     0.000 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[21]/C
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.630     1.049    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[21]
    SLICE_X39Y115        FDRE                                         r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X39Y115        FDRE (Setup_fdre_C_D)       -0.234    39.766    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         39.766    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                 38.717    

Slack (MET) :             38.729ns  (required time - arrival time)
  Source:                 microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.956%)  route 0.630ns (60.044%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115                                     0.000     0.000 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[20]/C
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[20]/Q
                         net (fo=1, routed)           0.630     1.049    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[20]
    SLICE_X39Y115        FDRE                                         r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X39Y115        FDRE (Setup_fdre_C_D)       -0.222    39.778    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[20]
  -------------------------------------------------------------------
                         required time                         39.778    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                 38.729    

Slack (MET) :             38.783ns  (required time - arrival time)
  Source:                 microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.136ns  (logic 0.518ns (45.598%)  route 0.618ns (54.402%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y121                                     0.000     0.000 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[6]/C
    SLICE_X36Y121        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.618     1.136    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[6]
    SLICE_X37Y121        FDRE                                         r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X37Y121        FDRE (Setup_fdre_C_D)       -0.081    39.919    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         39.919    
                         arrival time                          -1.136    
  -------------------------------------------------------------------
                         slack                                 38.783    

Slack (MET) :             38.795ns  (required time - arrival time)
  Source:                 microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.372%)  route 0.646ns (58.628%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115                                     0.000     0.000 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[13]/C
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[13]/Q
                         net (fo=1, routed)           0.646     1.102    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[13]
    SLICE_X39Y115        FDRE                                         r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X39Y115        FDRE (Setup_fdre_C_D)       -0.103    39.897    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         39.897    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                 38.795    

Slack (MET) :             38.800ns  (required time - arrival time)
  Source:                 microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.133ns  (logic 0.518ns (45.719%)  route 0.615ns (54.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y121                                     0.000     0.000 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[3]/C
    SLICE_X36Y121        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.615     1.133    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[3]
    SLICE_X37Y121        FDRE                                         r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X37Y121        FDRE (Setup_fdre_C_D)       -0.067    39.933    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         39.933    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                 38.800    

Slack (MET) :             38.815ns  (required time - arrival time)
  Source:                 microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.104ns  (logic 0.456ns (41.320%)  route 0.648ns (58.680%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107                                     0.000     0.000 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X43Y107        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.648     1.104    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[1]
    SLICE_X40Y107        FDRE                                         r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X40Y107        FDRE (Setup_fdre_C_D)       -0.081    39.919    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         39.919    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                 38.815    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_microblaze_softProcessorClk_0

Setup :            0  Failing Endpoints,  Worst Slack       38.706ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.706ns  (required time - arrival time)
  Source:                 microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.060ns  (logic 0.419ns (39.510%)  route 0.641ns (60.490%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106                                     0.000     0.000 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[29]/C
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           0.641     1.060    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[29]
    SLICE_X48Y106        FDRE                                         r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X48Y106        FDRE (Setup_fdre_C_D)       -0.234    39.766    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         39.766    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                 38.706    

Slack (MET) :             38.709ns  (required time - arrival time)
  Source:                 microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.088ns  (logic 0.419ns (38.526%)  route 0.669ns (61.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105                                     0.000     0.000 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[9]/C
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.669     1.088    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[9]
    SLICE_X46Y105        FDRE                                         r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X46Y105        FDRE (Setup_fdre_C_D)       -0.203    39.797    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         39.797    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                 38.709    

Slack (MET) :             38.726ns  (required time - arrival time)
  Source:                 microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.052ns  (logic 0.419ns (39.821%)  route 0.633ns (60.179%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109                                     0.000     0.000 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[25]/C
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[25]/Q
                         net (fo=1, routed)           0.633     1.052    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[25]
    SLICE_X45Y108        FDRE                                         r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X45Y108        FDRE (Setup_fdre_C_D)       -0.222    39.778    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[25]
  -------------------------------------------------------------------
                         required time                         39.778    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                 38.726    

Slack (MET) :             38.728ns  (required time - arrival time)
  Source:                 microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.037ns  (logic 0.419ns (40.389%)  route 0.618ns (59.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109                                     0.000     0.000 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[30]/C
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.618     1.037    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[30]
    SLICE_X45Y108        FDRE                                         r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X45Y108        FDRE (Setup_fdre_C_D)       -0.235    39.765    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         39.765    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 38.728    

Slack (MET) :             38.728ns  (required time - arrival time)
  Source:                 microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.038ns  (logic 0.419ns (40.351%)  route 0.619ns (59.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105                                     0.000     0.000 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[20]/C
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[20]/Q
                         net (fo=1, routed)           0.619     1.038    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[20]
    SLICE_X48Y105        FDRE                                         r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X48Y105        FDRE (Setup_fdre_C_D)       -0.234    39.766    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[20]
  -------------------------------------------------------------------
                         required time                         39.766    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                 38.728    

Slack (MET) :             38.736ns  (required time - arrival time)
  Source:                 microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.042ns  (logic 0.419ns (40.203%)  route 0.623ns (59.797%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105                                     0.000     0.000 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[18]/C
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[18]/Q
                         net (fo=1, routed)           0.623     1.042    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[18]
    SLICE_X48Y105        FDRE                                         r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X48Y105        FDRE (Setup_fdre_C_D)       -0.222    39.778    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[18]
  -------------------------------------------------------------------
                         required time                         39.778    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                 38.736    

Slack (MET) :             38.738ns  (required time - arrival time)
  Source:                 microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.124%)  route 0.625ns (59.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109                                     0.000     0.000 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[31]/C
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.625     1.044    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[31]
    SLICE_X45Y108        FDRE                                         r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X45Y108        FDRE (Setup_fdre_C_D)       -0.218    39.782    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         39.782    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                 38.738    

Slack (MET) :             38.748ns  (required time - arrival time)
  Source:                 microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.037ns  (logic 0.419ns (40.400%)  route 0.618ns (59.600%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105                                     0.000     0.000 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.618     1.037    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[8]
    SLICE_X48Y105        FDRE                                         r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X48Y105        FDRE (Setup_fdre_C_D)       -0.215    39.785    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         39.785    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 38.748    

Slack (MET) :             38.750ns  (required time - arrival time)
  Source:                 microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.033ns  (logic 0.419ns (40.559%)  route 0.614ns (59.441%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105                                     0.000     0.000 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.614     1.033    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[5]
    SLICE_X46Y105        FDRE                                         r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X46Y105        FDRE (Setup_fdre_C_D)       -0.217    39.783    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         39.783    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                 38.750    

Slack (MET) :             38.751ns  (required time - arrival time)
  Source:                 microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_microblaze_softProcessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_microblaze_softProcessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.033ns  (logic 0.419ns (40.554%)  route 0.614ns (59.446%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105                                     0.000     0.000 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[6]/C
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.614     1.033    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[6]
    SLICE_X48Y105        FDRE                                         r  microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X48Y105        FDRE (Setup_fdre_C_D)       -0.216    39.784    microblaze_i/irqAxiInterconnect/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         39.784    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                 38.751    





