module partsel_00768(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input signed [31:0] x2;
  input [31:0] x3;
  wire signed [26:1] x4;
  wire [28:1] x5;
  wire [29:4] x6;
  wire [24:3] x7;
  wire signed [0:30] x8;
  wire signed [6:25] x9;
  wire signed [27:7] x10;
  wire signed [27:1] x11;
  wire signed [6:31] x12;
  wire [6:26] x13;
  wire signed [6:25] x14;
  wire signed [27:4] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [1:27] p0 = 296060558;
  localparam [4:29] p1 = 883432679;
  localparam [0:29] p2 = 430012128;
  localparam signed [24:4] p3 = 845677267;
  assign x4 = ((p3 | p2) + (p1[29 + s3 +: 3] | x0[17 -: 2]));
  assign x5 = (ctrl[3] || !ctrl[3] || !ctrl[3] ? x4[15 +: 4] : {2{(p2[14 +: 3] + (p2[20] | {x3[12], p0[30 + s0 +: 2]}))}});
  assign x6 = (p1[8 + s2] ^ (({2{{2{x4}}}} & x4[19 + s2 +: 5]) ^ x3[4 + s1 +: 4]));
  assign x7 = {2{(ctrl[1] || ctrl[0] && !ctrl[0] ? (p1[30 + s1 -: 8] & {((x3[20 + s0 +: 5] + p0[27 + s3 -: 7]) & x5[31 + s2 -: 5]), p1[12 -: 3]}) : x4[11 + s2 +: 1])}};
  assign x8 = x4[10 +: 1];
  assign x9 = (!ctrl[2] && !ctrl[3] && !ctrl[1] ? ((ctrl[3] || !ctrl[3] || ctrl[2] ? p0 : x5[29 + s1 +: 5]) ^ (!ctrl[3] || !ctrl[0] && !ctrl[1] ? {2{(x5 & p0[21 + s2 -: 7])}} : p2[20 + s1 +: 1])) : x8[13 + s3]);
  assign x10 = x2[22 -: 1];
  assign x11 = (!ctrl[0] || ctrl[1] || ctrl[3] ? x2[19 -: 3] : p2[10 +: 2]);
  assign x12 = {2{p1[23 -: 2]}};
  assign x13 = {2{{2{x2[25 + s1 -: 8]}}}};
  assign x14 = p3[6 + s2 +: 8];
  assign x15 = p3[16 +: 2];
  assign y0 = x5[1 + s0 -: 4];
  assign y1 = x15;
  assign y2 = (!ctrl[3] || ctrl[2] && !ctrl[1] ? (x3 ^ x1[16 +: 4]) : (p3[10 +: 2] | p1[25 + s3 +: 1]));
  assign y3 = p1[13 +: 1];
endmodule
