Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 26 10:04:51 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_module_control_sets_placed.rpt
| Design       : Top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              28 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              22 |            8 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                Enable Signal               |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | U_Uart_FSM/U_UART_TX/tx_next               | reset_IBUF                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | U_FIFO_RX/U_FIFO_CU/wptr_reg[3]_i_1_n_0    | reset_IBUF                                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U_FIFO_TX/U_FIFO_CU/wptr_reg[3]_i_1__0_n_0 | reset_IBUF                                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U_FIFO_TX/U_FIFO_CU/E[0]                   | reset_IBUF                                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U_Uart_FSM/U_UART_TX/tick_count_reg        | U_Uart_FSM/U_UART_TX/tick_count_reg[3]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U_Uart_FSM/U_UART_TX/tx_done_reg_reg_0[0]  | reset_IBUF                                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | U_Uart_FSM/U_Uart_rx/tick_count_next       | reset_IBUF                                        |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG |                                            | reset_IBUF                                        |               12 |             28 |         2.33 |
+----------------+--------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+


