
*** Running vivado
    with args -log Test_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Test_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Test_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'Test_auto_pc_0' generated file not found 'c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_auto_pc_0/stats.txt'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_Derivator_0_0/Test_Derivator_0_0.dcp' for cell 'Test_i/Derivator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_Encoder_0_0/Test_Encoder_0_0.dcp' for cell 'Test_i/Encoder_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_Motor_0_1/Test_Motor_0_1.dcp' for cell 'Test_i/Motor_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_PID_0_0/Test_PID_0_0.dcp' for cell 'Test_i/PID_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_Subtractor_0_0/Test_Subtractor_0_0.dcp' for cell 'Test_i/Subtractor_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_axi_gpio_0_0/Test_axi_gpio_0_0.dcp' for cell 'Test_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_processing_system7_0_0/Test_processing_system7_0_0.dcp' for cell 'Test_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_rst_ps7_0_100M_0/Test_rst_ps7_0_100M_0.dcp' for cell 'Test_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_xbar_0/Test_xbar_0.dcp' for cell 'Test_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_auto_pc_0/Test_auto_pc_0.dcp' for cell 'Test_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 178 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_processing_system7_0_0/Test_processing_system7_0_0.xdc] for cell 'Test_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_processing_system7_0_0/Test_processing_system7_0_0.xdc] for cell 'Test_i/processing_system7_0/inst'
Parsing XDC File [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_axi_gpio_0_0/Test_axi_gpio_0_0_board.xdc] for cell 'Test_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_axi_gpio_0_0/Test_axi_gpio_0_0_board.xdc] for cell 'Test_i/axi_gpio_0/U0'
Parsing XDC File [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_axi_gpio_0_0/Test_axi_gpio_0_0.xdc] for cell 'Test_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_axi_gpio_0_0/Test_axi_gpio_0_0.xdc] for cell 'Test_i/axi_gpio_0/U0'
Parsing XDC File [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_rst_ps7_0_100M_0/Test_rst_ps7_0_100M_0_board.xdc] for cell 'Test_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_rst_ps7_0_100M_0/Test_rst_ps7_0_100M_0_board.xdc] for cell 'Test_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_rst_ps7_0_100M_0/Test_rst_ps7_0_100M_0.xdc] for cell 'Test_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/sources_1/bd/Test/ip/Test_rst_ps7_0_100M_0/Test_rst_ps7_0_100M_0.xdc] for cell 'Test_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/constrs_1/new/test_xdc.xdc]
Finished Parsing XDC File [C:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.srcs/constrs_1/new/test_xdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 621.602 ; gain = 293.973
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.589 . Memory (MB): peak = 630.242 ; gain = 8.641
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ff58f166

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.345 . Memory (MB): peak = 1116.258 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 111 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1504b197d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.694 . Memory (MB): peak = 1116.258 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 259 cells and removed 349 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f030c8b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1116.258 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 286 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1f030c8b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1116.258 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1f030c8b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1116.258 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1116.258 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1f030c8b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1116.258 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c317e841

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1116.258 ; gain = 0.000
34 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1116.258 ; gain = 494.656
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1116.258 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.runs/impl_1/Test_wrapper_opt.dcp' has been generated.
Command: report_drc -file Test_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.runs/impl_1/Test_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1116.258 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a820fcc5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1116.258 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1116.258 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1116cdb52

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1116.258 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ded52ef8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1116.258 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ded52ef8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1116.258 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: ded52ef8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1116.258 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: ebec2660

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1116.258 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ebec2660

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1116.258 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a007b7f6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1116.258 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 170214199

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1116.258 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 170214199

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1116.258 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 157462755

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1116.258 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: ecd81910

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1116.258 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 111e3424a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1116.258 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 111e3424a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1116.258 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 111e3424a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1116.258 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 123089f5e

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 123089f5e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1126.121 ; gain = 9.863
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.722. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f6aed921

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1126.121 ; gain = 9.863
Phase 4.1 Post Commit Optimization | Checksum: 1f6aed921

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1126.121 ; gain = 9.863

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f6aed921

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1126.121 ; gain = 9.863

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f6aed921

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1126.121 ; gain = 9.863

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 29bc62a1e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1126.121 ; gain = 9.863
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 29bc62a1e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1126.121 ; gain = 9.863
Ending Placer Task | Checksum: 1ae17ac03

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1126.121 ; gain = 9.863
53 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1126.121 ; gain = 9.863
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.530 . Memory (MB): peak = 1126.121 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.runs/impl_1/Test_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1131.008 ; gain = 1.949
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1131.008 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1131.008 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b436ed5e ConstDB: 0 ShapeSum: f9e0bea5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 910fa8cb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1210.719 ; gain = 74.902

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 910fa8cb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1210.719 ; gain = 74.902

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 910fa8cb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1210.719 ; gain = 74.902

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 910fa8cb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1210.719 ; gain = 74.902
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21f9d977d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1210.719 ; gain = 74.902
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.654  | TNS=0.000  | WHS=-0.192 | THS=-32.839|

Phase 2 Router Initialization | Checksum: 288ec62e5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1218.766 ; gain = 82.949

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 239e4525d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1218.766 ; gain = 82.949

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 246
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.085  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1af1c03bd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1218.766 ; gain = 82.949

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.085  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e2eedd1c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1218.766 ; gain = 82.949
Phase 4 Rip-up And Reroute | Checksum: 1e2eedd1c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1218.766 ; gain = 82.949

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1e2eedd1c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1218.766 ; gain = 82.949

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e2eedd1c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1218.766 ; gain = 82.949
Phase 5 Delay and Skew Optimization | Checksum: 1e2eedd1c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1218.766 ; gain = 82.949

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c8b3a0ad

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1218.766 ; gain = 82.949
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.137  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21eb5be7e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1218.766 ; gain = 82.949
Phase 6 Post Hold Fix | Checksum: 21eb5be7e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1218.766 ; gain = 82.949

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.22804 %
  Global Horizontal Routing Utilization  = 2.96599 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 191fb8870

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1218.766 ; gain = 82.949

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 191fb8870

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1218.766 ; gain = 82.949

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e68a5cb6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1218.766 ; gain = 82.949

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.137  | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: e68a5cb6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1218.766 ; gain = 82.949
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1218.766 ; gain = 82.949

Routing Is Done.
66 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1218.766 ; gain = 87.758
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.749 . Memory (MB): peak = 1218.766 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.runs/impl_1/Test_wrapper_routed.dcp' has been generated.
Command: report_drc -file Test_wrapper_drc_routed.rpt -pb Test_wrapper_drc_routed.pb -rpx Test_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.runs/impl_1/Test_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file Test_wrapper_methodology_drc_routed.rpt -rpx Test_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.runs/impl_1/Test_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file Test_wrapper_power_routed.rpt -pb Test_wrapper_power_summary_routed.pb -rpx Test_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
73 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force Test_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__2 input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__2 input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2 input Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPIR-1] Asynchronous driver check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 input pin Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
INFO: [Common 17-14] Message 'DRC DPIR-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 multiplier stage Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0 multiplier stage Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 multiplier stage Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2 multiplier stage Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 multiplier stage Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0 multiplier stage Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 multiplier stage Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__2 multiplier stage Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 multiplier stage Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0 multiplier stage Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 multiplier stage Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2 multiplier stage Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[0]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[10]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[11]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[12]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[13]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[14]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[15]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[16]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[1]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[2]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[3]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[4]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[5]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[6]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[7]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[8]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[9]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[0]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[10]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[11]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[12]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[13]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[14]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[15]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[16]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[1]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[2]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[3]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[4]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[5]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[6]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[7]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[8]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[9]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[0]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[10]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[11]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[12]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[13]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[14]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[15]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[16]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[1]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[2]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[3]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[4]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[5]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[6]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__1 output is connected to registers with an asynchronous reset (Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[7]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
INFO: [Common 17-14] Message 'DRC DPOR-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 274 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Test_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Projet/Vivado/Custom_IP/Vivado_17.2/Zybo_target/Zybo_test/Zybo_test.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Oct 27 16:31:05 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
86 Infos, 233 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1588.547 ; gain = 339.555
INFO: [Common 17-206] Exiting Vivado at Fri Oct 27 16:31:06 2017...
