INFO: [VRFC 10-2263] Analyzing Verilog file "V:/Programacion/RepositoriosGit/Modelado2024/ProyectosVivado/Apartado2/Apartado2.sim/sim_1/impl/timing/xsim/spi_controller_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_controller
INFO: [VRFC 10-311] analyzing module glbl
