# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: C:\repositories\logica-reconfiguravel\lab-s5\tres_zeros\tres_zeros.csv
# Generated on: Wed Apr 10 19:12:01 2019

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
led_output,Output,PIN_J1,1,B1_N1,PIN_V2,,,,,
switches_input[0],Input,PIN_J6,1,B1_N0,PIN_U2,,,,,
switches_input[1],Input,PIN_H5,1,B1_N0,PIN_V11,,,,,
switches_input[2],Input,PIN_H6,1,B1_N0,PIN_AA1,,,,,
switches_input[3],Input,PIN_G4,1,B1_N0,PIN_N5,,,,,
switches_input[4],Input,PIN_G5,1,B1_N0,PIN_P3,,,,,
switches_input[5],Input,PIN_J7,1,B1_N1,PIN_F10,,,,,
switches_input[6],Input,PIN_H7,1,B1_N0,PIN_U1,,,,,
switches_input[7],Input,PIN_E3,1,B1_N0,PIN_P4,,,,,
switches_input[8],Input,PIN_E4,1,B1_N0,PIN_M7,,,,,
switches_input[9],Input,PIN_D2,1,B1_N0,PIN_J3,,,,,
