Loading db file '/mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Information: The clock 'GATED_CLOCK' does not have a period. (PWR-648)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
        -verbose
Design : Design_Top
Version: K-2015.06
Date   : Fri Aug 19 08:43:44 2022
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (File: /mnt/hgfs/Courses/System/UART/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
Design_Top             tsmc13_wl10       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  =   9.7066 nW   (75%)
  Net Switching Power  =   3.2544 nW   (25%)
                         ---------
Total Dynamic Power    =  12.9610 nW  (100%)

Cell Leakage Power     =   3.8071 uW

                 Internal         Switching           Leakage            Total                         Cell
Power Group      Power            Power               Power              Power   (   %    )  Attrs  Count
---------------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)            0
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)            0
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)            0
clock_network      0.0000        4.2288e-07        3.5023e+03        3.9628e-06  (   0.10%)            1
register       7.2103e-06        5.9283e-07        3.8441e+05        3.9221e-04  (  10.27%)            74
sequential     1.6529e-06            0.0000        7.4466e+05        7.4631e-04  (  19.54%)            153
combinational  8.0582e-07        2.2381e-06        2.6745e+06        2.6776e-03  (  70.09%)            1037
---------------------------------------------------------------------------------------------------------
Total          9.7066e-06 mW     3.2544e-06 mW     3.8071e+06 pW     3.8200e-03 mW
1
