parameter RESET_VALUE = 0;
parameter WIDTH = 8;
module i_can_register_asyn(
input             clk,
input             rst,
input             we,
input [WIDTH-1:0] data_out,
input [WIDTH-1:0] data_in
);

assert property(@(posedge clk) (rst) |-> (data_out == RESET_VALUE));
assert property(@(posedge clk) (we && !rst) |-> (data_out == data_in));
assert property(@(posedge clk) (!we && !rst) |-> (data_out == $past(data_out)));
assert property(@(posedge clk) ( clk && !rst && !we) |-> (data_out == $past(data_out)));
assert property(@(posedge clk) ( clk && rst) |-> (data_out == RESET_VALUE));
assert property(@(posedge clk) ( clk && we && !rst) |-> (data_out == data_in));
endmodule
