# Reading pref.tcl
# do riscv_single_cycle_processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/anuki/OneDrive\ -\ University\ of\ Moratuwa/Documents/Anuki/Campus/Semester\ 5/EN3021\ Digital\ System\ Design/riscv_single_cycle_processor {C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/riscv_single_cycle_processor/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:02:19 on Oct 10,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/riscv_single_cycle_processor" C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/riscv_single_cycle_processor/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 15:02:20 on Oct 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/riscv_single_cycle_processor/simulation/counter_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:02:35 on Oct 10,2023
# vlog -reportprogress 300 -work work C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/riscv_single_cycle_processor/simulation/counter_tb.sv 
# -- Compiling module counter_tb
# 
# Top level modules:
# 	counter_tb
# End time: 15:02:35 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.counter_tb
# vsim rtl_work.counter_tb 
# Start time: 15:02:41 on Oct 10,2023
# Loading sv_std.std
# Loading rtl_work.counter_tb
# Loading rtl_work.counter
add wave -position insertpoint  \
sim:/counter_tb/counter_N \
sim:/counter_tb/clk \
sim:/counter_tb/rstn \
sim:/counter_tb/counter_en \
sim:/counter_tb/counter_out \
sim:/counter_tb/counter_done \
sim:/counter_tb/counter_words
run
run
vlog -reportprogress 300 -work work {C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/riscv_single_cycle_processor/simulation/counter_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:07:02 on Oct 10,2023
# vlog -reportprogress 300 -work work C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/riscv_single_cycle_processor/simulation/counter_tb.sv 
# -- Compiling module counter_tb
# 
# Top level modules:
# 	counter_tb
# End time: 15:07:02 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading rtl_work.counter_tb
run
# ** Note: $finish    : C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/riscv_single_cycle_processor/simulation/counter_tb.sv(28)
#    Time: 156 ns  Iteration: 0  Instance: /counter_tb
# 1
# Break in Module counter_tb at C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/riscv_single_cycle_processor/simulation/counter_tb.sv line 28
vlog -reportprogress 300 -work work {C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/riscv_single_cycle_processor/simulation/counter_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:08:10 on Oct 10,2023
# vlog -reportprogress 300 -work work C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/riscv_single_cycle_processor/simulation/counter_tb.sv 
# -- Compiling module counter_tb
# 
# Top level modules:
# 	counter_tb
# End time: 15:08:10 on Oct 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading rtl_work.counter_tb
run
# ** Note: $finish    : C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/riscv_single_cycle_processor/simulation/counter_tb.sv(28)
#    Time: 166 ns  Iteration: 0  Instance: /counter_tb
# 1
# Break in Module counter_tb at C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/riscv_single_cycle_processor/simulation/counter_tb.sv line 28
vlog -reportprogress 300 -work work {C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/riscv_single_cycle_processor/simulation/counter_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:09:08 on Oct 10,2023
# vlog -reportprogress 300 -work work C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/riscv_single_cycle_processor/simulation/counter_tb.sv 
# -- Compiling module counter_tb
# 
# Top level modules:
# 	counter_tb
# End time: 15:09:09 on Oct 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# Loading rtl_work.counter_tb
run
# ** Note: $finish    : C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/riscv_single_cycle_processor/simulation/counter_tb.sv(26)
#    Time: 186 ns  Iteration: 0  Instance: /counter_tb
# 1
# Break in Module counter_tb at C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/riscv_single_cycle_processor/simulation/counter_tb.sv line 26
# End time: 09:44:34 on Oct 11,2023, Elapsed time: 18:41:53
# Errors: 0, Warnings: 0
