-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_src_cols_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv17_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv18_3FFFE : STD_LOGIC_VECTOR (17 downto 0) := "111111111111111110";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv17_1FFFE : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111110";
    constant ap_const_lv17_1FFFD : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111101";
    constant ap_const_lv17_3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000011";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv21_1171 : STD_LOGIC_VECTOR (20 downto 0) := "000000001000101110001";
    constant ap_const_lv19_3A8 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001110101000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond389_i_reg_3185 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond389_i_reg_3185_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i427_i_reg_3194 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i427_i_reg_3194_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_3138 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_3129 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_src_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_2_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal or_cond_i_reg_3221 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_3221_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_2_V_blk_n : STD_LOGIC;
    signal t_V_5_reg_628 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_src_cols_V_read_cas_fu_639_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_src_cols_V_read_cas_reg_2827 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_src_rows_V_read_cas_fu_643_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_src_rows_V_read_cas_reg_2834 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_18_fu_647_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_20_fu_659_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_20_reg_3086 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_19_fu_653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_664_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_21_reg_3091 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_fu_675_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_reg_3096 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_fu_692_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_reg_3103 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_361_2_cast_cast_s_fu_715_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_361_2_cast_cast_s_reg_3110 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_23_fu_719_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_reg_3115 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond390_i_fu_725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal i_V_fu_730_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal i_V_reg_3124 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_25_fu_736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_365_0_0_not_fu_741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_365_0_0_not_reg_3133 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_3143 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_409_0_1_fu_769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_409_0_1_reg_3147 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_3151 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_assign_8_0_0_t_fu_991_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_8_0_0_t_reg_3164 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_8_0_1_t_fu_1021_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_8_0_1_t_reg_3171 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_8_0_2_t_fu_1051_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_8_0_2_t_reg_3178 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond389_i_fu_1056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_predicate_op239_read_state6 : BOOLEAN;
    signal ap_predicate_op251_read_state6 : BOOLEAN;
    signal ap_predicate_op284_read_state6 : BOOLEAN;
    signal ap_predicate_op296_read_state6 : BOOLEAN;
    signal ap_predicate_op326_read_state6 : BOOLEAN;
    signal ap_predicate_op335_read_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal exitcond389_i_reg_3185_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_1061_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal or_cond_i427_i_fu_1112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_1162_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal x_reg_3198 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_89_fu_1170_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_89_reg_3203 : STD_LOGIC_VECTOR (1 downto 0);
    signal brmerge_fu_1174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_3208 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_3208_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_fu_1179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_3221_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_3221_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_3221_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_3225 : STD_LOGIC_VECTOR (9 downto 0);
    signal col_assign_1_0_t_fu_1200_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_1_0_t_reg_3231 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_0_val_4_addr_reg_3244 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_5_addr_reg_3250 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_3_addr_reg_3256 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_4_addr_reg_3262 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_5_addr_reg_3268 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_3_addr_reg_3274 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_4_addr_reg_3280 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_5_addr_reg_3286 : STD_LOGIC_VECTOR (9 downto 0);
    signal src_kernel_win_0_va_6_fu_1335_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_reg_3292 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_reg_3292_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_fu_1353_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_reg_3298 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_fu_1371_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_reg_3304 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_7_0_1_1_fu_2716_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_7_0_1_1_reg_3310 : STD_LOGIC_VECTOR (20 downto 0);
    signal src_kernel_win_1_va_6_fu_1507_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_6_reg_3315 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_6_reg_3315_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_fu_1525_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_reg_3321 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_8_fu_1543_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_8_reg_3327 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_7_1_1_1_fu_2722_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_7_1_1_1_reg_3333 : STD_LOGIC_VECTOR (20 downto 0);
    signal src_kernel_win_2_va_9_fu_1661_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_9_reg_3338 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_9_reg_3338_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_fu_1679_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_reg_3344 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_11_fu_1697_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_11_reg_3350 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_7_2_1_1_fu_2728_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_7_2_1_1_reg_3356 : STD_LOGIC_VECTOR (20 downto 0);
    signal src_kernel_win_0_va_16_reg_3361 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_16_reg_3366 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_7_reg_3371 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_9_reg_3376 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2734_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_89_0_0_2_reg_3382 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal r_V_7_0_1_fu_1819_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_0_1_reg_3387 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp42_fu_1868_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp42_reg_3392 : STD_LOGIC_VECTOR (24 downto 0);
    signal src_kernel_win_1_va_9_reg_3397 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2752_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_89_1_0_2_reg_3403 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_7_1_1_fu_1958_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_1_1_reg_3408 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp60_fu_2007_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp60_reg_3413 : STD_LOGIC_VECTOR (24 downto 0);
    signal src_kernel_win_2_va_12_reg_3418 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2770_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_89_2_0_2_reg_3424 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_7_2_1_fu_2097_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_2_1_reg_3429 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp65_fu_2146_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp65_reg_3434 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_15_fu_2307_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_15_reg_3439 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_16_reg_3444 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_92_reg_3449 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_reg_3454 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Val2_s_fu_2412_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_s_reg_3459 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_19_reg_3464 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_98_reg_3469 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_reg_3474 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Val2_22_fu_2517_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_22_reg_3479 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_23_reg_3484 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_104_reg_3489 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_reg_3494 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter2_state6 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_3_ce0 : STD_LOGIC;
    signal k_buf_1_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_ce1 : STD_LOGIC;
    signal k_buf_1_val_3_we1 : STD_LOGIC;
    signal k_buf_1_val_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_4_ce0 : STD_LOGIC;
    signal k_buf_1_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_4_ce1 : STD_LOGIC;
    signal k_buf_1_val_4_we1 : STD_LOGIC;
    signal k_buf_1_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_5_ce0 : STD_LOGIC;
    signal k_buf_1_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_ce1 : STD_LOGIC;
    signal k_buf_1_val_5_we1 : STD_LOGIC;
    signal k_buf_1_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_3_ce0 : STD_LOGIC;
    signal k_buf_2_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_ce1 : STD_LOGIC;
    signal k_buf_2_val_3_we1 : STD_LOGIC;
    signal k_buf_2_val_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_4_ce0 : STD_LOGIC;
    signal k_buf_2_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_4_ce1 : STD_LOGIC;
    signal k_buf_2_val_4_we1 : STD_LOGIC;
    signal k_buf_2_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_5_ce0 : STD_LOGIC;
    signal k_buf_2_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_ce1 : STD_LOGIC;
    signal k_buf_2_val_5_we1 : STD_LOGIC;
    signal k_buf_2_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_reg_606 : STD_LOGIC_VECTOR (1 downto 0);
    signal t_V_reg_617 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal tmp_50_fu_1187_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_252 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_256 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_260 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_264 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_fu_268 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_272 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_fu_276 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_1_fu_280 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_2_fu_284 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_3_fu_288 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_4_fu_292 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_5_fu_296 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_fu_300 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_1_fu_304 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_2_fu_308 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_3_fu_312 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_4_fu_316 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_5_fu_320 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_324 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_1242_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_1_fu_328 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_s_fu_332 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_2_fu_336 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_1260_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_3_fu_340 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_1_fu_344 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_2_0_fu_1613_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_4_fu_348 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_1278_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_5_fu_352 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_2_fu_356 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_s_fu_360 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_fu_1414_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_1_fu_364 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_3_fu_368 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_fu_1595_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_2_fu_372 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_fu_1432_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_3_fu_376 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_4_fu_380 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_4_fu_384 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_2_0_fu_1450_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_5_fu_388 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_5_fu_392 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_fu_1577_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_37_fu_669_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_40_fu_681_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_447_0_cast_cast_fu_684_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_360_2_fu_698_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_360_2_cast_cast_fu_705_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_361_2_fu_709_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_38_fu_672_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_fu_747_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_fu_780_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_43_fu_786_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_811_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_fu_819_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_p2_i_i_fu_825_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_assign_6_0_1_fu_842_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_48_fu_848_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_435_0_1_fu_862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_873_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_0_1_fu_881_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_p2_i_i_0_1_fu_887_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_assign_6_0_2_fu_904_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_62_fu_910_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_435_0_2_fu_924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev2_fu_918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_fu_935_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_0_2_fu_943_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_p2_i_i_0_2_fu_949_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_45_fu_838_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_31_fu_833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_966_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i_i_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_83_fu_979_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_fu_971_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_35_fu_983_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_57_fu_900_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_445_0_1_fu_895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_996_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i_i_0_1_fu_867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_fu_1009_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_41_fu_1001_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_fu_1013_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_75_fu_962_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_445_0_2_fu_957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_1026_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i_i_0_2_fu_929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_fu_1039_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_54_fu_1031_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_55_fu_1043_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_86_fu_1067_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ImagLoc_x_fu_1083_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_87_fu_1093_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_1107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev3_fu_1101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_88_fu_1118_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_1126_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_p2_i429_i_fu_1132_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_p2_i429_i_cast_cast_fu_1140_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_36_fu_1144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_2_fu_1149_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ImagLoc_x_cast68_cas_fu_1089_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_p2_i429_i_p_assign_2_fu_1154_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp1_fu_1077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_cast_fu_1184_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_51_fu_1231_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_52_fu_1249_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_fu_1267_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_1324_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_fu_1342_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_59_fu_1360_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_fu_1403_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_63_fu_1421_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_64_fu_1439_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_65_fu_1496_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_66_fu_1514_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_68_fu_1532_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_70_fu_1566_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_71_fu_1584_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_72_fu_1602_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_73_fu_1650_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_fu_1668_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_fu_1686_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl1_fu_1754_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl2_fu_1766_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl1_cast_fu_1762_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl2_cast_fu_1774_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_0_0_1_fu_1778_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_0_0_1_cast_fu_1784_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_shl3_fu_1795_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl4_fu_1807_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl3_cast_fu_1803_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl4_cast_fu_1815_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl5_fu_1825_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl6_fu_1836_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl5_cast_fu_1832_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl6_cast_fu_1843_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_0_1_2_fu_1847_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_0_1_2_cast_fu_1853_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2744_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp56_cast_fu_1865_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_453_0_1_2_cast_c_fu_1857_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl8_fu_1893_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl9_fu_1905_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl8_cast_fu_1901_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl9_cast_fu_1913_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_1_0_1_fu_1917_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_1_0_1_cast_fu_1923_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_shl10_fu_1934_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl11_fu_1946_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl10_cast_fu_1942_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl11_cast_fu_1954_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl12_fu_1964_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl13_fu_1975_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl12_cast_fu_1971_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl13_cast_fu_1982_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_1_1_2_fu_1986_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_1_1_2_cast_fu_1992_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2762_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp61_cast_fu_2004_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_453_1_1_2_cast_c_fu_1996_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl16_fu_2032_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl17_fu_2044_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl16_cast_fu_2040_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl17_cast_fu_2052_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_2_0_1_fu_2056_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_2_0_1_cast_fu_2062_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_shl18_fu_2073_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl19_fu_2085_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl18_cast_fu_2081_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl19_cast_fu_2093_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl20_fu_2103_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl21_fu_2114_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl20_cast_fu_2110_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl21_cast_fu_2121_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_2_1_2_fu_2125_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_2_1_2_cast_fu_2131_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2780_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp66_cast_fu_2143_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_453_2_1_2_cast_c_fu_2135_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_7_0_1_cast_fu_2239_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_89_0_0_2_ca_fu_2236_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_453_0_1_cast_fu_2242_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp55_cast_fu_2252_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp40_fu_2246_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_89_0_2_fu_2255_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_shl_fu_2265_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl7_fu_2276_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl_cast_fu_2272_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl7_cast_fu_2283_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_0_2_1_fu_2287_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_0_2_1_cast_fu_2293_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2788_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp57_cast_fu_2304_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_89_0_2_cast_fu_2261_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_7_1_1_cast_fu_2344_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_89_1_0_2_ca_fu_2341_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_453_1_1_cast_fu_2347_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp60_cast_fu_2357_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp59_fu_2351_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_89_1_2_fu_2360_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_shl14_fu_2370_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl15_fu_2381_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl14_cast_fu_2377_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl15_cast_fu_2388_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_1_2_1_fu_2392_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_1_2_1_cast_fu_2398_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2797_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp62_cast_fu_2409_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_89_1_2_cast_fu_2366_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_7_2_1_cast_fu_2449_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_89_2_0_2_ca_fu_2446_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_453_2_1_cast_fu_2452_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp65_cast_fu_2462_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp64_fu_2456_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_89_2_2_fu_2465_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_shl22_fu_2475_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl23_fu_2486_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl22_cast_fu_2482_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl23_cast_fu_2493_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_2_2_1_fu_2497_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_2_2_1_cast_fu_2503_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2806_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp67_cast_fu_2514_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_89_2_2_cast_fu_2471_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_7_i_i_fu_2551_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_17_fu_2561_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_93_fu_2554_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_94_fu_2566_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_Result_7_i_i_fu_2574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_2586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_i_fu_2580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_not_i_i_fu_2591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_i_i1_fu_2606_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_20_fu_2616_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_99_fu_2609_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_100_fu_2621_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_Result_7_i_i_1_fu_2629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_fu_2641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_i1_fu_2635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_not_i_i1_fu_2646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_i_i2_fu_2661_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_24_fu_2671_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_105_fu_2664_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_106_fu_2676_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_Result_7_i_i_2_fu_2684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_3_fu_2696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_i2_fu_2690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_not_i_i2_fu_2701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_7_0_1_1_fu_2716_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_7_0_1_1_fu_2716_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_7_1_1_1_fu_2722_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_7_1_1_1_fu_2722_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_7_2_1_1_fu_2728_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_7_2_1_1_fu_2728_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_2734_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2734_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2734_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2734_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2744_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2744_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2752_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2752_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2752_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2752_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2762_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2762_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2770_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2770_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2770_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2770_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2780_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2780_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2788_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2788_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2788_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2797_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2797_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2797_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2806_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2806_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2806_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_2734_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2734_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2734_p30 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_2744_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2752_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2752_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2752_p30 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_2762_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2770_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2770_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2770_p30 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_2780_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2788_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2788_p20 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_2797_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2797_p20 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_2806_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2806_p20 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_7_0_1_1_fu_2716_p00 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_7_1_1_1_fu_2722_p00 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_7_2_1_1_fu_2728_p00 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_condition_669 : BOOLEAN;
    signal ap_condition_663 : BOOLEAN;

    component threshold2_mux_32kbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component threshold2_mul_mulbW IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component threshold2_ama_admb6 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component threshold2_mac_muncg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (20 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component threshold2_mac_muocq IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component Filter2D_k_buf_0_bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_3_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 800,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_addr_reg_3225,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => p_src_data_stream_0_V_dout);

    k_buf_0_val_4_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 800,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_addr_reg_3244,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 800,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_addr_reg_3250,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    k_buf_1_val_3_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 800,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_3_address0,
        ce0 => k_buf_1_val_3_ce0,
        q0 => k_buf_1_val_3_q0,
        address1 => k_buf_1_val_3_addr_reg_3256,
        ce1 => k_buf_1_val_3_ce1,
        we1 => k_buf_1_val_3_we1,
        d1 => p_src_data_stream_1_V_dout);

    k_buf_1_val_4_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 800,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_4_address0,
        ce0 => k_buf_1_val_4_ce0,
        q0 => k_buf_1_val_4_q0,
        address1 => k_buf_1_val_4_addr_reg_3262,
        ce1 => k_buf_1_val_4_ce1,
        we1 => k_buf_1_val_4_we1,
        d1 => k_buf_1_val_4_d1);

    k_buf_1_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 800,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_5_address0,
        ce0 => k_buf_1_val_5_ce0,
        q0 => k_buf_1_val_5_q0,
        address1 => k_buf_1_val_5_addr_reg_3268,
        ce1 => k_buf_1_val_5_ce1,
        we1 => k_buf_1_val_5_we1,
        d1 => k_buf_1_val_5_d1);

    k_buf_2_val_3_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 800,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_3_address0,
        ce0 => k_buf_2_val_3_ce0,
        q0 => k_buf_2_val_3_q0,
        address1 => k_buf_2_val_3_addr_reg_3274,
        ce1 => k_buf_2_val_3_ce1,
        we1 => k_buf_2_val_3_we1,
        d1 => p_src_data_stream_2_V_dout);

    k_buf_2_val_4_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 800,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_4_address0,
        ce0 => k_buf_2_val_4_ce0,
        q0 => k_buf_2_val_4_q0,
        address1 => k_buf_2_val_4_addr_reg_3280,
        ce1 => k_buf_2_val_4_ce1,
        we1 => k_buf_2_val_4_we1,
        d1 => k_buf_2_val_4_d1);

    k_buf_2_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 800,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_5_address0,
        ce0 => k_buf_2_val_5_ce0,
        q0 => k_buf_2_val_5_q0,
        address1 => k_buf_2_val_5_addr_reg_3286,
        ce1 => k_buf_2_val_5_ce1,
        we1 => k_buf_2_val_5_we1,
        d1 => k_buf_2_val_5_d1);

    threshold2_mux_32kbM_U49 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_324,
        din1 => right_border_buf_0_1_fu_328,
        din2 => ap_const_lv8_0,
        din3 => col_assign_1_0_t_reg_3231,
        dout => tmp_51_fu_1231_p5);

    threshold2_mux_32kbM_U50 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_2_fu_336,
        din1 => right_border_buf_0_3_fu_340,
        din2 => ap_const_lv8_0,
        din3 => col_assign_1_0_t_reg_3231,
        dout => tmp_52_fu_1249_p5);

    threshold2_mux_32kbM_U51 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_4_fu_348,
        din1 => right_border_buf_0_5_fu_352,
        din2 => ap_const_lv8_0,
        din3 => col_assign_1_0_t_reg_3231,
        dout => tmp_53_fu_1267_p5);

    threshold2_mux_32kbM_U52 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1242_p3,
        din1 => col_buf_0_val_1_0_fu_1260_p3,
        din2 => col_buf_0_val_2_0_fu_1278_p3,
        din3 => row_assign_8_0_0_t_reg_3164,
        dout => tmp_56_fu_1324_p5);

    threshold2_mux_32kbM_U53 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1242_p3,
        din1 => col_buf_0_val_1_0_fu_1260_p3,
        din2 => col_buf_0_val_2_0_fu_1278_p3,
        din3 => row_assign_8_0_1_t_reg_3171,
        dout => tmp_58_fu_1342_p5);

    threshold2_mux_32kbM_U54 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1242_p3,
        din1 => col_buf_0_val_1_0_fu_1260_p3,
        din2 => col_buf_0_val_2_0_fu_1278_p3,
        din3 => row_assign_8_0_2_t_reg_3178,
        dout => tmp_59_fu_1360_p5);

    threshold2_mux_32kbM_U55 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_s_fu_360,
        din1 => right_border_buf_1_1_fu_364,
        din2 => ap_const_lv8_0,
        din3 => col_assign_1_0_t_reg_3231,
        dout => tmp_61_fu_1403_p5);

    threshold2_mux_32kbM_U56 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_2_fu_372,
        din1 => right_border_buf_1_3_fu_376,
        din2 => ap_const_lv8_0,
        din3 => col_assign_1_0_t_reg_3231,
        dout => tmp_63_fu_1421_p5);

    threshold2_mux_32kbM_U57 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_4_fu_384,
        din1 => right_border_buf_1_5_fu_388,
        din2 => ap_const_lv8_0,
        din3 => col_assign_1_0_t_reg_3231,
        dout => tmp_64_fu_1439_p5);

    threshold2_mux_32kbM_U58 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1414_p3,
        din1 => col_buf_1_val_1_0_fu_1432_p3,
        din2 => col_buf_1_val_2_0_fu_1450_p3,
        din3 => row_assign_8_0_0_t_reg_3164,
        dout => tmp_65_fu_1496_p5);

    threshold2_mux_32kbM_U59 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1414_p3,
        din1 => col_buf_1_val_1_0_fu_1432_p3,
        din2 => col_buf_1_val_2_0_fu_1450_p3,
        din3 => row_assign_8_0_1_t_reg_3171,
        dout => tmp_66_fu_1514_p5);

    threshold2_mux_32kbM_U60 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1414_p3,
        din1 => col_buf_1_val_1_0_fu_1432_p3,
        din2 => col_buf_1_val_2_0_fu_1450_p3,
        din3 => row_assign_8_0_2_t_reg_3178,
        dout => tmp_68_fu_1532_p5);

    threshold2_mux_32kbM_U61 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_5_fu_392,
        din1 => right_border_buf_2_4_fu_380,
        din2 => ap_const_lv8_0,
        din3 => col_assign_1_0_t_reg_3231,
        dout => tmp_70_fu_1566_p5);

    threshold2_mux_32kbM_U62 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_3_fu_368,
        din1 => right_border_buf_2_2_fu_356,
        din2 => ap_const_lv8_0,
        din3 => col_assign_1_0_t_reg_3231,
        dout => tmp_71_fu_1584_p5);

    threshold2_mux_32kbM_U63 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_1_fu_344,
        din1 => right_border_buf_2_s_fu_332,
        din2 => ap_const_lv8_0,
        din3 => col_assign_1_0_t_reg_3231,
        dout => tmp_72_fu_1602_p5);

    threshold2_mux_32kbM_U64 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1577_p3,
        din1 => col_buf_2_val_1_0_fu_1595_p3,
        din2 => col_buf_2_val_2_0_fu_1613_p3,
        din3 => row_assign_8_0_0_t_reg_3164,
        dout => tmp_73_fu_1650_p5);

    threshold2_mux_32kbM_U65 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1577_p3,
        din1 => col_buf_2_val_1_0_fu_1595_p3,
        din2 => col_buf_2_val_2_0_fu_1613_p3,
        din3 => row_assign_8_0_1_t_reg_3171,
        dout => tmp_74_fu_1668_p5);

    threshold2_mux_32kbM_U66 : component threshold2_mux_32kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1577_p3,
        din1 => col_buf_2_val_1_0_fu_1595_p3,
        din2 => col_buf_2_val_2_0_fu_1613_p3,
        din3 => row_assign_8_0_2_t_reg_3178,
        dout => tmp_76_fu_1686_p5);

    threshold2_mul_mulbW_U67 : component threshold2_mul_mulbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 14,
        dout_WIDTH => 21)
    port map (
        din0 => r_V_7_0_1_1_fu_2716_p0,
        din1 => r_V_7_0_1_1_fu_2716_p1,
        dout => r_V_7_0_1_1_fu_2716_p2);

    threshold2_mul_mulbW_U68 : component threshold2_mul_mulbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 14,
        dout_WIDTH => 21)
    port map (
        din0 => r_V_7_1_1_1_fu_2722_p0,
        din1 => r_V_7_1_1_1_fu_2722_p1,
        dout => r_V_7_1_1_1_fu_2722_p2);

    threshold2_mul_mulbW_U69 : component threshold2_mul_mulbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 14,
        dout_WIDTH => 21)
    port map (
        din0 => r_V_7_2_1_1_fu_2728_p0,
        din1 => r_V_7_2_1_1_fu_2728_p1,
        dout => r_V_7_2_1_1_fu_2728_p2);

    threshold2_ama_admb6_U70 : component threshold2_ama_admb6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        din3_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_2734_p0,
        din1 => grp_fu_2734_p1,
        din2 => grp_fu_2734_p2,
        din3 => grp_fu_2734_p3,
        dout => grp_fu_2734_p4);

    threshold2_mac_muncg_U71 : component threshold2_mac_muncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        din0 => grp_fu_2744_p0,
        din1 => grp_fu_2744_p1,
        din2 => r_V_7_0_1_1_reg_3310,
        dout => grp_fu_2744_p3);

    threshold2_ama_admb6_U72 : component threshold2_ama_admb6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        din3_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_2752_p0,
        din1 => grp_fu_2752_p1,
        din2 => grp_fu_2752_p2,
        din3 => grp_fu_2752_p3,
        dout => grp_fu_2752_p4);

    threshold2_mac_muncg_U73 : component threshold2_mac_muncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        din0 => grp_fu_2762_p0,
        din1 => grp_fu_2762_p1,
        din2 => r_V_7_1_1_1_reg_3333,
        dout => grp_fu_2762_p3);

    threshold2_ama_admb6_U74 : component threshold2_ama_admb6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        din3_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_2770_p0,
        din1 => grp_fu_2770_p1,
        din2 => grp_fu_2770_p2,
        din3 => grp_fu_2770_p3,
        dout => grp_fu_2770_p4);

    threshold2_mac_muncg_U75 : component threshold2_mac_muncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        din0 => grp_fu_2780_p0,
        din1 => grp_fu_2780_p1,
        din2 => r_V_7_2_1_1_reg_3356,
        dout => grp_fu_2780_p3);

    threshold2_mac_muocq_U76 : component threshold2_mac_muocq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_2788_p0,
        din1 => grp_fu_2788_p1,
        din2 => grp_fu_2788_p2,
        dout => grp_fu_2788_p3);

    threshold2_mac_muocq_U77 : component threshold2_mac_muocq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_2797_p0,
        din1 => grp_fu_2797_p1,
        din2 => grp_fu_2797_p2,
        dout => grp_fu_2797_p3);

    threshold2_mac_muocq_U78 : component threshold2_mac_muocq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_2806_p0,
        din1 => grp_fu_2806_p1,
        din2 => grp_fu_2806_p2,
        dout => grp_fu_2806_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((exitcond389_i_fu_1056_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((exitcond390_i_fu_725_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter2_state6)) then 
                        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter1;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                elsif (((exitcond390_i_fu_725_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_V_5_reg_628_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_fu_1056_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                t_V_5_reg_628 <= j_V_fu_1061_p2;
            elsif (((exitcond390_i_fu_725_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                t_V_5_reg_628 <= ap_const_lv17_0;
            end if; 
        end if;
    end process;

    t_V_reg_617_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                t_V_reg_617 <= i_V_reg_3124;
            elsif (((tmp_19_fu_653_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_reg_617 <= ap_const_lv17_0;
            end if; 
        end if;
    end process;

    tmp_s_reg_606_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                tmp_s_reg_606 <= ap_const_lv2_0;
            elsif (((tmp_19_fu_653_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                tmp_s_reg_606 <= tmp_18_fu_647_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_fu_1056_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                brmerge_reg_3208 <= brmerge_fu_1174_p2;
                or_cond_i427_i_reg_3194 <= or_cond_i427_i_fu_1112_p2;
                or_cond_i_reg_3221 <= or_cond_i_fu_1179_p2;
                tmp_89_reg_3203 <= tmp_89_fu_1170_p1;
                x_reg_3198 <= x_fu_1162_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                brmerge_reg_3208_pp0_iter1_reg <= brmerge_reg_3208;
                exitcond389_i_reg_3185 <= exitcond389_i_fu_1056_p2;
                exitcond389_i_reg_3185_pp0_iter1_reg <= exitcond389_i_reg_3185;
                or_cond_i427_i_reg_3194_pp0_iter1_reg <= or_cond_i427_i_reg_3194;
                or_cond_i_reg_3221_pp0_iter1_reg <= or_cond_i_reg_3221;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_3185 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                col_assign_1_0_t_reg_3231 <= col_assign_1_0_t_fu_1200_p2;
                k_buf_0_val_3_addr_reg_3225 <= tmp_50_fu_1187_p1(10 - 1 downto 0);
                k_buf_0_val_4_addr_reg_3244 <= tmp_50_fu_1187_p1(10 - 1 downto 0);
                k_buf_0_val_5_addr_reg_3250 <= tmp_50_fu_1187_p1(10 - 1 downto 0);
                k_buf_1_val_3_addr_reg_3256 <= tmp_50_fu_1187_p1(10 - 1 downto 0);
                k_buf_1_val_4_addr_reg_3262 <= tmp_50_fu_1187_p1(10 - 1 downto 0);
                k_buf_1_val_5_addr_reg_3268 <= tmp_50_fu_1187_p1(10 - 1 downto 0);
                k_buf_2_val_3_addr_reg_3274 <= tmp_50_fu_1187_p1(10 - 1 downto 0);
                k_buf_2_val_4_addr_reg_3280 <= tmp_50_fu_1187_p1(10 - 1 downto 0);
                k_buf_2_val_5_addr_reg_3286 <= tmp_50_fu_1187_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                exitcond389_i_reg_3185_pp0_iter2_reg <= exitcond389_i_reg_3185_pp0_iter1_reg;
                or_cond_i_reg_3221_pp0_iter2_reg <= or_cond_i_reg_3221_pp0_iter1_reg;
                or_cond_i_reg_3221_pp0_iter3_reg <= or_cond_i_reg_3221_pp0_iter2_reg;
                or_cond_i_reg_3221_pp0_iter4_reg <= or_cond_i_reg_3221_pp0_iter3_reg;
                src_kernel_win_0_va_6_reg_3292_pp0_iter3_reg <= src_kernel_win_0_va_6_reg_3292;
                src_kernel_win_1_va_6_reg_3315_pp0_iter3_reg <= src_kernel_win_1_va_6_reg_3315;
                src_kernel_win_2_va_9_reg_3338_pp0_iter3_reg <= src_kernel_win_2_va_9_reg_3338;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_V_reg_3124 <= i_V_fu_730_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond390_i_fu_725_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                icmp_reg_3138 <= icmp_fu_757_p2;
                row_assign_8_0_0_t_reg_3164 <= row_assign_8_0_0_t_fu_991_p2;
                row_assign_8_0_1_t_reg_3171 <= row_assign_8_0_1_t_fu_1021_p2;
                row_assign_8_0_2_t_reg_3178 <= row_assign_8_0_2_t_fu_1051_p2;
                tmp_25_reg_3129 <= tmp_25_fu_736_p2;
                tmp_26_reg_3143 <= tmp_26_fu_763_p2;
                tmp_27_reg_3151 <= tmp_27_fu_775_p2;
                tmp_365_0_0_not_reg_3133 <= tmp_365_0_0_not_fu_741_p2;
                tmp_409_0_1_reg_3147 <= tmp_409_0_1_fu_769_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_3221_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_15_reg_3439 <= p_Val2_15_fu_2307_p2;
                p_Val2_16_reg_3444 <= p_Val2_15_fu_2307_p2(21 downto 14);
                p_Val2_19_reg_3464 <= p_Val2_s_fu_2412_p2(21 downto 14);
                p_Val2_22_reg_3479 <= p_Val2_22_fu_2517_p2;
                p_Val2_23_reg_3484 <= p_Val2_22_fu_2517_p2(21 downto 14);
                p_Val2_s_reg_3459 <= p_Val2_s_fu_2412_p2;
                tmp_104_reg_3489 <= p_Val2_22_fu_2517_p2(13 downto 13);
                tmp_60_reg_3454 <= p_Val2_15_fu_2307_p2(26 downto 22);
                tmp_69_reg_3474 <= p_Val2_s_fu_2412_p2(26 downto 22);
                tmp_77_reg_3494 <= p_Val2_22_fu_2517_p2(26 downto 22);
                tmp_92_reg_3449 <= p_Val2_15_fu_2307_p2(13 downto 13);
                tmp_98_reg_3469 <= p_Val2_s_fu_2412_p2(13 downto 13);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_3221_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                p_Val2_89_0_0_2_reg_3382 <= grp_fu_2734_p4;
                p_Val2_89_1_0_2_reg_3403 <= grp_fu_2752_p4;
                p_Val2_89_2_0_2_reg_3424 <= grp_fu_2770_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    p_src_cols_V_read_cas_reg_2827(15 downto 0) <= p_src_cols_V_read_cas_fu_639_p1(15 downto 0);
                    p_src_rows_V_read_cas_reg_2834(15 downto 0) <= p_src_rows_V_read_cas_fu_643_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_3221_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_7_0_1_1_reg_3310 <= r_V_7_0_1_1_fu_2716_p2;
                r_V_7_1_1_1_reg_3333 <= r_V_7_1_1_1_fu_2722_p2;
                r_V_7_2_1_1_reg_3356 <= r_V_7_2_1_1_fu_2728_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_3221_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    r_V_7_0_1_reg_3387(19 downto 2) <= r_V_7_0_1_fu_1819_p2(19 downto 2);
                    r_V_7_1_1_reg_3408(19 downto 2) <= r_V_7_1_1_fu_1958_p2(19 downto 2);
                    r_V_7_2_1_reg_3429(19 downto 2) <= r_V_7_2_1_fu_2097_p2(19 downto 2);
                src_kernel_win_0_va_9_reg_3376 <= src_kernel_win_0_va_fu_252;
                src_kernel_win_1_va_9_reg_3397 <= src_kernel_win_1_va_fu_276;
                src_kernel_win_2_va_12_reg_3418 <= src_kernel_win_2_va_fu_300;
                tmp42_reg_3392 <= tmp42_fu_1868_p2;
                tmp60_reg_3413 <= tmp60_fu_2007_p2;
                tmp65_reg_3434 <= tmp65_fu_2146_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op251_read_state6 = ap_const_boolean_1))) then
                right_border_buf_0_1_fu_328 <= right_border_buf_0_s_fu_324;
                right_border_buf_0_2_fu_336 <= col_buf_0_val_1_0_fu_1260_p3;
                right_border_buf_0_3_fu_340 <= right_border_buf_0_2_fu_336;
                right_border_buf_0_4_fu_348 <= col_buf_0_val_2_0_fu_1278_p3;
                right_border_buf_0_5_fu_352 <= right_border_buf_0_4_fu_348;
                right_border_buf_0_s_fu_324 <= col_buf_0_val_0_0_fu_1242_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op296_read_state6 = ap_const_boolean_1))) then
                right_border_buf_1_1_fu_364 <= right_border_buf_1_s_fu_360;
                right_border_buf_1_2_fu_372 <= col_buf_1_val_1_0_fu_1432_p3;
                right_border_buf_1_3_fu_376 <= right_border_buf_1_2_fu_372;
                right_border_buf_1_4_fu_384 <= col_buf_1_val_2_0_fu_1450_p3;
                right_border_buf_1_5_fu_388 <= right_border_buf_1_4_fu_384;
                right_border_buf_1_s_fu_360 <= col_buf_1_val_0_0_fu_1414_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op335_read_state6 = ap_const_boolean_1))) then
                right_border_buf_2_1_fu_344 <= col_buf_2_val_2_0_fu_1613_p3;
                right_border_buf_2_2_fu_356 <= right_border_buf_2_3_fu_368;
                right_border_buf_2_3_fu_368 <= col_buf_2_val_1_0_fu_1595_p3;
                right_border_buf_2_4_fu_380 <= right_border_buf_2_5_fu_392;
                right_border_buf_2_5_fu_392 <= col_buf_2_val_0_0_fu_1577_p3;
                right_border_buf_2_s_fu_332 <= right_border_buf_2_1_fu_344;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_16_reg_3361 <= src_kernel_win_0_va_2_fu_260;
                src_kernel_win_0_va_6_reg_3292 <= src_kernel_win_0_va_6_fu_1335_p3;
                src_kernel_win_0_va_7_reg_3298 <= src_kernel_win_0_va_7_fu_1353_p3;
                src_kernel_win_0_va_8_reg_3304 <= src_kernel_win_0_va_8_fu_1371_p3;
                src_kernel_win_1_va_16_reg_3366 <= src_kernel_win_1_va_2_fu_284;
                src_kernel_win_1_va_6_reg_3315 <= src_kernel_win_1_va_6_fu_1507_p3;
                src_kernel_win_1_va_7_reg_3321 <= src_kernel_win_1_va_7_fu_1525_p3;
                src_kernel_win_1_va_8_reg_3327 <= src_kernel_win_1_va_8_fu_1543_p3;
                src_kernel_win_2_va_10_reg_3344 <= src_kernel_win_2_va_10_fu_1679_p3;
                src_kernel_win_2_va_11_reg_3350 <= src_kernel_win_2_va_11_fu_1697_p3;
                src_kernel_win_2_va_7_reg_3371 <= src_kernel_win_2_va_2_fu_308;
                src_kernel_win_2_va_9_reg_3338 <= src_kernel_win_2_va_9_fu_1661_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_3185_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                src_kernel_win_0_va_1_fu_256 <= src_kernel_win_0_va_fu_252;
                src_kernel_win_0_va_3_fu_264 <= src_kernel_win_0_va_16_reg_3361;
                src_kernel_win_0_va_4_fu_268 <= src_kernel_win_0_va_8_reg_3304;
                src_kernel_win_0_va_5_fu_272 <= src_kernel_win_0_va_4_fu_268;
                src_kernel_win_0_va_fu_252 <= src_kernel_win_0_va_6_reg_3292;
                src_kernel_win_1_va_1_fu_280 <= src_kernel_win_1_va_fu_276;
                src_kernel_win_1_va_3_fu_288 <= src_kernel_win_1_va_16_reg_3366;
                src_kernel_win_1_va_4_fu_292 <= src_kernel_win_1_va_8_reg_3327;
                src_kernel_win_1_va_5_fu_296 <= src_kernel_win_1_va_4_fu_292;
                src_kernel_win_1_va_fu_276 <= src_kernel_win_1_va_6_reg_3315;
                src_kernel_win_2_va_1_fu_304 <= src_kernel_win_2_va_fu_300;
                src_kernel_win_2_va_3_fu_312 <= src_kernel_win_2_va_7_reg_3371;
                src_kernel_win_2_va_4_fu_316 <= src_kernel_win_2_va_11_reg_3350;
                src_kernel_win_2_va_5_fu_320 <= src_kernel_win_2_va_4_fu_316;
                src_kernel_win_2_va_fu_300 <= src_kernel_win_2_va_9_reg_3338;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                src_kernel_win_0_va_2_fu_260 <= src_kernel_win_0_va_7_fu_1353_p3;
                src_kernel_win_1_va_2_fu_284 <= src_kernel_win_1_va_7_fu_1525_p3;
                src_kernel_win_2_va_2_fu_308 <= src_kernel_win_2_va_10_fu_1679_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_19_fu_653_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_20_reg_3086 <= tmp_20_fu_659_p2;
                tmp_21_reg_3091 <= tmp_21_fu_664_p2;
                tmp_22_reg_3103 <= tmp_22_fu_692_p2;
                tmp_23_reg_3115 <= tmp_23_fu_719_p2;
                    tmp_361_2_cast_cast_s_reg_3110(18 downto 1) <= tmp_361_2_cast_cast_s_fu_715_p1(18 downto 1);
                tmp_reg_3096 <= tmp_fu_675_p2;
            end if;
        end if;
    end process;
    p_src_cols_V_read_cas_reg_2827(16) <= '0';
    p_src_rows_V_read_cas_reg_2834(16) <= '0';
    tmp_361_2_cast_cast_s_reg_3110(0) <= '0';
    r_V_7_0_1_reg_3387(1 downto 0) <= "00";
    r_V_7_1_1_reg_3408(1 downto 0) <= "00";
    r_V_7_2_1_reg_3429(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_CS_fsm_state2, tmp_19_fu_653_p2, exitcond390_i_fu_725_p2, ap_CS_fsm_state3, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_19_fu_653_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((exitcond390_i_fu_725_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
        ImagLoc_x_cast68_cas_fu_1089_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ImagLoc_x_fu_1083_p2),19));

    ImagLoc_x_fu_1083_p2 <= std_logic_vector(signed(ap_const_lv17_1FFFF) + signed(t_V_5_reg_628));
    Range1_all_zeros_2_fu_2641_p2 <= "1" when (tmp_69_reg_3474 = ap_const_lv5_0) else "0";
    Range1_all_zeros_3_fu_2696_p2 <= "1" when (tmp_77_reg_3494 = ap_const_lv5_0) else "0";
    Range1_all_zeros_fu_2586_p2 <= "1" when (tmp_60_reg_3454 = ap_const_lv5_0) else "0";
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(4);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, or_cond_i_reg_3221_pp0_iter4_reg, ap_predicate_op239_read_state6, ap_predicate_op251_read_state6, ap_predicate_op284_read_state6, ap_predicate_op296_read_state6, ap_predicate_op326_read_state6, ap_predicate_op335_read_state6)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (((or_cond_i_reg_3221_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3221_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3221_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op335_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op326_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op296_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op284_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op251_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op239_read_state6 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, or_cond_i_reg_3221_pp0_iter4_reg, ap_predicate_op239_read_state6, ap_predicate_op251_read_state6, ap_predicate_op284_read_state6, ap_predicate_op296_read_state6, ap_predicate_op326_read_state6, ap_predicate_op335_read_state6)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (((or_cond_i_reg_3221_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3221_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3221_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op335_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op326_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op296_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op284_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op251_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op239_read_state6 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, or_cond_i_reg_3221_pp0_iter4_reg, ap_predicate_op239_read_state6, ap_predicate_op251_read_state6, ap_predicate_op284_read_state6, ap_predicate_op296_read_state6, ap_predicate_op326_read_state6, ap_predicate_op335_read_state6)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (((or_cond_i_reg_3221_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3221_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3221_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op335_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op326_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op296_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op284_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op251_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op239_read_state6 = ap_const_boolean_1)))));
    end process;

        ap_block_state4_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp0_stage0_iter2_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, ap_predicate_op239_read_state6, ap_predicate_op251_read_state6, ap_predicate_op284_read_state6, ap_predicate_op296_read_state6, ap_predicate_op326_read_state6, ap_predicate_op335_read_state6)
    begin
                ap_block_state6_pp0_stage0_iter2 <= (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op335_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op326_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op296_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op284_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op251_read_state6 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op239_read_state6 = ap_const_boolean_1)));
    end process;

        ap_block_state7_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage0_iter5_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, or_cond_i_reg_3221_pp0_iter4_reg)
    begin
                ap_block_state9_pp0_stage0_iter5 <= (((or_cond_i_reg_3221_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3221_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_3221_pp0_iter4_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)));
    end process;


    ap_condition_663_assign_proc : process(exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138, tmp_26_reg_3143)
    begin
                ap_condition_663 <= ((tmp_26_reg_3143 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_0) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_669_assign_proc : process(exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138, tmp_409_0_1_reg_3147)
    begin
                ap_condition_669 <= ((tmp_409_0_1_reg_3147 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_0) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter2_state6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter2_state6 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter2_state6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, exitcond390_i_fu_725_p2, ap_CS_fsm_state3)
    begin
        if ((((exitcond390_i_fu_725_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op239_read_state6_assign_proc : process(exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138)
    begin
                ap_predicate_op239_read_state6 <= ((or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_0) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op251_read_state6_assign_proc : process(exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138, tmp_25_reg_3129)
    begin
                ap_predicate_op251_read_state6 <= ((tmp_25_reg_3129 = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op284_read_state6_assign_proc : process(exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138)
    begin
                ap_predicate_op284_read_state6 <= ((or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_0) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op296_read_state6_assign_proc : process(exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138, tmp_25_reg_3129)
    begin
                ap_predicate_op296_read_state6 <= ((tmp_25_reg_3129 = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op326_read_state6_assign_proc : process(exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138)
    begin
                ap_predicate_op326_read_state6 <= ((or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_0) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op335_read_state6_assign_proc : process(exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138, tmp_25_reg_3129)
    begin
                ap_predicate_op335_read_state6 <= ((tmp_25_reg_3129 = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(exitcond390_i_fu_725_p2, ap_CS_fsm_state3)
    begin
        if (((exitcond390_i_fu_725_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_1174_p2 <= (tmp_365_0_0_not_reg_3133 or tmp_34_fu_1107_p2);
    brmerge_i_i_not_i_i1_fu_2646_p2 <= (carry_i1_fu_2635_p2 and Range1_all_zeros_2_fu_2641_p2);
    brmerge_i_i_not_i_i2_fu_2701_p2 <= (carry_i2_fu_2690_p2 and Range1_all_zeros_3_fu_2696_p2);
    brmerge_i_i_not_i_i_fu_2591_p2 <= (carry_i_fu_2580_p2 and Range1_all_zeros_fu_2586_p2);
    carry_i1_fu_2635_p2 <= (tmp_100_fu_2621_p3 or not_Result_7_i_i_1_fu_2629_p2);
    carry_i2_fu_2690_p2 <= (tmp_106_fu_2676_p3 or not_Result_7_i_i_2_fu_2684_p2);
    carry_i_fu_2580_p2 <= (tmp_94_fu_2566_p3 or not_Result_7_i_i_fu_2574_p2);
    col_assign_1_0_t_fu_1200_p2 <= std_logic_vector(unsigned(tmp_23_reg_3115) - unsigned(tmp_89_reg_3203));
    col_buf_0_val_0_0_fu_1242_p3 <= 
        k_buf_0_val_3_q0 when (brmerge_reg_3208_pp0_iter1_reg(0) = '1') else 
        tmp_51_fu_1231_p5;
    col_buf_0_val_1_0_fu_1260_p3 <= 
        k_buf_0_val_4_q0 when (brmerge_reg_3208_pp0_iter1_reg(0) = '1') else 
        tmp_52_fu_1249_p5;
    col_buf_0_val_2_0_fu_1278_p3 <= 
        k_buf_0_val_5_q0 when (brmerge_reg_3208_pp0_iter1_reg(0) = '1') else 
        tmp_53_fu_1267_p5;
    col_buf_1_val_0_0_fu_1414_p3 <= 
        k_buf_1_val_3_q0 when (brmerge_reg_3208_pp0_iter1_reg(0) = '1') else 
        tmp_61_fu_1403_p5;
    col_buf_1_val_1_0_fu_1432_p3 <= 
        k_buf_1_val_4_q0 when (brmerge_reg_3208_pp0_iter1_reg(0) = '1') else 
        tmp_63_fu_1421_p5;
    col_buf_1_val_2_0_fu_1450_p3 <= 
        k_buf_1_val_5_q0 when (brmerge_reg_3208_pp0_iter1_reg(0) = '1') else 
        tmp_64_fu_1439_p5;
    col_buf_2_val_0_0_fu_1577_p3 <= 
        k_buf_2_val_3_q0 when (brmerge_reg_3208_pp0_iter1_reg(0) = '1') else 
        tmp_70_fu_1566_p5;
    col_buf_2_val_1_0_fu_1595_p3 <= 
        k_buf_2_val_4_q0 when (brmerge_reg_3208_pp0_iter1_reg(0) = '1') else 
        tmp_71_fu_1584_p5;
    col_buf_2_val_2_0_fu_1613_p3 <= 
        k_buf_2_val_5_q0 when (brmerge_reg_3208_pp0_iter1_reg(0) = '1') else 
        tmp_72_fu_1602_p5;
    exitcond389_i_fu_1056_p2 <= "1" when (t_V_5_reg_628 = tmp_20_reg_3086) else "0";
    exitcond390_i_fu_725_p2 <= "1" when (t_V_reg_617 = tmp_21_reg_3091) else "0";
    grp_fu_2734_p0 <= grp_fu_2734_p00(8 - 1 downto 0);
    grp_fu_2734_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_5_fu_272),9));
    grp_fu_2734_p1 <= grp_fu_2734_p10(8 - 1 downto 0);
    grp_fu_2734_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_8_reg_3304),9));
    grp_fu_2734_p2 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2734_p3 <= grp_fu_2734_p30(24 - 1 downto 0);
    grp_fu_2734_p30 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_0_0_1_cast_fu_1784_p1),25));
    grp_fu_2744_p0 <= grp_fu_2744_p00(8 - 1 downto 0);
    grp_fu_2744_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_1_fu_256),19));
    grp_fu_2744_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2752_p0 <= grp_fu_2752_p00(8 - 1 downto 0);
    grp_fu_2752_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_5_fu_296),9));
    grp_fu_2752_p1 <= grp_fu_2752_p10(8 - 1 downto 0);
    grp_fu_2752_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_8_reg_3327),9));
    grp_fu_2752_p2 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2752_p3 <= grp_fu_2752_p30(24 - 1 downto 0);
    grp_fu_2752_p30 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_1_0_1_cast_fu_1923_p1),25));
    grp_fu_2762_p0 <= grp_fu_2762_p00(8 - 1 downto 0);
    grp_fu_2762_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_1_fu_280),19));
    grp_fu_2762_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2770_p0 <= grp_fu_2770_p00(8 - 1 downto 0);
    grp_fu_2770_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_5_fu_320),9));
    grp_fu_2770_p1 <= grp_fu_2770_p10(8 - 1 downto 0);
    grp_fu_2770_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_11_reg_3350),9));
    grp_fu_2770_p2 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2770_p3 <= grp_fu_2770_p30(24 - 1 downto 0);
    grp_fu_2770_p30 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_2_0_1_cast_fu_2062_p1),25));
    grp_fu_2780_p0 <= grp_fu_2780_p00(8 - 1 downto 0);
    grp_fu_2780_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_1_fu_304),19));
    grp_fu_2780_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2788_p0 <= grp_fu_2788_p00(8 - 1 downto 0);
    grp_fu_2788_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_6_reg_3292_pp0_iter3_reg),19));
    grp_fu_2788_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2788_p2 <= grp_fu_2788_p20(24 - 1 downto 0);
    grp_fu_2788_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_0_2_1_cast_fu_2293_p1),25));
    grp_fu_2797_p0 <= grp_fu_2797_p00(8 - 1 downto 0);
    grp_fu_2797_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_6_reg_3315_pp0_iter3_reg),19));
    grp_fu_2797_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2797_p2 <= grp_fu_2797_p20(24 - 1 downto 0);
    grp_fu_2797_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_1_2_1_cast_fu_2398_p1),25));
    grp_fu_2806_p0 <= grp_fu_2806_p00(8 - 1 downto 0);
    grp_fu_2806_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_9_reg_3338_pp0_iter3_reg),19));
    grp_fu_2806_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_2806_p2 <= grp_fu_2806_p20(24 - 1 downto 0);
    grp_fu_2806_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_2_2_1_cast_fu_2503_p1),25));
    i_V_fu_730_p2 <= std_logic_vector(unsigned(t_V_reg_617) + unsigned(ap_const_lv17_1));
    icmp1_fu_1077_p2 <= "0" when (tmp_86_fu_1067_p4 = ap_const_lv16_0) else "1";
    icmp_fu_757_p2 <= "0" when (tmp_42_fu_747_p4 = ap_const_lv16_0) else "1";
    j_V_fu_1061_p2 <= std_logic_vector(unsigned(t_V_5_reg_628) + unsigned(ap_const_lv17_1));
    k_buf_0_val_3_address0 <= tmp_50_fu_1187_p1(10 - 1 downto 0);

    k_buf_0_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138, tmp_26_reg_3143, ap_predicate_op251_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_26_reg_3143 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_0) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op251_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138, tmp_26_reg_3143, ap_predicate_op251_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_26_reg_3143 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_0) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op251_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= tmp_50_fu_1187_p1(10 - 1 downto 0);

    k_buf_0_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138, tmp_409_0_1_reg_3147, ap_predicate_op251_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_409_0_1_reg_3147 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_0) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op251_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(p_src_data_stream_0_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op251_read_state6, k_buf_0_val_3_q0, ap_condition_669)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op251_read_state6 = ap_const_boolean_1)) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_669)) then 
                k_buf_0_val_4_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138, tmp_409_0_1_reg_3147, ap_predicate_op251_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_409_0_1_reg_3147 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_0) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op251_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_address0 <= tmp_50_fu_1187_p1(10 - 1 downto 0);

    k_buf_0_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138, tmp_26_reg_3143, ap_predicate_op251_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_26_reg_3143 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_0) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op251_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(p_src_data_stream_0_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op251_read_state6, k_buf_0_val_4_q0, ap_condition_663)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op251_read_state6 = ap_const_boolean_1)) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_663)) then 
                k_buf_0_val_5_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138, tmp_26_reg_3143, ap_predicate_op251_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_26_reg_3143 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_0) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op251_read_state6 = ap_const_boolean_1)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_3_address0 <= tmp_50_fu_1187_p1(10 - 1 downto 0);

    k_buf_1_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138, tmp_26_reg_3143, ap_predicate_op296_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_26_reg_3143 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_0) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op296_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138, tmp_26_reg_3143, ap_predicate_op296_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_26_reg_3143 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_0) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op296_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_4_address0 <= tmp_50_fu_1187_p1(10 - 1 downto 0);

    k_buf_1_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138, tmp_409_0_1_reg_3147, ap_predicate_op296_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_409_0_1_reg_3147 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_0) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op296_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_d1_assign_proc : process(p_src_data_stream_1_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op296_read_state6, k_buf_1_val_3_q0, ap_condition_669)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op296_read_state6 = ap_const_boolean_1)) then 
                k_buf_1_val_4_d1 <= k_buf_1_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_669)) then 
                k_buf_1_val_4_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_4_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138, tmp_409_0_1_reg_3147, ap_predicate_op296_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_409_0_1_reg_3147 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_0) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op296_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_5_address0 <= tmp_50_fu_1187_p1(10 - 1 downto 0);

    k_buf_1_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_1_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138, tmp_26_reg_3143, ap_predicate_op296_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_26_reg_3143 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_0) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op296_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_d1_assign_proc : process(p_src_data_stream_1_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op296_read_state6, k_buf_1_val_4_q0, ap_condition_663)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op296_read_state6 = ap_const_boolean_1)) then 
                k_buf_1_val_5_d1 <= k_buf_1_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_663)) then 
                k_buf_1_val_5_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138, tmp_26_reg_3143, ap_predicate_op296_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_26_reg_3143 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_0) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op296_read_state6 = ap_const_boolean_1)))) then 
            k_buf_1_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_3_address0 <= tmp_50_fu_1187_p1(10 - 1 downto 0);

    k_buf_2_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138, tmp_26_reg_3143, ap_predicate_op335_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_26_reg_3143 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_0) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op335_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138, tmp_26_reg_3143, ap_predicate_op335_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_26_reg_3143 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_0) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op335_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_4_address0 <= tmp_50_fu_1187_p1(10 - 1 downto 0);

    k_buf_2_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138, tmp_409_0_1_reg_3147, ap_predicate_op335_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_409_0_1_reg_3147 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_0) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op335_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_d1_assign_proc : process(p_src_data_stream_2_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op335_read_state6, k_buf_2_val_3_q0, ap_condition_669)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op335_read_state6 = ap_const_boolean_1)) then 
                k_buf_2_val_4_d1 <= k_buf_2_val_3_q0;
            elsif ((ap_const_boolean_1 = ap_condition_669)) then 
                k_buf_2_val_4_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_4_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138, tmp_409_0_1_reg_3147, ap_predicate_op335_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_409_0_1_reg_3147 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_0) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op335_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_5_address0 <= tmp_50_fu_1187_p1(10 - 1 downto 0);

    k_buf_2_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            k_buf_2_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138, tmp_26_reg_3143, ap_predicate_op335_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_26_reg_3143 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_0) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op335_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_d1_assign_proc : process(p_src_data_stream_2_V_dout, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op335_read_state6, k_buf_2_val_4_q0, ap_condition_663)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op335_read_state6 = ap_const_boolean_1)) then 
                k_buf_2_val_5_d1 <= k_buf_2_val_4_q0;
            elsif ((ap_const_boolean_1 = ap_condition_663)) then 
                k_buf_2_val_5_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_5_we1_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138, tmp_26_reg_3143, ap_predicate_op335_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_26_reg_3143 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_0) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op335_read_state6 = ap_const_boolean_1)))) then 
            k_buf_2_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not_Result_7_i_i_1_fu_2629_p2 <= (tmp_99_fu_2609_p3 xor ap_const_lv1_1);
    not_Result_7_i_i_2_fu_2684_p2 <= (tmp_105_fu_2664_p3 xor ap_const_lv1_1);
    not_Result_7_i_i_fu_2574_p2 <= (tmp_93_fu_2554_p3 xor ap_const_lv1_1);
    or_cond_i427_i_fu_1112_p2 <= (tmp_34_fu_1107_p2 and rev3_fu_1101_p2);
    or_cond_i_fu_1179_p2 <= (icmp_reg_3138 and icmp1_fu_1077_p2);
    or_cond_i_i_0_1_fu_867_p2 <= (tmp_435_0_1_fu_862_p2 and rev1_fu_856_p2);
    or_cond_i_i_0_2_fu_929_p2 <= (tmp_435_0_2_fu_924_p2 and rev2_fu_918_p2);
    or_cond_i_i_fu_805_p2 <= (tmp_29_fu_800_p2 and rev_fu_794_p2);
    p_Val2_15_fu_2307_p2 <= std_logic_vector(unsigned(tmp57_cast_fu_2304_p1) + unsigned(p_Val2_89_0_2_cast_fu_2261_p1));
    p_Val2_17_fu_2561_p2 <= std_logic_vector(unsigned(p_Val2_16_reg_3444) + unsigned(tmp_7_i_i_fu_2551_p1));
    p_Val2_20_fu_2616_p2 <= std_logic_vector(unsigned(p_Val2_19_reg_3464) + unsigned(tmp_7_i_i1_fu_2606_p1));
    p_Val2_22_fu_2517_p2 <= std_logic_vector(unsigned(tmp67_cast_fu_2514_p1) + unsigned(p_Val2_89_2_2_cast_fu_2471_p1));
    p_Val2_24_fu_2671_p2 <= std_logic_vector(unsigned(p_Val2_23_reg_3484) + unsigned(tmp_7_i_i2_fu_2661_p1));
    p_Val2_89_0_0_2_ca_fu_2236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_89_0_0_2_reg_3382),26));
    p_Val2_89_0_2_cast_fu_2261_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_89_0_2_fu_2255_p2),27));
    p_Val2_89_0_2_fu_2255_p2 <= std_logic_vector(unsigned(tmp55_cast_fu_2252_p1) + unsigned(tmp40_fu_2246_p2));
    p_Val2_89_1_0_2_ca_fu_2341_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_89_1_0_2_reg_3403),26));
    p_Val2_89_1_2_cast_fu_2366_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_89_1_2_fu_2360_p2),27));
    p_Val2_89_1_2_fu_2360_p2 <= std_logic_vector(unsigned(tmp60_cast_fu_2357_p1) + unsigned(tmp59_fu_2351_p2));
    p_Val2_89_2_0_2_ca_fu_2446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_89_2_0_2_reg_3424),26));
    p_Val2_89_2_2_cast_fu_2471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_89_2_2_fu_2465_p2),27));
    p_Val2_89_2_2_fu_2465_p2 <= std_logic_vector(unsigned(tmp65_cast_fu_2462_p1) + unsigned(tmp64_fu_2456_p2));
    p_Val2_s_fu_2412_p2 <= std_logic_vector(unsigned(tmp62_cast_fu_2409_p1) + unsigned(p_Val2_89_1_2_cast_fu_2366_p1));
    p_assign_1_fu_1126_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) - unsigned(t_V_5_reg_628));
    p_assign_2_fu_1149_p2 <= std_logic_vector(signed(tmp_361_2_cast_cast_s_reg_3110) - signed(p_p2_i429_i_cast_cast_fu_1140_p1));
    p_assign_6_0_1_fu_842_p2 <= std_logic_vector(signed(ap_const_lv17_1FFFE) + signed(t_V_reg_617));
    p_assign_6_0_2_fu_904_p2 <= std_logic_vector(signed(ap_const_lv17_1FFFD) + signed(t_V_reg_617));
    p_assign_7_0_1_fu_881_p2 <= std_logic_vector(unsigned(ap_const_lv17_2) - unsigned(t_V_reg_617));
    p_assign_7_0_2_fu_943_p2 <= std_logic_vector(unsigned(ap_const_lv17_3) - unsigned(t_V_reg_617));
    p_assign_7_fu_819_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) - unsigned(t_V_reg_617));

    p_dst_data_stream_0_V_blk_n_assign_proc : process(p_dst_data_stream_0_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, or_cond_i_reg_3221_pp0_iter4_reg)
    begin
        if (((or_cond_i_reg_3221_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_blk_n <= p_dst_data_stream_0_V_full_n;
        else 
            p_dst_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_0_V_din <= 
        p_Val2_17_fu_2561_p2 when (brmerge_i_i_not_i_i_fu_2591_p2(0) = '1') else 
        ap_const_lv8_FF;

    p_dst_data_stream_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter5, or_cond_i_reg_3221_pp0_iter4_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_3221_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_1_V_blk_n_assign_proc : process(p_dst_data_stream_1_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, or_cond_i_reg_3221_pp0_iter4_reg)
    begin
        if (((or_cond_i_reg_3221_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_blk_n <= p_dst_data_stream_1_V_full_n;
        else 
            p_dst_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= 
        p_Val2_20_fu_2616_p2 when (brmerge_i_i_not_i_i1_fu_2646_p2(0) = '1') else 
        ap_const_lv8_FF;

    p_dst_data_stream_1_V_write_assign_proc : process(ap_enable_reg_pp0_iter5, or_cond_i_reg_3221_pp0_iter4_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_3221_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_2_V_blk_n_assign_proc : process(p_dst_data_stream_2_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, or_cond_i_reg_3221_pp0_iter4_reg)
    begin
        if (((or_cond_i_reg_3221_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_blk_n <= p_dst_data_stream_2_V_full_n;
        else 
            p_dst_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= 
        p_Val2_24_fu_2671_p2 when (brmerge_i_i_not_i_i2_fu_2701_p2(0) = '1') else 
        ap_const_lv8_FF;

    p_dst_data_stream_2_V_write_assign_proc : process(ap_enable_reg_pp0_iter5, or_cond_i_reg_3221_pp0_iter4_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_3221_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

        p_p2_i429_i_cast_cast_fu_1140_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_p2_i429_i_fu_1132_p3),19));

    p_p2_i429_i_fu_1132_p3 <= 
        p_assign_1_fu_1126_p2 when (tmp_88_fu_1118_p3(0) = '1') else 
        ImagLoc_x_fu_1083_p2;
    p_p2_i429_i_p_assign_2_fu_1154_p3 <= 
        p_p2_i429_i_cast_cast_fu_1140_p1 when (tmp_36_fu_1144_p2(0) = '1') else 
        p_assign_2_fu_1149_p2;
    p_p2_i_i_0_1_fu_887_p3 <= 
        p_assign_7_0_1_fu_881_p2 when (tmp_49_fu_873_p3(0) = '1') else 
        p_assign_6_0_1_fu_842_p2;
    p_p2_i_i_0_2_fu_949_p3 <= 
        p_assign_7_0_2_fu_943_p2 when (tmp_67_fu_935_p3(0) = '1') else 
        p_assign_6_0_2_fu_904_p2;
    p_p2_i_i_fu_825_p3 <= 
        p_assign_7_fu_819_p2 when (tmp_44_fu_811_p3(0) = '1') else 
        tmp_28_fu_780_p2;
    p_shl10_cast_fu_1942_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl10_fu_1934_p3),20));
    p_shl10_fu_1934_p3 <= (src_kernel_win_1_va_3_fu_288 & ap_const_lv11_0);
    p_shl11_cast_fu_1954_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl11_fu_1946_p3),20));
    p_shl11_fu_1946_p3 <= (src_kernel_win_1_va_3_fu_288 & ap_const_lv2_0);
    p_shl12_cast_fu_1971_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl12_fu_1964_p3),20));
    p_shl12_fu_1964_p3 <= (src_kernel_win_1_va_7_reg_3321 & ap_const_lv11_0);
    p_shl13_cast_fu_1982_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl13_fu_1975_p3),20));
    p_shl13_fu_1975_p3 <= (src_kernel_win_1_va_7_reg_3321 & ap_const_lv2_0);
    p_shl14_cast_fu_2377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl14_fu_2370_p3),20));
    p_shl14_fu_2370_p3 <= (src_kernel_win_1_va_9_reg_3397 & ap_const_lv11_0);
    p_shl15_cast_fu_2388_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl15_fu_2381_p3),20));
    p_shl15_fu_2381_p3 <= (src_kernel_win_1_va_9_reg_3397 & ap_const_lv2_0);
    p_shl16_cast_fu_2040_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl16_fu_2032_p3),20));
    p_shl16_fu_2032_p3 <= (src_kernel_win_2_va_4_fu_316 & ap_const_lv11_0);
    p_shl17_cast_fu_2052_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl17_fu_2044_p3),20));
    p_shl17_fu_2044_p3 <= (src_kernel_win_2_va_4_fu_316 & ap_const_lv2_0);
    p_shl18_cast_fu_2081_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl18_fu_2073_p3),20));
    p_shl18_fu_2073_p3 <= (src_kernel_win_2_va_3_fu_312 & ap_const_lv11_0);
    p_shl19_cast_fu_2093_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl19_fu_2085_p3),20));
    p_shl19_fu_2085_p3 <= (src_kernel_win_2_va_3_fu_312 & ap_const_lv2_0);
    p_shl1_cast_fu_1762_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_fu_1754_p3),20));
    p_shl1_fu_1754_p3 <= (src_kernel_win_0_va_4_fu_268 & ap_const_lv11_0);
    p_shl20_cast_fu_2110_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl20_fu_2103_p3),20));
    p_shl20_fu_2103_p3 <= (src_kernel_win_2_va_10_reg_3344 & ap_const_lv11_0);
    p_shl21_cast_fu_2121_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl21_fu_2114_p3),20));
    p_shl21_fu_2114_p3 <= (src_kernel_win_2_va_10_reg_3344 & ap_const_lv2_0);
    p_shl22_cast_fu_2482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl22_fu_2475_p3),20));
    p_shl22_fu_2475_p3 <= (src_kernel_win_2_va_12_reg_3418 & ap_const_lv11_0);
    p_shl23_cast_fu_2493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl23_fu_2486_p3),20));
    p_shl23_fu_2486_p3 <= (src_kernel_win_2_va_12_reg_3418 & ap_const_lv2_0);
    p_shl2_cast_fu_1774_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl2_fu_1766_p3),20));
    p_shl2_fu_1766_p3 <= (src_kernel_win_0_va_4_fu_268 & ap_const_lv2_0);
    p_shl3_cast_fu_1803_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl3_fu_1795_p3),20));
    p_shl3_fu_1795_p3 <= (src_kernel_win_0_va_3_fu_264 & ap_const_lv11_0);
    p_shl4_cast_fu_1815_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl4_fu_1807_p3),20));
    p_shl4_fu_1807_p3 <= (src_kernel_win_0_va_3_fu_264 & ap_const_lv2_0);
    p_shl5_cast_fu_1832_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl5_fu_1825_p3),20));
    p_shl5_fu_1825_p3 <= (src_kernel_win_0_va_7_reg_3298 & ap_const_lv11_0);
    p_shl6_cast_fu_1843_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl6_fu_1836_p3),20));
    p_shl6_fu_1836_p3 <= (src_kernel_win_0_va_7_reg_3298 & ap_const_lv2_0);
    p_shl7_cast_fu_2283_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl7_fu_2276_p3),20));
    p_shl7_fu_2276_p3 <= (src_kernel_win_0_va_9_reg_3376 & ap_const_lv2_0);
    p_shl8_cast_fu_1901_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl8_fu_1893_p3),20));
    p_shl8_fu_1893_p3 <= (src_kernel_win_1_va_4_fu_292 & ap_const_lv11_0);
    p_shl9_cast_fu_1913_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl9_fu_1905_p3),20));
    p_shl9_fu_1905_p3 <= (src_kernel_win_1_va_4_fu_292 & ap_const_lv2_0);
    p_shl_cast_fu_2272_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_fu_2265_p3),20));
    p_shl_fu_2265_p3 <= (src_kernel_win_0_va_9_reg_3376 & ap_const_lv11_0);
    p_src_cols_V_read_cas_fu_639_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_cols_V_read),17));

    p_src_data_stream_0_V_blk_n_assign_proc : process(p_src_data_stream_0_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138, tmp_25_reg_3129)
    begin
        if ((((or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_0) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_25_reg_3129 = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_0_V_blk_n <= p_src_data_stream_0_V_empty_n;
        else 
            p_src_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_0_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op239_read_state6, ap_predicate_op251_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op251_read_state6 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op239_read_state6 = ap_const_boolean_1)))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_1_V_blk_n_assign_proc : process(p_src_data_stream_1_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138, tmp_25_reg_3129)
    begin
        if ((((or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_0) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_25_reg_3129 = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_1_V_blk_n <= p_src_data_stream_1_V_empty_n;
        else 
            p_src_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_1_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op284_read_state6, ap_predicate_op296_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op296_read_state6 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op284_read_state6 = ap_const_boolean_1)))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_2_V_blk_n_assign_proc : process(p_src_data_stream_2_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond389_i_reg_3185_pp0_iter1_reg, or_cond_i427_i_reg_3194_pp0_iter1_reg, icmp_reg_3138, tmp_25_reg_3129)
    begin
        if ((((or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_0) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_25_reg_3129 = ap_const_lv1_1) and (icmp_reg_3138 = ap_const_lv1_1) and (or_cond_i427_i_reg_3194_pp0_iter1_reg = ap_const_lv1_1) and (exitcond389_i_reg_3185_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            p_src_data_stream_2_V_blk_n <= p_src_data_stream_2_V_empty_n;
        else 
            p_src_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_2_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op326_read_state6, ap_predicate_op335_read_state6, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op335_read_state6 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op326_read_state6 = ap_const_boolean_1)))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

    p_src_rows_V_read_cas_fu_643_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_src_rows_V_read),17));
        r_V_7_0_0_1_cast_fu_1784_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_0_0_1_fu_1778_p2),24));

    r_V_7_0_0_1_fu_1778_p2 <= std_logic_vector(unsigned(p_shl1_cast_fu_1762_p1) - unsigned(p_shl2_cast_fu_1774_p1));
    r_V_7_0_1_1_fu_2716_p0 <= r_V_7_0_1_1_fu_2716_p00(8 - 1 downto 0);
    r_V_7_0_1_1_fu_2716_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_2_fu_260),21));
    r_V_7_0_1_1_fu_2716_p1 <= ap_const_lv21_1171(14 - 1 downto 0);
        r_V_7_0_1_2_cast_fu_1853_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_0_1_2_fu_1847_p2),24));

    r_V_7_0_1_2_fu_1847_p2 <= std_logic_vector(unsigned(p_shl5_cast_fu_1832_p1) - unsigned(p_shl6_cast_fu_1843_p1));
        r_V_7_0_1_cast_fu_2239_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_0_1_reg_3387),24));

    r_V_7_0_1_fu_1819_p2 <= std_logic_vector(unsigned(p_shl3_cast_fu_1803_p1) - unsigned(p_shl4_cast_fu_1815_p1));
        r_V_7_0_2_1_cast_fu_2293_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_0_2_1_fu_2287_p2),24));

    r_V_7_0_2_1_fu_2287_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_2272_p1) - unsigned(p_shl7_cast_fu_2283_p1));
        r_V_7_1_0_1_cast_fu_1923_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_1_0_1_fu_1917_p2),24));

    r_V_7_1_0_1_fu_1917_p2 <= std_logic_vector(unsigned(p_shl8_cast_fu_1901_p1) - unsigned(p_shl9_cast_fu_1913_p1));
    r_V_7_1_1_1_fu_2722_p0 <= r_V_7_1_1_1_fu_2722_p00(8 - 1 downto 0);
    r_V_7_1_1_1_fu_2722_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_2_fu_284),21));
    r_V_7_1_1_1_fu_2722_p1 <= ap_const_lv21_1171(14 - 1 downto 0);
        r_V_7_1_1_2_cast_fu_1992_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_1_1_2_fu_1986_p2),24));

    r_V_7_1_1_2_fu_1986_p2 <= std_logic_vector(unsigned(p_shl12_cast_fu_1971_p1) - unsigned(p_shl13_cast_fu_1982_p1));
        r_V_7_1_1_cast_fu_2344_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_1_1_reg_3408),24));

    r_V_7_1_1_fu_1958_p2 <= std_logic_vector(unsigned(p_shl10_cast_fu_1942_p1) - unsigned(p_shl11_cast_fu_1954_p1));
        r_V_7_1_2_1_cast_fu_2398_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_1_2_1_fu_2392_p2),24));

    r_V_7_1_2_1_fu_2392_p2 <= std_logic_vector(unsigned(p_shl14_cast_fu_2377_p1) - unsigned(p_shl15_cast_fu_2388_p1));
        r_V_7_2_0_1_cast_fu_2062_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_2_0_1_fu_2056_p2),24));

    r_V_7_2_0_1_fu_2056_p2 <= std_logic_vector(unsigned(p_shl16_cast_fu_2040_p1) - unsigned(p_shl17_cast_fu_2052_p1));
    r_V_7_2_1_1_fu_2728_p0 <= r_V_7_2_1_1_fu_2728_p00(8 - 1 downto 0);
    r_V_7_2_1_1_fu_2728_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_2_fu_308),21));
    r_V_7_2_1_1_fu_2728_p1 <= ap_const_lv21_1171(14 - 1 downto 0);
        r_V_7_2_1_2_cast_fu_2131_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_2_1_2_fu_2125_p2),24));

    r_V_7_2_1_2_fu_2125_p2 <= std_logic_vector(unsigned(p_shl20_cast_fu_2110_p1) - unsigned(p_shl21_cast_fu_2121_p1));
        r_V_7_2_1_cast_fu_2449_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_2_1_reg_3429),24));

    r_V_7_2_1_fu_2097_p2 <= std_logic_vector(unsigned(p_shl18_cast_fu_2081_p1) - unsigned(p_shl19_cast_fu_2093_p1));
        r_V_7_2_2_1_cast_fu_2503_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_2_2_1_fu_2497_p2),24));

    r_V_7_2_2_1_fu_2497_p2 <= std_logic_vector(unsigned(p_shl22_cast_fu_2482_p1) - unsigned(p_shl23_cast_fu_2493_p1));
    rev1_fu_856_p2 <= (tmp_48_fu_848_p3 xor ap_const_lv1_1);
    rev2_fu_918_p2 <= (tmp_62_fu_910_p3 xor ap_const_lv1_1);
    rev3_fu_1101_p2 <= (tmp_87_fu_1093_p3 xor ap_const_lv1_1);
    rev_fu_794_p2 <= (tmp_43_fu_786_p3 xor ap_const_lv1_1);
    row_assign_8_0_0_t_fu_991_p2 <= std_logic_vector(unsigned(tmp_reg_3096) - unsigned(tmp_35_fu_983_p3));
    row_assign_8_0_1_t_fu_1021_p2 <= std_logic_vector(unsigned(tmp_reg_3096) - unsigned(tmp_46_fu_1013_p3));
    row_assign_8_0_2_t_fu_1051_p2 <= std_logic_vector(unsigned(tmp_reg_3096) - unsigned(tmp_55_fu_1043_p3));
    src_kernel_win_0_va_6_fu_1335_p3 <= 
        tmp_56_fu_1324_p5 when (tmp_27_reg_3151(0) = '1') else 
        col_buf_0_val_0_0_fu_1242_p3;
    src_kernel_win_0_va_7_fu_1353_p3 <= 
        tmp_58_fu_1342_p5 when (tmp_27_reg_3151(0) = '1') else 
        col_buf_0_val_1_0_fu_1260_p3;
    src_kernel_win_0_va_8_fu_1371_p3 <= 
        tmp_59_fu_1360_p5 when (tmp_27_reg_3151(0) = '1') else 
        col_buf_0_val_2_0_fu_1278_p3;
    src_kernel_win_1_va_6_fu_1507_p3 <= 
        tmp_65_fu_1496_p5 when (tmp_27_reg_3151(0) = '1') else 
        col_buf_1_val_0_0_fu_1414_p3;
    src_kernel_win_1_va_7_fu_1525_p3 <= 
        tmp_66_fu_1514_p5 when (tmp_27_reg_3151(0) = '1') else 
        col_buf_1_val_1_0_fu_1432_p3;
    src_kernel_win_1_va_8_fu_1543_p3 <= 
        tmp_68_fu_1532_p5 when (tmp_27_reg_3151(0) = '1') else 
        col_buf_1_val_2_0_fu_1450_p3;
    src_kernel_win_2_va_10_fu_1679_p3 <= 
        tmp_74_fu_1668_p5 when (tmp_27_reg_3151(0) = '1') else 
        col_buf_2_val_1_0_fu_1595_p3;
    src_kernel_win_2_va_11_fu_1697_p3 <= 
        tmp_76_fu_1686_p5 when (tmp_27_reg_3151(0) = '1') else 
        col_buf_2_val_2_0_fu_1613_p3;
    src_kernel_win_2_va_9_fu_1661_p3 <= 
        tmp_73_fu_1650_p5 when (tmp_27_reg_3151(0) = '1') else 
        col_buf_2_val_0_0_fu_1577_p3;
    tmp40_fu_2246_p2 <= std_logic_vector(unsigned(p_Val2_89_0_0_2_ca_fu_2236_p1) + unsigned(tmp_453_0_1_cast_fu_2242_p1));
    tmp42_fu_1868_p2 <= std_logic_vector(unsigned(tmp56_cast_fu_1865_p1) + unsigned(tmp_453_0_1_2_cast_c_fu_1857_p1));
    tmp55_cast_fu_2252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp42_reg_3392),26));
    tmp56_cast_fu_1865_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_2744_p3),25));
    tmp57_cast_fu_2304_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_2788_p3),27));
    tmp59_fu_2351_p2 <= std_logic_vector(unsigned(p_Val2_89_1_0_2_ca_fu_2341_p1) + unsigned(tmp_453_1_1_cast_fu_2347_p1));
    tmp60_cast_fu_2357_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp60_reg_3413),26));
    tmp60_fu_2007_p2 <= std_logic_vector(unsigned(tmp61_cast_fu_2004_p1) + unsigned(tmp_453_1_1_2_cast_c_fu_1996_p1));
    tmp61_cast_fu_2004_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_2762_p3),25));
    tmp62_cast_fu_2409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_2797_p3),27));
    tmp64_fu_2456_p2 <= std_logic_vector(unsigned(p_Val2_89_2_0_2_ca_fu_2446_p1) + unsigned(tmp_453_2_1_cast_fu_2452_p1));
    tmp65_cast_fu_2462_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp65_reg_3434),26));
    tmp65_fu_2146_p2 <= std_logic_vector(unsigned(tmp66_cast_fu_2143_p1) + unsigned(tmp_453_2_1_2_cast_c_fu_2135_p1));
    tmp66_cast_fu_2143_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_2780_p3),25));
    tmp67_cast_fu_2514_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_2806_p3),27));
    tmp_100_fu_2621_p3 <= p_Val2_20_fu_2616_p2(7 downto 7);
    tmp_105_fu_2664_p3 <= p_Val2_22_reg_3479(21 downto 21);
    tmp_106_fu_2676_p3 <= p_Val2_24_fu_2671_p2(7 downto 7);
    tmp_18_fu_647_p2 <= std_logic_vector(unsigned(tmp_s_reg_606) + unsigned(ap_const_lv2_1));
    tmp_19_fu_653_p2 <= "1" when (tmp_s_reg_606 = ap_const_lv2_2) else "0";
    tmp_20_fu_659_p2 <= std_logic_vector(unsigned(ap_const_lv17_2) + unsigned(p_src_cols_V_read_cas_reg_2827));
    tmp_21_fu_664_p2 <= std_logic_vector(unsigned(ap_const_lv17_2) + unsigned(p_src_rows_V_read_cas_reg_2834));
    tmp_22_fu_692_p2 <= (tmp_447_0_cast_cast_fu_684_p3 xor ap_const_lv2_2);
    tmp_23_fu_719_p2 <= std_logic_vector(signed(ap_const_lv2_3) + signed(tmp_38_fu_672_p1));
    tmp_25_fu_736_p2 <= "1" when (unsigned(t_V_reg_617) < unsigned(p_src_rows_V_read_cas_reg_2834)) else "0";
    tmp_26_fu_763_p2 <= "1" when (t_V_reg_617 = ap_const_lv17_1) else "0";
    tmp_27_fu_775_p2 <= "1" when (unsigned(t_V_reg_617) > unsigned(p_src_rows_V_read_cas_reg_2834)) else "0";
    tmp_28_fu_780_p2 <= std_logic_vector(signed(ap_const_lv17_1FFFF) + signed(t_V_reg_617));
    tmp_29_fu_800_p2 <= "1" when (signed(tmp_28_fu_780_p2) < signed(p_src_rows_V_read_cas_reg_2834)) else "0";
    tmp_31_fu_833_p2 <= "1" when (signed(p_p2_i_i_fu_825_p3) < signed(p_src_rows_V_read_cas_reg_2834)) else "0";
    tmp_32_fu_966_p2 <= std_logic_vector(unsigned(tmp_22_reg_3103) - unsigned(tmp_45_fu_838_p1));
    tmp_33_fu_971_p3 <= 
        tmp_45_fu_838_p1 when (tmp_31_fu_833_p2(0) = '1') else 
        tmp_32_fu_966_p2;
    tmp_34_fu_1107_p2 <= "1" when (signed(ImagLoc_x_fu_1083_p2) < signed(p_src_cols_V_read_cas_reg_2827)) else "0";
    tmp_35_fu_983_p3 <= 
        tmp_83_fu_979_p1 when (or_cond_i_i_fu_805_p2(0) = '1') else 
        tmp_33_fu_971_p3;
    tmp_360_2_cast_cast_fu_705_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_360_2_fu_698_p3),18));
    tmp_360_2_fu_698_p3 <= (p_src_cols_V_read & ap_const_lv1_0);
        tmp_361_2_cast_cast_s_fu_715_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_361_2_fu_709_p2),19));

    tmp_361_2_fu_709_p2 <= std_logic_vector(signed(ap_const_lv18_3FFFE) + signed(tmp_360_2_cast_cast_fu_705_p1));
    tmp_365_0_0_not_fu_741_p2 <= (tmp_25_fu_736_p2 xor ap_const_lv1_1);
    tmp_36_fu_1144_p2 <= "1" when (signed(p_p2_i429_i_fu_1132_p3) < signed(p_src_cols_V_read_cas_reg_2827)) else "0";
    tmp_37_fu_669_p1 <= p_src_rows_V_read(2 - 1 downto 0);
    tmp_38_fu_672_p1 <= p_src_cols_V_read(2 - 1 downto 0);
    tmp_39_fu_996_p2 <= std_logic_vector(unsigned(tmp_22_reg_3103) - unsigned(tmp_57_fu_900_p1));
    tmp_409_0_1_fu_769_p2 <= "1" when (t_V_reg_617 = ap_const_lv17_0) else "0";
    tmp_40_fu_681_p1 <= p_src_rows_V_read(1 - 1 downto 0);
    tmp_41_fu_1001_p3 <= 
        tmp_57_fu_900_p1 when (tmp_445_0_1_fu_895_p2(0) = '1') else 
        tmp_39_fu_996_p2;
    tmp_42_fu_747_p4 <= t_V_reg_617(16 downto 1);
    tmp_435_0_1_fu_862_p2 <= "1" when (signed(p_assign_6_0_1_fu_842_p2) < signed(p_src_rows_V_read_cas_reg_2834)) else "0";
    tmp_435_0_2_fu_924_p2 <= "1" when (signed(p_assign_6_0_2_fu_904_p2) < signed(p_src_rows_V_read_cas_reg_2834)) else "0";
    tmp_43_fu_786_p3 <= tmp_28_fu_780_p2(16 downto 16);
    tmp_445_0_1_fu_895_p2 <= "1" when (signed(p_p2_i_i_0_1_fu_887_p3) < signed(p_src_rows_V_read_cas_reg_2834)) else "0";
    tmp_445_0_2_fu_957_p2 <= "1" when (signed(p_p2_i_i_0_2_fu_949_p3) < signed(p_src_rows_V_read_cas_reg_2834)) else "0";
    tmp_447_0_cast_cast_fu_684_p3 <= (tmp_40_fu_681_p1 & ap_const_lv1_0);
    tmp_44_fu_811_p3 <= tmp_28_fu_780_p2(16 downto 16);
    tmp_453_0_1_2_cast_c_fu_1857_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_0_1_2_cast_fu_1853_p1),25));
    tmp_453_0_1_cast_fu_2242_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_0_1_cast_fu_2239_p1),26));
    tmp_453_1_1_2_cast_c_fu_1996_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_1_1_2_cast_fu_1992_p1),25));
    tmp_453_1_1_cast_fu_2347_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_1_1_cast_fu_2344_p1),26));
    tmp_453_2_1_2_cast_c_fu_2135_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_2_1_2_cast_fu_2131_p1),25));
    tmp_453_2_1_cast_fu_2452_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_2_1_cast_fu_2449_p1),26));
    tmp_45_fu_838_p1 <= p_p2_i_i_fu_825_p3(2 - 1 downto 0);
    tmp_46_fu_1013_p3 <= 
        tmp_84_fu_1009_p1 when (or_cond_i_i_0_1_fu_867_p2(0) = '1') else 
        tmp_41_fu_1001_p3;
    tmp_47_fu_1026_p2 <= std_logic_vector(unsigned(tmp_22_reg_3103) - unsigned(tmp_75_fu_962_p1));
    tmp_48_fu_848_p3 <= p_assign_6_0_1_fu_842_p2(16 downto 16);
    tmp_49_fu_873_p3 <= p_assign_6_0_1_fu_842_p2(16 downto 16);
    tmp_50_fu_1187_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_cast_fu_1184_p1),64));
    tmp_54_fu_1031_p3 <= 
        tmp_75_fu_962_p1 when (tmp_445_0_2_fu_957_p2(0) = '1') else 
        tmp_47_fu_1026_p2;
    tmp_55_fu_1043_p3 <= 
        tmp_85_fu_1039_p1 when (or_cond_i_i_0_2_fu_929_p2(0) = '1') else 
        tmp_54_fu_1031_p3;
    tmp_57_fu_900_p1 <= p_p2_i_i_0_1_fu_887_p3(2 - 1 downto 0);
    tmp_62_fu_910_p3 <= p_assign_6_0_2_fu_904_p2(16 downto 16);
    tmp_67_fu_935_p3 <= p_assign_6_0_2_fu_904_p2(16 downto 16);
    tmp_75_fu_962_p1 <= p_p2_i_i_0_2_fu_949_p3(2 - 1 downto 0);
    tmp_7_i_i1_fu_2606_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_98_reg_3469),8));
    tmp_7_i_i2_fu_2661_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_104_reg_3489),8));
    tmp_7_i_i_fu_2551_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_92_reg_3449),8));
    tmp_83_fu_979_p1 <= tmp_28_fu_780_p2(2 - 1 downto 0);
    tmp_84_fu_1009_p1 <= p_assign_6_0_1_fu_842_p2(2 - 1 downto 0);
    tmp_85_fu_1039_p1 <= p_assign_6_0_2_fu_904_p2(2 - 1 downto 0);
    tmp_86_fu_1067_p4 <= t_V_5_reg_628(16 downto 1);
    tmp_87_fu_1093_p3 <= ImagLoc_x_fu_1083_p2(16 downto 16);
    tmp_88_fu_1118_p3 <= ImagLoc_x_fu_1083_p2(16 downto 16);
    tmp_89_fu_1170_p1 <= x_fu_1162_p3(2 - 1 downto 0);
    tmp_93_fu_2554_p3 <= p_Val2_15_reg_3439(21 downto 21);
    tmp_94_fu_2566_p3 <= p_Val2_17_fu_2561_p2(7 downto 7);
    tmp_99_fu_2609_p3 <= p_Val2_s_reg_3459(21 downto 21);
    tmp_fu_675_p2 <= std_logic_vector(signed(ap_const_lv2_3) + signed(tmp_37_fu_669_p1));
        x_cast_fu_1184_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_reg_3198),32));

    x_fu_1162_p3 <= 
        ImagLoc_x_cast68_cas_fu_1089_p1 when (or_cond_i427_i_fu_1112_p2(0) = '1') else 
        p_p2_i429_i_p_assign_2_fu_1154_p3;
end behav;
