Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Dec 10 03:48:30 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_463_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 Delay1No13_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 1.180ns (36.042%)  route 2.094ns (63.958%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.398ns = ( 6.398 - 4.000 ) 
    Source Clock Delay      (SCD):    2.914ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.963ns (routing 0.783ns, distribution 1.180ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.712ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=38358, routed)       1.963     2.914    Delay1No13_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X151Y504       FDCE                                         r  Delay1No13_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y504       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.993 r  Delay1No13_instance/Y_reg[2]/Q
                         net (fo=4, routed)           0.846     3.839    Delay1No12_instance/Y_reg[33]_0[2]
    SLICE_X160Y557       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     3.963 r  Delay1No12_instance/geqOp_carry_i_15/O
                         net (fo=1, routed)           0.009     3.972    Sum10_0_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X160Y557       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.158 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.184    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X160Y558       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.199 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.225    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X160Y559       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.277 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.218     4.495    Delay1No12_instance/CO[0]
    SLICE_X159Y561       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     4.619 r  Delay1No12_instance/shiftedFracY_d1[49]_i_7/O
                         net (fo=2, routed)           0.205     4.824    Delay1No12_instance/Sum10_0_impl_instance/FPAddSubOp_instance/expDiff__26[4]
    SLICE_X161Y558       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     4.914 r  Delay1No12_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.128     5.042    Delay1No12_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X161Y557       LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     5.190 r  Delay1No12_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=33, routed)          0.222     5.412    Delay1No13_instance/shiftVal__5[0]
    SLICE_X163Y556       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     5.535 r  Delay1No13_instance/shiftedFracY_d1[28]_i_2/O
                         net (fo=5, routed)           0.163     5.698    Delay1No13_instance/shiftedFracY_d1_reg[38][11]
    SLICE_X163Y554       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     5.847 r  Delay1No13_instance/shiftedFracY_d1[32]_i_4/O
                         net (fo=2, routed)           0.193     6.040    Delay1No12_instance/Y_reg[26]_0[9]
    SLICE_X162Y557       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     6.130 r  Delay1No12_instance/shiftedFracY_d1[32]_i_1/O
                         net (fo=1, routed)           0.058     6.188    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY[21]
    SLICE_X162Y557       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=38358, routed)       1.738     6.398    Sum10_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X162Y557       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]/C
                         clock pessimism              0.366     6.764    
                         clock uncertainty           -0.035     6.729    
    SLICE_X162Y557       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.754    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]
  -------------------------------------------------------------------
                         required time                          6.754    
                         arrival time                          -6.188    
  -------------------------------------------------------------------
                         slack                                  0.566    




