{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1732218706877 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ADC_tutorial EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"ADC_tutorial\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1732218706891 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732218706919 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732218706919 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732218706919 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pllauto_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/pllauto_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1732218706966 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1250 0 0 " "Implementing clock multiplication of 1, clock division of 1250, and phase shift of 0 degrees (0 ps) for pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pllauto_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/pllauto_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1732218706966 ""}  } { { "db/pllauto_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/pllauto_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1732218706966 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5000 0 0 " "Implementing clock multiplication of 1, clock division of 5000, and phase shift of 0 degrees (0 ps) for clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clockgeneral_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/clockgeneral_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1732218706966 ""}  } { { "db/clockgeneral_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/clockgeneral_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1732218706966 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1732218706987 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1732218706991 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732218707171 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732218707171 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732218707171 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1732218707171 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 734 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732218707171 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 736 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732218707171 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 738 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732218707171 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 740 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732218707171 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 742 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732218707171 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1732218707171 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1732218707176 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 25 " "No exact pin location assignment(s) for 5 pins of 25 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fin_giro " "Pin fin_giro not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fin_giro } } } { "Bloque_ADC_Controller/Main_Esquematico.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/Main_Esquematico.bdf" { { 168 1168 1344 184 "fin_giro" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fin_giro } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732218707480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fw " "Pin fw not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fw } } } { "Bloque_ADC_Controller/Main_Esquematico.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/Main_Esquematico.bdf" { { 88 1840 2016 104 "fw" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fw } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732218707480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "girar " "Pin girar not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { girar } } } { "Bloque_ADC_Controller/Main_Esquematico.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/Main_Esquematico.bdf" { { 120 1832 2008 136 "girar" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { girar } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732218707480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "izq_der " "Pin izq_der not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { izq_der } } } { "Bloque_ADC_Controller/Main_Esquematico.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/Main_Esquematico.bdf" { { 152 1832 2008 168 "izq_der" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { izq_der } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732218707480 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clockgral " "Pin clockgral not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clockgral } } } { "Bloque_ADC_Controller/Main_Esquematico.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/Main_Esquematico.bdf" { { 416 704 880 432 "clockgral" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clockgral } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732218707480 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1732218707480 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 " "The parameters of the PLL clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 and the PLL pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 and PLL clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 13 " "The value of the parameter \"M\" for the PLL atom pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 is 13" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732218707480 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732218707480 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732218707480 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 and PLL clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 2 " "The value of the parameter \"N\" for the PLL atom pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732218707480 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732218707480 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732218707480 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 and PLL clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 9997 " "The value of the parameter \"Min Lock Period\" for the PLL atom pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 is 9997" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732218707480 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732218707480 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732218707480 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 and PLL clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 21664 " "The value of the parameter \"Max Lock Period\" for the PLL atom pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 is 21664" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732218707480 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732218707480 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732218707480 ""}  } { { "db/clockgeneral_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/clockgeneral_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clockgeneral:inst17|altpll:altpll_component|clockgeneral_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 176 9224 9983 0} { 0 { 0 ""} 0 207 9224 9983 0}  }  } } { "db/pllauto_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/pllauto_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllauto:inst|altpll:altpll_component|pllauto_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1732218707480 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 0 Pin_R8 " "PLL \"clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_R8\"" {  } { { "Bloque_ADC_Controller/Main_Esquematico.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/Main_Esquematico.bdf" { { 344 232 544 520 "inst17" "" } } } } { "db/clockgeneral_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/clockgeneral_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clockgeneral:inst17|altpll:altpll_component|clockgeneral_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1732218707480 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1732218707669 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ADC_tutorial.sdc " "Synopsys Design Constraints File file not found: 'ADC_tutorial.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1732218707669 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1732218707669 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1732218707669 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1732218707679 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1732218707679 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1732218707679 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732218707692 ""}  } { { "db/clockgeneral_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/clockgeneral_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clockgeneral:inst17|altpll:altpll_component|clockgeneral_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732218707692 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732218707692 ""}  } { { "db/pllauto_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/pllauto_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllauto:inst|altpll:altpll_component|pllauto_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732218707692 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4) " "Automatically promoted node pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732218707692 ""}  } { { "db/pllauto_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/pllauto_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllauto:inst|altpll:altpll_component|pllauto_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732218707692 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Detector_Cambio_Casilla:inst8\|fstate.Casilla_Cambiada  " "Automatically promoted node Detector_Cambio_Casilla:inst8\|fstate.Casilla_Cambiada " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732218707692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Detector_Cambio_Casilla:inst8\|Selector2~1 " "Destination node Detector_Cambio_Casilla:inst8\|Selector2~1" {  } { { "Detector_Cambio_Casilla.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Detector_Cambio_Casilla.vhd" 54 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Detector_Cambio_Casilla:inst8|Selector2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 671 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1732218707692 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1732218707692 ""}  } { { "Detector_Cambio_Casilla.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Detector_Cambio_Casilla.vhd" 35 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732218707692 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1732218707937 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732218707937 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732218707937 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732218707937 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732218707937 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1732218707937 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1732218707937 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1732218707937 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1732218708173 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1732218708173 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1732218708173 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 0 4 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1732218708189 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1732218708189 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1732218708189 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 6 8 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732218708189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732218708189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 23 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732218708189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 5 15 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732218708189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 17 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732218708189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 2 11 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732218708189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 8 16 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732218708189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 22 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732218708189 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1732218708189 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1732218708189 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 clk\[1\] veli~output " "PLL \"pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"veli~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pllauto_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/pllauto_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pllauto.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pllauto.vhd" 148 0 0 } } { "Bloque_ADC_Controller/Main_Esquematico.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/Main_Esquematico.bdf" { { 0 240 552 192 "inst" "" } } } } { "Bloque_ADC_Controller/Main_Esquematico.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/Main_Esquematico.bdf" { { 568 712 888 584 "veli" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1732218708193 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 clk\[1\] veld~output " "PLL \"pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"veld~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pllauto_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/pllauto_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pllauto.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pllauto.vhd" 148 0 0 } } { "Bloque_ADC_Controller/Main_Esquematico.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/Main_Esquematico.bdf" { { 0 240 552 192 "inst" "" } } } } { "Bloque_ADC_Controller/Main_Esquematico.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/Main_Esquematico.bdf" { { 528 712 888 544 "veld" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1732218708205 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 clk\[0\] clockgral~output " "PLL \"clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"clockgral~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/clockgeneral_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/clockgeneral_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "clockgeneral.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/clockgeneral.vhd" 140 0 0 } } { "Bloque_ADC_Controller/Main_Esquematico.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/Main_Esquematico.bdf" { { 344 232 544 520 "inst17" "" } } } } { "Bloque_ADC_Controller/Main_Esquematico.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Bloque_ADC_Controller/Main_Esquematico.bdf" { { 416 704 880 432 "clockgral" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1732218708205 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leds\[6\] " "Node \"leds\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1732218708205 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leds\[7\] " "Node \"leds\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1732218708205 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1732218708205 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732218708205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1732218709230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732218709316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1732218709326 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1732218709750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732218709750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1732218710034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1732218710823 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1732218710823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732218711233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1732218711233 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1732218711233 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1732218711248 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732218711302 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732218711461 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732218711508 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732218711649 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732218711933 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1732218712184 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/output_files/ADC_tutorial.fit.smsg " "Generated suppressed messages file C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/output_files/ADC_tutorial.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1732218712273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4938 " "Peak virtual memory: 4938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732218712552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 21 16:51:52 2024 " "Processing ended: Thu Nov 21 16:51:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732218712552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732218712552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732218712552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1732218712552 ""}
