INFO: [VRFC 10-163] Analyzing VHDL file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_psr_dma_pcie_0/sim/emu_psr_dma_pcie_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity emu_psr_dma_pcie_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_psr_kernel_clk_0/sim/emu_psr_kernel_clk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity emu_psr_kernel_clk_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_psr_axi_lite_control_clk_0/sim/emu_psr_axi_lite_control_clk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity emu_psr_axi_lite_control_clk_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/chakenal/Darwin-WGA-hw-emu/_xocc_link_BSW_bank0_WGA.hw_emu.dir/_vpl/ipi/syn/syn.ip_user_files/bd/emu/ip/emu_psr_kernel2_clk_0/sim/emu_psr_kernel2_clk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity emu_psr_kernel2_clk_0
