; expect: c5fa2dc8c5fa2dc9c4c17a2dcfc5fa2dd8c5fa2dd9c4c17a2ddfc57a2df8c57a2df9c4417a2dffc5fa2d0c2500000000c5fa2d0c25ff000000c5fa2d0df8ffffffc5fa2d0df7000000c5fa2d0df7ff0000c5fa2d08c5fa2d08c5fa2d88ffff0000c4c17a2d8fffff0000c5fa2d0c30c5fa2d8c30ffff0000c4c17a2d8c37ffff0000c4a17a2d8c38ffff0000c5fa2d8c70f2ff0f00c5fa2d8cb0f4ff0f00c5fa2d8cf0f8ff0f00c5fa2d8cc4f8ff0f00c4c17a2d8cc7f8ff0f00c4a17a2d8cfcf8ff0f00c4817a2d8cfef8ff0f00c5fa2d1c2500000000c5fa2d1c25ff000000c5fa2d1df8ffffffc5fa2d1df7000000c5fa2d1df7ff0000c5fa2d18c5fa2d18c5fa2d98ffff0000c4c17a2d9fffff0000c5fa2d1c30c5fa2d9c30ffff0000c4c17a2d9c37ffff0000c4a17a2d9c38ffff0000c5fa2d9c70f2ff0f00c5fa2d9cb0f4ff0f00c5fa2d9cf0f8ff0f00c5fa2d9cc4f8ff0f00c4c17a2d9cc7f8ff0f00c4a17a2d9cfcf8ff0f00c4817a2d9cfef8ff0f00c57a2d3c2500000000c57a2d3c25ff000000c57a2d3df8ffffffc57a2d3df7000000c57a2d3df7ff0000c57a2d38c57a2d38c57a2db8ffff0000c4417a2dbfffff0000c57a2d3c30c57a2dbc30ffff0000c4417a2dbc37ffff0000c4217a2dbc38ffff0000c57a2dbc70f2ff0f00c57a2dbcb0f4ff0f00c57a2dbcf0f8ff0f00c57a2dbcc4f8ff0f00c4417a2dbcc7f8ff0f00c4217a2dbcfcf8ff0f00c4017a2dbcfef8ff0f00c4e1fa2dc8c4e1fa2dc9c4c1fa2dcfc4e1fa2dd8c4e1fa2dd9c4c1fa2ddfc461fa2df8c461fa2df9c441fa2dffc4e1fa2d0c2500000000c4e1fa2d0c25ff000000c4e1fa2d0df7ffffffc4e1fa2d0df6000000c4e1fa2d0df6ff0000c4e1fa2d08c4e1fa2d08c4e1fa2d88ffff0000c4c1fa2d8fffff0000c4e1fa2d0c30c4e1fa2d8c30ffff0000c4c1fa2d8c37ffff0000c4a1fa2d8c38ffff0000c4e1fa2d8c70f2ff0f00c4e1fa2d8cb0f4ff0f00c4e1fa2d8cf0f8ff0f00c4e1fa2d8cc4f8ff0f00c4c1fa2d8cc7f8ff0f00c4a1fa2d8cfcf8ff0f00c481fa2d8cfef8ff0f00c4e1fa2d1c2500000000c4e1fa2d1c25ff000000c4e1fa2d1df7ffffffc4e1fa2d1df6000000c4e1fa2d1df6ff0000c4e1fa2d18c4e1fa2d18c4e1fa2d98ffff0000c4c1fa2d9fffff0000c4e1fa2d1c30c4e1fa2d9c30ffff0000c4c1fa2d9c37ffff0000c4a1fa2d9c38ffff0000c4e1fa2d9c70f2ff0f00c4e1fa2d9cb0f4ff0f00c4e1fa2d9cf0f8ff0f00c4e1fa2d9cc4f8ff0f00c4c1fa2d9cc7f8ff0f00c4a1fa2d9cfcf8ff0f00c481fa2d9cfef8ff0f00c461fa2d3c2500000000c461fa2d3c25ff000000c461fa2d3df7ffffffc461fa2d3df6000000c461fa2d3df6ff0000c461fa2d38c461fa2d38c461fa2db8ffff0000c441fa2dbfffff0000c461fa2d3c30c461fa2dbc30ffff0000c441fa2dbc37ffff0000c421fa2dbc38ffff0000c461fa2dbc70f2ff0f00c461fa2dbcb0f4ff0f00c461fa2dbcf0f8ff0f00c461fa2dbcc4f8ff0f00c441fa2dbcc7f8ff0f00c421fa2dbcfcf8ff0f00c401fa2dbcfef8ff0f0062917e082dcf62917e082ddf62117e082dff6291fe082dcf6291fe082ddf6211fe082dff

bits 64

vcvtss2si ecx, xmm0
vcvtss2si ecx, xmm1
vcvtss2si ecx, xmm15
vcvtss2si ebx, xmm0
vcvtss2si ebx, xmm1
vcvtss2si ebx, xmm15
vcvtss2si r15d, xmm0
vcvtss2si r15d, xmm1
vcvtss2si r15d, xmm15
vcvtss2si ecx, dword [0x0]
vcvtss2si ecx, dword [0xFF]
vcvtss2si ecx, dword [rel $ + 0x0]
vcvtss2si ecx, dword [rel $ + 0xFF]
vcvtss2si ecx, dword [rel $ + 0xFFFF]
vcvtss2si ecx, dword [rax]
vcvtss2si ecx, dword [rax + 0x0]
vcvtss2si ecx, dword [rax + 0xFFFF]
vcvtss2si ecx, dword [r15 + 0xFFFF]
vcvtss2si ecx, dword [rax + rsi * 1  + 0x0]
vcvtss2si ecx, dword [rax + rsi + 0xFFFF]
vcvtss2si ecx, dword [r15 + rsi + 0xFFFF]
vcvtss2si ecx, dword [rax + r15 + 0xFFFF]
vcvtss2si ecx, dword [rax + rsi * 2 + 0xFFFF2]
vcvtss2si ecx, dword [rax + rsi * 4 + 0xFFFF4]
vcvtss2si ecx, dword [rax + rsi * 8 + 0xFFFF8]
vcvtss2si ecx, dword [rsp + rax * 8 + 0xFFFF8]
vcvtss2si ecx, dword [r15 + rax * 8 + 0xFFFF8]
vcvtss2si ecx, dword [rsp + r15 * 8 + 0xFFFF8]
vcvtss2si ecx, dword [r14 + r15 * 8 + 0xFFFF8]
vcvtss2si ebx, dword [0x0]
vcvtss2si ebx, dword [0xFF]
vcvtss2si ebx, dword [rel $ + 0x0]
vcvtss2si ebx, dword [rel $ + 0xFF]
vcvtss2si ebx, dword [rel $ + 0xFFFF]
vcvtss2si ebx, dword [rax]
vcvtss2si ebx, dword [rax + 0x0]
vcvtss2si ebx, dword [rax + 0xFFFF]
vcvtss2si ebx, dword [r15 + 0xFFFF]
vcvtss2si ebx, dword [rax + rsi * 1  + 0x0]
vcvtss2si ebx, dword [rax + rsi + 0xFFFF]
vcvtss2si ebx, dword [r15 + rsi + 0xFFFF]
vcvtss2si ebx, dword [rax + r15 + 0xFFFF]
vcvtss2si ebx, dword [rax + rsi * 2 + 0xFFFF2]
vcvtss2si ebx, dword [rax + rsi * 4 + 0xFFFF4]
vcvtss2si ebx, dword [rax + rsi * 8 + 0xFFFF8]
vcvtss2si ebx, dword [rsp + rax * 8 + 0xFFFF8]
vcvtss2si ebx, dword [r15 + rax * 8 + 0xFFFF8]
vcvtss2si ebx, dword [rsp + r15 * 8 + 0xFFFF8]
vcvtss2si ebx, dword [r14 + r15 * 8 + 0xFFFF8]
vcvtss2si r15d, dword [0x0]
vcvtss2si r15d, dword [0xFF]
vcvtss2si r15d, dword [rel $ + 0x0]
vcvtss2si r15d, dword [rel $ + 0xFF]
vcvtss2si r15d, dword [rel $ + 0xFFFF]
vcvtss2si r15d, dword [rax]
vcvtss2si r15d, dword [rax + 0x0]
vcvtss2si r15d, dword [rax + 0xFFFF]
vcvtss2si r15d, dword [r15 + 0xFFFF]
vcvtss2si r15d, dword [rax + rsi * 1  + 0x0]
vcvtss2si r15d, dword [rax + rsi + 0xFFFF]
vcvtss2si r15d, dword [r15 + rsi + 0xFFFF]
vcvtss2si r15d, dword [rax + r15 + 0xFFFF]
vcvtss2si r15d, dword [rax + rsi * 2 + 0xFFFF2]
vcvtss2si r15d, dword [rax + rsi * 4 + 0xFFFF4]
vcvtss2si r15d, dword [rax + rsi * 8 + 0xFFFF8]
vcvtss2si r15d, dword [rsp + rax * 8 + 0xFFFF8]
vcvtss2si r15d, dword [r15 + rax * 8 + 0xFFFF8]
vcvtss2si r15d, dword [rsp + r15 * 8 + 0xFFFF8]
vcvtss2si r15d, dword [r14 + r15 * 8 + 0xFFFF8]
vcvtss2si rcx, xmm0
vcvtss2si rcx, xmm1
vcvtss2si rcx, xmm15
vcvtss2si rbx, xmm0
vcvtss2si rbx, xmm1
vcvtss2si rbx, xmm15
vcvtss2si r15, xmm0
vcvtss2si r15, xmm1
vcvtss2si r15, xmm15
vcvtss2si rcx, dword [0x0]
vcvtss2si rcx, dword [0xFF]
vcvtss2si rcx, dword [rel $ + 0x0]
vcvtss2si rcx, dword [rel $ + 0xFF]
vcvtss2si rcx, dword [rel $ + 0xFFFF]
vcvtss2si rcx, dword [rax]
vcvtss2si rcx, dword [rax + 0x0]
vcvtss2si rcx, dword [rax + 0xFFFF]
vcvtss2si rcx, dword [r15 + 0xFFFF]
vcvtss2si rcx, dword [rax + rsi * 1  + 0x0]
vcvtss2si rcx, dword [rax + rsi + 0xFFFF]
vcvtss2si rcx, dword [r15 + rsi + 0xFFFF]
vcvtss2si rcx, dword [rax + r15 + 0xFFFF]
vcvtss2si rcx, dword [rax + rsi * 2 + 0xFFFF2]
vcvtss2si rcx, dword [rax + rsi * 4 + 0xFFFF4]
vcvtss2si rcx, dword [rax + rsi * 8 + 0xFFFF8]
vcvtss2si rcx, dword [rsp + rax * 8 + 0xFFFF8]
vcvtss2si rcx, dword [r15 + rax * 8 + 0xFFFF8]
vcvtss2si rcx, dword [rsp + r15 * 8 + 0xFFFF8]
vcvtss2si rcx, dword [r14 + r15 * 8 + 0xFFFF8]
vcvtss2si rbx, dword [0x0]
vcvtss2si rbx, dword [0xFF]
vcvtss2si rbx, dword [rel $ + 0x0]
vcvtss2si rbx, dword [rel $ + 0xFF]
vcvtss2si rbx, dword [rel $ + 0xFFFF]
vcvtss2si rbx, dword [rax]
vcvtss2si rbx, dword [rax + 0x0]
vcvtss2si rbx, dword [rax + 0xFFFF]
vcvtss2si rbx, dword [r15 + 0xFFFF]
vcvtss2si rbx, dword [rax + rsi * 1  + 0x0]
vcvtss2si rbx, dword [rax + rsi + 0xFFFF]
vcvtss2si rbx, dword [r15 + rsi + 0xFFFF]
vcvtss2si rbx, dword [rax + r15 + 0xFFFF]
vcvtss2si rbx, dword [rax + rsi * 2 + 0xFFFF2]
vcvtss2si rbx, dword [rax + rsi * 4 + 0xFFFF4]
vcvtss2si rbx, dword [rax + rsi * 8 + 0xFFFF8]
vcvtss2si rbx, dword [rsp + rax * 8 + 0xFFFF8]
vcvtss2si rbx, dword [r15 + rax * 8 + 0xFFFF8]
vcvtss2si rbx, dword [rsp + r15 * 8 + 0xFFFF8]
vcvtss2si rbx, dword [r14 + r15 * 8 + 0xFFFF8]
vcvtss2si r15, dword [0x0]
vcvtss2si r15, dword [0xFF]
vcvtss2si r15, dword [rel $ + 0x0]
vcvtss2si r15, dword [rel $ + 0xFF]
vcvtss2si r15, dword [rel $ + 0xFFFF]
vcvtss2si r15, dword [rax]
vcvtss2si r15, dword [rax + 0x0]
vcvtss2si r15, dword [rax + 0xFFFF]
vcvtss2si r15, dword [r15 + 0xFFFF]
vcvtss2si r15, dword [rax + rsi * 1  + 0x0]
vcvtss2si r15, dword [rax + rsi + 0xFFFF]
vcvtss2si r15, dword [r15 + rsi + 0xFFFF]
vcvtss2si r15, dword [rax + r15 + 0xFFFF]
vcvtss2si r15, dword [rax + rsi * 2 + 0xFFFF2]
vcvtss2si r15, dword [rax + rsi * 4 + 0xFFFF4]
vcvtss2si r15, dword [rax + rsi * 8 + 0xFFFF8]
vcvtss2si r15, dword [rsp + rax * 8 + 0xFFFF8]
vcvtss2si r15, dword [r15 + rax * 8 + 0xFFFF8]
vcvtss2si r15, dword [rsp + r15 * 8 + 0xFFFF8]
vcvtss2si r15, dword [r14 + r15 * 8 + 0xFFFF8]
vcvtss2si ecx, xmm31
vcvtss2si ebx, xmm31
vcvtss2si r15d, xmm31
vcvtss2si rcx, xmm31
vcvtss2si rbx, xmm31
vcvtss2si r15, xmm31
