

================================================================
== Synthesis Summary Report of 'bit_reverse'
================================================================
+ General Information: 
    * Date:           Thu Oct 20 22:23:43 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        hls_FFT_bitReverse
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |    Modules    | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |           |           |     |
    |    & Loops    | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +---------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ bit_reverse  |     -|  0.79|     2050|  2.050e+04|         -|     2051|     -|        no|     -|   -|  1091 (1%)|  3523 (6%)|    -|
    | o Reverse     |    II|  7.30|     2048|  2.048e+04|         2|        2|  1024|       yes|     -|   -|          -|          -|    -|
    +---------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+----------+
| Interface    | Bitwidth |
+--------------+----------+
| X_I_address0 | 10       |
| X_I_address1 | 10       |
| X_I_d0       | 32       |
| X_I_d1       | 32       |
| X_I_q0       | 32       |
| X_I_q1       | 32       |
| X_R_address0 | 10       |
| X_R_address1 | 10       |
| X_R_d0       | 32       |
| X_R_d1       | 32       |
| X_R_q0       | 32       |
| X_R_q1       | 32       |
+--------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| X_R      | inout     | float*   |
| X_I      | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| X_R      | X_R_address0 | port    | offset   |
| X_R      | X_R_ce0      | port    |          |
| X_R      | X_R_we0      | port    |          |
| X_R      | X_R_d0       | port    |          |
| X_R      | X_R_q0       | port    |          |
| X_R      | X_R_address1 | port    | offset   |
| X_R      | X_R_ce1      | port    |          |
| X_R      | X_R_we1      | port    |          |
| X_R      | X_R_d1       | port    |          |
| X_R      | X_R_q1       | port    |          |
| X_I      | X_I_address0 | port    | offset   |
| X_I      | X_I_ce0      | port    |          |
| X_I      | X_I_we0      | port    |          |
| X_I      | X_I_d0       | port    |          |
| X_I      | X_I_q0       | port    |          |
| X_I      | X_I_address1 | port    | offset   |
| X_I      | X_I_ce1      | port    |          |
| X_I      | X_I_we1      | port    |          |
| X_I      | X_I_d1       | port    |          |
| X_I      | X_I_q1       | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------+-----+--------+----------+-----+--------+---------+
| Name                 | DSP | Pragma | Variable | Op  | Impl   | Latency |
+----------------------+-----+--------+----------+-----+--------+---------+
| + bit_reverse        | 0   |        |          |     |        |         |
|   add_ln50_fu_135_p2 | -   |        | add_ln50 | add | fabric | 0       |
+----------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+------------+------------------------------+-------------------------------------------------------------------------------------+
| Type       | Options                      | Location                                                                            |
+------------+------------------------------+-------------------------------------------------------------------------------------+
| dependence | variable=X_R intra WAW false | ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:46 in bit_reverse, X_R |
| dependence | variable=X_R inter RAW false | ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:47 in bit_reverse, X_R |
| dependence | variable=X_I intra WAW false | ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:48 in bit_reverse, X_I |
| dependence | variable=X_I inter RAW false | ../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:49 in bit_reverse, X_I |
+------------+------------------------------+-------------------------------------------------------------------------------------+


