(declare-fun temp97_2 () (_ BitVec 64))
(declare-fun temp97_1 () (_ BitVec 64))
(declare-fun temp97_3 () (_ BitVec 64))
(declare-fun var1969928 () (_ BitVec 64))
(declare-fun temp97_5 () (_ BitVec 64))
(declare-fun temp97_4 () (_ BitVec 64))
(declare-fun temp97_6 () (_ BitVec 64))
(declare-fun var4463028 () (_ BitVec 64))
(declare-fun temp97_7 () (_ BitVec 64))
(declare-fun var5506870 () (_ BitVec 64))
(declare-fun var5705948 () (_ BitVec 64))
(declare-fun temp97_8 () (_ BitVec 64))
(declare-fun var6490091 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp97_10 () (_ BitVec 64))
(declare-fun temp97_9 () (_ BitVec 64))
(declare-fun var6556535 () (_ BitVec 64))
(declare-fun temp97_11 () (_ BitVec 64))
(declare-fun var6622984 () (_ BitVec 64))
(declare-fun var6688529 () (_ BitVec 64))
(declare-fun temp97_13 () (_ BitVec 64))
(declare-fun temp97_12 () (_ BitVec 64))
(declare-fun temp97_14 () (_ BitVec 64))
(declare-fun var6885111 () (_ BitVec 64))
(declare-fun temp97_15 () (_ BitVec 64))
(declare-fun var6490152 () (_ BitVec 64))
(declare-fun temp97_16 () (_ BitVec 64))
(declare-fun var6490194 () (_ BitVec 64))
(declare-fun var6490139 () (_ BitVec 64))
(declare-fun var6490138 () (_ BitVec 64))
(declare-fun temp97_17 () (_ BitVec 64))
(declare-fun var6490143 () (_ BitVec 64))
(declare-fun temp97_18 () (_ BitVec 64))
(declare-fun var6490145 () (_ BitVec 64))
(declare-fun temp97_19 () (_ BitVec 64))
(declare-fun temp97_20 () (_ BitVec 64))
(declare-fun var7736474 () (_ BitVec 64))
(declare-fun temp97_21 () (_ BitVec 64))
(declare-fun var8128718 () (_ BitVec 64))
(declare-fun temp97_22 () (_ BitVec 64))
(declare-fun temp97_23 () (_ BitVec 64))
(declare-fun var8128748 () (_ BitVec 64))
(declare-fun var8128795 () (_ BitVec 64))
(declare-fun var8128716 () (_ BitVec 64))
(declare-fun var205360 () (_ BitVec 64))
(declare-fun var205361 () (_ BitVec 64))
(assert (= temp97_2 #x0000000000000000))
(assert (= temp97_1 temp97_2))
(assert (= temp97_3 #x0000000000000005))
(assert (= var1969928 temp97_3))
(assert (= temp97_5 #x0000000000000000))
(assert (= temp97_4 temp97_5))
(assert (= temp97_6 #x0000000000000000))
(assert (= var4463028 temp97_6))
(assert (= temp97_7 #x0000000000000000))
(assert (= var5506870 temp97_7))
(assert (= var5705948 var5506870))
(assert (= temp97_8 #x0000000000000001))
(assert (= var6490091 (bvshl ARGNAME_input_NAMEEND_DIM temp97_8)))
(assert (= temp97_10 #x0000000000000000))
(assert (= temp97_9 temp97_10))
(assert (= var6556535 var6490091))
(assert (= temp97_11 #x0000000000000005))
(assert (= var6622984 temp97_11))
(assert (= var6688529 var6556535))
(assert (= temp97_13 #x0000000000000000))
(assert (= temp97_12 temp97_13))
(assert (= temp97_14 #x0000000000000000))
(assert (= var6885111 temp97_14))
(assert (= temp97_15 #x0000000000000000))
(assert (= var6490152 temp97_15))
(assert (= temp97_16 #x0000000000000001))
(assert (= var6490194 temp97_16))
(assert (= var6490139 var6490194))
(assert (= var6490138 var6490139))
(assert (= temp97_17 #x0000000000000001))
(assert (= var6490143 (bvand var6490138 temp97_17)))
(assert (= temp97_18 #x0000000000000000))
(assert (= var6490145
   (ite (= var6490143 temp97_18) #x0000000000000001 #x0000000000000000)))
(assert (= temp97_19 #x0000000000000000))
(assert (= var6490145 temp97_19))
(assert (= temp97_20 #x0000000000000000))
(assert (= var7736474 temp97_20))
(assert (= temp97_21 #x0000000000000000))
(assert (= var8128718 temp97_21))
(assert (= temp97_22 #x0000000000000000))
(assert (= temp97_23 #x0000000000000002))
(assert (= var8128748 (ite (= var8128718 #x0000000000000001) temp97_22 temp97_23)))
(assert (= var8128795 var8128748))
(assert (= var8128716 var8128795))
(assert (= var205360 var8128716))
(assert (= var205361 var205360))
(model-add temp97_2 () (_ BitVec 64) #x0000000000000000)
(model-add temp97_1 () (_ BitVec 64) #x0000000000000000)
(model-add temp97_3 () (_ BitVec 64) #x0000000000000005)
(model-add var1969928 () (_ BitVec 64) #x0000000000000005)
(model-add temp97_5 () (_ BitVec 64) #x0000000000000000)
(model-add temp97_4 () (_ BitVec 64) #x0000000000000000)
(model-add temp97_6 () (_ BitVec 64) #x0000000000000000)
(model-add var4463028 () (_ BitVec 64) #x0000000000000000)
(model-add temp97_7 () (_ BitVec 64) #x0000000000000000)
(model-add var5506870 () (_ BitVec 64) #x0000000000000000)
(model-add var5705948 () (_ BitVec 64) #x0000000000000000)
(model-add temp97_8 () (_ BitVec 64) #x0000000000000001)
(model-add var6490091
           ()
           (_ BitVec 64)
           (concat ((_ extract 62 0) ARGNAME_input_NAMEEND_DIM) #b0))
(model-add temp97_10 () (_ BitVec 64) #x0000000000000000)
(model-add temp97_9 () (_ BitVec 64) #x0000000000000000)
(model-add var6556535
           ()
           (_ BitVec 64)
           (concat ((_ extract 62 0) ARGNAME_input_NAMEEND_DIM) #b0))
(model-add temp97_11 () (_ BitVec 64) #x0000000000000005)
(model-add var6622984 () (_ BitVec 64) #x0000000000000005)
(model-add var6688529
           ()
           (_ BitVec 64)
           (concat ((_ extract 62 0) ARGNAME_input_NAMEEND_DIM) #b0))
(model-add temp97_13 () (_ BitVec 64) #x0000000000000000)
(model-add temp97_12 () (_ BitVec 64) #x0000000000000000)
(model-add temp97_14 () (_ BitVec 64) #x0000000000000000)
(model-add var6885111 () (_ BitVec 64) #x0000000000000000)
(model-add temp97_15 () (_ BitVec 64) #x0000000000000000)
(model-add var6490152 () (_ BitVec 64) #x0000000000000000)
(model-add temp97_16 () (_ BitVec 64) #x0000000000000001)
(model-add var6490194 () (_ BitVec 64) #x0000000000000001)
(model-add var6490139 () (_ BitVec 64) #x0000000000000001)
(model-add var6490138 () (_ BitVec 64) #x0000000000000001)
(model-add temp97_17 () (_ BitVec 64) #x0000000000000001)
(model-add var6490143 () (_ BitVec 64) #x0000000000000001)
(model-add temp97_18 () (_ BitVec 64) #x0000000000000000)
(model-add var6490145 () (_ BitVec 64) #x0000000000000000)
(model-add temp97_19 () (_ BitVec 64) #x0000000000000000)



