INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic_Design/Digital_Design_and_IC/IC_Prj/FPGA_ASIC_Prj/FPGA_ASIC_Prj/EDA_Experiment/digital_clock/digital_clock.srcs/sources_1/new/count_1s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_1s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic_Design/Digital_Design_and_IC/IC_Prj/FPGA_ASIC_Prj/FPGA_ASIC_Prj/EDA_Experiment/digital_clock/digital_clock.srcs/sources_1/new/counter_1h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_1h
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic_Design/Digital_Design_and_IC/IC_Prj/FPGA_ASIC_Prj/FPGA_ASIC_Prj/EDA_Experiment/digital_clock/digital_clock.srcs/sources_1/new/counter_bcd_60.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_bcd_60
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic_Design/Digital_Design_and_IC/IC_Prj/FPGA_ASIC_Prj/FPGA_ASIC_Prj/EDA_Experiment/digital_clock/digital_clock.srcs/sim_1/new/counter_1h_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_1h_tb
