<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::GCNIterativeScheduler Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html">GCNIterativeScheduler</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-types">Protected Types</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classllvm_1_1GCNIterativeScheduler-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::GCNIterativeScheduler Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="GCNIterativeScheduler_8h_source.html">Target/AMDGPU/GCNIterativeScheduler.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::GCNIterativeScheduler:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classllvm_1_1GCNIterativeScheduler__inherit__graph.svg" width="200" height="336"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::GCNIterativeScheduler:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classllvm_1_1GCNIterativeScheduler__coll__graph.svg" width="2560" height="1580"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGCNIterativeScheduler_1_1BuildDAG.html">BuildDAG</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classGCNIterativeScheduler_1_1OverrideLegacyStrategy.html">OverrideLegacyStrategy</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1TentativeSchedule.html">TentativeSchedule</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a8f50e93e5644e2551f440ae6efd60014"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a8f50e93e5644e2551f440ae6efd60014">StrategyKind</a> { <a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a8f50e93e5644e2551f440ae6efd60014adfb47441ee2e798bb69902c033beecfc">SCHEDULE_MINREGONLY</a>, 
<a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a8f50e93e5644e2551f440ae6efd60014a22b41edb7c96fd84528ddc72ab613c99">SCHEDULE_MINREGFORCED</a>, 
<a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a8f50e93e5644e2551f440ae6efd60014a8052712f5608a83be17855aa8f395caa">SCHEDULE_LEGACYMAXOCCUPANCY</a>, 
<a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a8f50e93e5644e2551f440ae6efd60014a7c8395842f648353057eff8923dfcc3c">SCHEDULE_ILP</a>
 }</td></tr>
<tr class="separator:a8f50e93e5644e2551f440ae6efd60014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_types_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:toggleInherit('pub_types_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a8e1e9d0b1c64c405c0e99288f9225bd5 inherit pub_types_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a8e1e9d0b1c64c405c0e99288f9225bd5">SUList</a> = std::list&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;</td></tr>
<tr class="memdesc:a8e1e9d0b1c64c405c0e99288f9225bd5 inherit pub_types_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">A list of SUnits, used in Value2SUsMap, during DAG construction.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a8e1e9d0b1c64c405c0e99288f9225bd5">More...</a><br /></td></tr>
<tr class="separator:a8e1e9d0b1c64c405c0e99288f9225bd5 inherit pub_types_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a6ca77a3ca62633e1f7f4ed2ff3be6d81"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a6ca77a3ca62633e1f7f4ed2ff3be6d81">GCNIterativeScheduler</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>, <a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a8f50e93e5644e2551f440ae6efd60014">StrategyKind</a> S)</td></tr>
<tr class="separator:a6ca77a3ca62633e1f7f4ed2ff3be6d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab201710a9597b0df54c12a848d4804d9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#ab201710a9597b0df54c12a848d4804d9">schedule</a> () override</td></tr>
<tr class="memdesc:ab201710a9597b0df54c12a848d4804d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implement <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr. ">ScheduleDAGInstrs</a> interface for scheduling a sequence of reorderable instructions.  <a href="#ab201710a9597b0df54c12a848d4804d9">More...</a><br /></td></tr>
<tr class="separator:ab201710a9597b0df54c12a848d4804d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fdf731113f2b02fd779a07e4d433717"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a0fdf731113f2b02fd779a07e4d433717">enterRegion</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> Begin, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> End, <a class="el" href="classunsigned.html">unsigned</a> RegionInstrs) override</td></tr>
<tr class="memdesc:a0fdf731113f2b02fd779a07e4d433717"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implement the <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr. ">ScheduleDAGInstrs</a> interface for handling the next scheduling region.  <a href="#a0fdf731113f2b02fd779a07e4d433717">More...</a><br /></td></tr>
<tr class="separator:a0fdf731113f2b02fd779a07e4d433717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0ff8af24f7c66a107ce5695a1149dd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a9d0ff8af24f7c66a107ce5695a1149dd">finalizeSchedule</a> () override</td></tr>
<tr class="memdesc:a9d0ff8af24f7c66a107ce5695a1149dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allow targets to perform final scheduling actions at the level of the whole <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a>.  <a href="#a9d0ff8af24f7c66a107ce5695a1149dd">More...</a><br /></td></tr>
<tr class="separator:a9d0ff8af24f7c66a107ce5695a1149dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAGMILive"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1ScheduleDAGMILive')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></td></tr>
<tr class="memitem:a67da2c9a62e43ae7b66bc5ca91f55a05 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a67da2c9a62e43ae7b66bc5ca91f55a05">ScheduleDAGMILive</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>, std::unique_ptr&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt; S)</td></tr>
<tr class="separator:a67da2c9a62e43ae7b66bc5ca91f55a05 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada767569b82d6e57bf0b25f5d35d22df inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ada767569b82d6e57bf0b25f5d35d22df">~ScheduleDAGMILive</a> () override</td></tr>
<tr class="separator:ada767569b82d6e57bf0b25f5d35d22df inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c62f0ae0c40d54d8dd13c703618af4 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a91c62f0ae0c40d54d8dd13c703618af4">hasVRegLiveness</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a91c62f0ae0c40d54d8dd13c703618af4 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this DAG supports VReg liveness and RegPressure.  <a href="classllvm_1_1ScheduleDAGMILive.html#a91c62f0ae0c40d54d8dd13c703618af4">More...</a><br /></td></tr>
<tr class="separator:a91c62f0ae0c40d54d8dd13c703618af4 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87daf83eb223263e4c8766d10aa911be inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a87daf83eb223263e4c8766d10aa911be">isTrackingPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a87daf83eb223263e4c8766d10aa911be inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if register pressure tracking is enabled.  <a href="classllvm_1_1ScheduleDAGMILive.html#a87daf83eb223263e4c8766d10aa911be">More...</a><br /></td></tr>
<tr class="separator:a87daf83eb223263e4c8766d10aa911be inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb62fec10ab3b8b0b5d80268ad116dab inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#afb62fec10ab3b8b0b5d80268ad116dab">getTopPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afb62fec10ab3b8b0b5d80268ad116dab inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current register pressure for the top scheduled instructions.  <a href="classllvm_1_1ScheduleDAGMILive.html#afb62fec10ab3b8b0b5d80268ad116dab">More...</a><br /></td></tr>
<tr class="separator:afb62fec10ab3b8b0b5d80268ad116dab inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad811abbb60a7c33b42b51b3a1fd9d26b inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ad811abbb60a7c33b42b51b3a1fd9d26b">getTopRPTracker</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad811abbb60a7c33b42b51b3a1fd9d26b inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78efa0fd08df98e940b46eae872d3898 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a78efa0fd08df98e940b46eae872d3898">getBotPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a78efa0fd08df98e940b46eae872d3898 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current register pressure for the bottom scheduled instructions.  <a href="classllvm_1_1ScheduleDAGMILive.html#a78efa0fd08df98e940b46eae872d3898">More...</a><br /></td></tr>
<tr class="separator:a78efa0fd08df98e940b46eae872d3898 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8742ed4740b887868143aa8a64b9f4ce inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a8742ed4740b887868143aa8a64b9f4ce">getBotRPTracker</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8742ed4740b887868143aa8a64b9f4ce inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a618dd1729d8f46e2dd64095f891cea inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a5a618dd1729d8f46e2dd64095f891cea">getRegPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5a618dd1729d8f46e2dd64095f891cea inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get register pressure for the entire scheduling region before scheduling.  <a href="classllvm_1_1ScheduleDAGMILive.html#a5a618dd1729d8f46e2dd64095f891cea">More...</a><br /></td></tr>
<tr class="separator:a5a618dd1729d8f46e2dd64095f891cea inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a182e6f52457bd2fbe2644fd0157378bd inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a182e6f52457bd2fbe2644fd0157378bd">getRegionCriticalPSets</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a182e6f52457bd2fbe2644fd0157378bd inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec3a207144e92605c097cfddfc1ea1b4 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1PressureDiff.html">PressureDiff</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#aec3a207144e92605c097cfddfc1ea1b4">getPressureDiff</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:aec3a207144e92605c097cfddfc1ea1b4 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8c59327b93b35afc331f6eb12ba06af inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1PressureDiff.html">PressureDiff</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ab8c59327b93b35afc331f6eb12ba06af">getPressureDiff</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab8c59327b93b35afc331f6eb12ba06af inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c7721fcb12ebb55872b86d33e61e27 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a21c7721fcb12ebb55872b86d33e61e27">computeDFSResult</a> ()</td></tr>
<tr class="memdesc:a21c7721fcb12ebb55872b86d33e61e27 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute a DFSResult after DAG building is complete, and before any queue comparisons.  <a href="classllvm_1_1ScheduleDAGMILive.html#a21c7721fcb12ebb55872b86d33e61e27">More...</a><br /></td></tr>
<tr class="separator:a21c7721fcb12ebb55872b86d33e61e27 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af696814e69e3c546b43674d7aa93ade6 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#af696814e69e3c546b43674d7aa93ade6">getDFSResult</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af696814e69e3c546b43674d7aa93ade6 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a non-null DFS result if the scheduling strategy initialized it.  <a href="classllvm_1_1ScheduleDAGMILive.html#af696814e69e3c546b43674d7aa93ade6">More...</a><br /></td></tr>
<tr class="separator:af696814e69e3c546b43674d7aa93ade6 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c7ce62e487f36fae75e5e10db1f9c64 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a3c7ce62e487f36fae75e5e10db1f9c64">getScheduledTrees</a> ()</td></tr>
<tr class="separator:a3c7ce62e487f36fae75e5e10db1f9c64 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bb19d3e5b68421bc97c3c4b524e7888 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a7bb19d3e5b68421bc97c3c4b524e7888">computeCyclicCriticalPath</a> ()</td></tr>
<tr class="memdesc:a7bb19d3e5b68421bc97c3c4b524e7888 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the cyclic critical path through the DAG.  <a href="classllvm_1_1ScheduleDAGMILive.html#a7bb19d3e5b68421bc97c3c4b524e7888">More...</a><br /></td></tr>
<tr class="separator:a7bb19d3e5b68421bc97c3c4b524e7888 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add5e3e74f2db8e669b830ae35edc8c02 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#add5e3e74f2db8e669b830ae35edc8c02">dump</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:add5e3e74f2db8e669b830ae35edc8c02 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAGMI"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1ScheduleDAGMI')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></td></tr>
<tr class="memitem:a629982ca3ef5632e63f32b5682fde927 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a629982ca3ef5632e63f32b5682fde927">ScheduleDAGMI</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>, std::unique_ptr&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt; S, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a>)</td></tr>
<tr class="separator:a629982ca3ef5632e63f32b5682fde927 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a967aa1a22992b66fb06b83323ddccaa7 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a967aa1a22992b66fb06b83323ddccaa7">~ScheduleDAGMI</a> () override</td></tr>
<tr class="separator:a967aa1a22992b66fb06b83323ddccaa7 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75acfc66aaac7201dc55a66df9940a37 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a75acfc66aaac7201dc55a66df9940a37">doMBBSchedRegionsTopDown</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a75acfc66aaac7201dc55a66df9940a37 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this method returns true, handling of the scheduling regions themselves (in case of a scheduling boundary in MBB) will be done beginning with the topmost region of MBB.  <a href="classllvm_1_1ScheduleDAGMI.html#a75acfc66aaac7201dc55a66df9940a37">More...</a><br /></td></tr>
<tr class="separator:a75acfc66aaac7201dc55a66df9940a37 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b2159b44964103b2094330a543a416b inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a8b2159b44964103b2094330a543a416b">getLIS</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8b2159b44964103b2094330a543a416b inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2002164aea6fabe20598e0526746b1fa inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">addMutation</a> (std::unique_ptr&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> &gt; <a class="el" href="PPCVSXFMAMutate_8cpp.html#a11cb5628e531251532f100309802a146">Mutation</a>)</td></tr>
<tr class="memdesc:a2002164aea6fabe20598e0526746b1fa inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a postprocessing step to the DAG builder.  <a href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">More...</a><br /></td></tr>
<tr class="separator:a2002164aea6fabe20598e0526746b1fa inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bcc40c244c6a33d738b3e4f1d490ca3 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a5bcc40c244c6a33d738b3e4f1d490ca3">top</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5bcc40c244c6a33d738b3e4f1d490ca3 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70e4bd877aac0a63c10463277c9a52c5 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a70e4bd877aac0a63c10463277c9a52c5">bottom</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a70e4bd877aac0a63c10463277c9a52c5 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19c5e2b675721f465bc85a5f58e7c084 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a19c5e2b675721f465bc85a5f58e7c084">startBlock</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *bb) override</td></tr>
<tr class="memdesc:a19c5e2b675721f465bc85a5f58e7c084 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prepares to perform scheduling in the given block.  <a href="classllvm_1_1ScheduleDAGMI.html#a19c5e2b675721f465bc85a5f58e7c084">More...</a><br /></td></tr>
<tr class="separator:a19c5e2b675721f465bc85a5f58e7c084 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ca687b69b34efab1604af98db151cbf inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a9ca687b69b34efab1604af98db151cbf">finishBlock</a> () override</td></tr>
<tr class="memdesc:a9ca687b69b34efab1604af98db151cbf inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cleans up after scheduling in the given block.  <a href="classllvm_1_1ScheduleDAGMI.html#a9ca687b69b34efab1604af98db151cbf">More...</a><br /></td></tr>
<tr class="separator:a9ca687b69b34efab1604af98db151cbf inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2209b15a069023499cc665b373e67703 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a2209b15a069023499cc665b373e67703">moveInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertPos)</td></tr>
<tr class="memdesc:a2209b15a069023499cc665b373e67703 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change the position of an instruction within the basic block and update live ranges and region boundary iterators.  <a href="classllvm_1_1ScheduleDAGMI.html#a2209b15a069023499cc665b373e67703">More...</a><br /></td></tr>
<tr class="separator:a2209b15a069023499cc665b373e67703 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87100b77d9d1f05bdbd1465e9146fb6d inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a87100b77d9d1f05bdbd1465e9146fb6d">getNextClusterPred</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a87100b77d9d1f05bdbd1465e9146fb6d inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8a7d2f5a351f2a80d6bc781d32b1dae inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ae8a7d2f5a351f2a80d6bc781d32b1dae">getNextClusterSucc</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae8a7d2f5a351f2a80d6bc781d32b1dae inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8181ae26c7912b2ae6214be22c4f6cf5 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a8181ae26c7912b2ae6214be22c4f6cf5">viewGraph</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;Title) override</td></tr>
<tr class="memdesc:a8181ae26c7912b2ae6214be22c4f6cf5 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">viewGraph - Pop up a ghostview window with the reachable parts of the DAG rendered using 'dot'.  <a href="classllvm_1_1ScheduleDAGMI.html#a8181ae26c7912b2ae6214be22c4f6cf5">More...</a><br /></td></tr>
<tr class="separator:a8181ae26c7912b2ae6214be22c4f6cf5 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b7babb023cad0842f5a177e7abe3651 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a8b7babb023cad0842f5a177e7abe3651">viewGraph</a> () override</td></tr>
<tr class="memdesc:a8b7babb023cad0842f5a177e7abe3651 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Out-of-line implementation with no arguments is handy for gdb.  <a href="classllvm_1_1ScheduleDAGMI.html#a8b7babb023cad0842f5a177e7abe3651">More...</a><br /></td></tr>
<tr class="separator:a8b7babb023cad0842f5a177e7abe3651 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a5bcb745a3e78c329d1431608b1f51c25 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a5bcb745a3e78c329d1431608b1f51c25">ScheduleDAGInstrs</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *mli, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a>=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>)</td></tr>
<tr class="separator:a5bcb745a3e78c329d1431608b1f51c25 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55ec5f63fd13f77063e0fc05a722283a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a55ec5f63fd13f77063e0fc05a722283a">~ScheduleDAGInstrs</a> () override=default</td></tr>
<tr class="separator:a55ec5f63fd13f77063e0fc05a722283a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1284eca54a89002a4b67f4dfe490736b inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a1284eca54a89002a4b67f4dfe490736b">getSchedModel</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1284eca54a89002a4b67f4dfe490736b inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the machine model for instruction scheduling.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a1284eca54a89002a4b67f4dfe490736b">More...</a><br /></td></tr>
<tr class="separator:a1284eca54a89002a4b67f4dfe490736b inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d65454da09651202a0f6f39e84462a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af3d65454da09651202a0f6f39e84462a">getSchedClass</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af3d65454da09651202a0f6f39e84462a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resolves and cache a resolved scheduling class for an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>.  <a href="classllvm_1_1ScheduleDAGInstrs.html#af3d65454da09651202a0f6f39e84462a">More...</a><br /></td></tr>
<tr class="separator:af3d65454da09651202a0f6f39e84462a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab50b64c518a7455daf3e0bc87aee5514 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab50b64c518a7455daf3e0bc87aee5514 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an iterator to the top of the current scheduling region.  <a href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">More...</a><br /></td></tr>
<tr class="separator:ab50b64c518a7455daf3e0bc87aee5514 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21805259f54dab47c2b3da009216996a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a21805259f54dab47c2b3da009216996a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an iterator to the bottom of the current scheduling region.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">More...</a><br /></td></tr>
<tr class="separator:a21805259f54dab47c2b3da009216996a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c497ec4b863f7d59aa3678740331c8e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">newSUnit</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a6c497ec4b863f7d59aa3678740331c8e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates a new <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> and return a ptr to it.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">More...</a><br /></td></tr>
<tr class="separator:a6c497ec4b863f7d59aa3678740331c8e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab75cd37a7a0319d5a4c77189cca106ec inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab75cd37a7a0319d5a4c77189cca106ec">getSUnit</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab75cd37a7a0319d5a4c77189cca106ec inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an existing <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> for this MI, or nullptr.  <a href="classllvm_1_1ScheduleDAGInstrs.html#ab75cd37a7a0319d5a4c77189cca106ec">More...</a><br /></td></tr>
<tr class="separator:ab75cd37a7a0319d5a4c77189cca106ec inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc5a5c32ac78a99ee2633dbbeec20397 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">exitRegion</a> ()</td></tr>
<tr class="memdesc:abc5a5c32ac78a99ee2633dbbeec20397 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Called when the scheduler has finished scheduling the current region.  <a href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">More...</a><br /></td></tr>
<tr class="separator:abc5a5c32ac78a99ee2633dbbeec20397 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab580983de4f7b69ebcca992be9cb3223 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab580983de4f7b69ebcca992be9cb3223">buildSchedGraph</a> (<a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *AA, <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> *RPTracker=nullptr, <a class="el" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a> *PDiffs=nullptr, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=nullptr, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a96bb77f51ee973b0613bf5083144fa69">TrackLaneMasks</a>=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>)</td></tr>
<tr class="memdesc:ab580983de4f7b69ebcca992be9cb3223 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Builds SUnits for the current region.  <a href="classllvm_1_1ScheduleDAGInstrs.html#ab580983de4f7b69ebcca992be9cb3223">More...</a><br /></td></tr>
<tr class="separator:ab580983de4f7b69ebcca992be9cb3223 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8625c1e6c9bc82f2eaef39d3fff65a8 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae8625c1e6c9bc82f2eaef39d3fff65a8">addSchedBarrierDeps</a> ()</td></tr>
<tr class="memdesc:ae8625c1e6c9bc82f2eaef39d3fff65a8 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies from instructions in the current list of instructions being scheduled to scheduling barrier.  <a href="classllvm_1_1ScheduleDAGInstrs.html#ae8625c1e6c9bc82f2eaef39d3fff65a8">More...</a><br /></td></tr>
<tr class="separator:ae8625c1e6c9bc82f2eaef39d3fff65a8 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5f22315c4064579fca6cd88fb36ea5a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aa5f22315c4064579fca6cd88fb36ea5a">dumpNode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aa5f22315c4064579fca6cd88fb36ea5a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea2d4ef1e00ee834ab155abd18a560e4 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aea2d4ef1e00ee834ab155abd18a560e4">dump</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aea2d4ef1e00ee834ab155abd18a560e4 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb37cc24abd3ed381b0fd496351bd17 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#afbb37cc24abd3ed381b0fd496351bd17">getGraphNodeLabel</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:afbb37cc24abd3ed381b0fd496351bd17 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a label for a DAG node that points to an instruction.  <a href="classllvm_1_1ScheduleDAGInstrs.html#afbb37cc24abd3ed381b0fd496351bd17">More...</a><br /></td></tr>
<tr class="separator:afbb37cc24abd3ed381b0fd496351bd17 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f7a6c4d1be0ca66f44eb4aa499075a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a23f7a6c4d1be0ca66f44eb4aa499075a">getDAGName</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a23f7a6c4d1be0ca66f44eb4aa499075a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a label for the region of code covered by the DAG.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a23f7a6c4d1be0ca66f44eb4aa499075a">More...</a><br /></td></tr>
<tr class="separator:a23f7a6c4d1be0ca66f44eb4aa499075a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc06d4fb42d48a6ade1958f76334826 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a4dc06d4fb42d48a6ade1958f76334826">fixupKills</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB)</td></tr>
<tr class="memdesc:a4dc06d4fb42d48a6ade1958f76334826 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fixes register kill flags that scheduling has made invalid.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a4dc06d4fb42d48a6ade1958f76334826">More...</a><br /></td></tr>
<tr class="separator:a4dc06d4fb42d48a6ade1958f76334826 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac384df17605ecce542a6d2567c7f1ee0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac384df17605ecce542a6d2567c7f1ee0">canAddEdge</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *PredSU)</td></tr>
<tr class="memdesc:ac384df17605ecce542a6d2567c7f1ee0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if an edge can be added from PredSU to SuccSU without creating a cycle.  <a href="classllvm_1_1ScheduleDAGInstrs.html#ac384df17605ecce542a6d2567c7f1ee0">More...</a><br /></td></tr>
<tr class="separator:ac384df17605ecce542a6d2567c7f1ee0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86bfa4838cb7e42648615d27c94c8017 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a86bfa4838cb7e42648615d27c94c8017">addEdge</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;PredDep)</td></tr>
<tr class="memdesc:a86bfa4838cb7e42648615d27c94c8017 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a DAG edge to the given SU with the given predecessor dependence data.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a86bfa4838cb7e42648615d27c94c8017">More...</a><br /></td></tr>
<tr class="separator:a86bfa4838cb7e42648615d27c94c8017 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:ae2ebc23ff27164ec1d375d4bac6040de inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ae2ebc23ff27164ec1d375d4bac6040de">ScheduleDAG</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf)</td></tr>
<tr class="separator:ae2ebc23ff27164ec1d375d4bac6040de inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f40bf3808799abdd4411ba209215dc inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a40f40bf3808799abdd4411ba209215dc">~ScheduleDAG</a> ()</td></tr>
<tr class="separator:a40f40bf3808799abdd4411ba209215dc inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a20e10e20ded7655f844479a648aa0c66">clearDAG</a> ()</td></tr>
<tr class="memdesc:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the DAG state (between regions).  <a href="classllvm_1_1ScheduleDAG.html#a20e10e20ded7655f844479a648aa0c66">More...</a><br /></td></tr>
<tr class="separator:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9435502e1ea0e4e191f241086f20d989 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a9435502e1ea0e4e191f241086f20d989">getInstrDesc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9435502e1ea0e4e191f241086f20d989 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the <a class="el" href="classllvm_1_1MCInstrDesc.html" title="Describe properties that are true of each instruction in the target description file. ">MCInstrDesc</a> of this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>.  <a href="classllvm_1_1ScheduleDAG.html#a9435502e1ea0e4e191f241086f20d989">More...</a><br /></td></tr>
<tr class="separator:a9435502e1ea0e4e191f241086f20d989 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac464b0883162724583f0f124c8be8157 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ac464b0883162724583f0f124c8be8157">dumpNodeName</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac464b0883162724583f0f124c8be8157 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b6260d18a5776b03661e18ff930857b inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a8b6260d18a5776b03661e18ff930857b">addCustomGraphFeatures</a> (<a class="el" href="classllvm_1_1GraphWriter.html">GraphWriter</a>&lt; <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *&gt; &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8b6260d18a5776b03661e18ff930857b inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds custom features for a visualization of the <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a>.  <a href="classllvm_1_1ScheduleDAG.html#a8b6260d18a5776b03661e18ff930857b">More...</a><br /></td></tr>
<tr class="separator:a8b6260d18a5776b03661e18ff930857b inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ab464241184b77be167ff521aa2552e29">VerifyScheduledDAG</a> (<a class="el" href="classbool.html">bool</a> isBottomUp)</td></tr>
<tr class="memdesc:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verifies that all SUnits were scheduled and that their state is consistent.  <a href="classllvm_1_1ScheduleDAG.html#ab464241184b77be167ff521aa2552e29">More...</a><br /></td></tr>
<tr class="separator:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-types"></a>
Protected Types</h2></td></tr>
<tr class="memitem:abec99f440ac68fa7bf59a142fa6e8c7d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#abec99f440ac68fa7bf59a142fa6e8c7d">ScheduleRef</a> = <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;</td></tr>
<tr class="separator:abec99f440ac68fa7bf59a142fa6e8c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_types_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:toggleInherit('pro_types_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Protected Types inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a625c9894592d242121dd5eda62a11de3 inherit pro_types_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a625c9894592d242121dd5eda62a11de3">DbgValueVector</a> = std::vector&lt; std::pair&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &gt;</td></tr>
<tr class="separator:a625c9894592d242121dd5eda62a11de3 inherit pro_types_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:ab7703967e4547dc33bde51d360068021"><td class="memTemplParams" colspan="2">template&lt;typename Range &gt; </td></tr>
<tr class="memitem:ab7703967e4547dc33bde51d360068021"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#ab7703967e4547dc33bde51d360068021">getSchedulePressure</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> &amp;R, Range &amp;&amp;Schedule) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab7703967e4547dc33bde51d360068021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeb32a2045204d56bbf623bec5da25b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#abeb32a2045204d56bbf623bec5da25b3">getRegionPressure</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> Begin, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> End) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abeb32a2045204d56bbf623bec5da25b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae026fc83e46ea2999953bd2b728ea4c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#ae026fc83e46ea2999953bd2b728ea4c7">getRegionPressure</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> &amp;R) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae026fc83e46ea2999953bd2b728ea4c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f9d10fa98c86d22e17258c86701191a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a8f9d10fa98c86d22e17258c86701191a">setBestSchedule</a> (<a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> &amp;R, <a class="el" href="classllvm_1_1GCNIterativeScheduler.html#abec99f440ac68fa7bf59a142fa6e8c7d">ScheduleRef</a> Schedule, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> &amp;MaxRP=<a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a>())</td></tr>
<tr class="separator:a8f9d10fa98c86d22e17258c86701191a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ca74535c09b1424af0a32c4a5b9b1f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a51ca74535c09b1424af0a32c4a5b9b1f">scheduleBest</a> (<a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> &amp;R)</td></tr>
<tr class="separator:a51ca74535c09b1424af0a32c4a5b9b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7c58c4a38a2148e0a6eec44b8749bbb"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#af7c58c4a38a2148e0a6eec44b8749bbb">detachSchedule</a> (<a class="el" href="classllvm_1_1GCNIterativeScheduler.html#abec99f440ac68fa7bf59a142fa6e8c7d">ScheduleRef</a> Schedule) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af7c58c4a38a2148e0a6eec44b8749bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19e2ffc6c8269a09ca18d5255ec2345a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a19e2ffc6c8269a09ca18d5255ec2345a">sortRegionsByPressure</a> (<a class="el" href="classunsigned.html">unsigned</a> TargetOcc)</td></tr>
<tr class="separator:a19e2ffc6c8269a09ca18d5255ec2345a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad899858c4b90e464815c32a7f9c4bb26"><td class="memTemplParams" colspan="2">template&lt;typename Range &gt; </td></tr>
<tr class="memitem:ad899858c4b90e464815c32a7f9c4bb26"><td class="memTemplItemLeft" align="right" valign="top">void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#ad899858c4b90e464815c32a7f9c4bb26">scheduleRegion</a> (<a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> &amp;R, Range &amp;&amp;Schedule, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> &amp;MaxRP=<a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a>())</td></tr>
<tr class="separator:ad899858c4b90e464815c32a7f9c4bb26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd0550f564608fec7c5d7f25817ddef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a6fd0550f564608fec7c5d7f25817ddef">tryMaximizeOccupancy</a> (<a class="el" href="classunsigned.html">unsigned</a> TargetOcc=std::numeric_limits&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;::<a class="el" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">max</a>())</td></tr>
<tr class="separator:a6fd0550f564608fec7c5d7f25817ddef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d479174d357214e5ea495943b55fdd2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a9d479174d357214e5ea495943b55fdd2">scheduleLegacyMaxOccupancy</a> (<a class="el" href="classbool.html">bool</a> TryMaximizeOccupancy=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="separator:a9d479174d357214e5ea495943b55fdd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7d457cdee60c23701eca3d110a4862f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#ab7d457cdee60c23701eca3d110a4862f">scheduleMinReg</a> (<a class="el" href="classbool.html">bool</a> force=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>)</td></tr>
<tr class="separator:ab7d457cdee60c23701eca3d110a4862f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a424a74f8852d22b010e48f8f6d0c748d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a424a74f8852d22b010e48f8f6d0c748d">scheduleILP</a> (<a class="el" href="classbool.html">bool</a> TryMaximizeOccupancy=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="separator:a424a74f8852d22b010e48f8f6d0c748d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70f01da7bffd10dc0686e3ca4286eac8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a70f01da7bffd10dc0686e3ca4286eac8">printRegions</a> (<a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a70f01da7bffd10dc0686e3ca4286eac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e84e2872d922dee85f4511ac0326f64"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a6e84e2872d922dee85f4511ac0326f64">printSchedResult</a> (<a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> *R, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> &amp;RP) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6e84e2872d922dee85f4511ac0326f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cb97aff651ff2a97a061183a62dfc01"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a0cb97aff651ff2a97a061183a62dfc01">printSchedRP</a> (<a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> &amp;Before, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> &amp;After) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0cb97aff651ff2a97a061183a62dfc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ScheduleDAGMILive"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classllvm_1_1ScheduleDAGMILive')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></td></tr>
<tr class="memitem:a4be5ffcd4f76d433cc753be146a872b7 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a4be5ffcd4f76d433cc753be146a872b7">buildDAGWithRegPressure</a> ()</td></tr>
<tr class="memdesc:a4be5ffcd4f76d433cc753be146a872b7 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Call <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab580983de4f7b69ebcca992be9cb3223" title="Builds SUnits for the current region. ">ScheduleDAGInstrs::buildSchedGraph</a> with register pressure tracking enabled.  <a href="classllvm_1_1ScheduleDAGMILive.html#a4be5ffcd4f76d433cc753be146a872b7">More...</a><br /></td></tr>
<tr class="separator:a4be5ffcd4f76d433cc753be146a872b7 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfcce94ec7bd0a6fe31431159d827150 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#adfcce94ec7bd0a6fe31431159d827150">initQueues</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&gt; TopRoots, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&gt; BotRoots)</td></tr>
<tr class="memdesc:adfcce94ec7bd0a6fe31431159d827150 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release ExitSU predecessors and setup scheduler queues.  <a href="classllvm_1_1ScheduleDAGMILive.html#adfcce94ec7bd0a6fe31431159d827150">More...</a><br /></td></tr>
<tr class="separator:adfcce94ec7bd0a6fe31431159d827150 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04a2c04f918397dbac27a79e58807136 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a04a2c04f918397dbac27a79e58807136">scheduleMI</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> IsTopNode)</td></tr>
<tr class="memdesc:a04a2c04f918397dbac27a79e58807136 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Move an instruction and update register pressure.  <a href="classllvm_1_1ScheduleDAGMILive.html#a04a2c04f918397dbac27a79e58807136">More...</a><br /></td></tr>
<tr class="separator:a04a2c04f918397dbac27a79e58807136 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86daf2b1fb72fdd9a8785a4042ac1457 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a86daf2b1fb72fdd9a8785a4042ac1457">initRegPressure</a> ()</td></tr>
<tr class="separator:a86daf2b1fb72fdd9a8785a4042ac1457 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b9bb9bd4b3922f0b8704eec7287b914 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a3b9bb9bd4b3922f0b8704eec7287b914">updatePressureDiffs</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1RegisterMaskPair.html">RegisterMaskPair</a> &gt; LiveUses)</td></tr>
<tr class="memdesc:a3b9bb9bd4b3922f0b8704eec7287b914 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update the <a class="el" href="classllvm_1_1PressureDiff.html" title="List of PressureChanges in order of increasing, unique PSetID. ">PressureDiff</a> array for liveness after scheduling this instruction.  <a href="classllvm_1_1ScheduleDAGMILive.html#a3b9bb9bd4b3922f0b8704eec7287b914">More...</a><br /></td></tr>
<tr class="separator:a3b9bb9bd4b3922f0b8704eec7287b914 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a556d08e5789e4c99bb9c24aa4e226f9b inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a556d08e5789e4c99bb9c24aa4e226f9b">updateScheduledPressure</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;NewMaxPressure)</td></tr>
<tr class="separator:a556d08e5789e4c99bb9c24aa4e226f9b inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a920652e64042f72e913f81f9660b4f2f inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a920652e64042f72e913f81f9660b4f2f">collectVRegUses</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU)</td></tr>
<tr class="separator:a920652e64042f72e913f81f9660b4f2f inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ScheduleDAGMI"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classllvm_1_1ScheduleDAGMI')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></td></tr>
<tr class="memitem:a0f5aea0b37a8ee856681544e5b97326d inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0f5aea0b37a8ee856681544e5b97326d">postprocessDAG</a> ()</td></tr>
<tr class="memdesc:a0f5aea0b37a8ee856681544e5b97326d inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Apply each <a class="el" href="classllvm_1_1ScheduleDAGMutation.html" title="Mutate the DAG as a postpass after normal DAG building. ">ScheduleDAGMutation</a> step in order.  <a href="classllvm_1_1ScheduleDAGMI.html#a0f5aea0b37a8ee856681544e5b97326d">More...</a><br /></td></tr>
<tr class="separator:a0f5aea0b37a8ee856681544e5b97326d inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accf0cd8a0d09ed7179d7f2265cdc66fb inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#accf0cd8a0d09ed7179d7f2265cdc66fb">initQueues</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&gt; TopRoots, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&gt; BotRoots)</td></tr>
<tr class="memdesc:accf0cd8a0d09ed7179d7f2265cdc66fb inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release ExitSU predecessors and setup scheduler queues.  <a href="classllvm_1_1ScheduleDAGMI.html#accf0cd8a0d09ed7179d7f2265cdc66fb">More...</a><br /></td></tr>
<tr class="separator:accf0cd8a0d09ed7179d7f2265cdc66fb inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfdd9a95217810c69b2557060a130318 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#abfdd9a95217810c69b2557060a130318">updateQueues</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> IsTopNode)</td></tr>
<tr class="memdesc:abfdd9a95217810c69b2557060a130318 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update scheduler DAG and queues after scheduling an instruction.  <a href="classllvm_1_1ScheduleDAGMI.html#abfdd9a95217810c69b2557060a130318">More...</a><br /></td></tr>
<tr class="separator:abfdd9a95217810c69b2557060a130318 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2dafe98c88d43b256622413886e2152 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ac2dafe98c88d43b256622413886e2152">placeDebugValues</a> ()</td></tr>
<tr class="memdesc:ac2dafe98c88d43b256622413886e2152 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reinsert debug_values recorded in <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf" title="Remember instruction that precedes DBG_VALUE. ">ScheduleDAGInstrs::DbgValues</a>.  <a href="classllvm_1_1ScheduleDAGMI.html#ac2dafe98c88d43b256622413886e2152">More...</a><br /></td></tr>
<tr class="separator:ac2dafe98c88d43b256622413886e2152 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b02e76c87211e7084ec17f18a2d16f inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a01b02e76c87211e7084ec17f18a2d16f">dumpSchedule</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a01b02e76c87211e7084ec17f18a2d16f inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">dump the scheduled Sequence.  <a href="classllvm_1_1ScheduleDAGMI.html#a01b02e76c87211e7084ec17f18a2d16f">More...</a><br /></td></tr>
<tr class="separator:a01b02e76c87211e7084ec17f18a2d16f inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a569fc4139bec0217794e9f830d6ba852 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a569fc4139bec0217794e9f830d6ba852">checkSchedLimit</a> ()</td></tr>
<tr class="separator:a569fc4139bec0217794e9f830d6ba852 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad72492bf4273ed58b58a19028ca1b88e inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ad72492bf4273ed58b58a19028ca1b88e">findRootsAndBiasEdges</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&gt; &amp;TopRoots, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&gt; &amp;BotRoots)</td></tr>
<tr class="separator:ad72492bf4273ed58b58a19028ca1b88e inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ffd918ef80c711049758b2064e15c4 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a90ffd918ef80c711049758b2064e15c4">releaseSucc</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1SDep.html">SDep</a> *SuccEdge)</td></tr>
<tr class="memdesc:a90ffd918ef80c711049758b2064e15c4 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">ReleaseSucc - Decrement the NumPredsLeft count of a successor.  <a href="classllvm_1_1ScheduleDAGMI.html#a90ffd918ef80c711049758b2064e15c4">More...</a><br /></td></tr>
<tr class="separator:a90ffd918ef80c711049758b2064e15c4 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf56d667066b39177a3c0f134d759d98 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#acf56d667066b39177a3c0f134d759d98">releaseSuccessors</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="memdesc:acf56d667066b39177a3c0f134d759d98 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">releaseSuccessors - Call releaseSucc on each of SU's successors.  <a href="classllvm_1_1ScheduleDAGMI.html#acf56d667066b39177a3c0f134d759d98">More...</a><br /></td></tr>
<tr class="separator:acf56d667066b39177a3c0f134d759d98 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c51776d4e512a7f24d5b5d601c31016 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a1c51776d4e512a7f24d5b5d601c31016">releasePred</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1SDep.html">SDep</a> *PredEdge)</td></tr>
<tr class="memdesc:a1c51776d4e512a7f24d5b5d601c31016 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">ReleasePred - Decrement the NumSuccsLeft count of a predecessor.  <a href="classllvm_1_1ScheduleDAGMI.html#a1c51776d4e512a7f24d5b5d601c31016">More...</a><br /></td></tr>
<tr class="separator:a1c51776d4e512a7f24d5b5d601c31016 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25f9975b56fe38f7a8bb4d10b7f6f5ea inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a25f9975b56fe38f7a8bb4d10b7f6f5ea">releasePredecessors</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="memdesc:a25f9975b56fe38f7a8bb4d10b7f6f5ea inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">releasePredecessors - Call releasePred on each of SU's predecessors.  <a href="classllvm_1_1ScheduleDAGMI.html#a25f9975b56fe38f7a8bb4d10b7f6f5ea">More...</a><br /></td></tr>
<tr class="separator:a25f9975b56fe38f7a8bb4d10b7f6f5ea inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a2e28b826aaa73d2dacf89ba8f8c775d1 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2e28b826aaa73d2dacf89ba8f8c775d1">reduceHugeMemNodeMaps</a> (<a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;<a class="el" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a>, <a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;loads, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a2e28b826aaa73d2dacf89ba8f8c775d1 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reduces maps in FIFO order, by N SUs.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a2e28b826aaa73d2dacf89ba8f8c775d1">More...</a><br /></td></tr>
<tr class="separator:a2e28b826aaa73d2dacf89ba8f8c775d1 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee33e06ea8865a2fb2bf229325c07194 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aee33e06ea8865a2fb2bf229325c07194">addChainDependency</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SUa, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SUb, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>=0)</td></tr>
<tr class="memdesc:aee33e06ea8865a2fb2bf229325c07194 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds a chain edge between SUa and SUb, but only if both <a class="el" href="classllvm_1_1AAResults.html">AAResults</a> and <a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information. ">Target</a> fail to deny the dependency.  <a href="classllvm_1_1ScheduleDAGInstrs.html#aee33e06ea8865a2fb2bf229325c07194">More...</a><br /></td></tr>
<tr class="separator:aee33e06ea8865a2fb2bf229325c07194 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48e69d6ef017966f2a55dbf4d1d0b193 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">addChainDependencies</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a8e1e9d0b1c64c405c0e99288f9225bd5">SUList</a> &amp;SUs, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>)</td></tr>
<tr class="memdesc:a48e69d6ef017966f2a55dbf4d1d0b193 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies as needed from all SUs in list to SU.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">More...</a><br /></td></tr>
<tr class="separator:a48e69d6ef017966f2a55dbf4d1d0b193 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe11e438e3ecc0381047e0e01958fea0 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#afe11e438e3ecc0381047e0e01958fea0">addChainDependencies</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;Val2SUsMap)</td></tr>
<tr class="memdesc:afe11e438e3ecc0381047e0e01958fea0 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies as needed from all SUs in map, to SU.  <a href="classllvm_1_1ScheduleDAGInstrs.html#afe11e438e3ecc0381047e0e01958fea0">More...</a><br /></td></tr>
<tr class="separator:afe11e438e3ecc0381047e0e01958fea0 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14962363da4c4a48ad6646cb05f49b77 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a14962363da4c4a48ad6646cb05f49b77">addChainDependencies</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;Val2SUsMap, <a class="el" href="namespacellvm.html#aee5ce376091dcd04eaaf3fe13a3f3e77">ValueType</a> V)</td></tr>
<tr class="memdesc:a14962363da4c4a48ad6646cb05f49b77 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies as needed to SU, from all SUs mapped to V.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a14962363da4c4a48ad6646cb05f49b77">More...</a><br /></td></tr>
<tr class="separator:a14962363da4c4a48ad6646cb05f49b77 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cfd9da0e5724aa91bf1767dc1e2515e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2cfd9da0e5724aa91bf1767dc1e2515e">addBarrierChain</a> (<a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;map)</td></tr>
<tr class="memdesc:a2cfd9da0e5724aa91bf1767dc1e2515e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds barrier chain edges from all SUs in map, and then clear the map.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a2cfd9da0e5724aa91bf1767dc1e2515e">More...</a><br /></td></tr>
<tr class="separator:a2cfd9da0e5724aa91bf1767dc1e2515e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac483efdc6c5ab7a20f776b77f986b6cf inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac483efdc6c5ab7a20f776b77f986b6cf">insertBarrierChain</a> (<a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;map)</td></tr>
<tr class="memdesc:ac483efdc6c5ab7a20f776b77f986b6cf inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inserts a barrier chain in a huge region, far below current SU.  <a href="classllvm_1_1ScheduleDAGInstrs.html#ac483efdc6c5ab7a20f776b77f986b6cf">More...</a><br /></td></tr>
<tr class="separator:ac483efdc6c5ab7a20f776b77f986b6cf inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a705a0975de8335b0b6bdbbae165e8f5c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a705a0975de8335b0b6bdbbae165e8f5c">initSUnits</a> ()</td></tr>
<tr class="memdesc:a705a0975de8335b0b6bdbbae165e8f5c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> for each real instruction, numbered in top-down topological order.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a705a0975de8335b0b6bdbbae165e8f5c">More...</a><br /></td></tr>
<tr class="separator:a705a0975de8335b0b6bdbbae165e8f5c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56fbc3f460289602ce8a51538ebc1e26 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a56fbc3f460289602ce8a51538ebc1e26">addPhysRegDataDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> OperIdx)</td></tr>
<tr class="memdesc:a56fbc3f460289602ce8a51538ebc1e26 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">MO is an operand of SU's instruction that defines a physical register.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a56fbc3f460289602ce8a51538ebc1e26">More...</a><br /></td></tr>
<tr class="separator:a56fbc3f460289602ce8a51538ebc1e26 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9425c046cf742bfbb9ebb96466d8e5 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2e9425c046cf742bfbb9ebb96466d8e5">addPhysRegDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> OperIdx)</td></tr>
<tr class="memdesc:a2e9425c046cf742bfbb9ebb96466d8e5 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds register dependencies (data, anti, and output) from this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> to following instructions in the same scheduling region that depend the physical register referenced at OperIdx.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a2e9425c046cf742bfbb9ebb96466d8e5">More...</a><br /></td></tr>
<tr class="separator:a2e9425c046cf742bfbb9ebb96466d8e5 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10acc9310a21d9a8191d3d84916bdffb inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a10acc9310a21d9a8191d3d84916bdffb">addVRegDefDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> OperIdx)</td></tr>
<tr class="memdesc:a10acc9310a21d9a8191d3d84916bdffb inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds register output and data dependencies from this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> to instructions that occur later in the same scheduling region if they read from or write to the virtual register defined at OperIdx.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a10acc9310a21d9a8191d3d84916bdffb">More...</a><br /></td></tr>
<tr class="separator:a10acc9310a21d9a8191d3d84916bdffb inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f958ee7dc9902af4093fe8fabbabd6e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a0f958ee7dc9902af4093fe8fabbabd6e">addVRegUseDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> OperIdx)</td></tr>
<tr class="memdesc:a0f958ee7dc9902af4093fe8fabbabd6e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds a register data dependency if the instruction that defines the virtual register used at OperIdx is mapped to an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a0f958ee7dc9902af4093fe8fabbabd6e">More...</a><br /></td></tr>
<tr class="separator:a0f958ee7dc9902af4093fe8fabbabd6e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a475b43d10303c51937b0fed0969c79a2 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a475b43d10303c51937b0fed0969c79a2">startBlockForKills</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>)</td></tr>
<tr class="memdesc:a475b43d10303c51937b0fed0969c79a2 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes register live-range state for updating kills.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a475b43d10303c51937b0fed0969c79a2">More...</a><br /></td></tr>
<tr class="separator:a475b43d10303c51937b0fed0969c79a2 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b32dc9d14c3f004ff2e7001929fba45 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6b32dc9d14c3f004ff2e7001929fba45">toggleKillFlag</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)</td></tr>
<tr class="memdesc:a6b32dc9d14c3f004ff2e7001929fba45 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Toggles a register operand kill flag.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a6b32dc9d14c3f004ff2e7001929fba45">More...</a><br /></td></tr>
<tr class="separator:a6b32dc9d14c3f004ff2e7001929fba45 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a643ff7dd8c287dd58e75cbe79556e74c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a643ff7dd8c287dd58e75cbe79556e74c">getLaneMaskForMO</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a643ff7dd8c287dd58e75cbe79556e74c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a mask for which lanes get read/written by the given (register) machine operand.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a643ff7dd8c287dd58e75cbe79556e74c">More...</a><br /></td></tr>
<tr class="separator:a643ff7dd8c287dd58e75cbe79556e74c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8c24d6929051d24b35af1ef0550e54 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#afb8c24d6929051d24b35af1ef0550e54">deadDefHasNoUse</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)</td></tr>
<tr class="memdesc:afb8c24d6929051d24b35af1ef0550e54 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the def register in <code>MO</code> has no uses.  <a href="classllvm_1_1ScheduleDAGInstrs.html#afb8c24d6929051d24b35af1ef0550e54">More...</a><br /></td></tr>
<tr class="separator:afb8c24d6929051d24b35af1ef0550e54 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:a917f4d40ed0bbdaf4ab50e5df4de067b inherit pro_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a917f4d40ed0bbdaf4ab50e5df4de067b">dumpNodeAll</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a917f4d40ed0bbdaf4ab50e5df4de067b inherit pro_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a06dac9854e08794893d4ee5238929c21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SpecificBumpPtrAllocator.html">SpecificBumpPtrAllocator</a>&lt; <a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a06dac9854e08794893d4ee5238929c21">Alloc</a></td></tr>
<tr class="separator:a06dac9854e08794893d4ee5238929c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a420cc28ee66403c57d35de57e0d5b6"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a2a420cc28ee66403c57d35de57e0d5b6">Regions</a></td></tr>
<tr class="separator:a2a420cc28ee66403c57d35de57e0d5b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c1486e176ff1b7209c9647bb7b2ff0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a5c1486e176ff1b7209c9647bb7b2ff0d">Context</a></td></tr>
<tr class="separator:a5c1486e176ff1b7209c9647bb7b2ff0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adee265df6741b5fdd6f8729d32853ad7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a8f50e93e5644e2551f440ae6efd60014">StrategyKind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#adee265df6741b5fdd6f8729d32853ad7">Strategy</a></td></tr>
<tr class="separator:adee265df6741b5fdd6f8729d32853ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b98b84a6cc834ba657c411f1ae53d10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1GCNUpwardRPTracker.html">GCNUpwardRPTracker</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a4b98b84a6cc834ba657c411f1ae53d10">UPTracker</a></td></tr>
<tr class="separator:a4b98b84a6cc834ba657c411f1ae53d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1ScheduleDAGMILive"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classllvm_1_1ScheduleDAGMILive')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></td></tr>
<tr class="memitem:a9539744d7a0c1681540a64e935b671dd inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a9539744d7a0c1681540a64e935b671dd">RegClassInfo</a></td></tr>
<tr class="separator:a9539744d7a0c1681540a64e935b671dd inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3000d2b281b2c4c46c1afb89e060ce04 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a3000d2b281b2c4c46c1afb89e060ce04">DFSResult</a> = nullptr</td></tr>
<tr class="memdesc:a3000d2b281b2c4c46c1afb89e060ce04 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Information about DAG subtrees.  <a href="classllvm_1_1ScheduleDAGMILive.html#a3000d2b281b2c4c46c1afb89e060ce04">More...</a><br /></td></tr>
<tr class="separator:a3000d2b281b2c4c46c1afb89e060ce04 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaa92f00c361a14dd3da3992078894f1 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#aeaa92f00c361a14dd3da3992078894f1">ScheduledTrees</a></td></tr>
<tr class="separator:aeaa92f00c361a14dd3da3992078894f1 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8d156802e79e1d8f76dadc3e5d265b5 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ae8d156802e79e1d8f76dadc3e5d265b5">LiveRegionEnd</a></td></tr>
<tr class="separator:ae8d156802e79e1d8f76dadc3e5d265b5 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a173db28fde5f079ed3dce74bb078551e inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a34919de8ce05859d1192c6091a607610">VReg2SUnitMultiMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a173db28fde5f079ed3dce74bb078551e">VRegUses</a></td></tr>
<tr class="memdesc:a173db28fde5f079ed3dce74bb078551e inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maps vregs to the SUnits of their uses in the current scheduling region.  <a href="classllvm_1_1ScheduleDAGMILive.html#a173db28fde5f079ed3dce74bb078551e">More...</a><br /></td></tr>
<tr class="separator:a173db28fde5f079ed3dce74bb078551e inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6326ec771a59a9d13a860922f9e21b6c inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a6326ec771a59a9d13a860922f9e21b6c">SUPressureDiffs</a></td></tr>
<tr class="separator:a6326ec771a59a9d13a860922f9e21b6c inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac46dc81cc2feaf48751834a3dd13e33a inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ac46dc81cc2feaf48751834a3dd13e33a">ShouldTrackPressure</a> = <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a></td></tr>
<tr class="memdesc:ac46dc81cc2feaf48751834a3dd13e33a inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers. ">Register</a> pressure in this region computed by initRegPressure.  <a href="classllvm_1_1ScheduleDAGMILive.html#ac46dc81cc2feaf48751834a3dd13e33a">More...</a><br /></td></tr>
<tr class="separator:ac46dc81cc2feaf48751834a3dd13e33a inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dfceb23c208cc886dcd2a82dab9d5c2 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a3dfceb23c208cc886dcd2a82dab9d5c2">ShouldTrackLaneMasks</a> = <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a></td></tr>
<tr class="separator:a3dfceb23c208cc886dcd2a82dab9d5c2 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d03740fbd63d159d9f7432bfb3de72 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#af2d03740fbd63d159d9f7432bfb3de72">RegPressure</a></td></tr>
<tr class="separator:af2d03740fbd63d159d9f7432bfb3de72 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd3a9c68e31ad35d6468f200facdd0e3 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#abd3a9c68e31ad35d6468f200facdd0e3">RPTracker</a></td></tr>
<tr class="separator:abd3a9c68e31ad35d6468f200facdd0e3 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d37514645e531a608da1d7292057886 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a4d37514645e531a608da1d7292057886">RegionCriticalPSets</a></td></tr>
<tr class="memdesc:a4d37514645e531a608da1d7292057886 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of pressure sets that exceed the target's pressure limit before scheduling, listed in increasing set ID order.  <a href="classllvm_1_1ScheduleDAGMILive.html#a4d37514645e531a608da1d7292057886">More...</a><br /></td></tr>
<tr class="separator:a4d37514645e531a608da1d7292057886 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5910374e4846726fd055b303893720c0 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a5910374e4846726fd055b303893720c0">TopPressure</a></td></tr>
<tr class="memdesc:a5910374e4846726fd055b303893720c0 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">The top of the unscheduled zone.  <a href="classllvm_1_1ScheduleDAGMILive.html#a5910374e4846726fd055b303893720c0">More...</a><br /></td></tr>
<tr class="separator:a5910374e4846726fd055b303893720c0 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7781c87ae9e210811389a826d7d4835 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#af7781c87ae9e210811389a826d7d4835">TopRPTracker</a></td></tr>
<tr class="separator:af7781c87ae9e210811389a826d7d4835 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a842d507c07056303d6aef3eb5acfe2b2 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a842d507c07056303d6aef3eb5acfe2b2">BotPressure</a></td></tr>
<tr class="memdesc:a842d507c07056303d6aef3eb5acfe2b2 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">The bottom of the unscheduled zone.  <a href="classllvm_1_1ScheduleDAGMILive.html#a842d507c07056303d6aef3eb5acfe2b2">More...</a><br /></td></tr>
<tr class="separator:a842d507c07056303d6aef3eb5acfe2b2 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a461ba62db23baf1682449292b89e4fe1 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a461ba62db23baf1682449292b89e4fe1">BotRPTracker</a></td></tr>
<tr class="separator:a461ba62db23baf1682449292b89e4fe1 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57a609e622ec6c168d03da1abbae9b80 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a57a609e622ec6c168d03da1abbae9b80">DisconnectedComponentsRenamed</a> = <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a></td></tr>
<tr class="memdesc:a57a609e622ec6c168d03da1abbae9b80 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if disconnected subregister components are already renamed.  <a href="classllvm_1_1ScheduleDAGMILive.html#a57a609e622ec6c168d03da1abbae9b80">More...</a><br /></td></tr>
<tr class="separator:a57a609e622ec6c168d03da1abbae9b80 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1ScheduleDAGMI"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classllvm_1_1ScheduleDAGMI')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></td></tr>
<tr class="memitem:ad105300ffe3057a25a80af18ba1ce01b inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#ac90ac8b51451918499fc89d1d7add259">AliasAnalysis</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ad105300ffe3057a25a80af18ba1ce01b">AA</a></td></tr>
<tr class="separator:ad105300ffe3057a25a80af18ba1ce01b inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d67b1cafa36e90d7060d1da84907885 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">LIS</a></td></tr>
<tr class="separator:a9d67b1cafa36e90d7060d1da84907885 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0318c90d99b85c47bc82d9e0844462f6 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top">std::unique_ptr&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">SchedImpl</a></td></tr>
<tr class="separator:a0318c90d99b85c47bc82d9e0844462f6 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed362d97300c9cd91f179f9c6c31c9ac inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::unique_ptr&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#aed362d97300c9cd91f179f9c6c31c9ac">Mutations</a></td></tr>
<tr class="memdesc:aed362d97300c9cd91f179f9c6c31c9ac inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ordered list of DAG postprocessing steps.  <a href="classllvm_1_1ScheduleDAGMI.html#aed362d97300c9cd91f179f9c6c31c9ac">More...</a><br /></td></tr>
<tr class="separator:aed362d97300c9cd91f179f9c6c31c9ac inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8abe1b0d869087bd0c14a6637356dc0 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">CurrentTop</a></td></tr>
<tr class="memdesc:ac8abe1b0d869087bd0c14a6637356dc0 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">The top of the unscheduled zone.  <a href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">More...</a><br /></td></tr>
<tr class="separator:ac8abe1b0d869087bd0c14a6637356dc0 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7435e842606f5db4bca092e5829befc6 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">CurrentBottom</a></td></tr>
<tr class="memdesc:a7435e842606f5db4bca092e5829befc6 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">The bottom of the unscheduled zone.  <a href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">More...</a><br /></td></tr>
<tr class="separator:a7435e842606f5db4bca092e5829befc6 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33503949e135cad03fa91fde0c005649 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a33503949e135cad03fa91fde0c005649">NextClusterPred</a> = nullptr</td></tr>
<tr class="memdesc:a33503949e135cad03fa91fde0c005649 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Record.html">Record</a> the next node in a scheduled cluster.  <a href="classllvm_1_1ScheduleDAGMI.html#a33503949e135cad03fa91fde0c005649">More...</a><br /></td></tr>
<tr class="separator:a33503949e135cad03fa91fde0c005649 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aa5cb48ee16ded1b263483026d08894 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a2aa5cb48ee16ded1b263483026d08894">NextClusterSucc</a> = nullptr</td></tr>
<tr class="separator:a2aa5cb48ee16ded1b263483026d08894 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3409bf0565e4e88ee547cd3f3c9b49bf inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a3409bf0565e4e88ee547cd3f3c9b49bf">NumInstrsScheduled</a> = 0</td></tr>
<tr class="memdesc:a3409bf0565e4e88ee547cd3f3c9b49bf inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of instructions scheduled so far.  <a href="classllvm_1_1ScheduleDAGMI.html#a3409bf0565e4e88ee547cd3f3c9b49bf">More...</a><br /></td></tr>
<tr class="separator:a3409bf0565e4e88ee547cd3f3c9b49bf inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:ad2b3e1939f6f39819ad55c714deefad6 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ad2b3e1939f6f39819ad55c714deefad6">MLI</a></td></tr>
<tr class="separator:ad2b3e1939f6f39819ad55c714deefad6 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2cd9b498508774a2da120d08b8d67cc inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af2cd9b498508774a2da120d08b8d67cc">MFI</a></td></tr>
<tr class="separator:af2cd9b498508774a2da120d08b8d67cc inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb11b650b88a61630eba2a1b2eaa6fd0 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a></td></tr>
<tr class="memdesc:abb11b650b88a61630eba2a1b2eaa6fd0 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes. ">TargetSchedModel</a> provides an interface to the machine model.  <a href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">More...</a><br /></td></tr>
<tr class="separator:abb11b650b88a61630eba2a1b2eaa6fd0 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf7cb9b8e5dda7b42273e79048f1b8b3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a></td></tr>
<tr class="memdesc:adf7cb9b8e5dda7b42273e79048f1b8b3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the DAG builder should remove kill flags (in preparation for rescheduling).  <a href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">More...</a><br /></td></tr>
<tr class="separator:adf7cb9b8e5dda7b42273e79048f1b8b3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ad332011e2040d133de24f33cf3f4cd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">CanHandleTerminators</a> = <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a></td></tr>
<tr class="memdesc:a2ad332011e2040d133de24f33cf3f4cd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The standard DAG builder does not normally include terminators as DAG nodes because it does not create the necessary dependencies to prevent reordering.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">More...</a><br /></td></tr>
<tr class="separator:a2ad332011e2040d133de24f33cf3f4cd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96bb77f51ee973b0613bf5083144fa69 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a96bb77f51ee973b0613bf5083144fa69">TrackLaneMasks</a> = <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a></td></tr>
<tr class="memdesc:a96bb77f51ee973b0613bf5083144fa69 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether lane masks should get tracked.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a96bb77f51ee973b0613bf5083144fa69">More...</a><br /></td></tr>
<tr class="separator:a96bb77f51ee973b0613bf5083144fa69 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a254403f7804208ade3cb68086201cb7a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a></td></tr>
<tr class="memdesc:a254403f7804208ade3cb68086201cb7a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The block in which to insert instructions.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">More...</a><br /></td></tr>
<tr class="separator:a254403f7804208ade3cb68086201cb7a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81ad8ece7681af658742f6d4e2fcfb1 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a></td></tr>
<tr class="memdesc:ae81ad8ece7681af658742f6d4e2fcfb1 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The beginning of the range to be scheduled.  <a href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">More...</a><br /></td></tr>
<tr class="separator:ae81ad8ece7681af658742f6d4e2fcfb1 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f74b283acf0dfb537bc387e49344f04 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a></td></tr>
<tr class="memdesc:a3f74b283acf0dfb537bc387e49344f04 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The end of the range to be scheduled.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">More...</a><br /></td></tr>
<tr class="separator:a3f74b283acf0dfb537bc387e49344f04 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c8be2ff5fd8eab8091e6ffa40ded8d inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">NumRegionInstrs</a></td></tr>
<tr class="memdesc:af1c8be2ff5fd8eab8091e6ffa40ded8d inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instructions in this region (distance(RegionBegin, RegionEnd)).  <a href="classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">More...</a><br /></td></tr>
<tr class="separator:af1c8be2ff5fd8eab8091e6ffa40ded8d inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a077eef2c61ca462db1800cc506092d38 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a></td></tr>
<tr class="memdesc:a077eef2c61ca462db1800cc506092d38 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">After calling BuildSchedGraph, each machine instruction in the current scheduling region is mapped to an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">More...</a><br /></td></tr>
<tr class="separator:a077eef2c61ca462db1800cc506092d38 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae384109023f32441ff89f13b79be6b89 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a2aacb3f08042d5d9c36ffcfed3f6b1c3">Reg2SUnitsMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a></td></tr>
<tr class="memdesc:ae384109023f32441ff89f13b79be6b89 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defs, Uses - Remember where defs and uses of each register are as we iterate upward through the instructions.  <a href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">More...</a><br /></td></tr>
<tr class="separator:ae384109023f32441ff89f13b79be6b89 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b2bf4940e563082d1d2bf8a9e5521f inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a2aacb3f08042d5d9c36ffcfed3f6b1c3">Reg2SUnitsMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a></td></tr>
<tr class="separator:af0b2bf4940e563082d1d2bf8a9e5521f inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae8addb45cc64764371ace084b48dc51 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a34919de8ce05859d1192c6091a607610">VReg2SUnitMultiMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aae8addb45cc64764371ace084b48dc51">CurrentVRegDefs</a></td></tr>
<tr class="memdesc:aae8addb45cc64764371ace084b48dc51 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tracks the last instruction(s) in this region defining each virtual register.  <a href="classllvm_1_1ScheduleDAGInstrs.html#aae8addb45cc64764371ace084b48dc51">More...</a><br /></td></tr>
<tr class="separator:aae8addb45cc64764371ace084b48dc51 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a417ece2bf0f001181401c6c6b210194a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a80997505440db4d4bb38ef59f5187415">VReg2SUnitOperIdxMultiMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a417ece2bf0f001181401c6c6b210194a">CurrentVRegUses</a></td></tr>
<tr class="memdesc:a417ece2bf0f001181401c6c6b210194a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tracks the last instructions in this region using each virtual register.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a417ece2bf0f001181401c6c6b210194a">More...</a><br /></td></tr>
<tr class="separator:a417ece2bf0f001181401c6c6b210194a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc0d83b64990b090c9205e27b5e86b31 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abc0d83b64990b090c9205e27b5e86b31">AAForDep</a> = nullptr</td></tr>
<tr class="separator:abc0d83b64990b090c9205e27b5e86b31 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a948f446009b83c0bca40324131e27868 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a948f446009b83c0bca40324131e27868">BarrierChain</a> = nullptr</td></tr>
<tr class="memdesc:a948f446009b83c0bca40324131e27868 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remember a generic side-effecting instruction as we proceed.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a948f446009b83c0bca40324131e27868">More...</a><br /></td></tr>
<tr class="separator:a948f446009b83c0bca40324131e27868 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad4b383d6bf0b66dd1a20a81505788fd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1UndefValue.html">UndefValue</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aad4b383d6bf0b66dd1a20a81505788fd">UnknownValue</a></td></tr>
<tr class="memdesc:aad4b383d6bf0b66dd1a20a81505788fd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">For an unanalyzable memory access, this <a class="el" href="classllvm_1_1Value.html" title="LLVM Value Representation. ">Value</a> is used in maps.  <a href="classllvm_1_1ScheduleDAGInstrs.html#aad4b383d6bf0b66dd1a20a81505788fd">More...</a><br /></td></tr>
<tr class="separator:aad4b383d6bf0b66dd1a20a81505788fd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd3eede9e2a32c7139cc5c7c481e08b inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGTopologicalSort.html">ScheduleDAGTopologicalSort</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a8cd3eede9e2a32c7139cc5c7c481e08b">Topo</a></td></tr>
<tr class="memdesc:a8cd3eede9e2a32c7139cc5c7c481e08b inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Topo - A topological ordering for SUnits which permits fast IsReachable and similar queries.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a8cd3eede9e2a32c7139cc5c7c481e08b">More...</a><br /></td></tr>
<tr class="separator:a8cd3eede9e2a32c7139cc5c7c481e08b inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6837fb2c08f4c8c986a4689a37ca93cf inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a625c9894592d242121dd5eda62a11de3">DbgValueVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">DbgValues</a></td></tr>
<tr class="memdesc:a6837fb2c08f4c8c986a4689a37ca93cf inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remember instruction that precedes DBG_VALUE.  <a href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">More...</a><br /></td></tr>
<tr class="separator:a6837fb2c08f4c8c986a4689a37ca93cf inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ae020b571d18d34d03097d91ca0f40 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">FirstDbgValue</a> = nullptr</td></tr>
<tr class="separator:a25ae020b571d18d34d03097d91ca0f40 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab08cd73e241d82e154738462cce16970 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LivePhysRegs.html">LivePhysRegs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab08cd73e241d82e154738462cce16970">LiveRegs</a></td></tr>
<tr class="memdesc:ab08cd73e241d82e154738462cce16970 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set of live physical registers for updating kill flags.  <a href="classllvm_1_1ScheduleDAGInstrs.html#ab08cd73e241d82e154738462cce16970">More...</a><br /></td></tr>
<tr class="separator:ab08cd73e241d82e154738462cce16970 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_attribs_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:toggleInherit('pub_attribs_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Public Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:a11e4c75a86f0b68953904db71681803c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLVMTargetMachine.html">LLVMTargetMachine</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a11e4c75a86f0b68953904db71681803c">TM</a></td></tr>
<tr class="memdesc:a11e4c75a86f0b68953904db71681803c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information. ">Target</a> processor.  <a href="classllvm_1_1ScheduleDAG.html#a11e4c75a86f0b68953904db71681803c">More...</a><br /></td></tr>
<tr class="separator:a11e4c75a86f0b68953904db71681803c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a></td></tr>
<tr class="memdesc:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information. ">Target</a> instruction information.  <a href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">More...</a><br /></td></tr>
<tr class="separator:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a></td></tr>
<tr class="memdesc:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information. ">Target</a> processor register info.  <a href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">More...</a><br /></td></tr>
<tr class="separator:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a></td></tr>
<tr class="memdesc:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Machine function.  <a href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">More...</a><br /></td></tr>
<tr class="separator:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a></td></tr>
<tr class="memdesc:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual/real register map.  <a href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">More...</a><br /></td></tr>
<tr class="separator:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a></td></tr>
<tr class="memdesc:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">The scheduling units.  <a href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">More...</a><br /></td></tr>
<tr class="separator:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a521bf68518a92483130a58680716d153">EntrySU</a></td></tr>
<tr class="memdesc:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special node for the region entry.  <a href="classllvm_1_1ScheduleDAG.html#a521bf68518a92483130a58680716d153">More...</a><br /></td></tr>
<tr class="separator:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a></td></tr>
<tr class="memdesc:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special node for the region exit.  <a href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">More...</a><br /></td></tr>
<tr class="separator:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de65d3a774ee7a23dc72e3d534e6ce6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a8de65d3a774ee7a23dc72e3d534e6ce6">StressSched</a></td></tr>
<tr class="separator:a8de65d3a774ee7a23dc72e3d534e6ce6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8h_source.html#l00027">27</a> of file <a class="el" href="GCNIterativeScheduler_8h_source.html">GCNIterativeScheduler.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="abec99f440ac68fa7bf59a142fa6e8c7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abec99f440ac68fa7bf59a142fa6e8c7d">&#9670;&nbsp;</a></span>ScheduleRef</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1GCNIterativeScheduler.html#abec99f440ac68fa7bf59a142fa6e8c7d">llvm::GCNIterativeScheduler::ScheduleRef</a> =  <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&gt;</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8h_source.html#l00051">51</a> of file <a class="el" href="GCNIterativeScheduler_8h_source.html">GCNIterativeScheduler.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Enumeration Documentation</h2>
<a id="a8f50e93e5644e2551f440ae6efd60014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f50e93e5644e2551f440ae6efd60014">&#9670;&nbsp;</a></span>StrategyKind</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a8f50e93e5644e2551f440ae6efd60014">llvm::GCNIterativeScheduler::StrategyKind</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a8f50e93e5644e2551f440ae6efd60014adfb47441ee2e798bb69902c033beecfc"></a>SCHEDULE_MINREGONLY&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a8f50e93e5644e2551f440ae6efd60014a22b41edb7c96fd84528ddc72ab613c99"></a>SCHEDULE_MINREGFORCED&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a8f50e93e5644e2551f440ae6efd60014a8052712f5608a83be17855aa8f395caa"></a>SCHEDULE_LEGACYMAXOCCUPANCY&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a8f50e93e5644e2551f440ae6efd60014a7c8395842f648353057eff8923dfcc3c"></a>SCHEDULE_ILP&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8h_source.html#l00031">31</a> of file <a class="el" href="GCNIterativeScheduler_8h_source.html">GCNIterativeScheduler.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a6ca77a3ca62633e1f7f4ed2ff3be6d81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ca77a3ca62633e1f7f4ed2ff3be6d81">&#9670;&nbsp;</a></span>GCNIterativeScheduler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GCNIterativeScheduler::GCNIterativeScheduler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a8f50e93e5644e2551f440ae6efd60014">StrategyKind</a>&#160;</td>
          <td class="paramname"><em>S</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00238">238</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="af7c58c4a38a2148e0a6eec44b8749bbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7c58c4a38a2148e0a6eec44b8749bbb">&#9670;&nbsp;</a></span>detachSchedule()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; GCNIterativeScheduler::detachSchedule </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#abec99f440ac68fa7bf59a142fa6e8c7d">ScheduleRef</a>&#160;</td>
          <td class="paramname"><em>Schedule</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00337">337</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00248">llvm::ScheduleDAGInstrs::DbgValues</a>, <a class="el" href="STLExtras_8h_source.html#l01210">llvm::find_if()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00249">llvm::ScheduleDAGInstrs::FirstDbgValue</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, and <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8h_source.html#l00088">getRegionPressure()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00356">setBestSchedule()</a>.</p>

</div>
</div>
<a id="a0fdf731113f2b02fd779a07e4d433717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fdf731113f2b02fd779a07e4d433717">&#9670;&nbsp;</a></span>enterRegion()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void GCNIterativeScheduler::enterRegion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>bb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>begin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>end</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>regioninstrs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implement the <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr. ">ScheduleDAGInstrs</a> interface for handling the next scheduling region. </p>
<p>enterRegion - Called back from MachineScheduler::runOnMachineFunction after crossing a scheduling boundary.</p>
<p>This covers all instructions in a block, while <a class="el" href="classllvm_1_1GCNIterativeScheduler.html#ab201710a9597b0df54c12a848d4804d9" title="Implement ScheduleDAGInstrs interface for scheduling a sequence of reorderable instructions. ">schedule()</a> may only cover a subset.</p>
<p>[begin, end) includes all instructions in the region, including the boundary itself and single-instruction regions that don't get scheduled. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a34481791fdd8f5d9131431cb0a1a0c01">llvm::ScheduleDAGMILive</a>.</p>

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00299">299</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="GCNIterativeScheduler_8h_source.html#l00071">Alloc</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00973">llvm::ScheduleDAGMILive::enterRegion()</a>, and <a class="el" href="GCNIterativeScheduler_8h_source.html#l00072">Regions</a>.</p>

</div>
</div>
<a id="a9d0ff8af24f7c66a107ce5695a1149dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d0ff8af24f7c66a107ce5695a1149dd">&#9670;&nbsp;</a></span>finalizeSchedule()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void GCNIterativeScheduler::finalizeSchedule </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Allow targets to perform final scheduling actions at the level of the whole <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a>. </p>
<p>By default does nothing. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a7c30ee6cdef3f4784c192654dcb9bab0">llvm::ScheduleDAGInstrs</a>.</p>

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00323">323</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="GCNIterativeScheduler_8h_source.html#l00072">Regions</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00035">SCHEDULE_ILP</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00034">SCHEDULE_LEGACYMAXOCCUPANCY</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00033">SCHEDULE_MINREGFORCED</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00032">SCHEDULE_MINREGONLY</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00575">scheduleILP()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00487">scheduleLegacyMaxOccupancy()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00542">scheduleMinReg()</a>, and <a class="el" href="GCNIterativeScheduler_8h_source.html#l00075">Strategy</a>.</p>

</div>
</div>
<a id="abeb32a2045204d56bbf623bec5da25b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeb32a2045204d56bbf623bec5da25b3">&#9670;&nbsp;</a></span>getRegionPressure() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> GCNIterativeScheduler::getRegionPressure </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>Begin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>End</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00248">248</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8h_source.html#l00088">getRegionPressure()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00487">scheduleLegacyMaxOccupancy()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00372">scheduleRegion()</a>.</p>

</div>
</div>
<a id="ae026fc83e46ea2999953bd2b728ea4c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae026fc83e46ea2999953bd2b728ea4c7">&#9670;&nbsp;</a></span>getRegionPressure() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> llvm::GCNIterativeScheduler::getRegionPressure </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> &amp;&#160;</td>
          <td class="paramname"><em>R</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8h_source.html#l00088">88</a> of file <a class="el" href="GCNIterativeScheduler_8h_source.html">GCNIterativeScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="GCNIterativeScheduler_8h_source.html#l00061">llvm::GCNIterativeScheduler::Region::Begin</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00337">detachSchedule()</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00063">llvm::GCNIterativeScheduler::Region::End</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00248">getRegionPressure()</a>, <a class="el" href="Alignment_8h_source.html#l00390">llvm::max()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00109">printRegions()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00121">printSchedResult()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00131">printSchedRP()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00094">llvm::RISCVFenceField::R</a>, <a class="el" href="NVPTX_8h_source.html#l00121">llvm::NVPTX::PTXCvtMode::RP</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00054">llvm::GCNIterativeScheduler::TentativeSchedule::Schedule</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00363">scheduleBest()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00575">scheduleILP()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00487">scheduleLegacyMaxOccupancy()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00542">scheduleMinReg()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00372">scheduleRegion()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00356">setBestSchedule()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00434">sortRegionsByPressure()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00450">tryMaximizeOccupancy()</a>.</p>

</div>
</div>
<a id="ab7703967e4547dc33bde51d360068021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7703967e4547dc33bde51d360068021">&#9670;&nbsp;</a></span>getSchedulePressure()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename Range &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> GCNIterativeScheduler::getSchedulePressure </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> &amp;&#160;</td>
          <td class="paramname"><em>R</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Range &amp;&amp;&#160;</td>
          <td class="paramname"><em>Schedule</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00280">280</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00061">llvm::GCNIterativeScheduler::Region::Begin</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00063">llvm::GCNIterativeScheduler::Region::End</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00048">getMachineInstr()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="GCNRegPressure_8h_source.html#l00122">llvm::GCNRPTracker::moveMaxPressure()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00311">llvm::GCNUpwardRPTracker::recede()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00306">llvm::GCNUpwardRPTracker::reset()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00404">llvm::ScheduleDAGMILive::RPTracker</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00575">scheduleILP()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00542">scheduleMinReg()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00372">scheduleRegion()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00450">tryMaximizeOccupancy()</a>.</p>

</div>
</div>
<a id="a70f01da7bffd10dc0686e3ca4286eac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70f01da7bffd10dc0686e3ca4286eac8">&#9670;&nbsp;</a></span>printRegions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a> void GCNIterativeScheduler::printRegions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;&#160;</td>
          <td class="paramname"><em>OS</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00109">109</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00469">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="Compiler_8h_source.html#l00492">LLVM_DUMP_METHOD</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::MF</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00091">printLivenessInfo()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00060">printRegion()</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00072">Regions</a>, and <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8h_source.html#l00088">getRegionPressure()</a>.</p>

</div>
</div>
<a id="a6e84e2872d922dee85f4511ac0326f64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e84e2872d922dee85f4511ac0326f64">&#9670;&nbsp;</a></span>printSchedResult()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a> void GCNIterativeScheduler::printSchedResult </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;&#160;</td>
          <td class="paramname"><em>OS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> *&#160;</td>
          <td class="paramname"><em>R</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> &amp;&#160;</td>
          <td class="paramname"><em>RP</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00121">121</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="GCNIterativeScheduler_8h_source.html#l00061">llvm::GCNIterativeScheduler::Region::Begin</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00063">llvm::GCNIterativeScheduler::Region::End</a>, <a class="el" href="Compiler_8h_source.html#l00492">LLVM_DUMP_METHOD</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00065">llvm::GCNIterativeScheduler::Region::MaxPressure</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00060">printRegion()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00131">printSchedRP()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8h_source.html#l00088">getRegionPressure()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00575">scheduleILP()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00542">scheduleMinReg()</a>.</p>

</div>
</div>
<a id="a0cb97aff651ff2a97a061183a62dfc01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cb97aff651ff2a97a061183a62dfc01">&#9670;&nbsp;</a></span>printSchedRP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a> void GCNIterativeScheduler::printSchedRP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;&#160;</td>
          <td class="paramname"><em>OS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> &amp;&#160;</td>
          <td class="paramname"><em>Before</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> &amp;&#160;</td>
          <td class="paramname"><em>After</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00131">131</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00469">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::MF</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00185">llvm::GCNRegPressure::print()</a>, and <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8h_source.html#l00088">getRegionPressure()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00121">printSchedResult()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00575">scheduleILP()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00487">scheduleLegacyMaxOccupancy()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00542">scheduleMinReg()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00450">tryMaximizeOccupancy()</a>.</p>

</div>
</div>
<a id="ab201710a9597b0df54c12a848d4804d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab201710a9597b0df54c12a848d4804d9">&#9670;&nbsp;</a></span>schedule()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void GCNIterativeScheduler::schedule </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implement <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr. ">ScheduleDAGInstrs</a> interface for scheduling a sequence of reorderable instructions. </p>
<p>schedule - Called back from MachineScheduler::runOnMachineFunction after setting up the current scheduling region.</p>
<p>[RegionBegin, RegionEnd) only includes instructions that have DAG nodes, not scheduling boundaries.</p>
<p>This is a skeletal driver, with all the functionality pushed into helpers, so that it can be easily extended by experimental schedulers. Generally, implementing <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI. ">MachineSchedStrategy</a> should be sufficient to implement a new scheduling algorithm. However, if a scheduler further subclasses <a class="el" href="classllvm_1_1ScheduleDAGMILive.html" title="ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while...">ScheduleDAGMILive</a> then it will want to override this virtual method in order to update any specialized state. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a1583ce23a69e8a1b4af8065e2019c75f">llvm::ScheduleDAGMILive</a>.</p>

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00312">312</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="MachineFunction_8h_source.html#l00469">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::MF</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00091">printLivenessInfo()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00148">llvm::ScheduleDAGInstrs::RegionBegin</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00151">llvm::ScheduleDAGInstrs::RegionEnd</a>, and <a class="el" href="GCNIterativeScheduler_8h_source.html#l00072">Regions</a>.</p>

</div>
</div>
<a id="a51ca74535c09b1424af0a32c4a5b9b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51ca74535c09b1424af0a32c4a5b9b1f">&#9670;&nbsp;</a></span>scheduleBest()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void GCNIterativeScheduler::scheduleBest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> &amp;&#160;</td>
          <td class="paramname"><em>R</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00363">363</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00068">llvm::GCNIterativeScheduler::Region::BestSchedule</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00372">scheduleRegion()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8h_source.html#l00088">getRegionPressure()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00575">scheduleILP()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00487">scheduleLegacyMaxOccupancy()</a>.</p>

</div>
</div>
<a id="a424a74f8852d22b010e48f8f6d0c748d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a424a74f8852d22b010e48f8f6d0c748d">&#9670;&nbsp;</a></span>scheduleILP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void GCNIterativeScheduler::scheduleILP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>TryMaximizeOccupancy</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00575">575</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00169">llvm::GCNIterativeScheduler::BuildDAG::getBottomRoots()</a>, <a class="el" href="MachineFunction_8h_source.html#l00567">llvm::MachineFunction::getInfo()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00906">llvm::SIMachineFunctionInfo::getMinAllowedOccupancy()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00280">getSchedulePressure()</a>, <a class="el" href="MachineFunction_8h_source.html#l00469">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="GCNILPSched_8cpp_source.html#l00358">llvm::makeGCNILPScheduler()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::MF</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00122">llvm::ScheduleDAGInstrs::MFI</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00121">printSchedResult()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00131">printSchedRP()</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00072">Regions</a>, <a class="el" href="NVPTX_8h_source.html#l00121">llvm::NVPTX::PTXCvtMode::RP</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00363">scheduleBest()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00372">scheduleRegion()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00434">sortRegionsByPressure()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00450">tryMaximizeOccupancy()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00323">finalizeSchedule()</a>, and <a class="el" href="GCNIterativeScheduler_8h_source.html#l00088">getRegionPressure()</a>.</p>

</div>
</div>
<a id="a9d479174d357214e5ea495943b55fdd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d479174d357214e5ea495943b55fdd2">&#9670;&nbsp;</a></span>scheduleLegacyMaxOccupancy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void GCNIterativeScheduler::scheduleLegacyMaxOccupancy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>TryMaximizeOccupancy</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00487">487</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00074">Context</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="MachineFunction_8h_source.html#l00567">llvm::MachineFunction::getInfo()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00906">llvm::SIMachineFunctionInfo::getMinAllowedOccupancy()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00248">getRegionPressure()</a>, <a class="el" href="MachineFunction_8h_source.html#l00469">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::MF</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00122">llvm::ScheduleDAGInstrs::MFI</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00131">printSchedRP()</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00072">Regions</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00214">llvm::GCNIterativeScheduler::OverrideLegacyStrategy::restoreOrder()</a>, <a class="el" href="NVPTX_8h_source.html#l00121">llvm::NVPTX::PTXCvtMode::RP</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00201">llvm::GCNIterativeScheduler::OverrideLegacyStrategy::schedule()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00363">scheduleBest()</a>, <a class="el" href="GCNSchedStrategy_8h_source.html#l00062">llvm::GCNMaxOccupancySchedStrategy::setTargetOccupancy()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00434">sortRegionsByPressure()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00450">tryMaximizeOccupancy()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00323">finalizeSchedule()</a>, and <a class="el" href="GCNIterativeScheduler_8h_source.html#l00088">getRegionPressure()</a>.</p>

</div>
</div>
<a id="ab7d457cdee60c23701eca3d110a4862f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7d457cdee60c23701eca3d110a4862f">&#9670;&nbsp;</a></span>scheduleMinReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void GCNIterativeScheduler::scheduleMinReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>force</em> = <code><a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a></code></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00542">542</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="MachineFunction_8h_source.html#l00567">llvm::MachineFunction::getInfo()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00902">llvm::SIMachineFunctionInfo::getOccupancy()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00280">getSchedulePressure()</a>, <a class="el" href="MachineFunction_8h_source.html#l00469">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00166">llvm::GCNIterativeScheduler::BuildDAG::getTopRoots()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="GCNMinRegStrategy_8cpp_source.html#l00278">llvm::makeMinRegSchedule()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::MF</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00122">llvm::ScheduleDAGInstrs::MFI</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00121">printSchedResult()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00131">printSchedRP()</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00072">Regions</a>, <a class="el" href="NVPTX_8h_source.html#l00121">llvm::NVPTX::PTXCvtMode::RP</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00372">scheduleRegion()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00434">sortRegionsByPressure()</a>, and <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00323">finalizeSchedule()</a>, and <a class="el" href="GCNIterativeScheduler_8h_source.html#l00088">getRegionPressure()</a>.</p>

</div>
</div>
<a id="ad899858c4b90e464815c32a7f9c4bb26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad899858c4b90e464815c32a7f9c4bb26">&#9670;&nbsp;</a></span>scheduleRegion()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename Range &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void GCNIterativeScheduler::scheduleRegion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> &amp;&#160;</td>
          <td class="paramname"><em>R</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Range &amp;&amp;&#160;</td>
          <td class="paramname"><em>Schedule</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> &amp;&#160;</td>
          <td class="paramname"><em>MaxRP</em> = <code><a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a>()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00372">372</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterPressure_8cpp_source.html#l00599">llvm::RegisterOperands::adjustLaneLiveness()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00145">llvm::ScheduleDAGInstrs::BB</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00061">llvm::GCNIterativeScheduler::Region::Begin</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00568">llvm::RegisterOperands::collect()</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="GCNRegPressure_8h_source.html#l00043">llvm::GCNRegPressure::empty()</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00063">llvm::GCNIterativeScheduler::Region::End</a>, <a class="el" href="LiveIntervals_8h_source.html#l00226">llvm::LiveIntervals::getInstructionIndex()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00048">getMachineInstr()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00248">getRegionPressure()</a>, <a class="el" href="SlotIndexes_8h_source.html#l00254">llvm::SlotIndex::getRegSlot()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00280">getSchedulePressure()</a>, <a class="el" href="MachineFunction_8h_source.html#l00469">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01467">llvm::LiveIntervals::handleMove()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01168">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00065">llvm::GCNIterativeScheduler::Region::MaxPressure</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::MF</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00561">llvm::ScheduleDAG::MRI</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00889">llvm::ScheduleDAGMI::placeDebugValues()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00185">llvm::GCNRegPressure::print()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00148">llvm::ScheduleDAGInstrs::RegionBegin</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00151">llvm::ScheduleDAGInstrs::RegionEnd</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00688">llvm::MachineBasicBlock::remove()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8h_source.html#l00088">getRegionPressure()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00214">llvm::GCNIterativeScheduler::OverrideLegacyStrategy::restoreOrder()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00363">scheduleBest()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00575">scheduleILP()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00542">scheduleMinReg()</a>.</p>

</div>
</div>
<a id="a8f9d10fa98c86d22e17258c86701191a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f9d10fa98c86d22e17258c86701191a">&#9670;&nbsp;</a></span>setBestSchedule()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void GCNIterativeScheduler::setBestSchedule </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a> &amp;&#160;</td>
          <td class="paramname"><em>R</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GCNIterativeScheduler.html#abec99f440ac68fa7bf59a142fa6e8c7d">ScheduleRef</a>&#160;</td>
          <td class="paramname"><em>Schedule</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> &amp;&#160;</td>
          <td class="paramname"><em>MaxRP</em> = <code><a class="el" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a>()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00356">356</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="GCNIterativeScheduler_8h_source.html#l00068">llvm::GCNIterativeScheduler::Region::BestSchedule</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00337">detachSchedule()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8h_source.html#l00088">getRegionPressure()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00450">tryMaximizeOccupancy()</a>.</p>

</div>
</div>
<a id="a19e2ffc6c8269a09ca18d5255ec2345a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19e2ffc6c8269a09ca18d5255ec2345a">&#9670;&nbsp;</a></span>sortRegionsByPressure()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void GCNIterativeScheduler::sortRegionsByPressure </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>TargetOcc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00434">434</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00469">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00139">llvm::GCNRegPressure::less()</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00065">llvm::GCNIterativeScheduler::Region::MaxPressure</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::MF</a>, <a class="el" href="MathExtras_8h.html#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00072">Regions</a>, <a class="el" href="STLExtras_8h_source.html#l01114">llvm::sort()</a>, and <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8h_source.html#l00088">getRegionPressure()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00575">scheduleILP()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00487">scheduleLegacyMaxOccupancy()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00542">scheduleMinReg()</a>.</p>

</div>
</div>
<a id="a6fd0550f564608fec7c5d7f25817ddef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fd0550f564608fec7c5d7f25817ddef">&#9670;&nbsp;</a></span>tryMaximizeOccupancy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> GCNIterativeScheduler::tryMaximizeOccupancy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>TargetOcc</em> = <code>std::numeric_limits&lt;<a class="el" href="classunsigned.html">unsigned</a>&gt;::<a class="el" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">max</a>()</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00450">450</a> of file <a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="MachineFunction_8h_source.html#l00567">llvm::MachineFunction::getInfo()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00280">getSchedulePressure()</a>, <a class="el" href="MachineFunction_8h_source.html#l00469">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00166">llvm::GCNIterativeScheduler::BuildDAG::getTopRoots()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00919">llvm::SIMachineFunctionInfo::increaseOccupancy()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="GCNMinRegStrategy_8cpp_source.html#l00278">llvm::makeMinRegSchedule()</a>, <a class="el" href="Alignment_8h_source.html#l00390">llvm::max()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::MF</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00122">llvm::ScheduleDAGInstrs::MFI</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00091">printLivenessInfo()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00060">printRegion()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00131">printSchedRP()</a>, <a class="el" href="GCNIterativeScheduler_8h_source.html#l00072">Regions</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00356">setBestSchedule()</a>, and <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8h_source.html#l00088">getRegionPressure()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00575">scheduleILP()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00487">scheduleLegacyMaxOccupancy()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a06dac9854e08794893d4ee5238929c21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06dac9854e08794893d4ee5238929c21">&#9670;&nbsp;</a></span>Alloc</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SpecificBumpPtrAllocator.html">SpecificBumpPtrAllocator</a>&lt;<a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a>&gt; llvm::GCNIterativeScheduler::Alloc</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8h_source.html#l00071">71</a> of file <a class="el" href="GCNIterativeScheduler_8h_source.html">GCNIterativeScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00299">enterRegion()</a>.</p>

</div>
</div>
<a id="a5c1486e176ff1b7209c9647bb7b2ff0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c1486e176ff1b7209c9647bb7b2ff0d">&#9670;&nbsp;</a></span>Context</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a>* llvm::GCNIterativeScheduler::Context</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8h_source.html#l00074">74</a> of file <a class="el" href="GCNIterativeScheduler_8h_source.html">GCNIterativeScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00487">scheduleLegacyMaxOccupancy()</a>.</p>

</div>
</div>
<a id="a2a420cc28ee66403c57d35de57e0d5b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a420cc28ee66403c57d35de57e0d5b6">&#9670;&nbsp;</a></span>Regions</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="structllvm_1_1GCNIterativeScheduler_1_1Region.html">Region</a>*&gt; llvm::GCNIterativeScheduler::Regions</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8h_source.html#l00072">72</a> of file <a class="el" href="GCNIterativeScheduler_8h_source.html">GCNIterativeScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00299">enterRegion()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00323">finalizeSchedule()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00109">printRegions()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00312">schedule()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00575">scheduleILP()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00487">scheduleLegacyMaxOccupancy()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00542">scheduleMinReg()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00434">sortRegionsByPressure()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00450">tryMaximizeOccupancy()</a>.</p>

</div>
</div>
<a id="adee265df6741b5fdd6f8729d32853ad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adee265df6741b5fdd6f8729d32853ad7">&#9670;&nbsp;</a></span>Strategy</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a8f50e93e5644e2551f440ae6efd60014">StrategyKind</a> llvm::GCNIterativeScheduler::Strategy</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8h_source.html#l00075">75</a> of file <a class="el" href="GCNIterativeScheduler_8h_source.html">GCNIterativeScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00323">finalizeSchedule()</a>.</p>

</div>
</div>
<a id="a4b98b84a6cc834ba657c411f1ae53d10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b98b84a6cc834ba657c411f1ae53d10">&#9670;&nbsp;</a></span>UPTracker</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1GCNUpwardRPTracker.html">GCNUpwardRPTracker</a> llvm::GCNIterativeScheduler::UPTracker</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">mutable</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="GCNIterativeScheduler_8h_source.html#l00076">76</a> of file <a class="el" href="GCNIterativeScheduler_8h_source.html">GCNIterativeScheduler.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/AMDGPU/<a class="el" href="GCNIterativeScheduler_8h_source.html">GCNIterativeScheduler.h</a></li>
<li>lib/Target/AMDGPU/<a class="el" href="GCNIterativeScheduler_8cpp_source.html">GCNIterativeScheduler.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:17:05 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
