#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x121804ad0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12180e4f0 .scope module, "FIFO" "FIFO" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x12182d300 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000100000>;
P_0x12182d340 .param/l "DEPTH" 0 3 4, +C4<00000000000000000000000000001000>;
o0x118018040 .functor BUFZ 1, C4<z>; HiZ drive
v0x12183b9d0_0 .net "clk_in", 0 0, o0x118018040;  0 drivers
v0x12183ba80_0 .var "data_out", 31 0;
o0x1180180a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12183bb20_0 .net "deq_in", 0 0, o0x1180180a0;  0 drivers
v0x12183bbd0_0 .var "empty_out", 0 0;
o0x118018100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12183bc60_0 .net "enq_data_in", 31 0, o0x118018100;  0 drivers
o0x118018130 .functor BUFZ 1, C4<z>; HiZ drive
v0x12183bd50_0 .net "enq_in", 0 0, o0x118018130;  0 drivers
v0x12183bdf0_0 .var "full_out", 0 0;
v0x12183be90 .array "queue", 0 7, 31 0;
v0x12183bf30_0 .var "read_ptr", 3 0;
o0x1180181c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12183c040_0 .net "rst_in", 0 0, o0x1180181c0;  0 drivers
v0x12183c0e0 .array "valid", 0 7, 0 0;
v0x12183c1f0_0 .var "valid_out", 0 0;
v0x12183c290_0 .var "write_ptr", 3 0;
E_0x121806530 .event posedge, v0x12183b9d0_0;
v0x12183c0e0_0 .array/port v0x12183c0e0, 0;
v0x12183c0e0_1 .array/port v0x12183c0e0, 1;
E_0x1218061f0/0 .event anyedge, v0x12183bf30_0, v0x12183c290_0, v0x12183c0e0_0, v0x12183c0e0_1;
v0x12183c0e0_2 .array/port v0x12183c0e0, 2;
v0x12183c0e0_3 .array/port v0x12183c0e0, 3;
v0x12183c0e0_4 .array/port v0x12183c0e0, 4;
v0x12183c0e0_5 .array/port v0x12183c0e0, 5;
E_0x1218061f0/1 .event anyedge, v0x12183c0e0_2, v0x12183c0e0_3, v0x12183c0e0_4, v0x12183c0e0_5;
v0x12183c0e0_6 .array/port v0x12183c0e0, 6;
v0x12183c0e0_7 .array/port v0x12183c0e0, 7;
E_0x1218061f0/2 .event anyedge, v0x12183c0e0_6, v0x12183c0e0_7;
E_0x1218061f0 .event/or E_0x1218061f0/0, E_0x1218061f0/1, E_0x1218061f0/2;
S_0x121819460 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 27, 3 27 0, S_0x12180e4f0;
 .timescale -9 -12;
v0x12180e9e0_0 .var/2s "i", 31 0;
S_0x1218192f0 .scope module, "pq_tb" "pq_tb" 4 4;
 .timescale -9 -12;
v0x12183f320_0 .var "clk_in", 0 0;
v0x12183f400_0 .net "data_out", 31 0, v0x12183e410_0;  1 drivers
v0x12183f490_0 .var "deq_in", 0 0;
v0x12183f520_0 .net "empty_out", 0 0, v0x12183e580_0;  1 drivers
v0x12183f5d0_0 .var "enq_data_in", 31 0;
v0x12183f6a0_0 .var "enq_in", 0 0;
v0x12183f750_0 .var "enq_tag_in", 15 0;
v0x12183f800_0 .net "full_out", 0 0, v0x12183e880_0;  1 drivers
v0x12183f8b0_0 .var "rst_in", 0 0;
v0x12183f9c0_0 .net "size_out", 3 0, v0x12183eda0_0;  1 drivers
v0x12183fa50_0 .net "tag_out", 15 0, v0x12183ef30_0;  1 drivers
v0x12183fb00_0 .net "valid_out", 0 0, v0x12183f130_0;  1 drivers
S_0x12183c420 .scope module, "Q" "PriorityQueue" 4 21, 5 4 0, S_0x1218192f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 16 "enq_tag_in";
    .port_info 5 /INPUT 1 "enq_in";
    .port_info 6 /OUTPUT 1 "full_out";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /OUTPUT 16 "tag_out";
    .port_info 9 /OUTPUT 4 "size_out";
    .port_info 10 /OUTPUT 1 "empty_out";
    .port_info 11 /OUTPUT 1 "valid_out";
P_0x12183c5a0 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000100000>;
P_0x12183c5e0 .param/l "DEPTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x12183c620 .param/l "TAG_WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
v0x12183e230 .array "Q_data", 0 7, 31 0;
v0x12183e2e0_0 .net "clk_in", 0 0, v0x12183f320_0;  1 drivers
v0x12183e380_0 .var "curval", 31 0;
v0x12183e410_0 .var "data_out", 31 0;
v0x12183e4a0_0 .net "deq_in", 0 0, v0x12183f490_0;  1 drivers
v0x12183e580_0 .var "empty_out", 0 0;
v0x12183e620_0 .net "enq_data_in", 31 0, v0x12183f5d0_0;  1 drivers
v0x12183e6d0_0 .net "enq_in", 0 0, v0x12183f6a0_0;  1 drivers
v0x12183e770_0 .net "enq_tag_in", 15 0, v0x12183f750_0;  1 drivers
v0x12183e880_0 .var "full_out", 0 0;
v0x12183e920_0 .var "prev_read_ptr", 3 0;
v0x12183e9e0_0 .var "push_lru", 0 0;
v0x12183ea70 .array "queue", 0 7, 15 0;
v0x12183eb90_0 .var "read_ptr", 3 0;
v0x12183ec40_0 .var "rem_lru", 0 0;
v0x12183ecf0_0 .net "rst_in", 0 0, v0x12183f8b0_0;  1 drivers
v0x12183eda0_0 .var "size_out", 3 0;
v0x12183ef30_0 .var "tag_out", 15 0;
v0x12183efe0 .array "valid", 0 7, 0 0;
v0x12183f130_0 .var "valid_out", 0 0;
v0x12183f1d0_0 .net "write_ptr", 3 0, v0x12183d830_0;  1 drivers
v0x12183efe0_0 .array/port v0x12183efe0, 0;
v0x12183efe0_1 .array/port v0x12183efe0, 1;
v0x12183efe0_2 .array/port v0x12183efe0, 2;
E_0x12183c980/0 .event anyedge, v0x12183eda0_0, v0x12183efe0_0, v0x12183efe0_1, v0x12183efe0_2;
v0x12183efe0_3 .array/port v0x12183efe0, 3;
v0x12183efe0_4 .array/port v0x12183efe0, 4;
v0x12183efe0_5 .array/port v0x12183efe0, 5;
v0x12183efe0_6 .array/port v0x12183efe0, 6;
E_0x12183c980/1 .event anyedge, v0x12183efe0_3, v0x12183efe0_4, v0x12183efe0_5, v0x12183efe0_6;
v0x12183efe0_7 .array/port v0x12183efe0, 7;
v0x12183ea70_0 .array/port v0x12183ea70, 0;
v0x12183ea70_1 .array/port v0x12183ea70, 1;
v0x12183ea70_2 .array/port v0x12183ea70, 2;
E_0x12183c980/2 .event anyedge, v0x12183efe0_7, v0x12183ea70_0, v0x12183ea70_1, v0x12183ea70_2;
v0x12183ea70_3 .array/port v0x12183ea70, 3;
v0x12183ea70_4 .array/port v0x12183ea70, 4;
v0x12183ea70_5 .array/port v0x12183ea70, 5;
v0x12183ea70_6 .array/port v0x12183ea70, 6;
E_0x12183c980/3 .event anyedge, v0x12183ea70_3, v0x12183ea70_4, v0x12183ea70_5, v0x12183ea70_6;
v0x12183ea70_7 .array/port v0x12183ea70, 7;
E_0x12183c980/4 .event anyedge, v0x12183ea70_7;
E_0x12183c980 .event/or E_0x12183c980/0, E_0x12183c980/1, E_0x12183c980/2, E_0x12183c980/3, E_0x12183c980/4;
S_0x12183ca60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 39, 5 39 0, S_0x12183c420;
 .timescale -9 -12;
v0x12183cc30_0 .var/2s "i", 31 0;
S_0x12183ccf0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 62, 5 62 0, S_0x12183c420;
 .timescale -9 -12;
v0x12183cec0_0 .var/2s "i", 31 0;
S_0x12183cf50 .scope module, "lru_cache" "PQ_FIFO" 5 48, 5 107 0, S_0x12183c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 4 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 4 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x12183d0e0 .param/l "DATA_WIDTH" 0 5 107, +C4<000000000000000000000000000000100>;
P_0x12183d120 .param/l "DEPTH" 0 5 107, +C4<00000000000000000000000000001000>;
v0x12183d780_0 .net "clk_in", 0 0, v0x12183f320_0;  alias, 1 drivers
v0x12183d830_0 .var "data_out", 3 0;
v0x12183d8d0_0 .net "deq_in", 0 0, v0x12183ec40_0;  1 drivers
v0x12183d960_0 .var "empty_out", 0 0;
v0x12183d9f0_0 .net "enq_data_in", 3 0, v0x12183e920_0;  1 drivers
v0x12183daa0_0 .net "enq_in", 0 0, v0x12183e9e0_0;  1 drivers
v0x12183db40_0 .var "full_out", 0 0;
v0x12183dbe0 .array "queue", 0 7, 3 0;
v0x12183dd40_0 .var "read_ptr", 3 0;
v0x12183de50_0 .net "rst_in", 0 0, v0x12183f8b0_0;  alias, 1 drivers
v0x12183def0 .array "valid", 0 7, 0 0;
v0x12183e000_0 .var "valid_out", 0 0;
v0x12183e0a0_0 .var "write_ptr", 3 0;
E_0x12183d1f0 .event posedge, v0x12183d780_0;
v0x12183def0_0 .array/port v0x12183def0, 0;
v0x12183def0_1 .array/port v0x12183def0, 1;
E_0x12183d420/0 .event anyedge, v0x12183dd40_0, v0x12183e0a0_0, v0x12183def0_0, v0x12183def0_1;
v0x12183def0_2 .array/port v0x12183def0, 2;
v0x12183def0_3 .array/port v0x12183def0, 3;
v0x12183def0_4 .array/port v0x12183def0, 4;
v0x12183def0_5 .array/port v0x12183def0, 5;
E_0x12183d420/1 .event anyedge, v0x12183def0_2, v0x12183def0_3, v0x12183def0_4, v0x12183def0_5;
v0x12183def0_6 .array/port v0x12183def0, 6;
v0x12183def0_7 .array/port v0x12183def0, 7;
v0x12183dbe0_0 .array/port v0x12183dbe0, 0;
v0x12183dbe0_1 .array/port v0x12183dbe0, 1;
E_0x12183d420/2 .event anyedge, v0x12183def0_6, v0x12183def0_7, v0x12183dbe0_0, v0x12183dbe0_1;
v0x12183dbe0_2 .array/port v0x12183dbe0, 2;
v0x12183dbe0_3 .array/port v0x12183dbe0, 3;
v0x12183dbe0_4 .array/port v0x12183dbe0, 4;
v0x12183dbe0_5 .array/port v0x12183dbe0, 5;
E_0x12183d420/3 .event anyedge, v0x12183dbe0_2, v0x12183dbe0_3, v0x12183dbe0_4, v0x12183dbe0_5;
v0x12183dbe0_6 .array/port v0x12183dbe0, 6;
v0x12183dbe0_7 .array/port v0x12183dbe0, 7;
E_0x12183d420/4 .event anyedge, v0x12183dbe0_6, v0x12183dbe0_7;
E_0x12183d420 .event/or E_0x12183d420/0, E_0x12183d420/1, E_0x12183d420/2, E_0x12183d420/3, E_0x12183d420/4;
S_0x12183d4f0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 134, 5 134 0, S_0x12183cf50;
 .timescale -9 -12;
v0x12183d6c0_0 .var/2s "i", 31 0;
    .scope S_0x12180e4f0;
T_0 ;
Ewait_0 .event/or E_0x1218061f0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x12183bf30_0;
    %load/vec4 v0x12183c290_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.0, 4;
    %load/vec4 v0x12183bf30_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12183c0e0, 4;
    %nor/r;
    %and;
T_0.0;
    %store/vec4 v0x12183bbd0_0, 0, 1;
    %load/vec4 v0x12183bf30_0;
    %load/vec4 v0x12183c290_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.1, 4;
    %load/vec4 v0x12183bf30_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12183c0e0, 4;
    %and;
T_0.1;
    %store/vec4 v0x12183bdf0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x12180e4f0;
T_1 ;
    %wait E_0x121806530;
    %load/vec4 v0x12183c040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_1, S_0x121819460;
    %jmp t_0;
    .scope S_0x121819460;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12180e9e0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x12180e9e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12180e9e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12183be90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x12180e9e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12183c0e0, 0, 4;
    %load/vec4 v0x12180e9e0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x12180e9e0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x12180e4f0;
t_0 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12183ba80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12183bf30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12183c290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12183c1f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12183bb20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.7, 10;
    %load/vec4 v0x12183bbd0_0;
    %nor/r;
    %and;
T_1.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x12183bf30_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12183c0e0, 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x12183bf30_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12183be90, 4;
    %assign/vec4 v0x12183ba80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12183c1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12183bf30_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12183c0e0, 0, 4;
    %load/vec4 v0x12183bf30_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.8, 8;
    %load/vec4 v0x12183bf30_0;
    %addi 1, 0, 4;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %assign/vec4 v0x12183bf30_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12183c1f0_0, 0;
T_1.5 ;
    %load/vec4 v0x12183bd50_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.13, 10;
    %load/vec4 v0x12183bdf0_0;
    %nor/r;
    %and;
T_1.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v0x12183c290_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12183c0e0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x12183bc60_0;
    %load/vec4 v0x12183c290_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12183be90, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12183c290_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12183c0e0, 0, 4;
    %load/vec4 v0x12183c290_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.14, 8;
    %load/vec4 v0x12183c290_0;
    %addi 1, 0, 4;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %assign/vec4 v0x12183c290_0, 0;
T_1.10 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12183cf50;
T_2 ;
Ewait_1 .event/or E_0x12183d420, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x12183dd40_0;
    %load/vec4 v0x12183e0a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.0, 4;
    %load/vec4 v0x12183dd40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12183def0, 4;
    %nor/r;
    %and;
T_2.0;
    %store/vec4 v0x12183d960_0, 0, 1;
    %load/vec4 v0x12183dd40_0;
    %load/vec4 v0x12183e0a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_2.1, 4;
    %load/vec4 v0x12183dd40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12183def0, 4;
    %and;
T_2.1;
    %store/vec4 v0x12183db40_0, 0, 1;
    %load/vec4 v0x12183dd40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12183dbe0, 4;
    %store/vec4 v0x12183d830_0, 0, 4;
    %load/vec4 v0x12183dd40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12183def0, 4;
    %store/vec4 v0x12183e000_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12183cf50;
T_3 ;
    %wait E_0x12183d1f0;
    %load/vec4 v0x12183de50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %fork t_3, S_0x12183d4f0;
    %jmp t_2;
    .scope S_0x12183d4f0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12183d6c0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x12183d6c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0x12183d6c0_0;
    %pad/s 4;
    %ix/getv/s 3, v0x12183d6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12183dbe0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x12183d6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12183def0, 0, 4;
    %load/vec4 v0x12183d6c0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x12183d6c0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x12183cf50;
t_2 %join;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12183dd40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12183e0a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x12183d8d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.7, 10;
    %load/vec4 v0x12183d960_0;
    %nor/r;
    %and;
T_3.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x12183dd40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12183def0, 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12183dd40_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12183def0, 0, 4;
    %load/vec4 v0x12183dd40_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %load/vec4 v0x12183dd40_0;
    %addi 1, 0, 4;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x12183dd40_0, 0;
T_3.4 ;
    %load/vec4 v0x12183daa0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.13, 10;
    %load/vec4 v0x12183db40_0;
    %nor/r;
    %and;
T_3.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x12183e0a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12183def0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x12183d9f0_0;
    %load/vec4 v0x12183e0a0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12183dbe0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12183e0a0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12183def0, 0, 4;
    %load/vec4 v0x12183e0a0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.14, 8;
    %load/vec4 v0x12183e0a0_0;
    %addi 1, 0, 4;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %assign/vec4 v0x12183e0a0_0, 0;
T_3.10 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12183c420;
T_4 ;
Ewait_2 .event/or E_0x12183c980, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x12183eda0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x12183e580_0, 0, 1;
    %load/vec4 v0x12183eda0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x12183e880_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x12183e380_0, 0, 32;
    %fork t_5, S_0x12183ca60;
    %jmp t_4;
    .scope S_0x12183ca60;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12183cc30_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x12183cc30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.1, 5;
    %ix/getv/s 4, v0x12183cc30_0;
    %load/vec4a v0x12183efe0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %ix/getv/s 4, v0x12183cc30_0;
    %load/vec4a v0x12183ea70, 4;
    %pad/u 32;
    %load/vec4 v0x12183e380_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x12183cc30_0;
    %pad/s 4;
    %store/vec4 v0x12183eb90_0, 0, 4;
    %ix/getv/s 4, v0x12183cc30_0;
    %load/vec4a v0x12183ea70, 4;
    %pad/u 32;
    %store/vec4 v0x12183e380_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x12183cc30_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x12183cc30_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_0x12183c420;
t_4 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x12183c420;
T_5 ;
    %wait E_0x12183d1f0;
    %load/vec4 v0x12183ecf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_7, S_0x12183ccf0;
    %jmp t_6;
    .scope S_0x12183ccf0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12183cec0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x12183cec0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x12183cec0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12183ea70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12183cec0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12183e230, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x12183cec0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12183efe0, 0, 4;
    %load/vec4 v0x12183cec0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x12183cec0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x12183c420;
t_6 %join;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12183e920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12183e410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12183f130_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12183eda0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12183e4a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.7, 10;
    %load/vec4 v0x12183e580_0;
    %nor/r;
    %and;
T_5.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0x12183eb90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12183efe0, 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x12183eb90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12183e230, 4;
    %assign/vec4 v0x12183e410_0, 0;
    %load/vec4 v0x12183eb90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12183ea70, 4;
    %assign/vec4 v0x12183ef30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12183e9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12183f130_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12183eb90_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12183efe0, 0, 4;
    %load/vec4 v0x12183eb90_0;
    %assign/vec4 v0x12183e920_0, 0;
    %load/vec4 v0x12183eda0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x12183eda0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12183f130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12183e9e0_0, 0;
T_5.5 ;
    %load/vec4 v0x12183e6d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.11, 10;
    %load/vec4 v0x12183e880_0;
    %nor/r;
    %and;
T_5.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.10, 9;
    %load/vec4 v0x12183f1d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x12183efe0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0x12183eda0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x12183eda0_0, 0;
    %load/vec4 v0x12183e620_0;
    %load/vec4 v0x12183f1d0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12183e230, 0, 4;
    %load/vec4 v0x12183e770_0;
    %load/vec4 v0x12183f1d0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12183ea70, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12183ec40_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12183f1d0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12183efe0, 0, 4;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12183ec40_0, 0;
T_5.9 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1218192f0;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x12183f320_0;
    %nor/r;
    %store/vec4 v0x12183f320_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1218192f0;
T_7 ;
    %vpi_call/w 4 44 "$dumpfile", "pq_tb.vcd" {0 0 0};
    %vpi_call/w 4 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1218192f0 {0 0 0};
    %vpi_call/w 4 46 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12183f320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12183f8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12183f490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12183f6a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12183f5d0_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12183f750_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12183f8b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12183f8b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12183f5d0_0, 0, 32;
    %pushi/vec4 14, 0, 16;
    %store/vec4 v0x12183f750_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12183f6a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12183f6a0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12183f5d0_0, 0, 32;
    %pushi/vec4 35, 0, 16;
    %store/vec4 v0x12183f750_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12183f6a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12183f6a0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x12183f5d0_0, 0, 32;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x12183f750_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12183f6a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12183f6a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12183f490_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12183f490_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x12183f5d0_0, 0, 32;
    %pushi/vec4 75, 0, 16;
    %store/vec4 v0x12183f750_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12183f6a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12183f6a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x12183f5d0_0, 0, 32;
    %pushi/vec4 12, 0, 16;
    %store/vec4 v0x12183f750_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12183f6a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12183f6a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x12183f5d0_0, 0, 32;
    %pushi/vec4 27, 0, 16;
    %store/vec4 v0x12183f750_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12183f6a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12183f6a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12183f490_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12183f490_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12183f490_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12183f490_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12183f490_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12183f490_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12183f490_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12183f490_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12183f490_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12183f490_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x12183f5d0_0, 0, 32;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x12183f750_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12183f6a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12183f6a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12183f490_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12183f490_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x12183f5d0_0, 0, 32;
    %pushi/vec4 189, 0, 16;
    %store/vec4 v0x12183f750_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12183f6a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12183f6a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x12183f5d0_0, 0, 32;
    %pushi/vec4 720, 0, 16;
    %store/vec4 v0x12183f750_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12183f6a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12183f6a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12183f490_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12183f490_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12183f490_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12183f490_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 4 157 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 4 158 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "hdl/fifo.sv";
    "sim/pq_tb.sv";
    "hdl/pq.sv";
