

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Tue May 16 17:30:54 2023

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4620 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     
    49                           ; #config settings
    50                           
    51                           	psect	cinit
    52   00FFD2                     __pcinit:
    53                           	callstack 0
    54   00FFD2                     start_initialization:
    55                           	callstack 0
    56   00FFD2                     __initialization:
    57                           	callstack 0
    58   00FFD2                     end_of_initialization:
    59                           	callstack 0
    60   00FFD2                     __end_of__initialization:
    61                           	callstack 0
    62   00FFD2  0100               	movlb	0
    63   00FFD4  EFEC  F07F         	goto	_main	;jump to C main() function
    64                           
    65                           	psect	cstackCOMRAM
    66   000001                     __pcstackCOMRAM:
    67                           	callstack 0
    68   000001                     ??_main:
    69   000001                     
    70                           ; 2 bytes @ 0x0
    71   000001                     	ds	2
    72                           
    73 ;;
    74 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    75 ;;
    76 ;; *************** function _main *****************
    77 ;; Defined at:
    78 ;;		line 41 in file "application.c"
    79 ;; Parameters:    Size  Location     Type
    80 ;;		None
    81 ;; Auto vars:     Size  Location     Type
    82 ;;		None
    83 ;; Return value:  Size  Location     Type
    84 ;;                  2    6[None  ] int 
    85 ;; Registers used:
    86 ;;		wreg, status,2
    87 ;; Tracked objects:
    88 ;;		On entry : 0/0
    89 ;;		On exit  : 0/0
    90 ;;		Unchanged: 0/0
    91 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
    92 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    93 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    94 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    95 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    96 ;;Total ram usage:        2 bytes
    97 ;; This function calls:
    98 ;;		Nothing
    99 ;; This function is called by:
   100 ;;		Startup code after reset
   101 ;; This function uses a non-reentrant model
   102 ;;
   103                           
   104                           	psect	text0
   105   00FFD8                     __ptext0:
   106                           	callstack 0
   107   00FFD8                     _main:
   108                           	callstack 31
   109   00FFD8                     
   110                           ;application.c: 42:     ((*(volatile uint8_t *)(0xF94))) = 0x00;
   111   00FFD8  0E00               	movlw	0
   112   00FFDA  6E94               	movwf	148,c	;volatile
   113                           
   114                           ;application.c: 43:     ((volatile SELF_LATC *)0XF8B)->LATC_REGISTER = 0x55;
   115   00FFDC  0E55               	movlw	85
   116   00FFDE  6E8B               	movwf	139,c	;volatile
   117   00FFE0                     
   118                           ;application.c: 44:     _delay((unsigned long)((2000)*(4000000UL/4000.0)));
   119   00FFE0  0E0B               	movlw	11
   120   00FFE2  6E02               	movwf	(??_main+1)^0,c
   121   00FFE4  0E26               	movlw	38
   122   00FFE6  6E01               	movwf	??_main^0,c
   123   00FFE8  0E5E               	movlw	94
   124   00FFEA                     u17:
   125   00FFEA  2EE8               	decfsz	wreg,f,c
   126   00FFEC  D7FE               	bra	u17
   127   00FFEE  2E01               	decfsz	??_main^0,f,c
   128   00FFF0  D7FC               	bra	u17
   129   00FFF2  2E02               	decfsz	(??_main+1)^0,f,c
   130   00FFF4  D7FA               	bra	u17
   131   00FFF6                     
   132                           ;application.c: 45:     ((volatile SELF_LATC *)0XF8B)->SELF_LATC1 = 0x1;
   133   00FFF6  828B               	bsf	139,1,c	;volatile
   134   00FFF8                     l7:
   135   00FFF8  EFFC  F07F         	goto	l7
   136   00FFFC  EF00  F000         	goto	start
   137   010000                     __end_of_main:
   138                           	callstack 0
   139   000000                     
   140                           	psect	rparam
   141   000000                     
   142                           	psect	idloc
   143                           
   144                           ;Config register IDLOC0 @ 0x200000
   145                           ;	unspecified, using default values
   146   200000                     	org	2097152
   147   200000  FF                 	db	255
   148                           
   149                           ;Config register IDLOC1 @ 0x200001
   150                           ;	unspecified, using default values
   151   200001                     	org	2097153
   152   200001  FF                 	db	255
   153                           
   154                           ;Config register IDLOC2 @ 0x200002
   155                           ;	unspecified, using default values
   156   200002                     	org	2097154
   157   200002  FF                 	db	255
   158                           
   159                           ;Config register IDLOC3 @ 0x200003
   160                           ;	unspecified, using default values
   161   200003                     	org	2097155
   162   200003  FF                 	db	255
   163                           
   164                           ;Config register IDLOC4 @ 0x200004
   165                           ;	unspecified, using default values
   166   200004                     	org	2097156
   167   200004  FF                 	db	255
   168                           
   169                           ;Config register IDLOC5 @ 0x200005
   170                           ;	unspecified, using default values
   171   200005                     	org	2097157
   172   200005  FF                 	db	255
   173                           
   174                           ;Config register IDLOC6 @ 0x200006
   175                           ;	unspecified, using default values
   176   200006                     	org	2097158
   177   200006  FF                 	db	255
   178                           
   179                           ;Config register IDLOC7 @ 0x200007
   180                           ;	unspecified, using default values
   181   200007                     	org	2097159
   182   200007  FF                 	db	255
   183                           
   184                           	psect	config
   185                           
   186                           ; Padding undefined space
   187   300000                     	org	3145728
   188   300000  FF                 	db	255
   189                           
   190                           ;Config register CONFIG1H @ 0x300001
   191                           ;	Oscillator Selection bits
   192                           ;	OSC = HS, HS oscillator
   193                           ;	Fail-Safe Clock Monitor Enable bit
   194                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   195                           ;	Internal/External Oscillator Switchover bit
   196                           ;	IESO = OFF, Oscillator Switchover mode disabled
   197   300001                     	org	3145729
   198   300001  02                 	db	2
   199                           
   200                           ;Config register CONFIG2L @ 0x300002
   201                           ;	Power-up Timer Enable bit
   202                           ;	PWRT = OFF, PWRT disabled
   203                           ;	Brown-out Reset Enable bits
   204                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   205                           ;	Brown Out Reset Voltage bits
   206                           ;	BORV = 1, 
   207   300002                     	org	3145730
   208   300002  09                 	db	9
   209                           
   210                           ;Config register CONFIG2H @ 0x300003
   211                           ;	Watchdog Timer Enable bit
   212                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   213                           ;	Watchdog Timer Postscale Select bits
   214                           ;	WDTPS = 32768, 1:32768
   215   300003                     	org	3145731
   216   300003  1E                 	db	30
   217                           
   218                           ; Padding undefined space
   219   300004                     	org	3145732
   220   300004  FF                 	db	255
   221                           
   222                           ;Config register CONFIG3H @ 0x300005
   223                           ;	CCP2 MUX bit
   224                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   225                           ;	PORTB A/D Enable bit
   226                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   227                           ;	Low-Power Timer1 Oscillator Enable bit
   228                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   229                           ;	MCLR Pin Enable bit
   230                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   231   300005                     	org	3145733
   232   300005  81                 	db	129
   233                           
   234                           ;Config register CONFIG4L @ 0x300006
   235                           ;	Stack Full/Underflow Reset Enable bit
   236                           ;	STVREN = ON, Stack full/underflow will cause Reset
   237                           ;	Single-Supply ICSP Enable bit
   238                           ;	LVP = OFF, Single-Supply ICSP disabled
   239                           ;	Extended Instruction Set Enable bit
   240                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   241                           ;	Background Debugger Enable bit
   242                           ;	DEBUG = 0x1, unprogrammed default
   243   300006                     	org	3145734
   244   300006  81                 	db	129
   245                           
   246                           ; Padding undefined space
   247   300007                     	org	3145735
   248   300007  FF                 	db	255
   249                           
   250                           ;Config register CONFIG5L @ 0x300008
   251                           ;	Code Protection bit
   252                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   253                           ;	Code Protection bit
   254                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   255                           ;	Code Protection bit
   256                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   257                           ;	Code Protection bit
   258                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   259   300008                     	org	3145736
   260   300008  0F                 	db	15
   261                           
   262                           ;Config register CONFIG5H @ 0x300009
   263                           ;	Boot Block Code Protection bit
   264                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   265                           ;	Data EEPROM Code Protection bit
   266                           ;	CPD = OFF, Data EEPROM not code-protected
   267   300009                     	org	3145737
   268   300009  C0                 	db	192
   269                           
   270                           ;Config register CONFIG6L @ 0x30000A
   271                           ;	Write Protection bit
   272                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   273                           ;	Write Protection bit
   274                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   275                           ;	Write Protection bit
   276                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   277                           ;	Write Protection bit
   278                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   279   30000A                     	org	3145738
   280   30000A  0F                 	db	15
   281                           
   282                           ;Config register CONFIG6H @ 0x30000B
   283                           ;	Configuration Register Write Protection bit
   284                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   285                           ;	Boot Block Write Protection bit
   286                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   287                           ;	Data EEPROM Write Protection bit
   288                           ;	WRTD = OFF, Data EEPROM not write-protected
   289   30000B                     	org	3145739
   290   30000B  E0                 	db	224
   291                           
   292                           ;Config register CONFIG7L @ 0x30000C
   293                           ;	Table Read Protection bit
   294                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   295                           ;	Table Read Protection bit
   296                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   297                           ;	Table Read Protection bit
   298                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   299                           ;	Table Read Protection bit
   300                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   301   30000C                     	org	3145740
   302   30000C  0F                 	db	15
   303                           
   304                           ;Config register CONFIG7H @ 0x30000D
   305                           ;	Boot Block Table Read Protection bit
   306                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   307   30000D                     	org	3145741
   308   30000D  40                 	db	64
   309                           tosu	equ	0xFFF
   310                           tosh	equ	0xFFE
   311                           tosl	equ	0xFFD
   312                           stkptr	equ	0xFFC
   313                           pclatu	equ	0xFFB
   314                           pclath	equ	0xFFA
   315                           pcl	equ	0xFF9
   316                           tblptru	equ	0xFF8
   317                           tblptrh	equ	0xFF7
   318                           tblptrl	equ	0xFF6
   319                           tablat	equ	0xFF5
   320                           prodh	equ	0xFF4
   321                           prodl	equ	0xFF3
   322                           indf0	equ	0xFEF
   323                           postinc0	equ	0xFEE
   324                           postdec0	equ	0xFED
   325                           preinc0	equ	0xFEC
   326                           plusw0	equ	0xFEB
   327                           fsr0h	equ	0xFEA
   328                           fsr0l	equ	0xFE9
   329                           wreg	equ	0xFE8
   330                           indf1	equ	0xFE7
   331                           postinc1	equ	0xFE6
   332                           postdec1	equ	0xFE5
   333                           preinc1	equ	0xFE4
   334                           plusw1	equ	0xFE3
   335                           fsr1h	equ	0xFE2
   336                           fsr1l	equ	0xFE1
   337                           bsr	equ	0xFE0
   338                           indf2	equ	0xFDF
   339                           postinc2	equ	0xFDE
   340                           postdec2	equ	0xFDD
   341                           preinc2	equ	0xFDC
   342                           plusw2	equ	0xFDB
   343                           fsr2h	equ	0xFDA
   344                           fsr2l	equ	0xFD9
   345                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      2       2
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      2       2       1        1.6%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
ABS                  0      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBANK8           100      0       0      21        0.0%
BANK8              100      0       0      22        0.0%
BITBANK9           100      0       0      23        0.0%
BANK9              100      0       0      24        0.0%
BITBANK10          100      0       0      25        0.0%
BANK10             100      0       0      26        0.0%
BITBANK11          100      0       0      27        0.0%
BANK11             100      0       0      28        0.0%
BITBANK12          100      0       0      29        0.0%
BANK12             100      0       0      30        0.0%
BITBANK13          100      0       0      31        0.0%
BANK13             100      0       0      32        0.0%
BITBANK14          100      0       0      33        0.0%
BANK14             100      0       0      34        0.0%
BITBANK15           80      0       0      35        0.0%
BANK15              80      0       0      36        0.0%
BITBIGSFR           80      0       0      37        0.0%
BIGRAM             F7F      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Tue May 16 17:30:54 2023

                      l7 FFF8                        l8 FFF8                       u17 FFEA  
                    l690 FFF6                      l686 FFD8                      l688 FFE0  
                    wreg 000FE8                     _main FFD8                     start 0000  
           ___param_bank 000000                    ?_main 0001          __initialization FFD2  
           __end_of_main 0000                   ??_main 0001            __activetblptr 000000  
                 isa$std 000001               __accesstop 0080  __end_of__initialization FFD2  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit FFD2                  __ramtop 1000  
                __ptext0 FFD8     end_of_initialization FFD2      start_initialization FFD2  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 000000  
