/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
 * Copyright (C) 2023 Vivo Communication Technology Co. Ltd.
 * Authors: Yangtao Li <frank.li@vivo.com>
 */

#ifndef _DT_BINDINGS_CLK_TH1520_H_
#define _DT_BINDINGS_CLK_TH1520_H_

#define CLK_PLL_CPU0		0
#define CLK_PLL_CPU1		1
#define CLK_PLL_GMAC		2
#define CLK_PLL_VIDEO		3
#define CLK_PLL_DPU0		4
#define CLK_PLL_DPU1		5
#define CLK_PLL_TEE		6
#define CLK_C910_I0		7
#define CLK_C910		8
#define CLK_BROM		9
#define CLK_BMU			10
#define CLK_AHB2		11
#define CLK_APB3		12
#define CLK_AXI4		13
#define CLK_AON2CPU		14
#define CLK_X2X			15
#define CLK_AXI			16
#define CLK_CPU2AON		17
#define CLK_PERI_AHB		18
#define CLK_CPU2PERI		19
#define CLK_PERI_APB		20
#define CLK_PERI2APB		21
#define CLK_PERI_APB1		22
#define CLK_PERI_APB2		23
#define CLK_PERI_APB3		24
#define CLK_PERI_APB4		25
#define CLK_OSC12M		26
#define CLK_OUT1		27
#define CLK_OUT2		28
#define CLK_OUT3		29
#define CLK_OUT4		30
#define CLK_APB			31
#define CLK_NPU			32
#define CLK_VI			33
#define CLK_VI_AHB		34
#define CLK_VO_AXI		35
#define CLK_VP_APB		36
#define CLK_VP_AXI		37
#define CLK_CPU2VP		38
#define CLK_VENC		39
#define CLK_DPU0		40
#define CLK_DPU1		41
#define CLK_MMC			42
#define CLK_GMAC		43
#define CLK_PADCTRL1		44
#define CLK_DSMART		45
#define CLK_PADCTRL0		46
#define CLK_GMAC_AXI		47
#define CLK_GMAC0		48
#define CLK_PWM			49
#define CLK_QSPI0		50
#define CLK_QSPI1		51
#define CLK_SPI			52
#define CLK_UART0		53
#define CLK_UART1		54
#define CLK_UART2		55
#define CLK_UART3		56
#define CLK_UART4		57
#define CLK_UART5		58
#define CLK_I2C0		59
#define CLK_I2C1		60
#define CLK_I2C2		61
#define CLK_I2C3		62
#define CLK_I2C4		63
#define CLK_I2C5		64
#define CLK_SPINLOCK		65
#define CLK_DMA			66
#define CLK_MBOX0		67
#define CLK_MBOX1		68
#define CLK_MBOX2		69
#define CLK_MBOX3		70
#define CLK_WDT0		71
#define CLK_WDT1		72
#define CLK_TIMER0		73
#define CLK_TIMER1		74
#define CLK_SRAM0		75
#define CLK_SRAM1		76
#define CLK_SRAM2		77
#define CLK_SRAM3		78
#define CLK_PLL_GMAC_100M	79
#define CLK_UART		80

#endif
