Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jul 13 11:48:52 2021
| Host         : 21-10244 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PRBS7_top_timing_summary_routed.rpt -pb PRBS7_top_timing_summary_routed.pb -rpx PRBS7_top_timing_summary_routed.rpx -warn_on_violation
| Design       : PRBS7_top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (270)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (558)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (270)
--------------------------
 There are 270 register/latch pins with no clock driven by root clock pin: DRP_CLK_IN_P (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (558)
--------------------------------------------------
 There are 558 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.072        0.000                      0                15272       -0.430       -0.780                      2                15256        0.023        0.000                       0                  9097  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                ------------         ----------      --------------
SMA_MGT_REFCLK_P                                                                                                     {0.000 3.125}        6.250           160.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                           {0.000 16.500}       33.000          30.303          
gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK        {0.000 1.563}        3.125           320.000         
  clkfbout                                                                                                           {0.000 1.563}        3.125           320.000         
  clkout0                                                                                                            {0.000 3.125}        6.250           160.000         
  clkout1                                                                                                            {0.000 1.563}        3.125           320.000         
gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 3.125}        6.250           160.000         
gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK        {0.000 1.563}        3.125           320.000         
  clkfbout_1                                                                                                         {0.000 1.563}        3.125           320.000         
  clkout0_1                                                                                                          {0.000 3.125}        6.250           160.000         
  clkout1_1                                                                                                          {0.000 1.563}        3.125           320.000         
gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 3.125}        6.250           160.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SMA_MGT_REFCLK_P                                                                                                                                                                                                                                                 4.757        0.000                       0                     2  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                          29.601        0.000                      0                  933        0.088        0.000                      0                  933       15.732        0.000                       0                   487  
gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK                                                                                                                                                    0.562        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                       2.054        0.000                       0                     2  
  clkout0                                                                                                            2.132        0.000                      0                 3307       -0.430       -0.780                      2                 3307        0.046        0.000                       0                  2141  
  clkout1                                                                                                            1.278        0.000                      0                   52        0.108        0.000                      0                   52        0.023        0.000                       0                    31  
gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK                                                                                                                                                    0.562        0.000                       0                     3  
  clkfbout_1                                                                                                                                                                                                                                                     2.054        0.000                       0                     2  
  clkout0_1                                                                                                          1.845        0.000                      0                10689        0.072        0.000                      0                10689        0.046        0.000                       0                  6391  
  clkout1_1                                                                                                          1.072        0.000                      0                   64        0.108        0.000                      0                   64        0.023        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0_1                                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        5.470        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clkout0_1                                                                                        32.287        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clkout0_1                                                                                   clkout0_1                                                                                         4.611        0.000                      0                  111        0.259        0.000                      0                  111  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.093        0.000                      0                  100        0.289        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SMA_MGT_REFCLK_P
  To Clock:  SMA_MGT_REFCLK_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.757ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SMA_MGT_REFCLK_P
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { SMA_MGT_REFCLK_P }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTXE2_COMMON/GTREFCLK1  n/a            1.493         6.250       4.757      GTXE2_COMMON_X0Y2  gtwizard_0_exdes_i/gtwizard_0_support_i/common0_i/gtxe2_common_i/GTREFCLK1
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         6.250       4.842      IBUFDS_GTE2_X0Y5   gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/ibufds_instQ2_CLK1/I



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.601ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.908ns (26.930%)  route 2.464ns (73.070%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns = ( 36.688 - 33.000 ) 
    Source Clock Delay      (SCD):    4.300ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.982     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.225     4.300    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X113Y220       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y220       FDRE (Prop_fdre_C_Q)         0.204     4.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.692     5.197    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X107Y220       LUT4 (Prop_lut4_I1_O)        0.135     5.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.634     5.966    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X108Y221       LUT6 (Prop_lut6_I4_O)        0.132     6.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.098    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X108Y221       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.344 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.578     6.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X113Y221       LUT5 (Prop_lut5_I1_O)        0.054     6.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.559     7.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X113Y223       LUT3 (Prop_lut3_I1_O)        0.137     7.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     7.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X113Y223       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.520    35.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.085    36.688    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X113Y223       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.586    37.274    
                         clock uncertainty           -0.035    37.239    
    SLICE_X113Y223       FDRE (Setup_fdre_C_D)        0.034    37.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.273    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                 29.601    

Slack (MET) :             29.704ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.908ns (27.782%)  route 2.360ns (72.218%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns = ( 36.689 - 33.000 ) 
    Source Clock Delay      (SCD):    4.300ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.982     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.225     4.300    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X113Y220       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y220       FDRE (Prop_fdre_C_Q)         0.204     4.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.692     5.197    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X107Y220       LUT4 (Prop_lut4_I1_O)        0.135     5.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.634     5.966    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X108Y221       LUT6 (Prop_lut6_I4_O)        0.132     6.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.098    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X108Y221       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.344 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.578     6.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X113Y221       LUT5 (Prop_lut5_I1_O)        0.054     6.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.455     7.431    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X113Y222       LUT3 (Prop_lut3_I1_O)        0.137     7.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.568    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X113Y222       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.520    35.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.086    36.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X113Y222       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.586    37.275    
                         clock uncertainty           -0.035    37.240    
    SLICE_X113Y222       FDRE (Setup_fdre_C_D)        0.033    37.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.273    
                         arrival time                          -7.568    
  -------------------------------------------------------------------
                         slack                                 29.704    

Slack (MET) :             29.711ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.908ns (27.833%)  route 2.354ns (72.167%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns = ( 36.689 - 33.000 ) 
    Source Clock Delay      (SCD):    4.300ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.982     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.225     4.300    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X113Y220       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y220       FDRE (Prop_fdre_C_Q)         0.204     4.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.692     5.197    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X107Y220       LUT4 (Prop_lut4_I1_O)        0.135     5.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.634     5.966    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X108Y221       LUT6 (Prop_lut6_I4_O)        0.132     6.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.098    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X108Y221       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.344 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.578     6.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X113Y221       LUT5 (Prop_lut5_I1_O)        0.054     6.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.449     7.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X113Y222       LUT3 (Prop_lut3_I1_O)        0.137     7.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     7.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X113Y222       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.520    35.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.086    36.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X113Y222       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.586    37.275    
                         clock uncertainty           -0.035    37.240    
    SLICE_X113Y222       FDRE (Setup_fdre_C_D)        0.034    37.274    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.274    
                         arrival time                          -7.562    
  -------------------------------------------------------------------
                         slack                                 29.711    

Slack (MET) :             29.792ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.908ns (28.534%)  route 2.274ns (71.466%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.690ns = ( 36.690 - 33.000 ) 
    Source Clock Delay      (SCD):    4.300ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.982     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.225     4.300    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X113Y220       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y220       FDRE (Prop_fdre_C_Q)         0.204     4.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.692     5.197    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X107Y220       LUT4 (Prop_lut4_I1_O)        0.135     5.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.634     5.966    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X108Y221       LUT6 (Prop_lut6_I4_O)        0.132     6.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.098    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X108Y221       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.344 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.578     6.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X113Y221       LUT5 (Prop_lut5_I1_O)        0.054     6.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.369     7.345    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X113Y221       LUT6 (Prop_lut6_I2_O)        0.137     7.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.482    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X113Y221       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.520    35.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.087    36.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X113Y221       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.586    37.276    
                         clock uncertainty           -0.035    37.241    
    SLICE_X113Y221       FDRE (Setup_fdre_C_D)        0.034    37.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.275    
                         arrival time                          -7.482    
  -------------------------------------------------------------------
                         slack                                 29.792    

Slack (MET) :             29.811ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.908ns (28.728%)  route 2.253ns (71.272%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns = ( 36.688 - 33.000 ) 
    Source Clock Delay      (SCD):    4.300ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.982     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.225     4.300    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X113Y220       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y220       FDRE (Prop_fdre_C_Q)         0.204     4.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.692     5.197    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X107Y220       LUT4 (Prop_lut4_I1_O)        0.135     5.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.634     5.966    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X108Y221       LUT6 (Prop_lut6_I4_O)        0.132     6.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.098    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X108Y221       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.344 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.578     6.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X113Y221       LUT5 (Prop_lut5_I1_O)        0.054     6.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.348     7.324    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X113Y223       LUT3 (Prop_lut3_I1_O)        0.137     7.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X113Y223       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.520    35.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.085    36.688    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X113Y223       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.586    37.274    
                         clock uncertainty           -0.035    37.239    
    SLICE_X113Y223       FDRE (Setup_fdre_C_D)        0.033    37.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.272    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                 29.811    

Slack (MET) :             29.813ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.908ns (28.737%)  route 2.252ns (71.263%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns = ( 36.688 - 33.000 ) 
    Source Clock Delay      (SCD):    4.300ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.982     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.225     4.300    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X113Y220       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y220       FDRE (Prop_fdre_C_Q)         0.204     4.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.692     5.197    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X107Y220       LUT4 (Prop_lut4_I1_O)        0.135     5.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.634     5.966    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X108Y221       LUT6 (Prop_lut6_I4_O)        0.132     6.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.098    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X108Y221       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.344 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.578     6.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X113Y221       LUT5 (Prop_lut5_I1_O)        0.054     6.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.347     7.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X113Y223       LUT3 (Prop_lut3_I1_O)        0.137     7.460 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.460    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X113Y223       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.520    35.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.085    36.688    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X113Y223       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.586    37.274    
                         clock uncertainty           -0.035    37.239    
    SLICE_X113Y223       FDRE (Setup_fdre_C_D)        0.034    37.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.273    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                 29.813    

Slack (MET) :             29.837ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.395ns (14.066%)  route 2.413ns (85.934%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.692ns = ( 36.692 - 33.000 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.982     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.220     4.295    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X112Y223       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y223       FDRE (Prop_fdre_C_Q)         0.223     4.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X112Y223       LUT6 (Prop_lut6_I3_O)        0.043     5.033 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.631     5.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X106Y223       LUT5 (Prop_lut5_I3_O)        0.043     5.707 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.603     6.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X105Y235       LUT4 (Prop_lut4_I1_O)        0.043     6.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.276     6.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X104Y235       LUT5 (Prop_lut5_I4_O)        0.043     6.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.431     7.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X104Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.520    35.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.089    36.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X104Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.565    37.257    
                         clock uncertainty           -0.035    37.222    
    SLICE_X104Y234       FDRE (Setup_fdre_C_R)       -0.281    36.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.941    
                         arrival time                          -7.103    
  -------------------------------------------------------------------
                         slack                                 29.837    

Slack (MET) :             29.837ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.395ns (14.066%)  route 2.413ns (85.934%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.692ns = ( 36.692 - 33.000 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.982     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.220     4.295    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X112Y223       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y223       FDRE (Prop_fdre_C_Q)         0.223     4.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X112Y223       LUT6 (Prop_lut6_I3_O)        0.043     5.033 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.631     5.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X106Y223       LUT5 (Prop_lut5_I3_O)        0.043     5.707 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.603     6.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X105Y235       LUT4 (Prop_lut4_I1_O)        0.043     6.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.276     6.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X104Y235       LUT5 (Prop_lut5_I4_O)        0.043     6.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.431     7.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X104Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.520    35.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.089    36.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X104Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.565    37.257    
                         clock uncertainty           -0.035    37.222    
    SLICE_X104Y234       FDRE (Setup_fdre_C_R)       -0.281    36.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.941    
                         arrival time                          -7.103    
  -------------------------------------------------------------------
                         slack                                 29.837    

Slack (MET) :             29.837ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.395ns (14.066%)  route 2.413ns (85.934%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.692ns = ( 36.692 - 33.000 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.982     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.220     4.295    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X112Y223       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y223       FDRE (Prop_fdre_C_Q)         0.223     4.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X112Y223       LUT6 (Prop_lut6_I3_O)        0.043     5.033 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.631     5.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X106Y223       LUT5 (Prop_lut5_I3_O)        0.043     5.707 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.603     6.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X105Y235       LUT4 (Prop_lut4_I1_O)        0.043     6.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.276     6.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X104Y235       LUT5 (Prop_lut5_I4_O)        0.043     6.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.431     7.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X104Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.520    35.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.089    36.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X104Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.565    37.257    
                         clock uncertainty           -0.035    37.222    
    SLICE_X104Y234       FDRE (Setup_fdre_C_R)       -0.281    36.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.941    
                         arrival time                          -7.103    
  -------------------------------------------------------------------
                         slack                                 29.837    

Slack (MET) :             29.837ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.395ns (14.066%)  route 2.413ns (85.934%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.692ns = ( 36.692 - 33.000 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.982     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.220     4.295    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X112Y223       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y223       FDRE (Prop_fdre_C_Q)         0.223     4.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X112Y223       LUT6 (Prop_lut6_I3_O)        0.043     5.033 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.631     5.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X106Y223       LUT5 (Prop_lut5_I3_O)        0.043     5.707 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.603     6.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X105Y235       LUT4 (Prop_lut4_I1_O)        0.043     6.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.276     6.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X104Y235       LUT5 (Prop_lut5_I4_O)        0.043     6.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.431     7.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X104Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.520    35.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.089    36.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X104Y234       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.565    37.257    
                         clock uncertainty           -0.035    37.222    
    SLICE_X104Y234       FDRE (Setup_fdre_C_R)       -0.281    36.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.941    
                         arrival time                          -7.103    
  -------------------------------------------------------------------
                         slack                                 29.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.533%)  route 0.151ns (62.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.541     2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X121Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y235       FDCE (Prop_fdce_C_Q)         0.091     2.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.151     2.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X122Y235       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.859     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.772     2.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X122Y235       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.456     2.205    
    SLICE_X122Y235       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.118ns (33.708%)  route 0.232ns (66.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.541     2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X120Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y235       FDCE (Prop_fdce_C_Q)         0.118     2.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.232     2.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X120Y234       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.859     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.744     2.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X120Y234       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.474     2.159    
    SLICE_X120Y234       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.118ns (33.708%)  route 0.232ns (66.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.541     2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X120Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y235       FDCE (Prop_fdce_C_Q)         0.118     2.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.232     2.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X120Y234       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.859     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.744     2.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X120Y234       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.474     2.159    
    SLICE_X120Y234       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.118ns (33.708%)  route 0.232ns (66.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.541     2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X120Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y235       FDCE (Prop_fdce_C_Q)         0.118     2.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.232     2.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X120Y234       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.859     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.744     2.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X120Y234       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.474     2.159    
    SLICE_X120Y234       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.118ns (33.708%)  route 0.232ns (66.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.541     2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X120Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y235       FDCE (Prop_fdce_C_Q)         0.118     2.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.232     2.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X120Y234       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.859     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.744     2.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X120Y234       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.474     2.159    
    SLICE_X120Y234       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.118ns (33.708%)  route 0.232ns (66.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.541     2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X120Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y235       FDCE (Prop_fdce_C_Q)         0.118     2.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.232     2.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X120Y234       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.859     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.744     2.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X120Y234       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.474     2.159    
    SLICE_X120Y234       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.118ns (33.708%)  route 0.232ns (66.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.541     2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X120Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y235       FDCE (Prop_fdce_C_Q)         0.118     2.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.232     2.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X120Y234       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.859     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.744     2.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X120Y234       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.474     2.159    
    SLICE_X120Y234       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.118ns (33.708%)  route 0.232ns (66.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.541     2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X120Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y235       FDCE (Prop_fdce_C_Q)         0.118     2.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.232     2.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X120Y234       RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.859     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.744     2.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X120Y234       RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.474     2.159    
    SLICE_X120Y234       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.241     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.118ns (33.708%)  route 0.232ns (66.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.541     2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X120Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y235       FDCE (Prop_fdce_C_Q)         0.118     2.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.232     2.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X120Y234       RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.859     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.744     2.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X120Y234       RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism             -0.474     2.159    
    SLICE_X120Y234       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.241     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.321%)  route 0.142ns (58.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.541     2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X121Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y235       FDCE (Prop_fdce_C_Q)         0.100     2.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.142     2.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X120Y234       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.859     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.744     2.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X120Y234       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.474     2.159    
    SLICE_X120Y234       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.408         33.000      31.591     BUFGCTRL_X0Y3   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X112Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X112Y223  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X113Y220  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X113Y220  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X113Y221  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X106Y220  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X107Y220  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X112Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X112Y219  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X122Y236  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y234  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X120Y234  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
  To Clock:  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.562 }
Period(ns):         3.125
Sources:            { gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK  n/a            2.424         3.125       0.701      GTXE2_CHANNEL_X0Y8  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.408         3.125       1.717      BUFGCTRL_X0Y18      gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         3.125       2.054      MMCME2_ADV_X0Y6     gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       3.125       96.875     MMCME2_ADV_X0Y6     gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.000         1.563       0.563      MMCME2_ADV_X0Y6     gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.000         1.563       0.563      MMCME2_ADV_X0Y6     gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.000         1.562       0.562      MMCME2_ADV_X0Y6     gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.000         1.562       0.562      MMCME2_ADV_X0Y6     gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 1.562 }
Period(ns):         3.125
Sources:            { gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         3.125       2.054      MMCME2_ADV_X0Y6  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         3.125       2.054      MMCME2_ADV_X0Y6  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       3.125       96.875     MMCME2_ADV_X0Y6  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y6  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.132ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.430ns,  Total Violation       -0.780ns
PW    :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0 rise@6.250ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.223ns (5.889%)  route 3.564ns (94.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 11.992 - 6.250 ) 
    Source Clock Delay      (SCD):    6.277ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.729     2.941    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.018 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     4.957    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.050 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        1.227     6.277    <hidden>
    SLICE_X103Y244       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y244       FDRE (Prop_fdre_C_Q)         0.223     6.500 r  <hidden>
                         net (fo=35, routed)          3.564    10.064    <hidden>
    RAMB36_X4Y47         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.508     8.885    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.958 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    10.743    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.826 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        1.166    11.992    <hidden>
    RAMB36_X4Y47         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.567    12.559    
                         clock uncertainty           -0.035    12.524    
    RAMB36_X4Y47         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    12.196    <hidden>
  -------------------------------------------------------------------
                         required time                         12.196    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0 rise@6.250ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.223ns (5.949%)  route 3.525ns (94.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 12.129 - 6.250 ) 
    Source Clock Delay      (SCD):    6.277ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.729     2.941    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.018 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     4.957    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.050 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        1.227     6.277    <hidden>
    SLICE_X103Y244       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y244       FDRE (Prop_fdre_C_Q)         0.223     6.500 r  <hidden>
                         net (fo=35, routed)          3.525    10.025    <hidden>
    RAMB36_X5Y50         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.508     8.885    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.958 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    10.743    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.826 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        1.303    12.129    <hidden>
    RAMB36_X5Y50         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.487    12.616    
                         clock uncertainty           -0.035    12.581    
    RAMB36_X5Y50         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    12.253    <hidden>
  -------------------------------------------------------------------
                         required time                         12.253    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0 rise@6.250ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.223ns (6.044%)  route 3.467ns (93.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 11.999 - 6.250 ) 
    Source Clock Delay      (SCD):    6.277ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.729     2.941    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.018 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     4.957    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.050 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        1.227     6.277    <hidden>
    SLICE_X103Y244       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y244       FDRE (Prop_fdre_C_Q)         0.223     6.500 r  <hidden>
                         net (fo=35, routed)          3.467     9.967    <hidden>
    RAMB36_X5Y48         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.508     8.885    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.958 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    10.743    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.826 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        1.173    11.999    <hidden>
    RAMB36_X5Y48         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.567    12.566    
                         clock uncertainty           -0.035    12.531    
    RAMB36_X5Y48         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    12.203    <hidden>
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0 rise@6.250ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.223ns (6.090%)  route 3.439ns (93.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 11.995 - 6.250 ) 
    Source Clock Delay      (SCD):    6.277ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.729     2.941    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.018 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     4.957    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.050 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        1.227     6.277    <hidden>
    SLICE_X103Y244       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y244       FDRE (Prop_fdre_C_Q)         0.223     6.500 r  <hidden>
                         net (fo=35, routed)          3.439     9.939    <hidden>
    RAMB36_X4Y48         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.508     8.885    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.958 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    10.743    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.826 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        1.169    11.995    <hidden>
    RAMB36_X4Y48         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.567    12.562    
                         clock uncertainty           -0.035    12.527    
    RAMB36_X4Y48         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    12.199    <hidden>
  -------------------------------------------------------------------
                         required time                         12.199    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.289ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0 rise@6.250ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.223ns (6.131%)  route 3.414ns (93.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 11.999 - 6.250 ) 
    Source Clock Delay      (SCD):    6.277ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.729     2.941    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.018 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     4.957    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.050 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        1.227     6.277    <hidden>
    SLICE_X103Y244       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y244       FDRE (Prop_fdre_C_Q)         0.223     6.500 r  <hidden>
                         net (fo=35, routed)          3.414     9.914    <hidden>
    RAMB36_X5Y49         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.508     8.885    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.958 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    10.743    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.826 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        1.173    11.999    <hidden>
    RAMB36_X5Y49         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.567    12.566    
                         clock uncertainty           -0.035    12.531    
    RAMB36_X5Y49         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    12.203    <hidden>
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -9.914    
  -------------------------------------------------------------------
                         slack                                  2.289    

Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0 rise@6.250ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.204ns (6.332%)  route 3.018ns (93.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.721ns = ( 11.971 - 6.250 ) 
    Source Clock Delay      (SCD):    6.445ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.729     2.941    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.018 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     4.957    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.050 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        1.395     6.445    <hidden>
    SLICE_X111Y251       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y251       FDRE (Prop_fdre_C_Q)         0.204     6.649 r  <hidden>
                         net (fo=311, routed)         3.018     9.667    <hidden>
    SLICE_X128Y247       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.508     8.885    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.958 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    10.743    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.826 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        1.145    11.971    <hidden>
    SLICE_X128Y247       FDRE                                         r  <hidden>
                         clock pessimism              0.487    12.458    
                         clock uncertainty           -0.035    12.423    
    SLICE_X128Y247       FDRE (Setup_fdre_C_R)       -0.384    12.039    <hidden>
  -------------------------------------------------------------------
                         required time                         12.039    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  2.372    

Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0 rise@6.250ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.222ns  (logic 0.204ns (6.332%)  route 3.018ns (93.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.721ns = ( 11.971 - 6.250 ) 
    Source Clock Delay      (SCD):    6.445ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.729     2.941    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.018 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     4.957    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.050 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        1.395     6.445    <hidden>
    SLICE_X111Y251       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y251       FDRE (Prop_fdre_C_Q)         0.204     6.649 r  <hidden>
                         net (fo=311, routed)         3.018     9.667    <hidden>
    SLICE_X128Y247       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.508     8.885    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.958 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    10.743    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.826 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        1.145    11.971    <hidden>
    SLICE_X128Y247       FDRE                                         r  <hidden>
                         clock pessimism              0.487    12.458    
                         clock uncertainty           -0.035    12.423    
    SLICE_X128Y247       FDRE (Setup_fdre_C_R)       -0.384    12.039    <hidden>
  -------------------------------------------------------------------
                         required time                         12.039    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  2.372    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0 rise@6.250ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.223ns (6.519%)  route 3.198ns (93.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.789ns = ( 12.039 - 6.250 ) 
    Source Clock Delay      (SCD):    6.276ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.729     2.941    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.018 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     4.957    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.050 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        1.226     6.276    <hidden>
    SLICE_X101Y242       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y242       FDRE (Prop_fdre_C_Q)         0.223     6.499 r  <hidden>
                         net (fo=35, routed)          3.198     9.697    <hidden>
    RAMB36_X2Y54         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.508     8.885    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.958 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    10.743    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.826 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        1.213    12.039    <hidden>
    RAMB36_X2Y54         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.487    12.526    
                         clock uncertainty           -0.035    12.491    
    RAMB36_X2Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.416    12.075    <hidden>
  -------------------------------------------------------------------
                         required time                         12.075    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0 rise@6.250ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 0.223ns (6.386%)  route 3.269ns (93.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.865ns = ( 12.115 - 6.250 ) 
    Source Clock Delay      (SCD):    6.276ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.729     2.941    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.018 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     4.957    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.050 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        1.226     6.276    <hidden>
    SLICE_X101Y242       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y242       FDRE (Prop_fdre_C_Q)         0.223     6.499 r  <hidden>
                         net (fo=35, routed)          3.269     9.768    <hidden>
    RAMB36_X4Y55         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.508     8.885    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.958 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    10.743    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.826 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        1.289    12.115    <hidden>
    RAMB36_X4Y55         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.487    12.602    
                         clock uncertainty           -0.035    12.567    
    RAMB36_X4Y55         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.416    12.151    <hidden>
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0 rise@6.250ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.259ns (7.686%)  route 3.111ns (92.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.789ns = ( 12.039 - 6.250 ) 
    Source Clock Delay      (SCD):    6.276ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.729     2.941    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.018 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     4.957    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.050 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        1.226     6.276    <hidden>
    SLICE_X102Y243       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y243       FDRE (Prop_fdre_C_Q)         0.259     6.535 r  <hidden>
                         net (fo=35, routed)          3.111     9.646    <hidden>
    RAMB36_X2Y54         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.508     8.885    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.958 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    10.743    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.826 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        1.213    12.039    <hidden>
    RAMB36_X2Y54         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.487    12.526    
                         clock uncertainty           -0.035    12.491    
    RAMB36_X2Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416    12.075    <hidden>
  -------------------------------------------------------------------
                         required time                         12.075    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                  2.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.430ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                            (clock source 'clkout0'  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.083ns (2.628%)  route 3.076ns (97.372%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.417ns
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     1.044    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.127 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.508     2.635    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.708 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     4.493    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.576 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        1.291     5.867    <hidden>
    SLICE_X52Y263        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.729     2.941    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.018 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     4.957    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.050 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        1.367     6.417    <hidden>
    SLICE_X52Y263        SRL16E                                       r  <hidden>
                         clock pessimism             -0.310     6.107    
                         clock uncertainty            0.035     6.142    
    SLICE_X52Y263        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     6.296    <hidden>
  -------------------------------------------------------------------
                         required time                         -6.296    
                         arrival time                           5.867    
  -------------------------------------------------------------------
                         slack                                 -0.430    

Slack (VIOLATED) :        -0.351ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                            (clock source 'clkout0'  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.083ns (2.674%)  route 3.021ns (97.326%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.336ns
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     1.044    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.127 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.508     2.635    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.708 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     4.493    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.576 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        1.236     5.812    <hidden>
    SLICE_X128Y247       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.729     2.941    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.018 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939     4.957    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.050 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        1.286     6.336    <hidden>
    SLICE_X128Y247       FDRE                                         r  <hidden>
                         clock pessimism             -0.310     6.026    
                         clock uncertainty            0.035     6.061    
    SLICE_X128Y247       FDRE (Hold_fdre_C_D)         0.101     6.162    <hidden>
  -------------------------------------------------------------------
                         required time                         -6.162    
                         arrival time                           5.812    
  -------------------------------------------------------------------
                         slack                                 -0.351    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.249ns (60.406%)  route 0.163ns (39.594%))
  Logic Levels:           3  (CARRY4=2 SRL16E=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.749     1.316    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.366 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.334    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.360 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        0.544     2.904    <hidden>
    SLICE_X119Y249       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y249       FDRE (Prop_fdre_C_Q)         0.091     2.995 r  <hidden>
                         net (fo=2, routed)           0.163     3.158    <hidden>
    SLICE_X118Y250       SRL16E (Prop_srl16e_A3_Q)    0.066     3.224 r  <hidden>
                         net (fo=1, routed)           0.000     3.224    <hidden>
    SLICE_X118Y250       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.065     3.289 r  <hidden>
                         net (fo=1, routed)           0.000     3.289    <hidden>
    SLICE_X118Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.316 r  <hidden>
                         net (fo=1, routed)           0.000     3.316    <hidden>
    SLICE_X118Y251       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.003     1.614    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.667 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.704    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.734 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        0.849     3.583    <hidden>
    SLICE_X118Y251       FDRE                                         r  <hidden>
                         clock pessimism             -0.382     3.201    
    SLICE_X118Y251       FDRE (Hold_fdre_C_D)         0.039     3.240    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.240    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dataAligner/map_inst/dout_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.303%)  route 0.142ns (58.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.608ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.749     1.316    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.366 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.334    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.360 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        0.649     3.009    dataAligner/map_inst/clk
    SLICE_X123Y257       FDRE                                         r  dataAligner/map_inst/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y257       FDRE (Prop_fdre_C_Q)         0.100     3.109 r  dataAligner/map_inst/dout_reg[20]/Q
                         net (fo=3, routed)           0.142     3.251    <hidden>
    SLICE_X122Y257       SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.003     1.614    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.667 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.704    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.734 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        0.874     3.608    <hidden>
    SLICE_X122Y257       SRL16E                                       r  <hidden>
                         clock pessimism             -0.588     3.020    
    SLICE_X122Y257       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     3.174    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.174    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dataAligner/map_inst/dout_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.635%)  route 0.146ns (59.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.749     1.316    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.366 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.334    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.360 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        0.621     2.981    dataAligner/map_inst/clk
    SLICE_X119Y260       FDRE                                         r  dataAligner/map_inst/dout_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y260       FDRE (Prop_fdre_C_Q)         0.100     3.081 r  dataAligner/map_inst/dout_reg[36]/Q
                         net (fo=3, routed)           0.146     3.227    <hidden>
    SLICE_X120Y261       SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.003     1.614    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.667 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.704    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.734 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        0.846     3.580    <hidden>
    SLICE_X120Y261       SRL16E                                       r  <hidden>
                         clock pessimism             -0.585     2.995    
    SLICE_X120Y261       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     3.149    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.149    
                         arrival time                           3.227    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.107ns (19.330%)  route 0.447ns (80.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.496ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.749     1.316    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.366 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.334    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.360 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        0.537     2.897    <hidden>
    SLICE_X102Y248       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y248       FDRE (Prop_fdre_C_Q)         0.107     3.004 r  <hidden>
                         net (fo=1, routed)           0.447     3.451    <hidden>
    RAMB36_X2Y48         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.003     1.614    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.667 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.704    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.734 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        0.762     3.496    <hidden>
    RAMB36_X2Y48         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.382     3.114    
    RAMB36_X2Y48         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.258     3.372    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.372    
                         arrival time                           3.451    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.118ns (19.896%)  route 0.475ns (80.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.749     1.316    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.366 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.334    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.360 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        0.536     2.896    <hidden>
    SLICE_X102Y243       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y243       FDRE (Prop_fdre_C_Q)         0.118     3.014 r  <hidden>
                         net (fo=35, routed)          0.475     3.489    <hidden>
    RAMB36_X3Y50         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.003     1.614    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.667 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.704    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.734 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        0.875     3.609    <hidden>
    RAMB36_X3Y50         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.382     3.227    
    RAMB36_X3Y50         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     3.410    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.410    
                         arrival time                           3.489    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dataAligner/map_inst/dout_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.310%)  route 0.103ns (50.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.749     1.316    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.366 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.334    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.360 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        0.621     2.981    dataAligner/map_inst/clk
    SLICE_X119Y260       FDRE                                         r  dataAligner/map_inst/dout_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y260       FDRE (Prop_fdre_C_Q)         0.100     3.081 r  dataAligner/map_inst/dout_reg[33]/Q
                         net (fo=3, routed)           0.103     3.184    <hidden>
    SLICE_X120Y261       SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.003     1.614    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.667 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.704    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.734 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        0.846     3.580    <hidden>
    SLICE_X120Y261       SRL16E                                       r  <hidden>
                         clock pessimism             -0.585     2.995    
    SLICE_X120Y261       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     3.097    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.097    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dataAligner/map_inst/dout_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.280%)  route 0.103ns (50.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.749     1.316    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.366 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.334    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.360 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        0.621     2.981    dataAligner/map_inst/clk
    SLICE_X119Y260       FDRE                                         r  dataAligner/map_inst/dout_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y260       FDRE (Prop_fdre_C_Q)         0.100     3.081 r  dataAligner/map_inst/dout_reg[34]/Q
                         net (fo=3, routed)           0.103     3.184    <hidden>
    SLICE_X120Y261       SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.003     1.614    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.667 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.704    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.734 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        0.846     3.580    <hidden>
    SLICE_X120Y261       SRL16E                                       r  <hidden>
                         clock pessimism             -0.585     2.995    
    SLICE_X120Y261       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     3.094    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.094    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dataAligner/prbsCKInst/prbs_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dataAligner/prbsCKInst/errorBits_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (67.034%)  route 0.063ns (32.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.749     1.316    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.366 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.334    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.360 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        0.621     2.981    dataAligner/prbsCKInst/clk
    SLICE_X105Y252       FDRE                                         r  dataAligner/prbsCKInst/prbs_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y252       FDRE (Prop_fdre_C_Q)         0.100     3.081 r  dataAligner/prbsCKInst/prbs_reg[13]/Q
                         net (fo=3, routed)           0.063     3.144    dataAligner/prbsCKInst/prbs_from_check[13]
    SLICE_X104Y252       LUT2 (Prop_lut2_I1_O)        0.028     3.172 r  dataAligner/prbsCKInst/errorBits[13]_i_1/O
                         net (fo=1, routed)           0.000     3.172    dataAligner/prbsCKInst/errorBits[13]_i_1_n_0
    SLICE_X104Y252       FDRE                                         r  dataAligner/prbsCKInst/errorBits_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.003     1.614    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.667 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037     2.704    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.734 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0_buf/O
                         net (fo=2141, routed)        0.846     3.580    dataAligner/prbsCKInst/clk
    SLICE_X104Y252       FDRE                                         r  dataAligner/prbsCKInst/errorBits_reg[13]/C
                         clock pessimism             -0.588     2.992    
    SLICE_X104Y252       FDRE (Hold_fdre_C_D)         0.087     3.079    dataAligner/prbsCKInst/errorBits_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.079    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            6.204         6.250       0.046      GTXE2_CHANNEL_X0Y8  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         6.250       4.411      RAMB36_X4Y55        <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         6.250       4.411      RAMB36_X4Y47        <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         6.250       4.411      RAMB36_X5Y52        <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         6.250       4.411      RAMB36_X2Y51        <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         6.250       4.411      RAMB36_X3Y52        <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         6.250       4.411      RAMB36_X5Y53        <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         6.250       4.411      RAMB36_X4Y53        <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         6.250       4.411      RAMB36_X3Y46        <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         6.250       4.411      RAMB36_X2Y50        <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y6     gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.125       2.483      SLICE_X106Y266      <hidden>
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.125       2.483      SLICE_X106Y266      <hidden>
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.125       2.483      SLICE_X106Y266      <hidden>
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.125       2.483      SLICE_X106Y266      <hidden>
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.125       2.483      SLICE_X106Y266      <hidden>
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.125       2.483      SLICE_X106Y266      <hidden>
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.125       2.483      SLICE_X106Y266      <hidden>
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.125       2.483      SLICE_X106Y266      <hidden>
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.125       2.483      SLICE_X122Y272      <hidden>
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.125       2.483      SLICE_X122Y272      <hidden>
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.125       2.483      SLICE_X122Y272      <hidden>
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.125       2.483      SLICE_X122Y272      <hidden>
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.125       2.483      SLICE_X122Y272      <hidden>
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.125       2.483      SLICE_X122Y272      <hidden>
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.125       2.483      SLICE_X132Y256      <hidden>
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.125       2.483      SLICE_X132Y256      <hidden>
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.125       2.483      SLICE_X132Y256      <hidden>
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.125       2.483      SLICE_X132Y256      <hidden>
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.125       2.483      SLICE_X132Y256      <hidden>
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.125       2.483      SLICE_X132Y256      <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout1 rise@3.125ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.352ns (22.152%)  route 1.237ns (77.848%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.843ns = ( 8.968 - 3.125 ) 
    Source Clock Delay      (SCD):    6.484ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.729     2.941    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.018 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.939     4.957    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     5.050 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          1.434     6.484    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y267       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y267       FDRE (Prop_fdre_C_Q)         0.223     6.707 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.474     7.181    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X122Y267       LUT6 (Prop_lut6_I3_O)        0.043     7.224 f  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.245     7.469    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X122Y268       LUT5 (Prop_lut5_I4_O)        0.043     7.512 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.118     7.629    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X122Y268       LUT2 (Prop_lut2_I0_O)        0.043     7.672 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.401     8.073    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X123Y266       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    3.125     3.125 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     4.169    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     4.252 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.508     5.760    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.833 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.785     7.618    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.701 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          1.267     8.968    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y266       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.619     9.587    
                         clock uncertainty           -0.035     9.552    
    SLICE_X123Y266       FDRE (Setup_fdre_C_CE)      -0.201     9.351    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout1 rise@3.125ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.352ns (22.152%)  route 1.237ns (77.848%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.843ns = ( 8.968 - 3.125 ) 
    Source Clock Delay      (SCD):    6.484ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.729     2.941    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.018 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.939     4.957    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     5.050 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          1.434     6.484    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y267       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y267       FDRE (Prop_fdre_C_Q)         0.223     6.707 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.474     7.181    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X122Y267       LUT6 (Prop_lut6_I3_O)        0.043     7.224 f  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.245     7.469    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X122Y268       LUT5 (Prop_lut5_I4_O)        0.043     7.512 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.118     7.629    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X122Y268       LUT2 (Prop_lut2_I0_O)        0.043     7.672 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.401     8.073    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X123Y266       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    3.125     3.125 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     4.169    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     4.252 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.508     5.760    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.833 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.785     7.618    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.701 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          1.267     8.968    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y266       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.619     9.587    
                         clock uncertainty           -0.035     9.552    
    SLICE_X123Y266       FDRE (Setup_fdre_C_CE)      -0.201     9.351    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout1 rise@3.125ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.352ns (22.152%)  route 1.237ns (77.848%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.843ns = ( 8.968 - 3.125 ) 
    Source Clock Delay      (SCD):    6.484ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.729     2.941    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.018 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.939     4.957    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     5.050 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          1.434     6.484    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y267       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y267       FDRE (Prop_fdre_C_Q)         0.223     6.707 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.474     7.181    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X122Y267       LUT6 (Prop_lut6_I3_O)        0.043     7.224 f  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.245     7.469    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X122Y268       LUT5 (Prop_lut5_I4_O)        0.043     7.512 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.118     7.629    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X122Y268       LUT2 (Prop_lut2_I0_O)        0.043     7.672 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.401     8.073    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X123Y266       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    3.125     3.125 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     4.169    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     4.252 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.508     5.760    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.833 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.785     7.618    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.701 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          1.267     8.968    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y266       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.619     9.587    
                         clock uncertainty           -0.035     9.552    
    SLICE_X123Y266       FDRE (Setup_fdre_C_CE)      -0.201     9.351    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout1 rise@3.125ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.352ns (22.152%)  route 1.237ns (77.848%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.843ns = ( 8.968 - 3.125 ) 
    Source Clock Delay      (SCD):    6.484ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.729     2.941    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.018 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.939     4.957    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     5.050 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          1.434     6.484    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y267       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y267       FDRE (Prop_fdre_C_Q)         0.223     6.707 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.474     7.181    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X122Y267       LUT6 (Prop_lut6_I3_O)        0.043     7.224 f  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.245     7.469    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X122Y268       LUT5 (Prop_lut5_I4_O)        0.043     7.512 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.118     7.629    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X122Y268       LUT2 (Prop_lut2_I0_O)        0.043     7.672 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.401     8.073    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X123Y266       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    3.125     3.125 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     4.169    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     4.252 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.508     5.760    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.833 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.785     7.618    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.701 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          1.267     8.968    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y266       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.619     9.587    
                         clock uncertainty           -0.035     9.552    
    SLICE_X123Y266       FDRE (Setup_fdre_C_CE)      -0.201     9.351    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout1 rise@3.125ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.352ns (22.514%)  route 1.211ns (77.486%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns = ( 8.966 - 3.125 ) 
    Source Clock Delay      (SCD):    6.484ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.729     2.941    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.018 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.939     4.957    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     5.050 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          1.434     6.484    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y267       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y267       FDRE (Prop_fdre_C_Q)         0.223     6.707 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.474     7.181    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X122Y267       LUT6 (Prop_lut6_I3_O)        0.043     7.224 f  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.245     7.469    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X122Y268       LUT5 (Prop_lut5_I4_O)        0.043     7.512 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.118     7.629    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X122Y268       LUT2 (Prop_lut2_I0_O)        0.043     7.672 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.375     8.047    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X123Y268       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    3.125     3.125 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     4.169    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     4.252 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.508     5.760    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.833 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.785     7.618    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.701 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          1.265     8.966    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y268       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.619     9.585    
                         clock uncertainty           -0.035     9.550    
    SLICE_X123Y268       FDRE (Setup_fdre_C_CE)      -0.201     9.349    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                          9.349    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout1 rise@3.125ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.352ns (22.514%)  route 1.211ns (77.486%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns = ( 8.966 - 3.125 ) 
    Source Clock Delay      (SCD):    6.484ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.729     2.941    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.018 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.939     4.957    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     5.050 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          1.434     6.484    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y267       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y267       FDRE (Prop_fdre_C_Q)         0.223     6.707 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.474     7.181    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X122Y267       LUT6 (Prop_lut6_I3_O)        0.043     7.224 f  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.245     7.469    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X122Y268       LUT5 (Prop_lut5_I4_O)        0.043     7.512 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.118     7.629    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X122Y268       LUT2 (Prop_lut2_I0_O)        0.043     7.672 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.375     8.047    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X123Y268       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    3.125     3.125 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     4.169    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     4.252 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.508     5.760    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.833 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.785     7.618    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.701 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          1.265     8.966    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y268       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.619     9.585    
                         clock uncertainty           -0.035     9.550    
    SLICE_X123Y268       FDRE (Setup_fdre_C_CE)      -0.201     9.349    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                          9.349    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout1 rise@3.125ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.352ns (22.514%)  route 1.211ns (77.486%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns = ( 8.966 - 3.125 ) 
    Source Clock Delay      (SCD):    6.484ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.729     2.941    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.018 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.939     4.957    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     5.050 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          1.434     6.484    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y267       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y267       FDRE (Prop_fdre_C_Q)         0.223     6.707 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.474     7.181    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X122Y267       LUT6 (Prop_lut6_I3_O)        0.043     7.224 f  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.245     7.469    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X122Y268       LUT5 (Prop_lut5_I4_O)        0.043     7.512 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.118     7.629    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X122Y268       LUT2 (Prop_lut2_I0_O)        0.043     7.672 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.375     8.047    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X123Y268       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    3.125     3.125 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     4.169    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     4.252 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.508     5.760    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.833 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.785     7.618    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.701 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          1.265     8.966    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y268       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.619     9.585    
                         clock uncertainty           -0.035     9.550    
    SLICE_X123Y268       FDRE (Setup_fdre_C_CE)      -0.201     9.349    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.349    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout1 rise@3.125ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.352ns (22.514%)  route 1.211ns (77.486%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns = ( 8.966 - 3.125 ) 
    Source Clock Delay      (SCD):    6.484ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.729     2.941    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.018 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.939     4.957    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     5.050 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          1.434     6.484    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y267       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y267       FDRE (Prop_fdre_C_Q)         0.223     6.707 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.474     7.181    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X122Y267       LUT6 (Prop_lut6_I3_O)        0.043     7.224 f  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.245     7.469    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X122Y268       LUT5 (Prop_lut5_I4_O)        0.043     7.512 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.118     7.629    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X122Y268       LUT2 (Prop_lut2_I0_O)        0.043     7.672 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.375     8.047    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X123Y268       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    3.125     3.125 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     4.169    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     4.252 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.508     5.760    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.833 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.785     7.618    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.701 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          1.265     8.966    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y268       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.619     9.585    
                         clock uncertainty           -0.035     9.550    
    SLICE_X123Y268       FDRE (Setup_fdre_C_CE)      -0.201     9.349    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.349    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout1 rise@3.125ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.352ns (23.362%)  route 1.155ns (76.638%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 8.967 - 3.125 ) 
    Source Clock Delay      (SCD):    6.484ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.729     2.941    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.018 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.939     4.957    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     5.050 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          1.434     6.484    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y267       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y267       FDRE (Prop_fdre_C_Q)         0.223     6.707 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.474     7.181    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X122Y267       LUT6 (Prop_lut6_I3_O)        0.043     7.224 f  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.245     7.469    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X122Y268       LUT5 (Prop_lut5_I4_O)        0.043     7.512 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.118     7.629    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X122Y268       LUT2 (Prop_lut2_I0_O)        0.043     7.672 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.318     7.991    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X123Y267       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    3.125     3.125 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     4.169    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     4.252 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.508     5.760    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.833 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.785     7.618    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.701 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          1.266     8.967    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y267       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.642     9.609    
                         clock uncertainty           -0.035     9.574    
    SLICE_X123Y267       FDRE (Setup_fdre_C_CE)      -0.201     9.373    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.373    
                         arrival time                          -7.991    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout1 rise@3.125ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.352ns (23.362%)  route 1.155ns (76.638%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 8.967 - 3.125 ) 
    Source Clock Delay      (SCD):    6.484ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.729     2.941    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.018 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.939     4.957    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     5.050 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          1.434     6.484    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y267       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y267       FDRE (Prop_fdre_C_Q)         0.223     6.707 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.474     7.181    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X122Y267       LUT6 (Prop_lut6_I3_O)        0.043     7.224 f  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.245     7.469    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X122Y268       LUT5 (Prop_lut5_I4_O)        0.043     7.512 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.118     7.629    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X122Y268       LUT2 (Prop_lut2_I0_O)        0.043     7.672 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.318     7.991    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X123Y267       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    3.125     3.125 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     4.169    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     4.252 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.508     5.760    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.833 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.785     7.618    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.701 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          1.266     8.967    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y267       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.642     9.609    
                         clock uncertainty           -0.035     9.574    
    SLICE_X123Y267       FDRE (Setup_fdre_C_CE)      -0.201     9.373    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.373    
                         arrival time                          -7.991    
  -------------------------------------------------------------------
                         slack                                  1.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.749     1.316    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.366 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.334    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.360 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          0.641     3.001    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X123Y270       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y270       FDRE (Prop_fdre_C_Q)         0.100     3.101 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.156    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X123Y270       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.003     1.614    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.667 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.037     2.704    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.734 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          0.864     3.598    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X123Y270       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.597     3.001    
    SLICE_X123Y270       FDRE (Hold_fdre_C_D)         0.047     3.048    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.048    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.749     1.316    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.366 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.334    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.360 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          0.644     3.004    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X124Y268       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y268       FDRE (Prop_fdre_C_Q)         0.100     3.104 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.060     3.164    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X124Y268       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.003     1.614    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.667 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.037     2.704    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.734 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          0.867     3.601    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X124Y268       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.597     3.004    
    SLICE_X124Y268       FDRE (Hold_fdre_C_D)         0.047     3.051    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.051    
                         arrival time                           3.164    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.749     1.316    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.366 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.334    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.360 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          0.644     3.004    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X124Y268       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y268       FDRE (Prop_fdre_C_Q)         0.091     3.095 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.106     3.201    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync2
    SLICE_X124Y268       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.003     1.614    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.667 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.037     2.704    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.734 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          0.867     3.601    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X124Y268       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
                         clock pessimism             -0.597     3.004    
    SLICE_X124Y268       FDRE (Hold_fdre_C_D)         0.006     3.010    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -3.010    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.749     1.316    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.366 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.334    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.360 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          0.641     3.001    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X123Y270       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y270       FDRE (Prop_fdre_C_Q)         0.091     3.092 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.106     3.198    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X123Y270       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.003     1.614    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.667 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.037     2.704    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.734 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          0.864     3.598    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X123Y270       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                         clock pessimism             -0.597     3.001    
    SLICE_X123Y270       FDRE (Hold_fdre_C_D)         0.006     3.007    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -3.007    
                         arrival time                           3.198    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.177ns (64.184%)  route 0.099ns (35.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.749     1.316    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.366 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.334    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.360 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          0.644     3.004    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y267       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y267       FDRE (Prop_fdre_C_Q)         0.100     3.104 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.099     3.203    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X123Y267       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.280 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.280    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__0_n_4
    SLICE_X123Y267       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.003     1.614    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.667 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.037     2.704    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.734 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          0.867     3.601    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y267       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism             -0.597     3.004    
    SLICE_X123Y267       FDRE (Hold_fdre_C_D)         0.071     3.075    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.075    
                         arrival time                           3.280    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.749     1.316    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.366 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.334    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.360 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          0.643     3.003    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X122Y268       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y268       FDRE (Prop_fdre_C_Q)         0.118     3.121 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.146     3.267    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg_n_0
    SLICE_X122Y268       LUT4 (Prop_lut4_I0_O)        0.028     3.295 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     3.295    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X122Y268       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.003     1.614    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.667 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.037     2.704    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.734 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          0.866     3.600    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X122Y268       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.597     3.003    
    SLICE_X122Y268       FDRE (Hold_fdre_C_D)         0.087     3.090    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -3.090    
                         arrival time                           3.295    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.749     1.316    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.366 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.334    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.360 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          0.645     3.005    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y266       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y266       FDRE (Prop_fdre_C_Q)         0.100     3.105 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.101     3.206    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X123Y266       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.283 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     3.283    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__0_n_4
    SLICE_X123Y266       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.003     1.614    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.667 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.037     2.704    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.734 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          0.868     3.602    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y266       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism             -0.597     3.005    
    SLICE_X123Y266       FDRE (Hold_fdre_C_D)         0.071     3.076    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.177ns (63.166%)  route 0.103ns (36.834%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.749     1.316    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.366 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.334    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.360 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          0.643     3.003    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y268       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y268       FDRE (Prop_fdre_C_Q)         0.100     3.103 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.103     3.206    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X123Y268       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.283 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.283    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__0_n_4
    SLICE_X123Y268       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.003     1.614    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.667 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.037     2.704    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.734 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          0.866     3.600    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y268       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism             -0.597     3.003    
    SLICE_X123Y268       FDRE (Hold_fdre_C_D)         0.071     3.074    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.074    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.522%)  route 0.160ns (61.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.749     1.316    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.366 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.334    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.360 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          0.641     3.001    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X123Y270       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y270       FDRE (Prop_fdre_C_Q)         0.100     3.101 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/Q
                         net (fo=1, routed)           0.160     3.261    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync4
    SLICE_X123Y270       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.003     1.614    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.667 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.037     2.704    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.734 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          0.864     3.598    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X123Y270       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
                         clock pessimism             -0.597     3.001    
    SLICE_X123Y270       FDRE (Hold_fdre_C_D)         0.047     3.048    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -3.048    
                         arrival time                           3.261    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.183ns (64.441%)  route 0.101ns (35.559%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           0.749     1.316    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.366 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.334    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.360 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          0.644     3.004    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y267       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y267       FDRE (Prop_fdre_C_Q)         0.100     3.104 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.101     3.205    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X123Y267       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     3.288 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.288    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__0_n_7
    SLICE_X123Y267       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/data_sync_reg1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1_buf/O
                         net (fo=1, routed)           1.003     1.614    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.667 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.037     2.704    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.734 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/O
                         net (fo=29, routed)          0.867     3.601    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X123Y267       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism             -0.597     3.004    
    SLICE_X123Y267       FDRE (Hold_fdre_C_D)         0.071     3.075    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.075    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 1.562 }
Period(ns):         3.125
Sources:            { gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.102         3.125       0.023      GTXE2_CHANNEL_X0Y8  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.408         3.125       1.717      BUFGCTRL_X0Y17      gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.071         3.125       2.054      MMCME2_ADV_X0Y6     gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            0.750         3.125       2.375      SLICE_X123Y270      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.125       2.375      SLICE_X123Y270      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.125       2.375      SLICE_X123Y270      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.125       2.375      SLICE_X124Y268      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.125       2.375      SLICE_X124Y268      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.125       2.375      SLICE_X124Y268      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                  n/a            0.700         3.125       2.425      SLICE_X123Y270      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y6     gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.562       1.162      SLICE_X123Y270      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.562       1.162      SLICE_X123Y270      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.562       1.162      SLICE_X123Y270      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.562       1.162      SLICE_X123Y270      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.562       1.162      SLICE_X123Y270      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.562       1.162      SLICE_X123Y270      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.562       1.162      SLICE_X124Y268      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.562       1.162      SLICE_X124Y268      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.562       1.162      SLICE_X124Y268      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.563       1.163      SLICE_X124Y268      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.562       1.212      SLICE_X124Y268      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.562       1.212      SLICE_X124Y268      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.562       1.212      SLICE_X124Y268      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.562       1.212      SLICE_X124Y268      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.562       1.212      SLICE_X124Y268      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.562       1.212      SLICE_X124Y268      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.562       1.212      SLICE_X124Y268      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.562       1.212      SLICE_X123Y266      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.562       1.212      SLICE_X123Y266      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.562       1.212      SLICE_X123Y266      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
  To Clock:  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 1.562 }
Period(ns):         3.125
Sources:            { gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         3.125       0.701      GTXE2_CHANNEL_X0Y8  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.408         3.125       1.717      BUFGCTRL_X0Y19      gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         3.125       2.054      MMCME2_ADV_X0Y3     gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       3.125       96.875     MMCME2_ADV_X0Y3     gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.000         1.563       0.563      MMCME2_ADV_X0Y3     gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.000         1.563       0.563      MMCME2_ADV_X0Y3     gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.000         1.562       0.562      MMCME2_ADV_X0Y3     gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.000         1.563       0.563      MMCME2_ADV_X0Y3     gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_1
  To Clock:  clkfbout_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_1
Waveform(ns):       { 0.000 1.562 }
Period(ns):         3.125
Sources:            { gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         3.125       2.054      MMCME2_ADV_X0Y3  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         3.125       2.054      MMCME2_ADV_X0Y3  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       3.125       96.875     MMCME2_ADV_X0Y3  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y3  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0_1 rise@6.250ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 0.370ns (9.487%)  route 3.530ns (90.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 11.375 - 6.250 ) 
    Source Clock Delay      (SCD):    5.665ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.397     5.665    <hidden>
    SLICE_X110Y253       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y253       FDRE (Prop_fdre_C_Q)         0.236     5.901 r  <hidden>
                         net (fo=3, routed)           0.468     6.369    <hidden>
    SLICE_X111Y253       LUT2 (Prop_lut2_I0_O)        0.134     6.503 r  <hidden>
                         net (fo=35, routed)          3.062     9.565    <hidden>
    RAMB36_X2Y54         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     8.644    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.717 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    10.072    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.155 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.220    11.375    <hidden>
    RAMB36_X2Y54         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.406    11.781    
                         clock uncertainty           -0.035    11.746    
    RAMB36_X2Y54         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.336    11.410    <hidden>
  -------------------------------------------------------------------
                         required time                         11.410    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.944ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0_1 rise@6.250ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.370ns (9.956%)  route 3.346ns (90.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 11.375 - 6.250 ) 
    Source Clock Delay      (SCD):    5.665ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.397     5.665    <hidden>
    SLICE_X110Y253       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y253       FDRE (Prop_fdre_C_Q)         0.236     5.901 r  <hidden>
                         net (fo=3, routed)           0.468     6.369    <hidden>
    SLICE_X111Y253       LUT2 (Prop_lut2_I0_O)        0.134     6.503 r  <hidden>
                         net (fo=35, routed)          2.878     9.381    <hidden>
    RAMB36_X2Y54         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     8.644    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.717 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    10.072    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.155 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.220    11.375    <hidden>
    RAMB36_X2Y54         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.406    11.781    
                         clock uncertainty           -0.035    11.746    
    RAMB36_X2Y54         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.421    11.325    <hidden>
  -------------------------------------------------------------------
                         required time                         11.325    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  1.944    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0_1 rise@6.250ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.370ns (9.757%)  route 3.422ns (90.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 11.379 - 6.250 ) 
    Source Clock Delay      (SCD):    5.665ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.397     5.665    <hidden>
    SLICE_X110Y253       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y253       FDRE (Prop_fdre_C_Q)         0.236     5.901 r  <hidden>
                         net (fo=3, routed)           0.468     6.369    <hidden>
    SLICE_X111Y253       LUT2 (Prop_lut2_I0_O)        0.134     6.503 r  <hidden>
                         net (fo=35, routed)          2.954     9.457    <hidden>
    RAMB36_X2Y53         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     8.644    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.717 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    10.072    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.155 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.224    11.379    <hidden>
    RAMB36_X2Y53         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.406    11.785    
                         clock uncertainty           -0.035    11.750    
    RAMB36_X2Y53         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.336    11.414    <hidden>
  -------------------------------------------------------------------
                         required time                         11.414    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0_1 rise@6.250ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.370ns (10.071%)  route 3.304ns (89.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 11.379 - 6.250 ) 
    Source Clock Delay      (SCD):    5.665ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.397     5.665    <hidden>
    SLICE_X110Y253       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y253       FDRE (Prop_fdre_C_Q)         0.236     5.901 r  <hidden>
                         net (fo=3, routed)           0.468     6.369    <hidden>
    SLICE_X111Y253       LUT2 (Prop_lut2_I0_O)        0.134     6.503 r  <hidden>
                         net (fo=35, routed)          2.836     9.339    <hidden>
    RAMB36_X2Y53         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     8.644    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.717 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    10.072    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.155 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.224    11.379    <hidden>
    RAMB36_X2Y53         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.406    11.785    
                         clock uncertainty           -0.035    11.750    
    RAMB36_X2Y53         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.421    11.329    <hidden>
  -------------------------------------------------------------------
                         required time                         11.329    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0_1 rise@6.250ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.204ns (5.423%)  route 3.557ns (94.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 11.300 - 6.250 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.226     5.494    <hidden>
    SLICE_X115Y230       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y230       FDRE (Prop_fdre_C_Q)         0.204     5.698 r  <hidden>
                         net (fo=265, routed)         3.557     9.255    <hidden>
    SLICE_X133Y235       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     8.644    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.717 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    10.072    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.155 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.145    11.300    <hidden>
    SLICE_X133Y235       FDRE                                         r  <hidden>
                         clock pessimism              0.456    11.756    
                         clock uncertainty           -0.035    11.721    
    SLICE_X133Y235       FDRE (Setup_fdre_C_R)       -0.384    11.337    <hidden>
  -------------------------------------------------------------------
                         required time                         11.337    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0_1 rise@6.250ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.204ns (5.423%)  route 3.557ns (94.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 11.300 - 6.250 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.226     5.494    <hidden>
    SLICE_X115Y230       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y230       FDRE (Prop_fdre_C_Q)         0.204     5.698 r  <hidden>
                         net (fo=265, routed)         3.557     9.255    <hidden>
    SLICE_X133Y235       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     8.644    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.717 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    10.072    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.155 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.145    11.300    <hidden>
    SLICE_X133Y235       FDRE                                         r  <hidden>
                         clock pessimism              0.456    11.756    
                         clock uncertainty           -0.035    11.721    
    SLICE_X133Y235       FDRE (Setup_fdre_C_R)       -0.384    11.337    <hidden>
  -------------------------------------------------------------------
                         required time                         11.337    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0_1 rise@6.250ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.204ns (5.423%)  route 3.557ns (94.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 11.300 - 6.250 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.226     5.494    <hidden>
    SLICE_X115Y230       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y230       FDRE (Prop_fdre_C_Q)         0.204     5.698 r  <hidden>
                         net (fo=265, routed)         3.557     9.255    <hidden>
    SLICE_X133Y235       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     8.644    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.717 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    10.072    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.155 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.145    11.300    <hidden>
    SLICE_X133Y235       FDRE                                         r  <hidden>
                         clock pessimism              0.456    11.756    
                         clock uncertainty           -0.035    11.721    
    SLICE_X133Y235       FDRE (Setup_fdre_C_R)       -0.384    11.337    <hidden>
  -------------------------------------------------------------------
                         required time                         11.337    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0_1 rise@6.250ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.204ns (5.423%)  route 3.557ns (94.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 11.300 - 6.250 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.226     5.494    <hidden>
    SLICE_X115Y230       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y230       FDRE (Prop_fdre_C_Q)         0.204     5.698 r  <hidden>
                         net (fo=265, routed)         3.557     9.255    <hidden>
    SLICE_X133Y235       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     8.644    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.717 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    10.072    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.155 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.145    11.300    <hidden>
    SLICE_X133Y235       FDRE                                         r  <hidden>
                         clock pessimism              0.456    11.756    
                         clock uncertainty           -0.035    11.721    
    SLICE_X133Y235       FDRE (Setup_fdre_C_R)       -0.384    11.337    <hidden>
  -------------------------------------------------------------------
                         required time                         11.337    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0_1 rise@6.250ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.204ns (5.423%)  route 3.557ns (94.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 11.300 - 6.250 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.226     5.494    <hidden>
    SLICE_X115Y230       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y230       FDRE (Prop_fdre_C_Q)         0.204     5.698 r  <hidden>
                         net (fo=265, routed)         3.557     9.255    <hidden>
    SLICE_X133Y235       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     8.644    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.717 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    10.072    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.155 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.145    11.300    <hidden>
    SLICE_X133Y235       FDRE                                         r  <hidden>
                         clock pessimism              0.456    11.756    
                         clock uncertainty           -0.035    11.721    
    SLICE_X133Y235       FDRE (Setup_fdre_C_R)       -0.384    11.337    <hidden>
  -------------------------------------------------------------------
                         required time                         11.337    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0_1 rise@6.250ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.204ns (5.423%)  route 3.557ns (94.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 11.300 - 6.250 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.226     5.494    <hidden>
    SLICE_X115Y230       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y230       FDRE (Prop_fdre_C_Q)         0.204     5.698 r  <hidden>
                         net (fo=265, routed)         3.557     9.255    <hidden>
    SLICE_X133Y235       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     8.644    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.717 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    10.072    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.155 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.145    11.300    <hidden>
    SLICE_X133Y235       FDRE                                         r  <hidden>
                         clock pessimism              0.456    11.756    
                         clock uncertainty           -0.035    11.721    
    SLICE_X133Y235       FDRE (Setup_fdre_C_R)       -0.384    11.337    <hidden>
  -------------------------------------------------------------------
                         required time                         11.337    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  2.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.107ns (42.524%)  route 0.145ns (57.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.395ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.572     2.395    <hidden>
    SLICE_X126Y208       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y208       FDRE (Prop_fdre_C_Q)         0.107     2.502 r  <hidden>
                         net (fo=1, routed)           0.145     2.647    <hidden>
    RAMB36_X4Y41         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.806     2.953    <hidden>
    RAMB36_X4Y41         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.497     2.456    
    RAMB36_X4Y41         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.119     2.575    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.107ns (42.803%)  route 0.143ns (57.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.919ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.540     2.363    <hidden>
    SLICE_X106Y211       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y211       FDRE (Prop_fdre_C_Q)         0.107     2.470 r  <hidden>
                         net (fo=1, routed)           0.143     2.613    <hidden>
    RAMB36_X3Y42         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.772     2.919    <hidden>
    RAMB36_X3Y42         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.497     2.422    
    RAMB36_X3Y42         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.119     2.541    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.541    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.107ns (42.882%)  route 0.143ns (57.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.569     2.392    <hidden>
    SLICE_X126Y215       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y215       FDRE (Prop_fdre_C_Q)         0.107     2.499 r  <hidden>
                         net (fo=1, routed)           0.143     2.642    <hidden>
    RAMB36_X4Y43         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.798     2.945    <hidden>
    RAMB36_X4Y43         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.497     2.448    
    RAMB36_X4Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.119     2.567    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.107ns (42.348%)  route 0.146ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.919ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.540     2.363    <hidden>
    SLICE_X106Y211       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y211       FDRE (Prop_fdre_C_Q)         0.107     2.470 r  <hidden>
                         net (fo=1, routed)           0.146     2.616    <hidden>
    RAMB36_X3Y42         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.772     2.919    <hidden>
    RAMB36_X3Y42         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.497     2.422    
    RAMB36_X3Y42         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.119     2.541    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.541    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.107ns (43.863%)  route 0.137ns (56.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    2.395ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.572     2.395    <hidden>
    SLICE_X122Y204       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y204       FDRE (Prop_fdre_C_Q)         0.107     2.502 r  <hidden>
                         net (fo=1, routed)           0.137     2.639    <hidden>
    RAMB36_X4Y40         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.807     2.954    <hidden>
    RAMB36_X4Y40         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.515     2.439    
    RAMB36_X4Y40         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.119     2.558    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 shifter_inst/dout_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.157%)  route 0.112ns (52.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.396ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.573     2.396    shifter_inst/clk
    SLICE_X129Y209       FDRE                                         r  shifter_inst/dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y209       FDRE (Prop_fdre_C_Q)         0.100     2.496 r  shifter_inst/dout_reg[30]/Q
                         net (fo=2, routed)           0.112     2.608    <hidden>
    SLICE_X126Y208       SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.777     2.924    <hidden>
    SLICE_X126Y208       SRL16E                                       r  <hidden>
                         clock pessimism             -0.497     2.427    
    SLICE_X126Y208       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     2.526    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.107ns (44.051%)  route 0.136ns (55.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.568     2.391    <hidden>
    SLICE_X132Y219       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y219       FDRE (Prop_fdre_C_Q)         0.107     2.498 r  <hidden>
                         net (fo=1, routed)           0.136     2.634    <hidden>
    RAMB36_X5Y43         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.803     2.950    <hidden>
    RAMB36_X5Y43         RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.516     2.434    
    RAMB36_X5Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.117     2.551    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.505%)  route 0.101ns (52.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.922ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.571     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X125Y238       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y238       FDRE (Prop_fdre_C_Q)         0.091     2.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]/Q
                         net (fo=1, routed)           0.101     2.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X122Y238       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.775     2.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X122Y238       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.497     2.425    
    SLICE_X122Y238       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.077     2.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.502    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 shifter_inst/dout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.189%)  route 0.169ns (62.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.396ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.573     2.396    shifter_inst/clk
    SLICE_X131Y207       FDRE                                         r  shifter_inst/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y207       FDRE (Prop_fdre_C_Q)         0.100     2.496 r  shifter_inst/dout_reg[16]/Q
                         net (fo=2, routed)           0.169     2.665    <hidden>
    SLICE_X122Y204       SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.777     2.924    <hidden>
    SLICE_X122Y204       SRL16E                                       r  <hidden>
                         clock pessimism             -0.497     2.427    
    SLICE_X122Y204       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.581    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.581    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.997ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.625     2.448    <hidden>
    SLICE_X119Y253       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y253       FDRE (Prop_fdre_C_Q)         0.100     2.548 r  <hidden>
                         net (fo=1, routed)           0.055     2.603    <hidden>
    SLICE_X118Y253       LUT6 (Prop_lut6_I5_O)        0.028     2.631 r  <hidden>
                         net (fo=1, routed)           0.000     2.631    <hidden>
    SLICE_X118Y253       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.850     2.997    <hidden>
    SLICE_X118Y253       FDRE                                         r  <hidden>
                         clock pessimism             -0.538     2.459    
    SLICE_X118Y253       FDRE (Hold_fdre_C_D)         0.087     2.546    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0_1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            6.204         6.250       0.046      GTXE2_CHANNEL_X0Y8  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.095         6.250       4.155      RAMB36_X4Y55        <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.095         6.250       4.155      RAMB36_X4Y47        <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.095         6.250       4.155      RAMB36_X5Y52        <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.095         6.250       4.155      RAMB36_X2Y51        <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.095         6.250       4.155      RAMB36_X3Y52        <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.095         6.250       4.155      RAMB36_X4Y39        <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.095         6.250       4.155      RAMB36_X4Y39        <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.095         6.250       4.155      RAMB36_X2Y41        <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.095         6.250       4.155      RAMB36_X2Y41        <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y3     gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         3.125       2.357      SLICE_X122Y238      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         3.125       2.357      SLICE_X122Y238      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         3.125       2.357      SLICE_X122Y238      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         3.125       2.357      SLICE_X122Y238      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         3.125       2.357      SLICE_X122Y238      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         3.125       2.357      SLICE_X122Y238      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.768         3.125       2.357      SLICE_X122Y238      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.768         3.125       2.357      SLICE_X122Y238      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         3.125       2.357      SLICE_X122Y239      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         3.125       2.357      SLICE_X122Y239      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         3.125       2.357      SLICE_X122Y238      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         3.125       2.357      SLICE_X122Y238      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         3.125       2.357      SLICE_X122Y238      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         3.125       2.357      SLICE_X122Y238      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         3.125       2.357      SLICE_X122Y238      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         3.125       2.357      SLICE_X122Y238      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK               n/a            0.768         3.125       2.357      SLICE_X122Y238      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK               n/a            0.768         3.125       2.357      SLICE_X122Y238      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         3.125       2.357      SLICE_X122Y239      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768         3.125       2.357      SLICE_X122Y239      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_1
  To Clock:  clkout1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout1_1 rise@3.125ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.388ns (21.355%)  route 1.429ns (78.645%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 8.127 - 3.125 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.234     5.502    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X108Y210       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y210       FDRE (Prop_fdre_C_Q)         0.259     5.761 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.536     6.297    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X109Y206       LUT5 (Prop_lut5_I1_O)        0.043     6.340 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=1, routed)           0.313     6.653    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_4_n_0
    SLICE_X109Y208       LUT4 (Prop_lut4_I1_O)        0.043     6.696 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.277     6.973    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X109Y209       LUT2 (Prop_lut2_I0_O)        0.043     7.016 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.303     7.319    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X108Y206       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      3.125     3.125 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.169    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     4.252 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     5.519    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.592 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     6.947    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.030 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.097     8.127    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X108Y206       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.477     8.604    
                         clock uncertainty           -0.035     8.569    
    SLICE_X108Y206       FDRE (Setup_fdre_C_CE)      -0.178     8.391    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout1_1 rise@3.125ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.388ns (21.355%)  route 1.429ns (78.645%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 8.127 - 3.125 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.234     5.502    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X108Y210       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y210       FDRE (Prop_fdre_C_Q)         0.259     5.761 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.536     6.297    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X109Y206       LUT5 (Prop_lut5_I1_O)        0.043     6.340 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=1, routed)           0.313     6.653    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_4_n_0
    SLICE_X109Y208       LUT4 (Prop_lut4_I1_O)        0.043     6.696 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.277     6.973    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X109Y209       LUT2 (Prop_lut2_I0_O)        0.043     7.016 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.303     7.319    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X108Y206       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      3.125     3.125 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.169    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     4.252 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     5.519    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.592 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     6.947    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.030 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.097     8.127    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X108Y206       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.477     8.604    
                         clock uncertainty           -0.035     8.569    
    SLICE_X108Y206       FDRE (Setup_fdre_C_CE)      -0.178     8.391    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout1_1 rise@3.125ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.388ns (21.355%)  route 1.429ns (78.645%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 8.127 - 3.125 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.234     5.502    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X108Y210       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y210       FDRE (Prop_fdre_C_Q)         0.259     5.761 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.536     6.297    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X109Y206       LUT5 (Prop_lut5_I1_O)        0.043     6.340 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=1, routed)           0.313     6.653    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_4_n_0
    SLICE_X109Y208       LUT4 (Prop_lut4_I1_O)        0.043     6.696 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.277     6.973    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X109Y209       LUT2 (Prop_lut2_I0_O)        0.043     7.016 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.303     7.319    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X108Y206       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      3.125     3.125 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.169    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     4.252 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     5.519    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.592 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     6.947    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.030 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.097     8.127    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X108Y206       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.477     8.604    
                         clock uncertainty           -0.035     8.569    
    SLICE_X108Y206       FDRE (Setup_fdre_C_CE)      -0.178     8.391    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout1_1 rise@3.125ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.388ns (21.355%)  route 1.429ns (78.645%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 8.127 - 3.125 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.234     5.502    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X108Y210       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y210       FDRE (Prop_fdre_C_Q)         0.259     5.761 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.536     6.297    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X109Y206       LUT5 (Prop_lut5_I1_O)        0.043     6.340 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=1, routed)           0.313     6.653    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_4_n_0
    SLICE_X109Y208       LUT4 (Prop_lut4_I1_O)        0.043     6.696 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.277     6.973    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X109Y209       LUT2 (Prop_lut2_I0_O)        0.043     7.016 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.303     7.319    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X108Y206       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      3.125     3.125 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.169    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     4.252 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     5.519    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.592 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     6.947    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.030 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.097     8.127    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X108Y206       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.477     8.604    
                         clock uncertainty           -0.035     8.569    
    SLICE_X108Y206       FDRE (Setup_fdre_C_CE)      -0.178     8.391    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout1_1 rise@3.125ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.388ns (21.433%)  route 1.422ns (78.567%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 8.127 - 3.125 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.234     5.502    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X108Y210       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y210       FDRE (Prop_fdre_C_Q)         0.259     5.761 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.536     6.297    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X109Y206       LUT5 (Prop_lut5_I1_O)        0.043     6.340 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=1, routed)           0.313     6.653    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_4_n_0
    SLICE_X109Y208       LUT4 (Prop_lut4_I1_O)        0.043     6.696 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.277     6.973    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X109Y209       LUT2 (Prop_lut2_I0_O)        0.043     7.016 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.296     7.312    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X108Y207       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      3.125     3.125 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.169    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     4.252 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     5.519    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.592 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     6.947    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.030 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.097     8.127    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X108Y207       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.477     8.604    
                         clock uncertainty           -0.035     8.569    
    SLICE_X108Y207       FDRE (Setup_fdre_C_CE)      -0.178     8.391    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -7.312    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout1_1 rise@3.125ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.388ns (21.433%)  route 1.422ns (78.567%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 8.127 - 3.125 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.234     5.502    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X108Y210       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y210       FDRE (Prop_fdre_C_Q)         0.259     5.761 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.536     6.297    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X109Y206       LUT5 (Prop_lut5_I1_O)        0.043     6.340 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=1, routed)           0.313     6.653    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_4_n_0
    SLICE_X109Y208       LUT4 (Prop_lut4_I1_O)        0.043     6.696 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.277     6.973    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X109Y209       LUT2 (Prop_lut2_I0_O)        0.043     7.016 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.296     7.312    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X108Y207       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      3.125     3.125 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.169    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     4.252 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     5.519    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.592 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     6.947    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.030 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.097     8.127    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X108Y207       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.477     8.604    
                         clock uncertainty           -0.035     8.569    
    SLICE_X108Y207       FDRE (Setup_fdre_C_CE)      -0.178     8.391    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -7.312    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout1_1 rise@3.125ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.388ns (21.433%)  route 1.422ns (78.567%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 8.127 - 3.125 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.234     5.502    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X108Y210       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y210       FDRE (Prop_fdre_C_Q)         0.259     5.761 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.536     6.297    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X109Y206       LUT5 (Prop_lut5_I1_O)        0.043     6.340 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=1, routed)           0.313     6.653    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_4_n_0
    SLICE_X109Y208       LUT4 (Prop_lut4_I1_O)        0.043     6.696 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.277     6.973    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X109Y209       LUT2 (Prop_lut2_I0_O)        0.043     7.016 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.296     7.312    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X108Y207       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      3.125     3.125 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.169    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     4.252 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     5.519    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.592 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     6.947    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.030 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.097     8.127    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X108Y207       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.477     8.604    
                         clock uncertainty           -0.035     8.569    
    SLICE_X108Y207       FDRE (Setup_fdre_C_CE)      -0.178     8.391    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -7.312    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout1_1 rise@3.125ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.388ns (21.433%)  route 1.422ns (78.567%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 8.127 - 3.125 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.234     5.502    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X108Y210       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y210       FDRE (Prop_fdre_C_Q)         0.259     5.761 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.536     6.297    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X109Y206       LUT5 (Prop_lut5_I1_O)        0.043     6.340 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=1, routed)           0.313     6.653    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_4_n_0
    SLICE_X109Y208       LUT4 (Prop_lut4_I1_O)        0.043     6.696 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.277     6.973    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X109Y209       LUT2 (Prop_lut2_I0_O)        0.043     7.016 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.296     7.312    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X108Y207       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      3.125     3.125 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.169    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     4.252 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     5.519    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.592 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     6.947    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.030 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.097     8.127    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X108Y207       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.477     8.604    
                         clock uncertainty           -0.035     8.569    
    SLICE_X108Y207       FDRE (Setup_fdre_C_CE)      -0.178     8.391    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.391    
                         arrival time                          -7.312    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout1_1 rise@3.125ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.388ns (22.146%)  route 1.364ns (77.854%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 8.126 - 3.125 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.234     5.502    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X108Y210       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y210       FDRE (Prop_fdre_C_Q)         0.259     5.761 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.536     6.297    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X109Y206       LUT5 (Prop_lut5_I1_O)        0.043     6.340 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=1, routed)           0.313     6.653    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_4_n_0
    SLICE_X109Y208       LUT4 (Prop_lut4_I1_O)        0.043     6.696 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.277     6.973    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X109Y209       LUT2 (Prop_lut2_I0_O)        0.043     7.016 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.238     7.254    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X108Y209       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      3.125     3.125 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.169    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     4.252 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     5.519    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.592 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     6.947    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.030 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.096     8.126    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X108Y209       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.477     8.603    
                         clock uncertainty           -0.035     8.568    
    SLICE_X108Y209       FDRE (Setup_fdre_C_CE)      -0.178     8.390    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.390    
                         arrival time                          -7.254    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clkout1_1 rise@3.125ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.388ns (22.146%)  route 1.364ns (77.854%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 8.126 - 3.125 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.234     5.502    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X108Y210       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y210       FDRE (Prop_fdre_C_Q)         0.259     5.761 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.536     6.297    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X109Y206       LUT5 (Prop_lut5_I1_O)        0.043     6.340 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=1, routed)           0.313     6.653    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_4_n_0
    SLICE_X109Y208       LUT4 (Prop_lut4_I1_O)        0.043     6.696 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.277     6.973    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X109Y209       LUT2 (Prop_lut2_I0_O)        0.043     7.016 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.238     7.254    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X108Y209       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      3.125     3.125 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     3.125 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     4.169    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     4.252 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     5.519    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.592 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     6.947    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.030 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          1.096     8.126    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X108Y209       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.477     8.603    
                         clock uncertainty           -0.035     8.568    
    SLICE_X108Y209       FDRE (Setup_fdre_C_CE)      -0.178     8.390    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.390    
                         arrival time                          -7.254    
  -------------------------------------------------------------------
                         slack                                  1.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.541     2.364    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X109Y210       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y210       FDRE (Prop_fdre_C_Q)         0.100     2.464 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.519    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X109Y210       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.746     2.893    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X109Y210       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.529     2.364    
    SLICE_X109Y210       FDRE (Hold_fdre_C_D)         0.047     2.411    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.539     2.362    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X108Y213       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y213       FDRE (Prop_fdre_C_Q)         0.118     2.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.535    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X108Y213       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.743     2.890    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X108Y213       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.528     2.362    
    SLICE_X108Y213       FDRE (Hold_fdre_C_D)         0.042     2.404    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.539     2.362    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X108Y213       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y213       FDRE (Prop_fdre_C_Q)         0.118     2.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.096     2.576    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s2
    SLICE_X109Y213       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.743     2.890    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X109Y213       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.517     2.373    
    SLICE_X109Y213       FDRE (Hold_fdre_C_D)         0.040     2.413    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.413    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.541     2.364    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X109Y210       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y210       FDRE (Prop_fdre_C_Q)         0.091     2.455 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.106     2.561    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X109Y210       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.746     2.893    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X109Y210       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                         clock pessimism             -0.529     2.364    
    SLICE_X109Y210       FDRE (Hold_fdre_C_D)         0.006     2.370    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.517%)  route 0.136ns (51.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.542     2.365    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X109Y209       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y209       FDRE (Prop_fdre_C_Q)         0.100     2.465 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.136     2.601    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg_n_0
    SLICE_X109Y209       LUT4 (Prop_lut4_I0_O)        0.028     2.629 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     2.629    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X109Y209       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.747     2.894    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X109Y209       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.529     2.365    
    SLICE_X109Y209       FDRE (Hold_fdre_C_D)         0.060     2.425    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.539     2.362    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X108Y213       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y213       FDRE (Prop_fdre_C_Q)         0.107     2.469 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.105     2.574    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync2
    SLICE_X108Y213       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.743     2.890    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X108Y213       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
                         clock pessimism             -0.528     2.362    
    SLICE_X108Y213       FDRE (Hold_fdre_C_D)         0.002     2.364    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.193ns (62.365%)  route 0.116ns (37.635%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.542     2.365    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X108Y208       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y208       FDRE (Prop_fdre_C_Q)         0.118     2.483 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.116     2.599    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X108Y208       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.674 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.674    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1_n_5
    SLICE_X108Y208       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.747     2.894    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X108Y208       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism             -0.529     2.365    
    SLICE_X108Y208       FDRE (Hold_fdre_C_D)         0.092     2.457    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.193ns (62.365%)  route 0.116ns (37.635%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.542     2.365    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X108Y207       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y207       FDRE (Prop_fdre_C_Q)         0.118     2.483 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/Q
                         net (fo=2, routed)           0.116     2.599    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]
    SLICE_X108Y207       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.674 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.674    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_5
    SLICE_X108Y207       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.747     2.894    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X108Y207       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism             -0.529     2.365    
    SLICE_X108Y207       FDRE (Hold_fdre_C_D)         0.092     2.457    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.200%)  route 0.147ns (57.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.539     2.362    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X108Y213       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y213       FDRE (Prop_fdre_C_Q)         0.107     2.469 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/Q
                         net (fo=1, routed)           0.147     2.616    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync5
    SLICE_X108Y213       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.743     2.890    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X108Y213       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
                         clock pessimism             -0.528     2.362    
    SLICE_X108Y213       FDRE (Hold_fdre_C_D)         0.023     2.385    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.100ns (35.379%)  route 0.183ns (64.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.541     2.364    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X109Y210       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y210       FDRE (Prop_fdre_C_Q)         0.100     2.464 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/Q
                         net (fo=1, routed)           0.183     2.647    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync4
    SLICE_X109Y210       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=33, routed)          0.746     2.893    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X109Y210       FDRE                                         r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
                         clock pessimism             -0.529     2.364    
    SLICE_X109Y210       FDRE (Hold_fdre_C_D)         0.047     2.411    gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_1
Waveform(ns):       { 0.000 1.562 }
Period(ns):         3.125
Sources:            { gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.102         3.125       0.023      GTXE2_CHANNEL_X0Y8  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.408         3.125       1.717      BUFGCTRL_X0Y2       gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.071         3.125       2.054      MMCME2_ADV_X0Y3     gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            0.750         3.125       2.375      SLICE_X109Y210      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.125       2.375      SLICE_X109Y210      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.125       2.375      SLICE_X109Y210      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.125       2.375      SLICE_X108Y213      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.125       2.375      SLICE_X108Y213      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            0.750         3.125       2.375      SLICE_X108Y213      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                  n/a            0.700         3.125       2.425      SLICE_X109Y210      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y3     gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.562       1.162      SLICE_X109Y210      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.562       1.162      SLICE_X109Y210      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.562       1.162      SLICE_X109Y210      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.562       1.162      SLICE_X108Y213      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.562       1.162      SLICE_X108Y213      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         1.562       1.162      SLICE_X108Y213      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.563       1.163      SLICE_X109Y210      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.563       1.163      SLICE_X109Y210      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.563       1.163      SLICE_X109Y210      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         1.563       1.163      SLICE_X108Y213      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.562       1.212      SLICE_X109Y210      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.562       1.212      SLICE_X109Y210      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.562       1.212      SLICE_X109Y210      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.562       1.212      SLICE_X109Y210      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.562       1.212      SLICE_X109Y210      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.562       1.212      SLICE_X109Y210      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.562       1.212      SLICE_X109Y210      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.562       1.212      SLICE_X109Y209      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.562       1.212      SLICE_X108Y208      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         1.562       1.212      SLICE_X108Y208      gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        5.470ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.691ns  (logic 0.236ns (34.149%)  route 0.455ns (65.851%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y237                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X120Y237       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.455     0.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X121Y236       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X121Y236       FDCE (Setup_fdce_C_D)       -0.089     6.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.161    
                         arrival time                          -0.691    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.727ns  (logic 0.259ns (35.636%)  route 0.468ns (64.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y236                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X120Y236       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.468     0.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X119Y236       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X119Y236       FDCE (Setup_fdce_C_D)       -0.009     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.719ns  (logic 0.259ns (36.006%)  route 0.460ns (63.994%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y240                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X120Y240       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.460     0.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X121Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X121Y240       FDCE (Setup_fdce_C_D)       -0.009     6.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.502ns  (logic 0.236ns (46.966%)  route 0.266ns (53.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y236                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X120Y236       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.266     0.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X119Y236       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X119Y236       FDCE (Setup_fdce_C_D)       -0.094     6.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.156    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.517ns  (logic 0.236ns (45.607%)  route 0.281ns (54.393%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y240                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X120Y240       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.281     0.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X120Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X120Y239       FDCE (Setup_fdce_C_D)       -0.062     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.188    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  5.671    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.512ns  (logic 0.236ns (46.087%)  route 0.276ns (53.913%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y240                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X120Y240       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.276     0.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X120Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X120Y239       FDCE (Setup_fdce_C_D)       -0.059     6.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.191    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.524ns  (logic 0.259ns (49.452%)  route 0.265ns (50.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y237                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X120Y237       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.265     0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X119Y236       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X119Y236       FDCE (Setup_fdce_C_D)       -0.010     6.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.240    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        0.544ns  (logic 0.259ns (47.578%)  route 0.285ns (52.422%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y240                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X120Y240       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.285     0.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X120Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X120Y239       FDCE (Setup_fdce_C_D)        0.021     6.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.271    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  5.727    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.287ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.287ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.655ns  (logic 0.204ns (31.157%)  route 0.451ns (68.843%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y236                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X121Y236       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.451     0.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X120Y236       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X120Y236       FDCE (Setup_fdce_C_D)       -0.058    32.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.942    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                 32.287    

Slack (MET) :             32.327ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.694ns  (logic 0.223ns (32.123%)  route 0.471ns (67.877%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y236                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X121Y236       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.471     0.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X120Y236       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X120Y236       FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                 32.327    

Slack (MET) :             32.370ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.571ns  (logic 0.204ns (35.746%)  route 0.367ns (64.254%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y240                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X121Y240       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.367     0.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X120Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X120Y240       FDCE (Setup_fdce_C_D)       -0.059    32.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.941    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                 32.370    

Slack (MET) :             32.392ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.630ns  (logic 0.223ns (35.381%)  route 0.407ns (64.619%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y240                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X121Y240       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.407     0.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X120Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X120Y240       FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.022    
                         arrival time                          -0.630    
  -------------------------------------------------------------------
                         slack                                 32.392    

Slack (MET) :             32.409ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.532ns  (logic 0.204ns (38.366%)  route 0.328ns (61.634%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y240                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X121Y240       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.328     0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X118Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X118Y240       FDCE (Setup_fdce_C_D)       -0.059    32.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.941    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                 32.409    

Slack (MET) :             32.441ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.501ns  (logic 0.204ns (40.721%)  route 0.297ns (59.279%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y236                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X121Y236       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.297     0.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X120Y236       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X120Y236       FDCE (Setup_fdce_C_D)       -0.058    32.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.942    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                 32.441    

Slack (MET) :             32.458ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.563ns  (logic 0.259ns (45.991%)  route 0.304ns (54.009%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y241                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X120Y241       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.304     0.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X118Y241       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X118Y241       FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                 32.458    

Slack (MET) :             32.489ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.502ns  (logic 0.223ns (44.390%)  route 0.279ns (55.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y236                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X121Y236       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.279     0.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X121Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X121Y237       FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                 32.489    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0_1 rise@6.250ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.223ns (16.524%)  route 1.127ns (83.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 11.251 - 6.250 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.231     5.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X115Y235       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y235       FDRE (Prop_fdre_C_Q)         0.223     5.722 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.127     6.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X111Y240       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     8.644    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.717 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    10.072    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.155 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.096    11.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X111Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism              0.456    11.707    
                         clock uncertainty           -0.035    11.672    
    SLICE_X111Y240       FDCE (Recov_fdce_C_CLR)     -0.212    11.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0_1 rise@6.250ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.223ns (16.524%)  route 1.127ns (83.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 11.251 - 6.250 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.231     5.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X115Y235       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y235       FDRE (Prop_fdre_C_Q)         0.223     5.722 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.127     6.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X111Y240       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     8.644    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.717 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    10.072    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.155 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.096    11.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X111Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism              0.456    11.707    
                         clock uncertainty           -0.035    11.672    
    SLICE_X111Y240       FDCE (Recov_fdce_C_CLR)     -0.212    11.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0_1 rise@6.250ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.223ns (16.524%)  route 1.127ns (83.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 11.251 - 6.250 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.231     5.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X115Y235       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y235       FDRE (Prop_fdre_C_Q)         0.223     5.722 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.127     6.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X111Y240       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     8.644    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.717 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    10.072    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.155 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.096    11.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X111Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.456    11.707    
                         clock uncertainty           -0.035    11.672    
    SLICE_X111Y240       FDCE (Recov_fdce_C_CLR)     -0.212    11.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.460    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0_1 rise@6.250ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.223ns (16.524%)  route 1.127ns (83.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 11.251 - 6.250 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.231     5.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X115Y235       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y235       FDRE (Prop_fdre_C_Q)         0.223     5.722 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.127     6.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X111Y240       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     8.644    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.717 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    10.072    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.155 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.096    11.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X111Y240       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.456    11.707    
                         clock uncertainty           -0.035    11.672    
    SLICE_X111Y240       FDPE (Recov_fdpe_C_PRE)     -0.178    11.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.494    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0_1 rise@6.250ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.223ns (16.524%)  route 1.127ns (83.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 11.251 - 6.250 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.231     5.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X115Y235       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y235       FDRE (Prop_fdre_C_Q)         0.223     5.722 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.127     6.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X110Y240       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     8.644    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.717 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    10.072    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.155 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.096    11.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X110Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.456    11.707    
                         clock uncertainty           -0.035    11.672    
    SLICE_X110Y240       FDCE (Recov_fdce_C_CLR)     -0.154    11.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0_1 rise@6.250ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.223ns (16.524%)  route 1.127ns (83.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 11.251 - 6.250 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.231     5.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X115Y235       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y235       FDRE (Prop_fdre_C_Q)         0.223     5.722 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.127     6.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X110Y240       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     8.644    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.717 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    10.072    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.155 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.096    11.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X110Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.456    11.707    
                         clock uncertainty           -0.035    11.672    
    SLICE_X110Y240       FDCE (Recov_fdce_C_CLR)     -0.154    11.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0_1 rise@6.250ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.223ns (16.524%)  route 1.127ns (83.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 11.251 - 6.250 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.231     5.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X115Y235       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y235       FDRE (Prop_fdre_C_Q)         0.223     5.722 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.127     6.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X110Y240       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     8.644    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.717 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    10.072    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.155 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.096    11.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X110Y240       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism              0.456    11.707    
                         clock uncertainty           -0.035    11.672    
    SLICE_X110Y240       FDCE (Recov_fdce_C_CLR)     -0.154    11.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0_1 rise@6.250ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.223ns (17.088%)  route 1.082ns (82.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 11.251 - 6.250 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.231     5.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X115Y235       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y235       FDRE (Prop_fdre_C_Q)         0.223     5.722 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.082     6.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X113Y239       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     8.644    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.717 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    10.072    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.155 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.096    11.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X113Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.477    11.728    
                         clock uncertainty           -0.035    11.693    
    SLICE_X113Y239       FDCE (Recov_fdce_C_CLR)     -0.212    11.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         11.481    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0_1 rise@6.250ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.223ns (17.088%)  route 1.082ns (82.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 11.251 - 6.250 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.231     5.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X115Y235       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y235       FDRE (Prop_fdre_C_Q)         0.223     5.722 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.082     6.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X113Y239       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     8.644    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.717 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    10.072    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.155 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.096    11.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X113Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
                         clock pessimism              0.477    11.728    
                         clock uncertainty           -0.035    11.693    
    SLICE_X113Y239       FDCE (Recov_fdce_C_CLR)     -0.212    11.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                         11.481    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clkout0_1 rise@6.250ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.223ns (17.088%)  route 1.082ns (82.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 11.251 - 6.250 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     1.212 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.421     2.633    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.710 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     4.175    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.268 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.231     5.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X115Y235       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y235       FDRE (Prop_fdre_C_Q)         0.223     5.722 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.082     6.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X113Y239       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      6.250     6.250 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     6.250 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     7.294    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     7.377 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.267     8.644    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.717 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    10.072    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.155 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        1.096    11.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X113Y239       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism              0.477    11.728    
                         clock uncertainty           -0.035    11.693    
    SLICE_X113Y239       FDCE (Recov_fdce_C_CLR)     -0.212    11.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         11.481    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  4.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.867%)  route 0.105ns (51.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.541     2.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X113Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y237       FDCE (Prop_fdce_C_Q)         0.100     2.464 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.105     2.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X112Y238       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.747     2.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X112Y238       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.515     2.379    
    SLICE_X112Y238       FDCE (Remov_fdce_C_CLR)     -0.069     2.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.814%)  route 0.151ns (60.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.544     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X117Y241       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y241       FDPE (Prop_fdpe_C_Q)         0.100     2.467 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.151     2.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X118Y241       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.749     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X118Y241       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.497     2.399    
    SLICE_X118Y241       FDCE (Remov_fdce_C_CLR)     -0.050     2.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.814%)  route 0.151ns (60.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.544     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X117Y241       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y241       FDPE (Prop_fdpe_C_Q)         0.100     2.467 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.151     2.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X118Y241       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.749     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X118Y241       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.497     2.399    
    SLICE_X118Y241       FDCE (Remov_fdce_C_CLR)     -0.050     2.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.814%)  route 0.151ns (60.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.544     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X117Y241       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y241       FDPE (Prop_fdpe_C_Q)         0.100     2.467 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.151     2.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X118Y241       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.749     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X118Y241       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.497     2.399    
    SLICE_X118Y241       FDCE (Remov_fdce_C_CLR)     -0.050     2.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.397%)  route 0.160ns (61.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.543     2.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X119Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y239       FDPE (Prop_fdpe_C_Q)         0.100     2.466 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.160     2.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X118Y237       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.746     2.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X118Y237       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.515     2.378    
    SLICE_X118Y237       FDCE (Remov_fdce_C_CLR)     -0.050     2.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.397%)  route 0.160ns (61.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.543     2.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X119Y239       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y239       FDPE (Prop_fdpe_C_Q)         0.100     2.466 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.160     2.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X118Y237       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.746     2.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X118Y237       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.515     2.378    
    SLICE_X118Y237       FDPE (Remov_fdpe_C_PRE)     -0.052     2.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.870%)  route 0.164ns (62.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.544     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X117Y241       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y241       FDPE (Prop_fdpe_C_Q)         0.100     2.467 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.164     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X119Y241       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.749     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X119Y241       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.497     2.399    
    SLICE_X119Y241       FDCE (Remov_fdce_C_CLR)     -0.069     2.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.870%)  route 0.164ns (62.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.544     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X117Y241       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y241       FDPE (Prop_fdpe_C_Q)         0.100     2.467 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.164     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X119Y241       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.749     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X119Y241       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.497     2.399    
    SLICE_X119Y241       FDCE (Remov_fdce_C_CLR)     -0.069     2.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.870%)  route 0.164ns (62.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.544     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X117Y241       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y241       FDPE (Prop_fdpe_C_Q)         0.100     2.467 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.164     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X119Y241       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.749     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X119Y241       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.497     2.399    
    SLICE_X119Y241       FDCE (Remov_fdce_C_CLR)     -0.069     2.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.870%)  route 0.164ns (62.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.567 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.606     1.173    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.223 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     1.797    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.823 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.544     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X117Y241       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y241       FDPE (Prop_fdpe_C_Q)         0.100     2.467 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.164     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X119Y241       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK_IN
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.611 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.816     1.427    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.480 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     2.117    gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.147 r  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=6389, routed)        0.749     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X119Y241       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.497     2.399    
    SLICE_X119Y241       FDPE (Remov_fdpe_C_PRE)     -0.072     2.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.304    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.093ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.447ns (17.047%)  route 2.175ns (82.953%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 36.693 - 33.000 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.982     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.220     4.295    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X112Y223       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y223       FDRE (Prop_fdre_C_Q)         0.223     4.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X112Y223       LUT6 (Prop_lut6_I3_O)        0.043     5.033 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.729     5.762    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X106Y222       LUT4 (Prop_lut4_I3_O)        0.047     5.809 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.671     6.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y234       LUT1 (Prop_lut1_I0_O)        0.134     6.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.303     6.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X105Y235       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.520    35.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.090    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X105Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.565    37.258    
                         clock uncertainty           -0.035    37.223    
    SLICE_X105Y235       FDCE (Recov_fdce_C_CLR)     -0.212    37.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.011    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                 30.093    

Slack (MET) :             30.093ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.447ns (17.047%)  route 2.175ns (82.953%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 36.693 - 33.000 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.982     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.220     4.295    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X112Y223       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y223       FDRE (Prop_fdre_C_Q)         0.223     4.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X112Y223       LUT6 (Prop_lut6_I3_O)        0.043     5.033 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.729     5.762    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X106Y222       LUT4 (Prop_lut4_I3_O)        0.047     5.809 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.671     6.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y234       LUT1 (Prop_lut1_I0_O)        0.134     6.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.303     6.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X105Y235       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.520    35.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.090    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X105Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.565    37.258    
                         clock uncertainty           -0.035    37.223    
    SLICE_X105Y235       FDCE (Recov_fdce_C_CLR)     -0.212    37.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.011    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                 30.093    

Slack (MET) :             30.093ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.447ns (17.047%)  route 2.175ns (82.953%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 36.693 - 33.000 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.982     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.220     4.295    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X112Y223       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y223       FDRE (Prop_fdre_C_Q)         0.223     4.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X112Y223       LUT6 (Prop_lut6_I3_O)        0.043     5.033 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.729     5.762    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X106Y222       LUT4 (Prop_lut4_I3_O)        0.047     5.809 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.671     6.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y234       LUT1 (Prop_lut1_I0_O)        0.134     6.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.303     6.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X105Y235       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.520    35.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.090    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X105Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.565    37.258    
                         clock uncertainty           -0.035    37.223    
    SLICE_X105Y235       FDCE (Recov_fdce_C_CLR)     -0.212    37.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.011    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                 30.093    

Slack (MET) :             30.093ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.447ns (17.047%)  route 2.175ns (82.953%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 36.693 - 33.000 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.982     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.220     4.295    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X112Y223       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y223       FDRE (Prop_fdre_C_Q)         0.223     4.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X112Y223       LUT6 (Prop_lut6_I3_O)        0.043     5.033 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.729     5.762    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X106Y222       LUT4 (Prop_lut4_I3_O)        0.047     5.809 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.671     6.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y234       LUT1 (Prop_lut1_I0_O)        0.134     6.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.303     6.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X105Y235       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.520    35.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.090    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X105Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.565    37.258    
                         clock uncertainty           -0.035    37.223    
    SLICE_X105Y235       FDCE (Recov_fdce_C_CLR)     -0.212    37.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.011    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                 30.093    

Slack (MET) :             30.118ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.447ns (17.047%)  route 2.175ns (82.953%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 36.693 - 33.000 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.982     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.220     4.295    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X112Y223       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y223       FDRE (Prop_fdre_C_Q)         0.223     4.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X112Y223       LUT6 (Prop_lut6_I3_O)        0.043     5.033 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.729     5.762    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X106Y222       LUT4 (Prop_lut4_I3_O)        0.047     5.809 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.671     6.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y234       LUT1 (Prop_lut1_I0_O)        0.134     6.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.303     6.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X104Y235       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.520    35.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.090    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X104Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.565    37.258    
                         clock uncertainty           -0.035    37.223    
    SLICE_X104Y235       FDCE (Recov_fdce_C_CLR)     -0.187    37.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.036    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                 30.118    

Slack (MET) :             30.118ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.447ns (17.047%)  route 2.175ns (82.953%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 36.693 - 33.000 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.982     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.220     4.295    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X112Y223       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y223       FDRE (Prop_fdre_C_Q)         0.223     4.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X112Y223       LUT6 (Prop_lut6_I3_O)        0.043     5.033 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.729     5.762    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X106Y222       LUT4 (Prop_lut4_I3_O)        0.047     5.809 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.671     6.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y234       LUT1 (Prop_lut1_I0_O)        0.134     6.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.303     6.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X104Y235       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.520    35.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.090    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X104Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.565    37.258    
                         clock uncertainty           -0.035    37.223    
    SLICE_X104Y235       FDCE (Recov_fdce_C_CLR)     -0.187    37.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.036    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                 30.118    

Slack (MET) :             30.151ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.447ns (17.047%)  route 2.175ns (82.953%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 36.693 - 33.000 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.982     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.220     4.295    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X112Y223       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y223       FDRE (Prop_fdre_C_Q)         0.223     4.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X112Y223       LUT6 (Prop_lut6_I3_O)        0.043     5.033 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.729     5.762    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X106Y222       LUT4 (Prop_lut4_I3_O)        0.047     5.809 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.671     6.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y234       LUT1 (Prop_lut1_I0_O)        0.134     6.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.303     6.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X104Y235       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.520    35.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.090    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X104Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.565    37.258    
                         clock uncertainty           -0.035    37.223    
    SLICE_X104Y235       FDCE (Recov_fdce_C_CLR)     -0.154    37.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.069    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                 30.151    

Slack (MET) :             30.151ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.447ns (17.047%)  route 2.175ns (82.953%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 36.693 - 33.000 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.982     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.220     4.295    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X112Y223       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y223       FDRE (Prop_fdre_C_Q)         0.223     4.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X112Y223       LUT6 (Prop_lut6_I3_O)        0.043     5.033 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.729     5.762    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X106Y222       LUT4 (Prop_lut4_I3_O)        0.047     5.809 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.671     6.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y234       LUT1 (Prop_lut1_I0_O)        0.134     6.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.303     6.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X104Y235       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.520    35.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.090    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X104Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.565    37.258    
                         clock uncertainty           -0.035    37.223    
    SLICE_X104Y235       FDCE (Recov_fdce_C_CLR)     -0.154    37.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.069    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                 30.151    

Slack (MET) :             30.151ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.447ns (17.047%)  route 2.175ns (82.953%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 36.693 - 33.000 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.982     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.220     4.295    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X112Y223       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y223       FDRE (Prop_fdre_C_Q)         0.223     4.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X112Y223       LUT6 (Prop_lut6_I3_O)        0.043     5.033 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.729     5.762    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X106Y222       LUT4 (Prop_lut4_I3_O)        0.047     5.809 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.671     6.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y234       LUT1 (Prop_lut1_I0_O)        0.134     6.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.303     6.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X104Y235       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.520    35.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.090    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X104Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.565    37.258    
                         clock uncertainty           -0.035    37.223    
    SLICE_X104Y235       FDCE (Recov_fdce_C_CLR)     -0.154    37.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.069    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                 30.151    

Slack (MET) :             30.151ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.447ns (17.047%)  route 2.175ns (82.953%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 36.693 - 33.000 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.982     2.982    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.075 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.220     4.295    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X112Y223       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y223       FDRE (Prop_fdre_C_Q)         0.223     4.518 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.472     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X112Y223       LUT6 (Prop_lut6_I3_O)        0.043     5.033 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.729     5.762    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X106Y222       LUT4 (Prop_lut4_I3_O)        0.047     5.809 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.671     6.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X106Y234       LUT1 (Prop_lut1_I0_O)        0.134     6.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.303     6.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X104Y235       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.520    35.520    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.090    36.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X104Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.565    37.258    
                         clock uncertainty           -0.035    37.223    
    SLICE_X104Y235       FDCE (Recov_fdce_C_CLR)     -0.154    37.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.069    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                 30.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.719%)  route 0.152ns (60.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.541     2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X121Y234       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y234       FDPE (Prop_fdpe_C_Q)         0.100     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.152     2.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X120Y235       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.859     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.745     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X120Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.474     2.160    
    SLICE_X120Y235       FDCE (Remov_fdce_C_CLR)     -0.050     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.719%)  route 0.152ns (60.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.541     2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X121Y234       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y234       FDPE (Prop_fdpe_C_Q)         0.100     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.152     2.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X120Y235       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.859     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.745     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X120Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.474     2.160    
    SLICE_X120Y235       FDCE (Remov_fdce_C_CLR)     -0.050     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.719%)  route 0.152ns (60.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.541     2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X121Y234       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y234       FDPE (Prop_fdpe_C_Q)         0.100     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.152     2.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X120Y235       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.859     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.745     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X120Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.474     2.160    
    SLICE_X120Y235       FDCE (Remov_fdce_C_CLR)     -0.050     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.719%)  route 0.152ns (60.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.541     2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X121Y234       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y234       FDPE (Prop_fdpe_C_Q)         0.100     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.152     2.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X120Y235       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.859     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.745     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X120Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.474     2.160    
    SLICE_X120Y235       FDCE (Remov_fdce_C_CLR)     -0.050     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.719%)  route 0.152ns (60.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.541     2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X121Y234       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y234       FDPE (Prop_fdpe_C_Q)         0.100     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.152     2.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X120Y235       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.859     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.745     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X120Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.474     2.160    
    SLICE_X120Y235       FDCE (Remov_fdce_C_CLR)     -0.050     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.590%)  route 0.135ns (57.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.541     2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X121Y234       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y234       FDPE (Prop_fdpe_C_Q)         0.100     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     2.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X119Y235       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.859     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.745     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X119Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.474     2.160    
    SLICE_X119Y235       FDCE (Remov_fdce_C_CLR)     -0.069     2.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.590%)  route 0.135ns (57.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.541     2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X121Y234       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y234       FDPE (Prop_fdpe_C_Q)         0.100     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     2.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X119Y235       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.859     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.745     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X119Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.474     2.160    
    SLICE_X119Y235       FDCE (Remov_fdce_C_CLR)     -0.069     2.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.590%)  route 0.135ns (57.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.541     2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X121Y234       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y234       FDPE (Prop_fdpe_C_Q)         0.100     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     2.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X119Y235       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.859     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.745     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X119Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.474     2.160    
    SLICE_X119Y235       FDCE (Remov_fdce_C_CLR)     -0.069     2.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.590%)  route 0.135ns (57.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.541     2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X121Y234       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y234       FDPE (Prop_fdpe_C_Q)         0.100     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     2.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X119Y235       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.859     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.745     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X119Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.474     2.160    
    SLICE_X119Y235       FDCE (Remov_fdce_C_CLR)     -0.069     2.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.590%)  route 0.135ns (57.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.541     2.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X121Y234       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y234       FDPE (Prop_fdpe_C_Q)         0.100     2.247 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     2.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X119Y235       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.859     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.745     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X119Y235       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.474     2.160    
    SLICE_X119Y235       FDCE (Remov_fdce_C_CLR)     -0.069     2.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.291    





