{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 5674, "design__instance__area": 101311, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 7, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 8, "power__internal__total": 0.00735293, "power__switching__total": 0.00279295, "power__leakage__total": 7.04943e-07, "power__total": 0.0101466, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.537376, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.549337, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.566163, "timing__setup__ws__corner:nom_tt_025C_5v00": 50.4133, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.566163, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 1000000000000000000000000000000, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 1745, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 68, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 13, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.25, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.25, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.2217882607012458, "timing__setup__ws__corner:nom_ss_125C_4v50": 19.701016486923404, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.221788, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 770, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 68, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 11, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.25, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.25, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.22972480123954184, "timing__setup__ws__corner:nom_ff_n40C_5v50": 44.792313348467154, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.229725, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 7, "design__max_cap_violation__count": 8, "clock__skew__worst_hold": -0.537376, "clock__skew__worst_setup": 0.549337, "timing__hold__ws": 0.566163, "timing__setup__ws": 50.4133, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.566163, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 1000000000000000000000000000000, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 546.6 564.52", "design__core__bbox": "6.72 15.68 539.84 548.8", "design__io": 77, "design__die__area": 308567, "design__core__area": 284217, "design__instance__count__stdcell": 5674, "design__instance__area__stdcell": 101311, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.356455, "design__instance__utilization__stdcell": 0.356455, "design__instance__count__class:tie_cell": 2, "design__instance__count__class:buffer": 7, "design__instance__count__class:inverter": 206, "design__instance__count__class:sequential_cell": 401, "design__instance__count__class:multi_input_combinational_cell": 2458, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 272, "design__instance__count__class:tap_cell": 1863, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 29847302, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 89.4715, "design__instance__displacement__mean": 0.0155, "design__instance__displacement__max": 20.16, "route__wirelength__estimated": 132931, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 265, "design__instance__count__class:clock_buffer": 138, "design__instance__count__class:clock_inverter": 62, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0}