/* autogenerated with parsecfg: do not edit. */

union vo_hdsd_scaler_vt_scale_factorsReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_hdsd_scaler_vt_scale_factors__0_SHIFT 0
#define vo_hdsd_scaler_vt_scale_factors__0_WIDTH 16
#define vo_hdsd_scaler_vt_scale_factors__1_SHIFT 16
#define vo_hdsd_scaler_vt_scale_factors__1_WIDTH 16

 _0:16, /*[15:0]  */
 _1:16; /*[31:16]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_vt_pointer_next_pixReg {
 struct { uint32_t

 /* sorting 3 */
#define vo_hdsd_scaler_vt_pointer_next_pix_frac_counter_SHIFT 0
#define vo_hdsd_scaler_vt_pointer_next_pix_frac_counter_WIDTH 12
#define vo_hdsd_scaler_vt_pointer_next_pix_int_counter_SHIFT 16
#define vo_hdsd_scaler_vt_pointer_next_pix_int_counter_WIDTH 5
#define vo_hdsd_scaler_vt_pointer_next_pix_pointer_vld_SHIFT 30
#define vo_hdsd_scaler_vt_pointer_next_pix_pointer_vld_WIDTH 1

 frac_counter:12, /*[11:0]  */
 hole0:4,
 int_counter:5, /*[20:16]  */
 hole1:9,
 pointer_vld:1, /*[30:30]  */
 hole2:1;
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_vt_pointerReg {
 struct { uint32_t

 /* sorting 3 */
#define vo_hdsd_scaler_vt_pointer_frac_counter_SHIFT 0
#define vo_hdsd_scaler_vt_pointer_frac_counter_WIDTH 12
#define vo_hdsd_scaler_vt_pointer_duplicate_nb_SHIFT 24
#define vo_hdsd_scaler_vt_pointer_duplicate_nb_WIDTH 5
#define vo_hdsd_scaler_vt_pointer_use_SHIFT 31
#define vo_hdsd_scaler_vt_pointer_use_WIDTH 1

 frac_counter:12, /*[11:0]  */
 hole0:12,
 duplicate_nb:5, /*[28:24]  */
 hole1:2,
 use:1; /*[31:31]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_vt_panoramicReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_hdsd_scaler_vt_panoramic_panoramic_restart_SHIFT 0
#define vo_hdsd_scaler_vt_panoramic_panoramic_restart_WIDTH 12
#define vo_hdsd_scaler_vt_panoramic_scale_factor_inc_SHIFT 16
#define vo_hdsd_scaler_vt_panoramic_scale_factor_inc_WIDTH 10

 panoramic_restart:12, /*[11:0]  */
 hole0:4,
 scale_factor_inc:10, /*[25:16]  */
 hole1:6;
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_vt_input_sizeReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_hdsd_scaler_vt_input_size_val_SHIFT 0
#define vo_hdsd_scaler_vt_input_size_val_WIDTH 12
#define vo_hdsd_scaler_vt_input_size_en_SHIFT 16
#define vo_hdsd_scaler_vt_input_size_en_WIDTH 1

 val:12, /*[11:0]  */
 hole0:4,
 en:1, /*[16:16]  */
 hole1:15;
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_vt_confReg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_vt_conf_output_size_SHIFT 0
#define vo_hdsd_scaler_vt_conf_output_size_WIDTH 12
#define vo_hdsd_scaler_vt_conf_taps_minus_1_SHIFT 16
#define vo_hdsd_scaler_vt_conf_taps_minus_1_WIDTH 4
#define vo_hdsd_scaler_vt_conf_phases_minus_1_SHIFT 20
#define vo_hdsd_scaler_vt_conf_phases_minus_1_WIDTH 4
#define vo_hdsd_scaler_vt_conf_init_phase_SHIFT 24
#define vo_hdsd_scaler_vt_conf_init_phase_WIDTH 5

 output_size:12, /*[11:0]  */
 hole0:4,
 taps_minus_1:4, /*[19:16]  */
 phases_minus_1:4, /*[23:20]  */
 init_phase:5, /*[28:24]  */
 hole1:3;
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_vt_coefficient_8_9_10_11Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_vt_coefficient_8_9_10_11__8_SHIFT 0
#define vo_hdsd_scaler_vt_coefficient_8_9_10_11__8_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_8_9_10_11__9_SHIFT 8
#define vo_hdsd_scaler_vt_coefficient_8_9_10_11__9_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_8_9_10_11__10_SHIFT 16
#define vo_hdsd_scaler_vt_coefficient_8_9_10_11__10_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_8_9_10_11__11_SHIFT 24
#define vo_hdsd_scaler_vt_coefficient_8_9_10_11__11_WIDTH 8

 _8:8, /*[7:0]  */
 _9:8, /*[15:8]  */
 _10:8, /*[23:16]  */
 _11:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_vt_coefficient_60_61_62_63Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_vt_coefficient_60_61_62_63__60_SHIFT 0
#define vo_hdsd_scaler_vt_coefficient_60_61_62_63__60_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_60_61_62_63__61_SHIFT 8
#define vo_hdsd_scaler_vt_coefficient_60_61_62_63__61_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_60_61_62_63__62_SHIFT 16
#define vo_hdsd_scaler_vt_coefficient_60_61_62_63__62_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_60_61_62_63__63_SHIFT 24
#define vo_hdsd_scaler_vt_coefficient_60_61_62_63__63_WIDTH 8

 _60:8, /*[7:0]  */
 _61:8, /*[15:8]  */
 _62:8, /*[23:16]  */
 _63:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_vt_coefficient_56_57_58_59Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_vt_coefficient_56_57_58_59__56_SHIFT 0
#define vo_hdsd_scaler_vt_coefficient_56_57_58_59__56_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_56_57_58_59__57_SHIFT 8
#define vo_hdsd_scaler_vt_coefficient_56_57_58_59__57_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_56_57_58_59__58_SHIFT 16
#define vo_hdsd_scaler_vt_coefficient_56_57_58_59__58_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_56_57_58_59__59_SHIFT 24
#define vo_hdsd_scaler_vt_coefficient_56_57_58_59__59_WIDTH 8

 _56:8, /*[7:0]  */
 _57:8, /*[15:8]  */
 _58:8, /*[23:16]  */
 _59:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_vt_coefficient_52_53_54_55Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_vt_coefficient_52_53_54_55__52_SHIFT 0
#define vo_hdsd_scaler_vt_coefficient_52_53_54_55__52_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_52_53_54_55__53_SHIFT 8
#define vo_hdsd_scaler_vt_coefficient_52_53_54_55__53_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_52_53_54_55__54_SHIFT 16
#define vo_hdsd_scaler_vt_coefficient_52_53_54_55__54_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_52_53_54_55__55_SHIFT 24
#define vo_hdsd_scaler_vt_coefficient_52_53_54_55__55_WIDTH 8

 _52:8, /*[7:0]  */
 _53:8, /*[15:8]  */
 _54:8, /*[23:16]  */
 _55:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_vt_coefficient_4_5_6_7Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_vt_coefficient_4_5_6_7__4_SHIFT 0
#define vo_hdsd_scaler_vt_coefficient_4_5_6_7__4_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_4_5_6_7__5_SHIFT 8
#define vo_hdsd_scaler_vt_coefficient_4_5_6_7__5_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_4_5_6_7__6_SHIFT 16
#define vo_hdsd_scaler_vt_coefficient_4_5_6_7__6_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_4_5_6_7__7_SHIFT 24
#define vo_hdsd_scaler_vt_coefficient_4_5_6_7__7_WIDTH 8

 _4:8, /*[7:0]  */
 _5:8, /*[15:8]  */
 _6:8, /*[23:16]  */
 _7:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_vt_coefficient_48_49_50_51Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_vt_coefficient_48_49_50_51__48_SHIFT 0
#define vo_hdsd_scaler_vt_coefficient_48_49_50_51__48_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_48_49_50_51__49_SHIFT 8
#define vo_hdsd_scaler_vt_coefficient_48_49_50_51__49_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_48_49_50_51__50_SHIFT 16
#define vo_hdsd_scaler_vt_coefficient_48_49_50_51__50_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_48_49_50_51__51_SHIFT 24
#define vo_hdsd_scaler_vt_coefficient_48_49_50_51__51_WIDTH 8

 _48:8, /*[7:0]  */
 _49:8, /*[15:8]  */
 _50:8, /*[23:16]  */
 _51:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_vt_coefficient_44_45_46_47Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_vt_coefficient_44_45_46_47__44_SHIFT 0
#define vo_hdsd_scaler_vt_coefficient_44_45_46_47__44_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_44_45_46_47__45_SHIFT 8
#define vo_hdsd_scaler_vt_coefficient_44_45_46_47__45_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_44_45_46_47__46_SHIFT 16
#define vo_hdsd_scaler_vt_coefficient_44_45_46_47__46_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_44_45_46_47__47_SHIFT 24
#define vo_hdsd_scaler_vt_coefficient_44_45_46_47__47_WIDTH 8

 _44:8, /*[7:0]  */
 _45:8, /*[15:8]  */
 _46:8, /*[23:16]  */
 _47:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_vt_coefficient_40_41_42_43Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_vt_coefficient_40_41_42_43__40_SHIFT 0
#define vo_hdsd_scaler_vt_coefficient_40_41_42_43__40_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_40_41_42_43__41_SHIFT 8
#define vo_hdsd_scaler_vt_coefficient_40_41_42_43__41_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_40_41_42_43__42_SHIFT 16
#define vo_hdsd_scaler_vt_coefficient_40_41_42_43__42_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_40_41_42_43__43_SHIFT 24
#define vo_hdsd_scaler_vt_coefficient_40_41_42_43__43_WIDTH 8

 _40:8, /*[7:0]  */
 _41:8, /*[15:8]  */
 _42:8, /*[23:16]  */
 _43:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_vt_coefficient_36_37_38_39Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_vt_coefficient_36_37_38_39__36_SHIFT 0
#define vo_hdsd_scaler_vt_coefficient_36_37_38_39__36_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_36_37_38_39__37_SHIFT 8
#define vo_hdsd_scaler_vt_coefficient_36_37_38_39__37_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_36_37_38_39__38_SHIFT 16
#define vo_hdsd_scaler_vt_coefficient_36_37_38_39__38_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_36_37_38_39__39_SHIFT 24
#define vo_hdsd_scaler_vt_coefficient_36_37_38_39__39_WIDTH 8

 _36:8, /*[7:0]  */
 _37:8, /*[15:8]  */
 _38:8, /*[23:16]  */
 _39:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_vt_coefficient_32_33_34_35Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_vt_coefficient_32_33_34_35__32_SHIFT 0
#define vo_hdsd_scaler_vt_coefficient_32_33_34_35__32_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_32_33_34_35__33_SHIFT 8
#define vo_hdsd_scaler_vt_coefficient_32_33_34_35__33_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_32_33_34_35__34_SHIFT 16
#define vo_hdsd_scaler_vt_coefficient_32_33_34_35__34_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_32_33_34_35__35_SHIFT 24
#define vo_hdsd_scaler_vt_coefficient_32_33_34_35__35_WIDTH 8

 _32:8, /*[7:0]  */
 _33:8, /*[15:8]  */
 _34:8, /*[23:16]  */
 _35:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_vt_coefficient_28_29_30_31Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_vt_coefficient_28_29_30_31__28_SHIFT 0
#define vo_hdsd_scaler_vt_coefficient_28_29_30_31__28_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_28_29_30_31__29_SHIFT 8
#define vo_hdsd_scaler_vt_coefficient_28_29_30_31__29_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_28_29_30_31__30_SHIFT 16
#define vo_hdsd_scaler_vt_coefficient_28_29_30_31__30_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_28_29_30_31__31_SHIFT 24
#define vo_hdsd_scaler_vt_coefficient_28_29_30_31__31_WIDTH 8

 _28:8, /*[7:0]  */
 _29:8, /*[15:8]  */
 _30:8, /*[23:16]  */
 _31:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_vt_coefficient_24_25_26_27Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_vt_coefficient_24_25_26_27__24_SHIFT 0
#define vo_hdsd_scaler_vt_coefficient_24_25_26_27__24_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_24_25_26_27__25_SHIFT 8
#define vo_hdsd_scaler_vt_coefficient_24_25_26_27__25_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_24_25_26_27__26_SHIFT 16
#define vo_hdsd_scaler_vt_coefficient_24_25_26_27__26_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_24_25_26_27__27_SHIFT 24
#define vo_hdsd_scaler_vt_coefficient_24_25_26_27__27_WIDTH 8

 _24:8, /*[7:0]  */
 _25:8, /*[15:8]  */
 _26:8, /*[23:16]  */
 _27:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_vt_coefficient_20_21_22_23Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_vt_coefficient_20_21_22_23__20_SHIFT 0
#define vo_hdsd_scaler_vt_coefficient_20_21_22_23__20_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_20_21_22_23__21_SHIFT 8
#define vo_hdsd_scaler_vt_coefficient_20_21_22_23__21_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_20_21_22_23__22_SHIFT 16
#define vo_hdsd_scaler_vt_coefficient_20_21_22_23__22_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_20_21_22_23__23_SHIFT 24
#define vo_hdsd_scaler_vt_coefficient_20_21_22_23__23_WIDTH 8

 _20:8, /*[7:0]  */
 _21:8, /*[15:8]  */
 _22:8, /*[23:16]  */
 _23:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_vt_coefficient_16_17_18_19Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_vt_coefficient_16_17_18_19__16_SHIFT 0
#define vo_hdsd_scaler_vt_coefficient_16_17_18_19__16_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_16_17_18_19__17_SHIFT 8
#define vo_hdsd_scaler_vt_coefficient_16_17_18_19__17_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_16_17_18_19__18_SHIFT 16
#define vo_hdsd_scaler_vt_coefficient_16_17_18_19__18_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_16_17_18_19__19_SHIFT 24
#define vo_hdsd_scaler_vt_coefficient_16_17_18_19__19_WIDTH 8

 _16:8, /*[7:0]  */
 _17:8, /*[15:8]  */
 _18:8, /*[23:16]  */
 _19:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_vt_coefficient_12_13_14_15Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_vt_coefficient_12_13_14_15__12_SHIFT 0
#define vo_hdsd_scaler_vt_coefficient_12_13_14_15__12_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_12_13_14_15__13_SHIFT 8
#define vo_hdsd_scaler_vt_coefficient_12_13_14_15__13_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_12_13_14_15__14_SHIFT 16
#define vo_hdsd_scaler_vt_coefficient_12_13_14_15__14_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_12_13_14_15__15_SHIFT 24
#define vo_hdsd_scaler_vt_coefficient_12_13_14_15__15_WIDTH 8

 _12:8, /*[7:0]  */
 _13:8, /*[15:8]  */
 _14:8, /*[23:16]  */
 _15:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_vt_coefficient_0123Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_vt_coefficient_0123__0_SHIFT 0
#define vo_hdsd_scaler_vt_coefficient_0123__0_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_0123__1_SHIFT 8
#define vo_hdsd_scaler_vt_coefficient_0123__1_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_0123__2_SHIFT 16
#define vo_hdsd_scaler_vt_coefficient_0123__2_WIDTH 8
#define vo_hdsd_scaler_vt_coefficient_0123__3_SHIFT 24
#define vo_hdsd_scaler_vt_coefficient_0123__3_WIDTH 8

 _0:8, /*[7:0]  */
 _1:8, /*[15:8]  */
 _2:8, /*[23:16]  */
 _3:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_hz_scale_factorsReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_hdsd_scaler_hz_scale_factors__0_SHIFT 0
#define vo_hdsd_scaler_hz_scale_factors__0_WIDTH 16
#define vo_hdsd_scaler_hz_scale_factors__1_SHIFT 16
#define vo_hdsd_scaler_hz_scale_factors__1_WIDTH 16

 _0:16, /*[15:0]  */
 _1:16; /*[31:16]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_hz_pointer_next_pixReg {
 struct { uint32_t

 /* sorting 3 */
#define vo_hdsd_scaler_hz_pointer_next_pix_frac_counter_SHIFT 0
#define vo_hdsd_scaler_hz_pointer_next_pix_frac_counter_WIDTH 12
#define vo_hdsd_scaler_hz_pointer_next_pix_int_counter_SHIFT 16
#define vo_hdsd_scaler_hz_pointer_next_pix_int_counter_WIDTH 5
#define vo_hdsd_scaler_hz_pointer_next_pix_pointer_vld_SHIFT 30
#define vo_hdsd_scaler_hz_pointer_next_pix_pointer_vld_WIDTH 1

 frac_counter:12, /*[11:0]  */
 hole0:4,
 int_counter:5, /*[20:16]  */
 hole1:9,
 pointer_vld:1, /*[30:30]  */
 hole2:1;
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_hz_pointerReg {
 struct { uint32_t

 /* sorting 3 */
#define vo_hdsd_scaler_hz_pointer_frac_counter_SHIFT 0
#define vo_hdsd_scaler_hz_pointer_frac_counter_WIDTH 12
#define vo_hdsd_scaler_hz_pointer_duplicate_nb_SHIFT 24
#define vo_hdsd_scaler_hz_pointer_duplicate_nb_WIDTH 5
#define vo_hdsd_scaler_hz_pointer_use_SHIFT 31
#define vo_hdsd_scaler_hz_pointer_use_WIDTH 1

 frac_counter:12, /*[11:0]  */
 hole0:12,
 duplicate_nb:5, /*[28:24]  */
 hole1:2,
 use:1; /*[31:31]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_hz_panoramicReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_hdsd_scaler_hz_panoramic_panoramic_restart_SHIFT 0
#define vo_hdsd_scaler_hz_panoramic_panoramic_restart_WIDTH 12
#define vo_hdsd_scaler_hz_panoramic_scale_factor_inc_SHIFT 16
#define vo_hdsd_scaler_hz_panoramic_scale_factor_inc_WIDTH 10

 panoramic_restart:12, /*[11:0]  */
 hole0:4,
 scale_factor_inc:10, /*[25:16]  */
 hole1:6;
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_hz_input_sizeReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_hdsd_scaler_hz_input_size_val_SHIFT 0
#define vo_hdsd_scaler_hz_input_size_val_WIDTH 12
#define vo_hdsd_scaler_hz_input_size_en_SHIFT 16
#define vo_hdsd_scaler_hz_input_size_en_WIDTH 1

 val:12, /*[11:0]  */
 hole0:4,
 en:1, /*[16:16]  */
 hole1:15;
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_hz_confReg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_hz_conf_output_size_SHIFT 0
#define vo_hdsd_scaler_hz_conf_output_size_WIDTH 12
#define vo_hdsd_scaler_hz_conf_taps_minus_1_SHIFT 16
#define vo_hdsd_scaler_hz_conf_taps_minus_1_WIDTH 4
#define vo_hdsd_scaler_hz_conf_phases_minus_1_SHIFT 20
#define vo_hdsd_scaler_hz_conf_phases_minus_1_WIDTH 4
#define vo_hdsd_scaler_hz_conf_init_phase_SHIFT 24
#define vo_hdsd_scaler_hz_conf_init_phase_WIDTH 5

 output_size:12, /*[11:0]  */
 hole0:4,
 taps_minus_1:4, /*[19:16]  */
 phases_minus_1:4, /*[23:20]  */
 init_phase:5, /*[28:24]  */
 hole1:3;
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_hz_coefficient_8_9_10_11Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_hz_coefficient_8_9_10_11__8_SHIFT 0
#define vo_hdsd_scaler_hz_coefficient_8_9_10_11__8_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_8_9_10_11__9_SHIFT 8
#define vo_hdsd_scaler_hz_coefficient_8_9_10_11__9_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_8_9_10_11__10_SHIFT 16
#define vo_hdsd_scaler_hz_coefficient_8_9_10_11__10_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_8_9_10_11__11_SHIFT 24
#define vo_hdsd_scaler_hz_coefficient_8_9_10_11__11_WIDTH 8

 _8:8, /*[7:0]  */
 _9:8, /*[15:8]  */
 _10:8, /*[23:16]  */
 _11:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_hz_coefficient_60_61_62_63Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_hz_coefficient_60_61_62_63__60_SHIFT 0
#define vo_hdsd_scaler_hz_coefficient_60_61_62_63__60_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_60_61_62_63__61_SHIFT 8
#define vo_hdsd_scaler_hz_coefficient_60_61_62_63__61_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_60_61_62_63__62_SHIFT 16
#define vo_hdsd_scaler_hz_coefficient_60_61_62_63__62_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_60_61_62_63__63_SHIFT 24
#define vo_hdsd_scaler_hz_coefficient_60_61_62_63__63_WIDTH 8

 _60:8, /*[7:0]  */
 _61:8, /*[15:8]  */
 _62:8, /*[23:16]  */
 _63:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_hz_coefficient_56_57_58_59Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_hz_coefficient_56_57_58_59__56_SHIFT 0
#define vo_hdsd_scaler_hz_coefficient_56_57_58_59__56_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_56_57_58_59__57_SHIFT 8
#define vo_hdsd_scaler_hz_coefficient_56_57_58_59__57_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_56_57_58_59__58_SHIFT 16
#define vo_hdsd_scaler_hz_coefficient_56_57_58_59__58_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_56_57_58_59__59_SHIFT 24
#define vo_hdsd_scaler_hz_coefficient_56_57_58_59__59_WIDTH 8

 _56:8, /*[7:0]  */
 _57:8, /*[15:8]  */
 _58:8, /*[23:16]  */
 _59:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_hz_coefficient_52_53_54_55Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_hz_coefficient_52_53_54_55__52_SHIFT 0
#define vo_hdsd_scaler_hz_coefficient_52_53_54_55__52_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_52_53_54_55__53_SHIFT 8
#define vo_hdsd_scaler_hz_coefficient_52_53_54_55__53_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_52_53_54_55__54_SHIFT 16
#define vo_hdsd_scaler_hz_coefficient_52_53_54_55__54_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_52_53_54_55__55_SHIFT 24
#define vo_hdsd_scaler_hz_coefficient_52_53_54_55__55_WIDTH 8

 _52:8, /*[7:0]  */
 _53:8, /*[15:8]  */
 _54:8, /*[23:16]  */
 _55:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_hz_coefficient_4_5_6_7Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_hz_coefficient_4_5_6_7__4_SHIFT 0
#define vo_hdsd_scaler_hz_coefficient_4_5_6_7__4_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_4_5_6_7__5_SHIFT 8
#define vo_hdsd_scaler_hz_coefficient_4_5_6_7__5_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_4_5_6_7__6_SHIFT 16
#define vo_hdsd_scaler_hz_coefficient_4_5_6_7__6_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_4_5_6_7__7_SHIFT 24
#define vo_hdsd_scaler_hz_coefficient_4_5_6_7__7_WIDTH 8

 _4:8, /*[7:0]  */
 _5:8, /*[15:8]  */
 _6:8, /*[23:16]  */
 _7:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_hz_coefficient_48_49_50_51Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_hz_coefficient_48_49_50_51__48_SHIFT 0
#define vo_hdsd_scaler_hz_coefficient_48_49_50_51__48_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_48_49_50_51__49_SHIFT 8
#define vo_hdsd_scaler_hz_coefficient_48_49_50_51__49_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_48_49_50_51__50_SHIFT 16
#define vo_hdsd_scaler_hz_coefficient_48_49_50_51__50_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_48_49_50_51__51_SHIFT 24
#define vo_hdsd_scaler_hz_coefficient_48_49_50_51__51_WIDTH 8

 _48:8, /*[7:0]  */
 _49:8, /*[15:8]  */
 _50:8, /*[23:16]  */
 _51:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_hz_coefficient_44_45_46_47Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_hz_coefficient_44_45_46_47__44_SHIFT 0
#define vo_hdsd_scaler_hz_coefficient_44_45_46_47__44_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_44_45_46_47__45_SHIFT 8
#define vo_hdsd_scaler_hz_coefficient_44_45_46_47__45_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_44_45_46_47__46_SHIFT 16
#define vo_hdsd_scaler_hz_coefficient_44_45_46_47__46_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_44_45_46_47__47_SHIFT 24
#define vo_hdsd_scaler_hz_coefficient_44_45_46_47__47_WIDTH 8

 _44:8, /*[7:0]  */
 _45:8, /*[15:8]  */
 _46:8, /*[23:16]  */
 _47:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_hz_coefficient_40_41_42_43Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_hz_coefficient_40_41_42_43__40_SHIFT 0
#define vo_hdsd_scaler_hz_coefficient_40_41_42_43__40_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_40_41_42_43__41_SHIFT 8
#define vo_hdsd_scaler_hz_coefficient_40_41_42_43__41_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_40_41_42_43__42_SHIFT 16
#define vo_hdsd_scaler_hz_coefficient_40_41_42_43__42_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_40_41_42_43__43_SHIFT 24
#define vo_hdsd_scaler_hz_coefficient_40_41_42_43__43_WIDTH 8

 _40:8, /*[7:0]  */
 _41:8, /*[15:8]  */
 _42:8, /*[23:16]  */
 _43:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_hz_coefficient_36_37_38_39Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_hz_coefficient_36_37_38_39__36_SHIFT 0
#define vo_hdsd_scaler_hz_coefficient_36_37_38_39__36_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_36_37_38_39__37_SHIFT 8
#define vo_hdsd_scaler_hz_coefficient_36_37_38_39__37_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_36_37_38_39__38_SHIFT 16
#define vo_hdsd_scaler_hz_coefficient_36_37_38_39__38_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_36_37_38_39__39_SHIFT 24
#define vo_hdsd_scaler_hz_coefficient_36_37_38_39__39_WIDTH 8

 _36:8, /*[7:0]  */
 _37:8, /*[15:8]  */
 _38:8, /*[23:16]  */
 _39:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_hz_coefficient_32_33_34_35Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_hz_coefficient_32_33_34_35__32_SHIFT 0
#define vo_hdsd_scaler_hz_coefficient_32_33_34_35__32_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_32_33_34_35__33_SHIFT 8
#define vo_hdsd_scaler_hz_coefficient_32_33_34_35__33_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_32_33_34_35__34_SHIFT 16
#define vo_hdsd_scaler_hz_coefficient_32_33_34_35__34_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_32_33_34_35__35_SHIFT 24
#define vo_hdsd_scaler_hz_coefficient_32_33_34_35__35_WIDTH 8

 _32:8, /*[7:0]  */
 _33:8, /*[15:8]  */
 _34:8, /*[23:16]  */
 _35:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_hz_coefficient_28_29_30_31Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_hz_coefficient_28_29_30_31__28_SHIFT 0
#define vo_hdsd_scaler_hz_coefficient_28_29_30_31__28_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_28_29_30_31__29_SHIFT 8
#define vo_hdsd_scaler_hz_coefficient_28_29_30_31__29_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_28_29_30_31__30_SHIFT 16
#define vo_hdsd_scaler_hz_coefficient_28_29_30_31__30_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_28_29_30_31__31_SHIFT 24
#define vo_hdsd_scaler_hz_coefficient_28_29_30_31__31_WIDTH 8

 _28:8, /*[7:0]  */
 _29:8, /*[15:8]  */
 _30:8, /*[23:16]  */
 _31:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_hz_coefficient_24_25_26_27Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_hz_coefficient_24_25_26_27__24_SHIFT 0
#define vo_hdsd_scaler_hz_coefficient_24_25_26_27__24_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_24_25_26_27__25_SHIFT 8
#define vo_hdsd_scaler_hz_coefficient_24_25_26_27__25_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_24_25_26_27__26_SHIFT 16
#define vo_hdsd_scaler_hz_coefficient_24_25_26_27__26_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_24_25_26_27__27_SHIFT 24
#define vo_hdsd_scaler_hz_coefficient_24_25_26_27__27_WIDTH 8

 _24:8, /*[7:0]  */
 _25:8, /*[15:8]  */
 _26:8, /*[23:16]  */
 _27:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_hz_coefficient_20_21_22_23Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_hz_coefficient_20_21_22_23__20_SHIFT 0
#define vo_hdsd_scaler_hz_coefficient_20_21_22_23__20_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_20_21_22_23__21_SHIFT 8
#define vo_hdsd_scaler_hz_coefficient_20_21_22_23__21_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_20_21_22_23__22_SHIFT 16
#define vo_hdsd_scaler_hz_coefficient_20_21_22_23__22_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_20_21_22_23__23_SHIFT 24
#define vo_hdsd_scaler_hz_coefficient_20_21_22_23__23_WIDTH 8

 _20:8, /*[7:0]  */
 _21:8, /*[15:8]  */
 _22:8, /*[23:16]  */
 _23:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_hz_coefficient_16_17_18_19Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_hz_coefficient_16_17_18_19__16_SHIFT 0
#define vo_hdsd_scaler_hz_coefficient_16_17_18_19__16_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_16_17_18_19__17_SHIFT 8
#define vo_hdsd_scaler_hz_coefficient_16_17_18_19__17_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_16_17_18_19__18_SHIFT 16
#define vo_hdsd_scaler_hz_coefficient_16_17_18_19__18_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_16_17_18_19__19_SHIFT 24
#define vo_hdsd_scaler_hz_coefficient_16_17_18_19__19_WIDTH 8

 _16:8, /*[7:0]  */
 _17:8, /*[15:8]  */
 _18:8, /*[23:16]  */
 _19:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_hz_coefficient_12_13_14_15Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_hz_coefficient_12_13_14_15__12_SHIFT 0
#define vo_hdsd_scaler_hz_coefficient_12_13_14_15__12_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_12_13_14_15__13_SHIFT 8
#define vo_hdsd_scaler_hz_coefficient_12_13_14_15__13_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_12_13_14_15__14_SHIFT 16
#define vo_hdsd_scaler_hz_coefficient_12_13_14_15__14_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_12_13_14_15__15_SHIFT 24
#define vo_hdsd_scaler_hz_coefficient_12_13_14_15__15_WIDTH 8

 _12:8, /*[7:0]  */
 _13:8, /*[15:8]  */
 _14:8, /*[23:16]  */
 _15:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_hz_coefficient_0123Reg {
 struct { uint32_t

 /* sorting 4 */
#define vo_hdsd_scaler_hz_coefficient_0123__0_SHIFT 0
#define vo_hdsd_scaler_hz_coefficient_0123__0_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_0123__1_SHIFT 8
#define vo_hdsd_scaler_hz_coefficient_0123__1_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_0123__2_SHIFT 16
#define vo_hdsd_scaler_hz_coefficient_0123__2_WIDTH 8
#define vo_hdsd_scaler_hz_coefficient_0123__3_SHIFT 24
#define vo_hdsd_scaler_hz_coefficient_0123__3_WIDTH 8

 _0:8, /*[7:0]  */
 _1:8, /*[15:8]  */
 _2:8, /*[23:16]  */
 _3:8; /*[31:24]  */
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_data_yscaleReg {
 struct { uint32_t

 /* sorting 1 */
#define vo_hdsd_scaler_data_yscale_vo_hdsd_scaler_ysize_out_SHIFT 0
#define vo_hdsd_scaler_data_yscale_vo_hdsd_scaler_ysize_out_WIDTH 10

 vo_hdsd_scaler_ysize_out:10, /*[9:0]  */
 hole0:22;
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_data_xscaleReg {
 struct { uint32_t

 /* sorting 1 */
#define vo_hdsd_scaler_data_xscale_vo_hdsd_scaler_xsize_out_SHIFT 0
#define vo_hdsd_scaler_data_xscale_vo_hdsd_scaler_xsize_out_WIDTH 10

 vo_hdsd_scaler_xsize_out:10, /*[9:0]  */
 hole0:22;
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_data_dumpReg {
 struct { uint32_t

 /* sorting 2 */
#define vo_hdsd_scaler_data_dump_lines_SHIFT 0
#define vo_hdsd_scaler_data_dump_lines_WIDTH 10
#define vo_hdsd_scaler_data_dump_pixel_SHIFT 16
#define vo_hdsd_scaler_data_dump_pixel_WIDTH 10

 lines:10, /*[9:0]  */
 hole0:6,
 pixel:10, /*[25:16]  */
 hole1:6;
 } bits;

 uint32_t value;
};

union vo_hdsd_scaler_configReg {
 struct { uint32_t

 /* sorting 5 */
#define vo_hdsd_scaler_config_out_color_SHIFT 1
#define vo_hdsd_scaler_config_out_color_WIDTH 1
#define vo_hdsd_scaler_config_t422_SHIFT 2
#define vo_hdsd_scaler_config_t422_WIDTH 2
#define vo_hdsd_scaler_config_output_sel_SHIFT 9
#define vo_hdsd_scaler_config_output_sel_WIDTH 1
#define vo_hdsd_scaler_config_black_stripe_size_SHIFT 16
#define vo_hdsd_scaler_config_black_stripe_size_WIDTH 9
#define vo_hdsd_scaler_config_black_stripe_direction_SHIFT 28
#define vo_hdsd_scaler_config_black_stripe_direction_WIDTH 1

 hole0:1,
 out_color:1, /*[1:1]  */
 t422:2, /*[3:2]  */
 hole1:5,
 output_sel:1, /*[9:9]  */
 hole2:6,
 black_stripe_size:9, /*[24:16]  */
 hole3:3,
 black_stripe_direction:1, /*[28:28]  */
 hole4:3;
 } bits;

 uint32_t value;
};

struct vo_hdsd_scaler {
 union vo_hdsd_scaler_configReg vo_hdsd_scaler_config; /* +0x00000000  */
 union vo_hdsd_scaler_data_xscaleReg vo_hdsd_scaler_data_xscale; /* +0x00000004  */
 union vo_hdsd_scaler_data_yscaleReg vo_hdsd_scaler_data_yscale; /* +0x00000008  */
 union vo_hdsd_scaler_data_dumpReg vo_hdsd_scaler_data_dump; /* +0x0000000c  */
 uint32_t pad0[0x00f0/4];
 union vo_hdsd_scaler_hz_confReg vo_hdsd_scaler_hz_conf; /* +0x00000100  */
 union vo_hdsd_scaler_hz_scale_factorsReg vo_hdsd_scaler_hz_scale_factors; /* +0x00000104  */
 union vo_hdsd_scaler_hz_panoramicReg vo_hdsd_scaler_hz_panoramic; /* +0x00000108  */
 union vo_hdsd_scaler_hz_input_sizeReg vo_hdsd_scaler_hz_input_size; /* +0x0000010c  */
 union vo_hdsd_scaler_hz_pointerReg vo_hdsd_scaler_hz_pointer; /* +0x00000110  */
 union vo_hdsd_scaler_hz_pointer_next_pixReg vo_hdsd_scaler_hz_pointer_next_pix; /* +0x00000114  */
 uint32_t pad1[0x0008/4];
 union vo_hdsd_scaler_hz_coefficient_0123Reg vo_hdsd_scaler_hz_coefficient_0123; /* +0x00000120  */
 union vo_hdsd_scaler_hz_coefficient_4_5_6_7Reg vo_hdsd_scaler_hz_coefficient_4_5_6_7; /* +0x00000124  */
 union vo_hdsd_scaler_hz_coefficient_8_9_10_11Reg vo_hdsd_scaler_hz_coefficient_8_9_10_11; /* +0x00000128  */
 union vo_hdsd_scaler_hz_coefficient_12_13_14_15Reg vo_hdsd_scaler_hz_coefficient_12_13_14_15; /* +0x0000012c  */
 union vo_hdsd_scaler_hz_coefficient_16_17_18_19Reg vo_hdsd_scaler_hz_coefficient_16_17_18_19; /* +0x00000130  */
 union vo_hdsd_scaler_hz_coefficient_20_21_22_23Reg vo_hdsd_scaler_hz_coefficient_20_21_22_23; /* +0x00000134  */
 union vo_hdsd_scaler_hz_coefficient_24_25_26_27Reg vo_hdsd_scaler_hz_coefficient_24_25_26_27; /* +0x00000138  */
 union vo_hdsd_scaler_hz_coefficient_28_29_30_31Reg vo_hdsd_scaler_hz_coefficient_28_29_30_31; /* +0x0000013c  */
 union vo_hdsd_scaler_hz_coefficient_32_33_34_35Reg vo_hdsd_scaler_hz_coefficient_32_33_34_35; /* +0x00000140  */
 union vo_hdsd_scaler_hz_coefficient_36_37_38_39Reg vo_hdsd_scaler_hz_coefficient_36_37_38_39; /* +0x00000144  */
 union vo_hdsd_scaler_hz_coefficient_40_41_42_43Reg vo_hdsd_scaler_hz_coefficient_40_41_42_43; /* +0x00000148  */
 union vo_hdsd_scaler_hz_coefficient_44_45_46_47Reg vo_hdsd_scaler_hz_coefficient_44_45_46_47; /* +0x0000014c  */
 union vo_hdsd_scaler_hz_coefficient_48_49_50_51Reg vo_hdsd_scaler_hz_coefficient_48_49_50_51; /* +0x00000150  */
 union vo_hdsd_scaler_hz_coefficient_52_53_54_55Reg vo_hdsd_scaler_hz_coefficient_52_53_54_55; /* +0x00000154  */
 union vo_hdsd_scaler_hz_coefficient_56_57_58_59Reg vo_hdsd_scaler_hz_coefficient_56_57_58_59; /* +0x00000158  */
 union vo_hdsd_scaler_hz_coefficient_60_61_62_63Reg vo_hdsd_scaler_hz_coefficient_60_61_62_63; /* +0x0000015c  */
 uint32_t pad2[0x0020/4];
 union vo_hdsd_scaler_vt_confReg vo_hdsd_scaler_vt_conf; /* +0x00000180  */
 union vo_hdsd_scaler_vt_scale_factorsReg vo_hdsd_scaler_vt_scale_factors; /* +0x00000184  */
 union vo_hdsd_scaler_vt_panoramicReg vo_hdsd_scaler_vt_panoramic; /* +0x00000188  */
 union vo_hdsd_scaler_vt_input_sizeReg vo_hdsd_scaler_vt_input_size; /* +0x0000018c  */
 union vo_hdsd_scaler_vt_pointerReg vo_hdsd_scaler_vt_pointer; /* +0x00000190  */
 union vo_hdsd_scaler_vt_pointer_next_pixReg vo_hdsd_scaler_vt_pointer_next_pix; /* +0x00000194  */
 uint32_t pad3[0x0008/4];
 union vo_hdsd_scaler_vt_coefficient_0123Reg vo_hdsd_scaler_vt_coefficient_0123; /* +0x000001a0  */
 union vo_hdsd_scaler_vt_coefficient_4_5_6_7Reg vo_hdsd_scaler_vt_coefficient_4_5_6_7; /* +0x000001a4  */
 union vo_hdsd_scaler_vt_coefficient_8_9_10_11Reg vo_hdsd_scaler_vt_coefficient_8_9_10_11; /* +0x000001a8  */
 union vo_hdsd_scaler_vt_coefficient_12_13_14_15Reg vo_hdsd_scaler_vt_coefficient_12_13_14_15; /* +0x000001ac  */
 union vo_hdsd_scaler_vt_coefficient_16_17_18_19Reg vo_hdsd_scaler_vt_coefficient_16_17_18_19; /* +0x000001b0  */
 union vo_hdsd_scaler_vt_coefficient_20_21_22_23Reg vo_hdsd_scaler_vt_coefficient_20_21_22_23; /* +0x000001b4  */
 union vo_hdsd_scaler_vt_coefficient_24_25_26_27Reg vo_hdsd_scaler_vt_coefficient_24_25_26_27; /* +0x000001b8  */
 union vo_hdsd_scaler_vt_coefficient_28_29_30_31Reg vo_hdsd_scaler_vt_coefficient_28_29_30_31; /* +0x000001bc  */
 union vo_hdsd_scaler_vt_coefficient_32_33_34_35Reg vo_hdsd_scaler_vt_coefficient_32_33_34_35; /* +0x000001c0  */
 union vo_hdsd_scaler_vt_coefficient_36_37_38_39Reg vo_hdsd_scaler_vt_coefficient_36_37_38_39; /* +0x000001c4  */
 union vo_hdsd_scaler_vt_coefficient_40_41_42_43Reg vo_hdsd_scaler_vt_coefficient_40_41_42_43; /* +0x000001c8  */
 union vo_hdsd_scaler_vt_coefficient_44_45_46_47Reg vo_hdsd_scaler_vt_coefficient_44_45_46_47; /* +0x000001cc  */
 union vo_hdsd_scaler_vt_coefficient_48_49_50_51Reg vo_hdsd_scaler_vt_coefficient_48_49_50_51; /* +0x000001d0  */
 union vo_hdsd_scaler_vt_coefficient_52_53_54_55Reg vo_hdsd_scaler_vt_coefficient_52_53_54_55; /* +0x000001d4  */
 union vo_hdsd_scaler_vt_coefficient_56_57_58_59Reg vo_hdsd_scaler_vt_coefficient_56_57_58_59; /* +0x000001d8  */
 union vo_hdsd_scaler_vt_coefficient_60_61_62_63Reg vo_hdsd_scaler_vt_coefficient_60_61_62_63; /* +0x000001dc  */
};
