// Seed: 1869834861
`define pp_3 0
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    output logic id_2
);
  logic id_3;
endmodule
`timescale 1 ps / 1ps
`define pp_4 0
