

================================================================
== Vitis HLS Report for 'lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress'
================================================================
* Date:           Fri Oct 31 14:48:57 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lz4CompressEngineRun
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  6.238 ns|     0.70 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lz_compress  |        ?|        ?|        12|          3|          3|     ?|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 3, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93]   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%present_window_11 = alloca i32 1"   --->   Operation 16 'alloca' 'present_window_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%present_window_12 = alloca i32 1"   --->   Operation 17 'alloca' 'present_window_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%present_window_13 = alloca i32 1"   --->   Operation 18 'alloca' 'present_window_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%present_window_14 = alloca i32 1"   --->   Operation 19 'alloca' 'present_window_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%present_window_15 = alloca i32 1"   --->   Operation 20 'alloca' 'present_window_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i408 %dict, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i408 %dict_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i408 %dict_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i408 %dict_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %compressdStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressdStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sub27_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub27"   --->   Operation 28 'read' 'sub27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%arrayidx54_promoted179_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %arrayidx54_promoted179_reload"   --->   Operation 29 'read' 'arrayidx54_promoted179_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%arrayidx61_promoted181_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %arrayidx61_promoted181_reload"   --->   Operation 30 'read' 'arrayidx61_promoted181_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%arrayidx71_promoted183_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %arrayidx71_promoted183_reload"   --->   Operation 31 'read' 'arrayidx71_promoted183_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%arrayidx42_3_promoted185_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %arrayidx42_3_promoted185_reload"   --->   Operation 32 'read' 'arrayidx42_3_promoted185_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%arrayidx48_promoted187_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %arrayidx48_promoted187_reload"   --->   Operation 33 'read' 'arrayidx48_promoted187_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %arrayidx48_promoted187_reload_read, i8 %present_window_15"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %arrayidx42_3_promoted185_reload_read, i8 %present_window_14"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %arrayidx71_promoted183_reload_read, i8 %present_window_13"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %arrayidx61_promoted181_reload_read, i8 %present_window_12"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %arrayidx54_promoted179_reload_read, i8 %present_window_11"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln93 = store i32 5, i32 %i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93]   --->   Operation 39 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln93 = br void %VITIS_LOOP_103_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93]   --->   Operation 40 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.64>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_1 = load i32 %i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93]   --->   Operation 41 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%present_window_11_load = load i8 %present_window_11" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118]   --->   Operation 42 'load' 'present_window_11_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%present_window_12_load = load i8 %present_window_12" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:119]   --->   Operation 43 'load' 'present_window_12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%present_window_13_load = load i8 %present_window_13"   --->   Operation 44 'load' 'present_window_13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%present_window_14_load = load i8 %present_window_14"   --->   Operation 45 'load' 'present_window_14_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.55ns)   --->   "%icmp_ln93 = icmp_ult  i32 %i_1, i32 %sub27_read" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93]   --->   Operation 46 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %lz_compress_leftover.loopexit.exitStub, void %VITIS_LOOP_103_3.split" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93]   --->   Operation 47 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i8 %present_window_11_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118]   --->   Operation 48 'zext' 'zext_ln118' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i8 %present_window_12_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:119]   --->   Operation 49 'zext' 'zext_ln119' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%present_window_14_cast = zext i8 %present_window_14_load"   --->   Operation 50 'zext' 'present_window_14_cast' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%factor = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %present_window_13_load, i1 0"   --->   Operation 51 'bitconcatenate' 'factor' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i9 %factor" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:123]   --->   Operation 52 'zext' 'zext_ln123' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.91ns)   --->   "%add_ln123 = add i9 %zext_ln119, i9 %present_window_14_cast" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:123]   --->   Operation 53 'add' 'add_ln123' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i9 %add_ln123" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:123]   --->   Operation 54 'zext' 'zext_ln123_1' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln123_3 = add i10 %zext_ln123_1, i10 %zext_ln118" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:123]   --->   Operation 55 'add' 'add_ln123_3' <Predicate = (icmp_ln93)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln123_4 = add i10 %add_ln123_3, i10 %zext_ln123" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:123]   --->   Operation 56 'add' 'add_ln123_4' <Predicate = (icmp_ln93)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 5.64>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i8 %present_window_11_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118]   --->   Operation 57 'trunc' 'trunc_ln118' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln118, i4 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118]   --->   Operation 58 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i8 %present_window_12_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:119]   --->   Operation 59 'trunc' 'trunc_ln119' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln119, i3 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:119]   --->   Operation 60 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.91ns)   --->   "%tmp1 = add i8 %present_window_13_load, i8 %present_window_14_load"   --->   Operation 61 'add' 'tmp1' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp1, i2 0"   --->   Operation 62 'bitconcatenate' 'tmp' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.73ns)   --->   "%add_ln123_1 = add i10 %shl_ln1, i10 %shl_ln" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:123]   --->   Operation 63 'add' 'add_ln123_1' <Predicate = (icmp_ln93)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln123_2 = add i10 %add_ln123_1, i10 %tmp" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:123]   --->   Operation 64 'add' 'add_ln123_2' <Predicate = (icmp_ln93)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 65 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln123_5 = add i10 %add_ln123_4, i10 %add_ln123_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:123]   --->   Operation 65 'add' 'add_ln123_5' <Predicate = (icmp_ln93)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i10 %add_ln123_5" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:111]   --->   Operation 66 'trunc' 'trunc_ln111' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln123_5, i32 2, i32 9" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:111]   --->   Operation 67 'partselect' 'lshr_ln1' <Predicate = (icmp_ln93)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.14>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%present_window_15_load = load i8 %present_window_15"   --->   Operation 68 'load' 'present_window_15_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i8 %lshr_ln1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:111]   --->   Operation 69 'zext' 'zext_ln111' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%dict_addr = getelementptr i408 %dict, i64 0, i64 %zext_ln111" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:126]   --->   Operation 70 'getelementptr' 'dict_addr' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%dict_1_addr = getelementptr i408 %dict_1, i64 0, i64 %zext_ln111" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:126]   --->   Operation 71 'getelementptr' 'dict_1_addr' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%dict_2_addr = getelementptr i408 %dict_2, i64 0, i64 %zext_ln111" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:126]   --->   Operation 72 'getelementptr' 'dict_2_addr' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%dict_3_addr = getelementptr i408 %dict_3, i64 0, i64 %zext_ln111" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:126]   --->   Operation 73 'getelementptr' 'dict_3_addr' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (3.25ns)   --->   "%dict_load = load i8 %dict_addr" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:126]   --->   Operation 74 'load' 'dict_load' <Predicate = (icmp_ln93 & trunc_ln111 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 408> <Depth = 256> <RAM>
ST_4 : Operation 75 [2/2] (3.25ns)   --->   "%dict_1_load = load i8 %dict_1_addr" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:126]   --->   Operation 75 'load' 'dict_1_load' <Predicate = (icmp_ln93 & trunc_ln111 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 408> <Depth = 256> <RAM>
ST_4 : Operation 76 [2/2] (3.25ns)   --->   "%dict_2_load = load i8 %dict_2_addr" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:126]   --->   Operation 76 'load' 'dict_2_load' <Predicate = (icmp_ln93 & trunc_ln111 == 2)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 408> <Depth = 256> <RAM>
ST_4 : Operation 77 [2/2] (3.25ns)   --->   "%dict_3_load = load i8 %dict_3_addr" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:126]   --->   Operation 77 'load' 'dict_3_load' <Predicate = (icmp_ln93 & trunc_ln111 == 3)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 408> <Depth = 256> <RAM>
ST_4 : Operation 78 [1/1] (1.56ns)   --->   "%switch_ln134 = switch i2 %trunc_ln111, void %arrayidx79.case.3, i2 0, void %arrayidx79.case.0, i2 1, void %arrayidx79.case.1, i2 2, void %arrayidx79.case.2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:134]   --->   Operation 78 'switch' 'switch_ln134' <Predicate = (icmp_ln93)> <Delay = 1.56>
ST_4 : Operation 79 [1/1] (2.55ns)   --->   "%i_2 = add i32 %i_1, i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93]   --->   Operation 79 'add' 'i_2' <Predicate = (icmp_ln93)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %present_window_15_load, i8 %present_window_14"   --->   Operation 80 'store' 'store_ln0' <Predicate = (icmp_ln93)> <Delay = 1.58>
ST_4 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %present_window_14_load, i8 %present_window_13"   --->   Operation 81 'store' 'store_ln0' <Predicate = (icmp_ln93)> <Delay = 1.58>
ST_4 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %present_window_13_load, i8 %present_window_12"   --->   Operation 82 'store' 'store_ln0' <Predicate = (icmp_ln93)> <Delay = 1.58>
ST_4 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln119 = store i8 %present_window_12_load, i8 %present_window_11" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:119]   --->   Operation 83 'store' 'store_ln119' <Predicate = (icmp_ln93)> <Delay = 1.58>
ST_4 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln93 = store i32 %i_2, i32 %i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93]   --->   Operation 84 'store' 'store_ln93' <Predicate = (icmp_ln93)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.08>
ST_5 : Operation 85 [1/1] ( I:3.15ns O:3.15ns )   --->   "%new_byte = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %inStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:102]   --->   Operation 85 'read' 'new_byte' <Predicate = (icmp_ln93)> <Delay = 3.15> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 86 [1/2] ( I:3.25ns O:3.25ns )   --->   "%dict_load = load i8 %dict_addr" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:126]   --->   Operation 86 'load' 'dict_load' <Predicate = (icmp_ln93 & trunc_ln111 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 408> <Depth = 256> <RAM>
ST_5 : Operation 87 [1/2] ( I:3.25ns O:3.25ns )   --->   "%dict_1_load = load i8 %dict_1_addr" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:126]   --->   Operation 87 'load' 'dict_1_load' <Predicate = (icmp_ln93 & trunc_ln111 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 408> <Depth = 256> <RAM>
ST_5 : Operation 88 [1/2] ( I:3.25ns O:3.25ns )   --->   "%dict_2_load = load i8 %dict_2_addr" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:126]   --->   Operation 88 'load' 'dict_2_load' <Predicate = (icmp_ln93 & trunc_ln111 == 2)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 408> <Depth = 256> <RAM>
ST_5 : Operation 89 [1/2] ( I:3.25ns O:3.25ns )   --->   "%dict_3_load = load i8 %dict_3_addr" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:126]   --->   Operation 89 'load' 'dict_3_load' <Predicate = (icmp_ln93 & trunc_ln111 == 3)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 408> <Depth = 256> <RAM>
ST_5 : Operation 90 [1/1] (1.82ns)   --->   "%dictReadValue_reg = sparsemux i408 @_ssdm_op_SparseMux.ap_auto.4i408.i408.i2, i2 0, i408 %dict_load, i2 1, i408 %dict_1_load, i2 2, i408 %dict_2_load, i2 3, i408 %dict_3_load, i408 0, i2 %trunc_ln111" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:126]   --->   Operation 90 'sparsemux' 'dictReadValue_reg' <Predicate = (icmp_ln93)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i408 %dictReadValue_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:127]   --->   Operation 91 'trunc' 'trunc_ln127' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln102 = store i8 %new_byte, i8 %present_window_15" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:102]   --->   Operation 92 'store' 'store_ln102' <Predicate = (icmp_ln93)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 5.80>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln94 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:94]   --->   Operation 93 'specpipeline' 'specpipeline_ln94' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93]   --->   Operation 94 'specloopname' 'specloopname_ln93' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (2.55ns)   --->   "%currIdx_reg = add i32 %i_1, i32 4294967291" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:99]   --->   Operation 95 'add' 'currIdx_reg' <Predicate = (icmp_ln93)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln132 = trunc i32 %currIdx_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:132]   --->   Operation 96 'trunc' 'trunc_ln132' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%dictWriteValue = bitconcatenate i408 @_ssdm_op_BitConcatenate.i408.i340.i20.i8.i8.i8.i8.i8.i8, i340 %trunc_ln127, i20 %trunc_ln132, i8 %new_byte, i8 %present_window_15_load, i8 %present_window_14_load, i8 %present_window_13_load, i8 %present_window_12_load, i8 %present_window_11_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:132]   --->   Operation 97 'bitconcatenate' 'dictWriteValue' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln134 = store i408 %dictWriteValue, i8 %dict_2_addr" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:134]   --->   Operation 98 'store' 'store_ln134' <Predicate = (icmp_ln93 & trunc_ln111 == 2)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 408> <Depth = 256> <RAM>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln134 = br void %arrayidx79.exit" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:134]   --->   Operation 99 'br' 'br_ln134' <Predicate = (icmp_ln93 & trunc_ln111 == 2)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln134 = store i408 %dictWriteValue, i8 %dict_1_addr" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:134]   --->   Operation 100 'store' 'store_ln134' <Predicate = (icmp_ln93 & trunc_ln111 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 408> <Depth = 256> <RAM>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln134 = br void %arrayidx79.exit" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:134]   --->   Operation 101 'br' 'br_ln134' <Predicate = (icmp_ln93 & trunc_ln111 == 1)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln134 = store i408 %dictWriteValue, i8 %dict_addr" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:134]   --->   Operation 102 'store' 'store_ln134' <Predicate = (icmp_ln93 & trunc_ln111 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 408> <Depth = 256> <RAM>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln134 = br void %arrayidx79.exit" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:134]   --->   Operation 103 'br' 'br_ln134' <Predicate = (icmp_ln93 & trunc_ln111 == 0)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln134 = store i408 %dictWriteValue, i8 %dict_3_addr" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:134]   --->   Operation 104 'store' 'store_ln134' <Predicate = (icmp_ln93 & trunc_ln111 == 3)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 408> <Depth = 256> <RAM>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln134 = br void %arrayidx79.exit" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:134]   --->   Operation 105 'br' 'br_ln134' <Predicate = (icmp_ln93 & trunc_ln111 == 3)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%compareIdx = partselect i20 @_ssdm_op_PartSelect.i20.i408.i32.i32, i408 %dictReadValue_reg, i32 48, i32 67" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:161]   --->   Operation 106 'partselect' 'compareIdx' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i408 %dictReadValue_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 107 'trunc' 'trunc_ln168' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (1.91ns)   --->   "%len = icmp_eq  i8 %trunc_ln168, i8 %present_window_11_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 108 'icmp' 'len' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node len_2)   --->   "%zext_ln168 = zext i1 %len" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 109 'zext' 'zext_ln168' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node done_1)   --->   "%done = xor i1 %len, i1 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 110 'xor' 'done' <Predicate = (icmp_ln93)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 8, i32 15" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 111 'partselect' 'tmp_2' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (1.91ns)   --->   "%icmp_ln168 = icmp_ne  i8 %tmp_2, i8 %present_window_12_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 112 'icmp' 'icmp_ln168' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%done_1 = or i1 %icmp_ln168, i1 %done" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 113 'or' 'done_1' <Predicate = (icmp_ln93)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node len_2)   --->   "%len_1 = select i1 %len, i2 2, i2 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 114 'select' 'len_1' <Predicate = (icmp_ln93)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.99ns) (out node of the LUT)   --->   "%len_2 = select i1 %done_1, i2 %zext_ln168, i2 %len_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 115 'select' 'len_2' <Predicate = (icmp_ln93)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 16, i32 23" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 116 'partselect' 'tmp_3' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (1.91ns)   --->   "%icmp_ln168_1 = icmp_ne  i8 %tmp_3, i8 %present_window_13_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 117 'icmp' 'icmp_ln168_1' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.97ns)   --->   "%done_2 = or i1 %icmp_ln168_1, i1 %done_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 118 'or' 'done_2' <Predicate = (icmp_ln93)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (1.56ns)   --->   "%len_3 = add i2 %len_2, i2 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 119 'add' 'len_3' <Predicate = (icmp_ln93)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 24, i32 31" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 120 'partselect' 'tmp_4' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (1.91ns)   --->   "%icmp_ln168_2 = icmp_ne  i8 %tmp_4, i8 %present_window_14_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 121 'icmp' 'icmp_ln168_2' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 32, i32 39" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 122 'partselect' 'tmp_5' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (1.91ns)   --->   "%icmp_ln168_3 = icmp_ne  i8 %tmp_5, i8 %present_window_15_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 123 'icmp' 'icmp_ln168_3' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 40, i32 47" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 124 'partselect' 'tmp_6' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (1.91ns)   --->   "%icmp_ln168_4 = icmp_ne  i8 %tmp_6, i8 %new_byte" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 125 'icmp' 'icmp_ln168_4' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%compareIdx_1 = partselect i20 @_ssdm_op_PartSelect.i20.i408.i32.i32, i408 %dictReadValue_reg, i32 116, i32 135" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:161]   --->   Operation 126 'partselect' 'compareIdx_1' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 68, i32 75" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 127 'partselect' 'tmp_8' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (1.91ns)   --->   "%len_11 = icmp_eq  i8 %tmp_8, i8 %present_window_11_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 128 'icmp' 'len_11' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node len_13)   --->   "%zext_ln168_1 = zext i1 %len_11" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 129 'zext' 'zext_ln168_1' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node done_6)   --->   "%done_5 = xor i1 %len_11, i1 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 130 'xor' 'done_5' <Predicate = (icmp_ln93)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 76, i32 83" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 131 'partselect' 'tmp_9' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (1.91ns)   --->   "%icmp_ln168_6 = icmp_ne  i8 %tmp_9, i8 %present_window_12_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 132 'icmp' 'icmp_ln168_6' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.97ns) (out node of the LUT)   --->   "%done_6 = or i1 %icmp_ln168_6, i1 %done_5" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 133 'or' 'done_6' <Predicate = (icmp_ln93)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node len_13)   --->   "%len_12 = select i1 %len_11, i2 2, i2 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 134 'select' 'len_12' <Predicate = (icmp_ln93)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.99ns) (out node of the LUT)   --->   "%len_13 = select i1 %done_6, i2 %zext_ln168_1, i2 %len_12" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 135 'select' 'len_13' <Predicate = (icmp_ln93)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 84, i32 91" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 136 'partselect' 'tmp_s' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (1.91ns)   --->   "%icmp_ln168_7 = icmp_ne  i8 %tmp_s, i8 %present_window_13_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 137 'icmp' 'icmp_ln168_7' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.97ns)   --->   "%done_7 = or i1 %icmp_ln168_7, i1 %done_6" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 138 'or' 'done_7' <Predicate = (icmp_ln93)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (1.56ns)   --->   "%len_14 = add i2 %len_13, i2 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 139 'add' 'len_14' <Predicate = (icmp_ln93)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 92, i32 99" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 140 'partselect' 'tmp_7' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (1.91ns)   --->   "%icmp_ln168_8 = icmp_ne  i8 %tmp_7, i8 %present_window_14_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 141 'icmp' 'icmp_ln168_8' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 100, i32 107" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 142 'partselect' 'tmp_10' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (1.91ns)   --->   "%icmp_ln168_9 = icmp_ne  i8 %tmp_10, i8 %present_window_15_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 143 'icmp' 'icmp_ln168_9' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 108, i32 115" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 144 'partselect' 'tmp_11' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (1.91ns)   --->   "%icmp_ln168_10 = icmp_ne  i8 %tmp_11, i8 %new_byte" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 145 'icmp' 'icmp_ln168_10' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%compareIdx_2 = partselect i20 @_ssdm_op_PartSelect.i20.i408.i32.i32, i408 %dictReadValue_reg, i32 184, i32 203" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:161]   --->   Operation 146 'partselect' 'compareIdx_2' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 136, i32 143" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 147 'partselect' 'tmp_12' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (1.91ns)   --->   "%len_22 = icmp_eq  i8 %tmp_12, i8 %present_window_11_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 148 'icmp' 'len_22' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 144, i32 151" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 149 'partselect' 'tmp_13' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (1.91ns)   --->   "%icmp_ln168_12 = icmp_ne  i8 %tmp_13, i8 %present_window_12_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 150 'icmp' 'icmp_ln168_12' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 152, i32 159" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 151 'partselect' 'tmp_14' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (1.91ns)   --->   "%icmp_ln168_13 = icmp_ne  i8 %tmp_14, i8 %present_window_13_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 152 'icmp' 'icmp_ln168_13' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 160, i32 167" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 153 'partselect' 'tmp_15' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (1.91ns)   --->   "%icmp_ln168_14 = icmp_ne  i8 %tmp_15, i8 %present_window_14_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 154 'icmp' 'icmp_ln168_14' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 168, i32 175" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 155 'partselect' 'tmp_16' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (1.91ns)   --->   "%icmp_ln168_15 = icmp_ne  i8 %tmp_16, i8 %present_window_15_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 156 'icmp' 'icmp_ln168_15' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 176, i32 183" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 157 'partselect' 'tmp_17' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (1.91ns)   --->   "%icmp_ln168_16 = icmp_ne  i8 %tmp_17, i8 %new_byte" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 158 'icmp' 'icmp_ln168_16' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%compareIdx_3 = partselect i20 @_ssdm_op_PartSelect.i20.i408.i32.i32, i408 %dictReadValue_reg, i32 252, i32 271" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:161]   --->   Operation 159 'partselect' 'compareIdx_3' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 204, i32 211" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 160 'partselect' 'tmp_18' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (1.91ns)   --->   "%len_33 = icmp_eq  i8 %tmp_18, i8 %present_window_11_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 161 'icmp' 'len_33' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 212, i32 219" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 162 'partselect' 'tmp_19' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (1.91ns)   --->   "%icmp_ln168_18 = icmp_ne  i8 %tmp_19, i8 %present_window_12_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 163 'icmp' 'icmp_ln168_18' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 220, i32 227" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 164 'partselect' 'tmp_20' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (1.91ns)   --->   "%icmp_ln168_19 = icmp_ne  i8 %tmp_20, i8 %present_window_13_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 165 'icmp' 'icmp_ln168_19' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 228, i32 235" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 166 'partselect' 'tmp_21' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (1.91ns)   --->   "%icmp_ln168_20 = icmp_ne  i8 %tmp_21, i8 %present_window_14_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 167 'icmp' 'icmp_ln168_20' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 236, i32 243" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 168 'partselect' 'tmp_22' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (1.91ns)   --->   "%icmp_ln168_21 = icmp_ne  i8 %tmp_22, i8 %present_window_15_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 169 'icmp' 'icmp_ln168_21' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 244, i32 251" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 170 'partselect' 'tmp_23' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (1.91ns)   --->   "%icmp_ln168_22 = icmp_ne  i8 %tmp_23, i8 %new_byte" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 171 'icmp' 'icmp_ln168_22' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%compareIdx_4 = partselect i20 @_ssdm_op_PartSelect.i20.i408.i32.i32, i408 %dictReadValue_reg, i32 320, i32 339" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:161]   --->   Operation 172 'partselect' 'compareIdx_4' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 272, i32 279" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 173 'partselect' 'tmp_24' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (1.91ns)   --->   "%len_44 = icmp_eq  i8 %tmp_24, i8 %present_window_11_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 174 'icmp' 'len_44' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node done_21)   --->   "%done_20 = xor i1 %len_44, i1 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 175 'xor' 'done_20' <Predicate = (icmp_ln93)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 280, i32 287" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 176 'partselect' 'tmp_25' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (1.91ns)   --->   "%icmp_ln168_24 = icmp_ne  i8 %tmp_25, i8 %present_window_12_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 177 'icmp' 'icmp_ln168_24' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.97ns) (out node of the LUT)   --->   "%done_21 = or i1 %icmp_ln168_24, i1 %done_20" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 178 'or' 'done_21' <Predicate = (icmp_ln93)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 288, i32 295" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 179 'partselect' 'tmp_26' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (1.91ns)   --->   "%icmp_ln168_25 = icmp_ne  i8 %tmp_26, i8 %present_window_13_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 180 'icmp' 'icmp_ln168_25' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 296, i32 303" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 181 'partselect' 'tmp_27' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (1.91ns)   --->   "%icmp_ln168_26 = icmp_ne  i8 %tmp_27, i8 %present_window_14_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 182 'icmp' 'icmp_ln168_26' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 304, i32 311" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 183 'partselect' 'tmp_28' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (1.91ns)   --->   "%icmp_ln168_27 = icmp_ne  i8 %tmp_28, i8 %present_window_15_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 184 'icmp' 'icmp_ln168_27' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 312, i32 319" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 185 'partselect' 'tmp_29' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (1.91ns)   --->   "%icmp_ln168_28 = icmp_ne  i8 %tmp_29, i8 %new_byte" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 186 'icmp' 'icmp_ln168_28' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%compareIdx_5 = partselect i20 @_ssdm_op_PartSelect.i20.i408.i32.i32, i408 %dictReadValue_reg, i32 388, i32 407" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:161]   --->   Operation 187 'partselect' 'compareIdx_5' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 340, i32 347" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 188 'partselect' 'tmp_30' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (1.91ns)   --->   "%len_55 = icmp_eq  i8 %tmp_30, i8 %present_window_11_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 189 'icmp' 'len_55' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 348, i32 355" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 190 'partselect' 'tmp_31' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (1.91ns)   --->   "%icmp_ln168_30 = icmp_ne  i8 %tmp_31, i8 %present_window_12_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 191 'icmp' 'icmp_ln168_30' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 356, i32 363" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 192 'partselect' 'tmp_32' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (1.91ns)   --->   "%icmp_ln168_31 = icmp_ne  i8 %tmp_32, i8 %present_window_13_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 193 'icmp' 'icmp_ln168_31' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 364, i32 371" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 194 'partselect' 'tmp_33' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (1.91ns)   --->   "%icmp_ln168_32 = icmp_ne  i8 %tmp_33, i8 %present_window_14_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 195 'icmp' 'icmp_ln168_32' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 372, i32 379" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 196 'partselect' 'tmp_34' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (1.91ns)   --->   "%icmp_ln168_33 = icmp_ne  i8 %tmp_34, i8 %present_window_15_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 197 'icmp' 'icmp_ln168_33' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i408.i32.i32, i408 %dictReadValue_reg, i32 380, i32 387" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 198 'partselect' 'tmp_35' <Predicate = (icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (1.91ns)   --->   "%icmp_ln168_34 = icmp_ne  i8 %tmp_35, i8 %new_byte" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 199 'icmp' 'icmp_ln168_34' <Predicate = (icmp_ln93)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.16>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i20 %compareIdx" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:161]   --->   Operation 200 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.99ns)   --->   "%len_4 = select i1 %done_2, i2 %len_2, i2 %len_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 201 'select' 'len_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i2 %len_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:165]   --->   Operation 202 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.97ns)   --->   "%done_3 = or i1 %icmp_ln168_2, i1 %done_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 203 'or' 'done_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [1/1] (1.56ns)   --->   "%len_5 = add i3 %zext_ln165, i3 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 204 'add' 'len_5' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [1/1] (0.98ns)   --->   "%len_6 = select i1 %done_3, i3 %zext_ln165, i3 %len_5" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 205 'select' 'len_6' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 206 [1/1] (0.97ns)   --->   "%done_4 = or i1 %icmp_ln168_3, i1 %done_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 206 'or' 'done_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 207 [1/1] (1.65ns)   --->   "%len_7 = add i3 %len_6, i3 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 207 'add' 'len_7' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [1/1] (0.98ns)   --->   "%len_8 = select i1 %done_4, i3 %len_6, i3 %len_7" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 208 'select' 'len_8' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 209 [1/1] (2.55ns)   --->   "%icmp_ln178 = icmp_ugt  i32 %currIdx_reg, i32 %zext_ln161" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:178]   --->   Operation 209 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 210 [1/1] (2.55ns)   --->   "%sub_ln179 = sub i32 %currIdx_reg, i32 %zext_ln161" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179]   --->   Operation 210 'sub' 'sub_ln179' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln179, i32 16, i32 31" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179]   --->   Operation 211 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (2.07ns)   --->   "%icmp_ln179 = icmp_eq  i16 %tmp_1, i16 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179]   --->   Operation 212 'icmp' 'icmp_ln179' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 213 [1/1] (2.55ns)   --->   "%match_offset = add i32 %sub_ln179, i32 4294967295" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:183]   --->   Operation 213 'add' 'match_offset' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln161_1 = zext i20 %compareIdx_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:161]   --->   Operation 214 'zext' 'zext_ln161_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.99ns)   --->   "%len_15 = select i1 %done_7, i2 %len_13, i2 %len_14" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 215 'select' 'len_15' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln165_1 = zext i2 %len_15" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:165]   --->   Operation 216 'zext' 'zext_ln165_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.97ns)   --->   "%done_8 = or i1 %icmp_ln168_8, i1 %done_7" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 217 'or' 'done_8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 218 [1/1] (1.56ns)   --->   "%len_16 = add i3 %zext_ln165_1, i3 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 218 'add' 'len_16' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 219 [1/1] (0.98ns)   --->   "%len_17 = select i1 %done_8, i3 %zext_ln165_1, i3 %len_16" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 219 'select' 'len_17' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 220 [1/1] (0.97ns)   --->   "%done_9 = or i1 %icmp_ln168_9, i1 %done_8" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 220 'or' 'done_9' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 221 [1/1] (1.65ns)   --->   "%len_18 = add i3 %len_17, i3 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 221 'add' 'len_18' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 222 [1/1] (0.98ns)   --->   "%len_19 = select i1 %done_9, i3 %len_17, i3 %len_18" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 222 'select' 'len_19' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 223 [1/1] (2.55ns)   --->   "%icmp_ln178_1 = icmp_ugt  i32 %currIdx_reg, i32 %zext_ln161_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:178]   --->   Operation 223 'icmp' 'icmp_ln178_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 224 [1/1] (2.55ns)   --->   "%sub_ln179_1 = sub i32 %currIdx_reg, i32 %zext_ln161_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179]   --->   Operation 224 'sub' 'sub_ln179_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln179_1, i32 16, i32 31" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179]   --->   Operation 225 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (2.07ns)   --->   "%icmp_ln179_1 = icmp_eq  i16 %tmp_37, i16 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179]   --->   Operation 226 'icmp' 'icmp_ln179_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node len_24)   --->   "%zext_ln168_2 = zext i1 %len_22" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 227 'zext' 'zext_ln168_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node done_11)   --->   "%done_10 = xor i1 %len_22, i1 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 228 'xor' 'done_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/1] (0.97ns) (out node of the LUT)   --->   "%done_11 = or i1 %icmp_ln168_12, i1 %done_10" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 229 'or' 'done_11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node len_24)   --->   "%len_23 = select i1 %len_22, i2 2, i2 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 230 'select' 'len_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 231 [1/1] (0.99ns) (out node of the LUT)   --->   "%len_24 = select i1 %done_11, i2 %zext_ln168_2, i2 %len_23" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 231 'select' 'len_24' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 232 [1/1] (0.97ns)   --->   "%done_12 = or i1 %icmp_ln168_13, i1 %done_11" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 232 'or' 'done_12' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 233 [1/1] (1.56ns)   --->   "%len_25 = add i2 %len_24, i2 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 233 'add' 'len_25' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (0.99ns)   --->   "%len_26 = select i1 %done_12, i2 %len_24, i2 %len_25" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 234 'select' 'len_26' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 235 [1/1] (0.97ns)   --->   "%done_13 = or i1 %icmp_ln168_14, i1 %done_12" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 235 'or' 'done_13' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node len_35)   --->   "%zext_ln168_3 = zext i1 %len_33" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 236 'zext' 'zext_ln168_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node done_16)   --->   "%done_15 = xor i1 %len_33, i1 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 237 'xor' 'done_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 238 [1/1] (0.97ns) (out node of the LUT)   --->   "%done_16 = or i1 %icmp_ln168_18, i1 %done_15" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 238 'or' 'done_16' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node len_35)   --->   "%len_34 = select i1 %len_33, i2 2, i2 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 239 'select' 'len_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (0.99ns) (out node of the LUT)   --->   "%len_35 = select i1 %done_16, i2 %zext_ln168_3, i2 %len_34" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 240 'select' 'len_35' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 241 [1/1] (0.97ns)   --->   "%done_17 = or i1 %icmp_ln168_19, i1 %done_16" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 241 'or' 'done_17' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 242 [1/1] (1.56ns)   --->   "%len_36 = add i2 %len_35, i2 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 242 'add' 'len_36' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (0.99ns)   --->   "%len_37 = select i1 %done_17, i2 %len_35, i2 %len_36" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 243 'select' 'len_37' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 244 [1/1] (0.97ns)   --->   "%done_18 = or i1 %icmp_ln168_20, i1 %done_17" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 244 'or' 'done_18' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node len_46)   --->   "%zext_ln168_4 = zext i1 %len_44" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 245 'zext' 'zext_ln168_4' <Predicate = (done_21)> <Delay = 0.00>
ST_7 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node len_46)   --->   "%len_45 = select i1 %len_44, i2 2, i2 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 246 'select' 'len_45' <Predicate = (!done_21)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 247 [1/1] (0.99ns) (out node of the LUT)   --->   "%len_46 = select i1 %done_21, i2 %zext_ln168_4, i2 %len_45" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 247 'select' 'len_46' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 248 [1/1] (0.97ns)   --->   "%done_22 = or i1 %icmp_ln168_25, i1 %done_21" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 248 'or' 'done_22' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 249 [1/1] (1.56ns)   --->   "%len_47 = add i2 %len_46, i2 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 249 'add' 'len_47' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 250 [1/1] (0.99ns)   --->   "%len_48 = select i1 %done_22, i2 %len_46, i2 %len_47" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 250 'select' 'len_48' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln165_4 = zext i2 %len_48" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:165]   --->   Operation 251 'zext' 'zext_ln165_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 252 [1/1] (0.97ns)   --->   "%done_23 = or i1 %icmp_ln168_26, i1 %done_22" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 252 'or' 'done_23' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 253 [1/1] (1.56ns)   --->   "%len_49 = add i3 %zext_ln165_4, i3 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 253 'add' 'len_49' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 254 [1/1] (0.98ns)   --->   "%len_50 = select i1 %done_23, i3 %zext_ln165_4, i3 %len_49" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 254 'select' 'len_50' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 255 [1/1] (0.97ns)   --->   "%done_24 = or i1 %icmp_ln168_27, i1 %done_23" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 255 'or' 'done_24' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node len_57)   --->   "%zext_ln168_5 = zext i1 %len_55" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 256 'zext' 'zext_ln168_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node done_26)   --->   "%done_25 = xor i1 %len_55, i1 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 257 'xor' 'done_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 258 [1/1] (0.97ns) (out node of the LUT)   --->   "%done_26 = or i1 %icmp_ln168_30, i1 %done_25" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 258 'or' 'done_26' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node len_57)   --->   "%len_56 = select i1 %len_55, i2 2, i2 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 259 'select' 'len_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 260 [1/1] (0.99ns) (out node of the LUT)   --->   "%len_57 = select i1 %done_26, i2 %zext_ln168_5, i2 %len_56" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 260 'select' 'len_57' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 261 [1/1] (0.97ns)   --->   "%done_27 = or i1 %icmp_ln168_31, i1 %done_26" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 261 'or' 'done_27' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 262 [1/1] (1.56ns)   --->   "%len_58 = add i2 %len_57, i2 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 262 'add' 'len_58' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 263 [1/1] (0.99ns)   --->   "%len_59 = select i1 %done_27, i2 %len_57, i2 %len_58" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 263 'select' 'len_59' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 264 [1/1] (0.97ns)   --->   "%done_28 = or i1 %icmp_ln168_32, i1 %done_27" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 264 'or' 'done_28' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.23>
ST_8 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node len_66)   --->   "%or_ln168 = or i1 %icmp_ln168_4, i1 %done_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 265 'or' 'or_ln168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 266 [1/1] (1.65ns)   --->   "%len_9 = add i3 %len_8, i3 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 266 'add' 'len_9' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 267 [1/1] (0.98ns) (out node of the LUT)   --->   "%len_66 = select i1 %or_ln168, i3 %len_8, i3 %len_9" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 267 'select' 'len_66' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 268 [1/1] (2.55ns)   --->   "%icmp_ln180 = icmp_ne  i32 %match_offset, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:180]   --->   Operation 268 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 269 [1/1] (1.65ns)   --->   "%icmp_ln185 = icmp_ne  i3 %len_66, i3 3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185]   --->   Operation 269 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 270 [1/1] (2.55ns)   --->   "%icmp_ln185_1 = icmp_ult  i32 %match_offset, i32 4097" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185]   --->   Operation 270 'icmp' 'icmp_ln185_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node and_ln191)   --->   "%or_ln185 = or i1 %icmp_ln185_1, i1 %icmp_ln185" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185]   --->   Operation 271 'or' 'or_ln185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node len_67)   --->   "%or_ln168_5 = or i1 %icmp_ln168_10, i1 %done_9" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 272 'or' 'or_ln168_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 273 [1/1] (1.65ns)   --->   "%len_20 = add i3 %len_19, i3 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 273 'add' 'len_20' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 274 [1/1] (0.98ns) (out node of the LUT)   --->   "%len_67 = select i1 %or_ln168_5, i3 %len_19, i3 %len_20" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 274 'select' 'len_67' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 275 [1/1] (2.55ns)   --->   "%match_offset_1 = add i32 %sub_ln179_1, i32 4294967295" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:183]   --->   Operation 275 'add' 'match_offset_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 276 [1/1] (2.55ns)   --->   "%icmp_ln180_1 = icmp_ne  i32 %match_offset_1, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:180]   --->   Operation 276 'icmp' 'icmp_ln180_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 277 [1/1] (1.65ns)   --->   "%icmp_ln185_2 = icmp_ne  i3 %len_67, i3 3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185]   --->   Operation 277 'icmp' 'icmp_ln185_2' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 278 [1/1] (2.55ns)   --->   "%icmp_ln185_3 = icmp_ult  i32 %match_offset_1, i32 4097" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185]   --->   Operation 278 'icmp' 'icmp_ln185_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_10)   --->   "%or_ln185_1 = or i1 %icmp_ln185_3, i1 %icmp_ln185_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185]   --->   Operation 279 'or' 'or_ln185_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln161_2 = zext i20 %compareIdx_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:161]   --->   Operation 280 'zext' 'zext_ln161_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln165_2 = zext i2 %len_26" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:165]   --->   Operation 281 'zext' 'zext_ln165_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 282 [1/1] (1.56ns)   --->   "%len_27 = add i3 %zext_ln165_2, i3 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 282 'add' 'len_27' <Predicate = (!done_13)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 283 [1/1] (0.98ns)   --->   "%len_28 = select i1 %done_13, i3 %zext_ln165_2, i3 %len_27" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 283 'select' 'len_28' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 284 [1/1] (0.97ns)   --->   "%done_14 = or i1 %icmp_ln168_15, i1 %done_13" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 284 'or' 'done_14' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 285 [1/1] (1.65ns)   --->   "%len_29 = add i3 %len_28, i3 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 285 'add' 'len_29' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 286 [1/1] (0.98ns)   --->   "%len_30 = select i1 %done_14, i3 %len_28, i3 %len_29" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 286 'select' 'len_30' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 287 [1/1] (2.55ns)   --->   "%icmp_ln178_2 = icmp_ugt  i32 %currIdx_reg, i32 %zext_ln161_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:178]   --->   Operation 287 'icmp' 'icmp_ln178_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 288 [1/1] (2.55ns)   --->   "%sub_ln179_2 = sub i32 %currIdx_reg, i32 %zext_ln161_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179]   --->   Operation 288 'sub' 'sub_ln179_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln179_2, i32 16, i32 31" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179]   --->   Operation 289 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 290 [1/1] (2.07ns)   --->   "%icmp_ln179_2 = icmp_eq  i16 %tmp_39, i16 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179]   --->   Operation 290 'icmp' 'icmp_ln179_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 291 [1/1] (2.55ns)   --->   "%match_offset_2 = add i32 %sub_ln179_2, i32 4294967295" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:183]   --->   Operation 291 'add' 'match_offset_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln165_3 = zext i2 %len_37" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:165]   --->   Operation 292 'zext' 'zext_ln165_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 293 [1/1] (1.56ns)   --->   "%len_38 = add i3 %zext_ln165_3, i3 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 293 'add' 'len_38' <Predicate = (!done_18)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 294 [1/1] (0.98ns)   --->   "%len_39 = select i1 %done_18, i3 %zext_ln165_3, i3 %len_38" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 294 'select' 'len_39' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 295 [1/1] (0.97ns)   --->   "%done_19 = or i1 %icmp_ln168_21, i1 %done_18" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 295 'or' 'done_19' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 296 [1/1] (1.65ns)   --->   "%len_51 = add i3 %len_50, i3 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 296 'add' 'len_51' <Predicate = (!done_24)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 297 [1/1] (0.98ns)   --->   "%len_52 = select i1 %done_24, i3 %len_50, i3 %len_51" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 297 'select' 'len_52' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node len_70)   --->   "%or_ln168_20 = or i1 %icmp_ln168_28, i1 %done_24" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 298 'or' 'or_ln168_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 299 [1/1] (1.65ns)   --->   "%len_53 = add i3 %len_52, i3 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 299 'add' 'len_53' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 300 [1/1] (0.98ns) (out node of the LUT)   --->   "%len_70 = select i1 %or_ln168_20, i3 %len_52, i3 %len_53" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 300 'select' 'len_70' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node and_ln191)   --->   "%and_ln191_6 = and i1 %or_ln185, i1 %icmp_ln179" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 301 'and' 'and_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node and_ln191)   --->   "%and_ln191_7 = and i1 %and_ln191_6, i1 %icmp_ln180" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 302 'and' 'and_ln191_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node and_ln191)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %len_66, i32 2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 303 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node and_ln191)   --->   "%and_ln191_8 = and i1 %tmp_46, i1 %icmp_ln178" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 304 'and' 'and_ln191_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 305 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln191 = and i1 %and_ln191_8, i1 %and_ln191_7" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 305 'and' 'and_ln191' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 306 [1/1] (0.98ns)   --->   "%match_length_1 = select i1 %and_ln191, i3 %len_66, i3 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 306 'select' 'match_length_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_10)   --->   "%and_ln191_9 = and i1 %or_ln185_1, i1 %icmp_ln179_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 307 'and' 'and_ln191_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 308 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln191_10 = and i1 %and_ln191_9, i1 %icmp_ln180_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 308 'and' 'and_ln191_10' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.23>
ST_9 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_1)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %len_67, i32 2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:177]   --->   Operation 309 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node len_68)   --->   "%or_ln168_10 = or i1 %icmp_ln168_16, i1 %done_14" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 310 'or' 'or_ln168_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 311 [1/1] (1.65ns)   --->   "%len_31 = add i3 %len_30, i3 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 311 'add' 'len_31' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 312 [1/1] (0.98ns) (out node of the LUT)   --->   "%len_68 = select i1 %or_ln168_10, i3 %len_30, i3 %len_31" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 312 'select' 'len_68' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_2)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %len_68, i32 2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:177]   --->   Operation 313 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 314 [1/1] (2.55ns)   --->   "%icmp_ln180_2 = icmp_ne  i32 %match_offset_2, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:180]   --->   Operation 314 'icmp' 'icmp_ln180_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 315 [1/1] (1.65ns)   --->   "%icmp_ln185_4 = icmp_ne  i3 %len_68, i3 3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185]   --->   Operation 315 'icmp' 'icmp_ln185_4' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 316 [1/1] (2.55ns)   --->   "%icmp_ln185_5 = icmp_ult  i32 %match_offset_2, i32 4097" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185]   --->   Operation 316 'icmp' 'icmp_ln185_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_14)   --->   "%or_ln185_2 = or i1 %icmp_ln185_5, i1 %icmp_ln185_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185]   --->   Operation 317 'or' 'or_ln185_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln161_3 = zext i20 %compareIdx_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:161]   --->   Operation 318 'zext' 'zext_ln161_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 319 [1/1] (1.65ns)   --->   "%len_40 = add i3 %len_39, i3 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 319 'add' 'len_40' <Predicate = (!done_19)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 320 [1/1] (0.98ns)   --->   "%len_41 = select i1 %done_19, i3 %len_39, i3 %len_40" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 320 'select' 'len_41' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 321 [1/1] (1.65ns)   --->   "%len_42 = add i3 %len_41, i3 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 321 'add' 'len_42' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 322 [1/1] (2.55ns)   --->   "%icmp_ln178_3 = icmp_ugt  i32 %currIdx_reg, i32 %zext_ln161_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:178]   --->   Operation 322 'icmp' 'icmp_ln178_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 323 [1/1] (2.55ns)   --->   "%sub_ln179_3 = sub i32 %currIdx_reg, i32 %zext_ln161_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179]   --->   Operation 323 'sub' 'sub_ln179_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln179_3, i32 16, i32 31" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179]   --->   Operation 324 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 325 [1/1] (2.07ns)   --->   "%icmp_ln179_3 = icmp_eq  i16 %tmp_41, i16 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179]   --->   Operation 325 'icmp' 'icmp_ln179_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 326 [1/1] (2.55ns)   --->   "%match_offset_3 = add i32 %sub_ln179_3, i32 4294967295" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:183]   --->   Operation 326 'add' 'match_offset_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln161_4 = zext i20 %compareIdx_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:161]   --->   Operation 327 'zext' 'zext_ln161_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 328 [1/1] (2.55ns)   --->   "%icmp_ln178_4 = icmp_ugt  i32 %currIdx_reg, i32 %zext_ln161_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:178]   --->   Operation 328 'icmp' 'icmp_ln178_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 329 [1/1] (2.55ns)   --->   "%sub_ln179_4 = sub i32 %currIdx_reg, i32 %zext_ln161_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179]   --->   Operation 329 'sub' 'sub_ln179_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln179_4, i32 16, i32 31" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179]   --->   Operation 330 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 331 [1/1] (2.07ns)   --->   "%icmp_ln179_4 = icmp_eq  i16 %tmp_43, i16 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179]   --->   Operation 331 'icmp' 'icmp_ln179_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln161_5 = zext i20 %compareIdx_5" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:161]   --->   Operation 332 'zext' 'zext_ln161_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 333 [1/1] (2.55ns)   --->   "%icmp_ln178_5 = icmp_ugt  i32 %currIdx_reg, i32 %zext_ln161_5" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:178]   --->   Operation 333 'icmp' 'icmp_ln178_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 334 [1/1] (2.55ns)   --->   "%sub_ln179_5 = sub i32 %currIdx_reg, i32 %zext_ln161_5" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179]   --->   Operation 334 'sub' 'sub_ln179_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln179_5, i32 16, i32 31" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179]   --->   Operation 335 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (2.07ns)   --->   "%icmp_ln179_5 = icmp_eq  i16 %tmp_45, i16 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179]   --->   Operation 336 'icmp' 'icmp_ln179_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 337 [1/1] (1.65ns)   --->   "%icmp_ln191 = icmp_ugt  i3 %len_67, i3 %match_length_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 337 'icmp' 'icmp_ln191' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_1)   --->   "%and_ln191_11 = and i1 %tmp_36, i1 %icmp_ln191" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 338 'and' 'and_ln191_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_1)   --->   "%and_ln191_12 = and i1 %and_ln191_11, i1 %icmp_ln178_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 339 'and' 'and_ln191_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 340 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln191_1 = and i1 %and_ln191_12, i1 %and_ln191_10" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 340 'and' 'and_ln191_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 341 [1/1] (0.98ns)   --->   "%match_length_3 = select i1 %and_ln191_1, i3 %len_67, i3 %match_length_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 341 'select' 'match_length_3' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 342 [1/1] (1.65ns)   --->   "%icmp_ln191_1 = icmp_ugt  i3 %len_68, i3 %match_length_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 342 'icmp' 'icmp_ln191_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_14)   --->   "%and_ln191_13 = and i1 %or_ln185_2, i1 %icmp_ln179_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 343 'and' 'and_ln191_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 344 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln191_14 = and i1 %and_ln191_13, i1 %icmp_ln180_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 344 'and' 'and_ln191_14' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_2)   --->   "%and_ln191_15 = and i1 %tmp_38, i1 %icmp_ln191_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 345 'and' 'and_ln191_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_2)   --->   "%and_ln191_16 = and i1 %and_ln191_15, i1 %icmp_ln178_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 346 'and' 'and_ln191_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 347 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln191_2 = and i1 %and_ln191_16, i1 %and_ln191_14" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 347 'and' 'and_ln191_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln191_4)   --->   "%trunc_ln191 = trunc i32 %match_offset_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 348 'trunc' 'trunc_ln191' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln191_4)   --->   "%trunc_ln191_1 = trunc i32 %match_offset" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 349 'trunc' 'trunc_ln191_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln191_4)   --->   "%select_ln191 = select i1 %and_ln191_1, i16 %trunc_ln191, i16 %trunc_ln191_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 350 'select' 'select_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node select_ln191_4)   --->   "%or_ln191_2 = or i1 %and_ln191_1, i1 %and_ln191" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 351 'or' 'or_ln191_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 352 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln191_4 = select i1 %or_ln191_2, i16 %select_ln191, i16 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 352 'select' 'select_ln191_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 418 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %present_window_15_out, i8 %present_window_15_load"   --->   Operation 418 'write' 'write_ln0' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 419 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %present_window_14_out, i8 %present_window_14_load"   --->   Operation 419 'write' 'write_ln0' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 420 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %present_window_13_out, i8 %present_window_13_load"   --->   Operation 420 'write' 'write_ln0' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 421 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %present_window_12_out, i8 %present_window_12_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:119]   --->   Operation 421 'write' 'write_ln119' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 422 [1/1] (0.00ns)   --->   "%write_ln118 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %present_window_11_out, i8 %present_window_11_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:118]   --->   Operation 422 'write' 'write_ln118' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 423 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 423 'ret' 'ret_ln0' <Predicate = (!icmp_ln93)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 6.08>
ST_10 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node len_69)   --->   "%or_ln168_15 = or i1 %icmp_ln168_22, i1 %done_19" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 353 'or' 'or_ln168_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 354 [1/1] (0.98ns) (out node of the LUT)   --->   "%len_69 = select i1 %or_ln168_15, i3 %len_41, i3 %len_42" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 354 'select' 'len_69' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_3)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %len_69, i32 2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:177]   --->   Operation 355 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 356 [1/1] (2.55ns)   --->   "%icmp_ln180_3 = icmp_ne  i32 %match_offset_3, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:180]   --->   Operation 356 'icmp' 'icmp_ln180_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 357 [1/1] (1.65ns)   --->   "%icmp_ln185_6 = icmp_ne  i3 %len_69, i3 3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185]   --->   Operation 357 'icmp' 'icmp_ln185_6' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 358 [1/1] (2.55ns)   --->   "%icmp_ln185_7 = icmp_ult  i32 %match_offset_3, i32 4097" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185]   --->   Operation 358 'icmp' 'icmp_ln185_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_18)   --->   "%or_ln185_3 = or i1 %icmp_ln185_7, i1 %icmp_ln185_6" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185]   --->   Operation 359 'or' 'or_ln185_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 360 [1/1] (2.55ns)   --->   "%match_offset_4 = add i32 %sub_ln179_4, i32 4294967295" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:183]   --->   Operation 360 'add' 'match_offset_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 361 [1/1] (2.55ns)   --->   "%icmp_ln180_4 = icmp_ne  i32 %match_offset_4, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:180]   --->   Operation 361 'icmp' 'icmp_ln180_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 362 [1/1] (1.65ns)   --->   "%icmp_ln185_8 = icmp_ne  i3 %len_70, i3 3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185]   --->   Operation 362 'icmp' 'icmp_ln185_8' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 363 [1/1] (2.55ns)   --->   "%icmp_ln185_9 = icmp_ult  i32 %match_offset_4, i32 4097" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185]   --->   Operation 363 'icmp' 'icmp_ln185_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_22)   --->   "%or_ln185_4 = or i1 %icmp_ln185_9, i1 %icmp_ln185_8" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185]   --->   Operation 364 'or' 'or_ln185_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln165_5 = zext i2 %len_59" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:165]   --->   Operation 365 'zext' 'zext_ln165_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 366 [1/1] (1.56ns)   --->   "%len_60 = add i3 %zext_ln165_5, i3 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 366 'add' 'len_60' <Predicate = (!done_28)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 367 [1/1] (0.98ns)   --->   "%len_61 = select i1 %done_28, i3 %zext_ln165_5, i3 %len_60" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 367 'select' 'len_61' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 368 [1/1] (0.97ns)   --->   "%done_29 = or i1 %icmp_ln168_33, i1 %done_28" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 368 'or' 'done_29' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 369 [1/1] (1.65ns)   --->   "%len_62 = add i3 %len_61, i3 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 369 'add' 'len_62' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 370 [1/1] (0.98ns)   --->   "%len_63 = select i1 %done_29, i3 %len_61, i3 %len_62" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 370 'select' 'len_63' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 371 [1/1] (2.55ns)   --->   "%match_offset_5 = add i32 %sub_ln179_5, i32 4294967295" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:183]   --->   Operation 371 'add' 'match_offset_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 372 [1/1] (0.98ns)   --->   "%match_length_5 = select i1 %and_ln191_2, i3 %len_68, i3 %match_length_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 372 'select' 'match_length_5' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 373 [1/1] (1.65ns)   --->   "%icmp_ln191_2 = icmp_ugt  i3 %len_69, i3 %match_length_5" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 373 'icmp' 'icmp_ln191_2' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_18)   --->   "%and_ln191_17 = and i1 %or_ln185_3, i1 %icmp_ln179_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 374 'and' 'and_ln191_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 375 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln191_18 = and i1 %and_ln191_17, i1 %icmp_ln180_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 375 'and' 'and_ln191_18' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_3)   --->   "%and_ln191_19 = and i1 %tmp_40, i1 %icmp_ln191_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 376 'and' 'and_ln191_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_3)   --->   "%and_ln191_20 = and i1 %and_ln191_19, i1 %icmp_ln178_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 377 'and' 'and_ln191_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 378 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln191_3 = and i1 %and_ln191_20, i1 %and_ln191_18" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 378 'and' 'and_ln191_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 379 [1/1] (0.98ns)   --->   "%match_length_7 = select i1 %and_ln191_3, i3 %len_69, i3 %match_length_5" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 379 'select' 'match_length_7' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_22)   --->   "%and_ln191_21 = and i1 %or_ln185_4, i1 %icmp_ln179_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 380 'and' 'and_ln191_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 381 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln191_22 = and i1 %and_ln191_21, i1 %icmp_ln180_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 381 'and' 'and_ln191_22' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node select_ln191_2)   --->   "%trunc_ln191_4 = trunc i32 %match_offset_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 382 'trunc' 'trunc_ln191_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node select_ln191_2)   --->   "%trunc_ln191_5 = trunc i32 %match_offset_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 383 'trunc' 'trunc_ln191_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 384 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln191_2 = select i1 %and_ln191_3, i16 %trunc_ln191_4, i16 %trunc_ln191_5" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 384 'select' 'select_ln191_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.23>
ST_11 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_4)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %len_70, i32 2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:177]   --->   Operation 385 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node len_71)   --->   "%or_ln168_25 = or i1 %icmp_ln168_34, i1 %done_29" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 386 'or' 'or_ln168_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 387 [1/1] (1.65ns)   --->   "%len_64 = add i3 %len_63, i3 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169]   --->   Operation 387 'add' 'len_64' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 388 [1/1] (0.98ns) (out node of the LUT)   --->   "%len_71 = select i1 %or_ln168_25, i3 %len_63, i3 %len_64" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168]   --->   Operation 388 'select' 'len_71' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_5)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %len_71, i32 2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:177]   --->   Operation 389 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 390 [1/1] (2.55ns)   --->   "%icmp_ln180_5 = icmp_ne  i32 %match_offset_5, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:180]   --->   Operation 390 'icmp' 'icmp_ln180_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 391 [1/1] (1.65ns)   --->   "%icmp_ln185_10 = icmp_ne  i3 %len_71, i3 3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185]   --->   Operation 391 'icmp' 'icmp_ln185_10' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 392 [1/1] (2.55ns)   --->   "%icmp_ln185_11 = icmp_ult  i32 %match_offset_5, i32 4097" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185]   --->   Operation 392 'icmp' 'icmp_ln185_11' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_26)   --->   "%or_ln185_5 = or i1 %icmp_ln185_11, i1 %icmp_ln185_10" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185]   --->   Operation 393 'or' 'or_ln185_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 394 [1/1] (1.65ns)   --->   "%icmp_ln191_3 = icmp_ugt  i3 %len_70, i3 %match_length_7" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 394 'icmp' 'icmp_ln191_3' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_4)   --->   "%and_ln191_23 = and i1 %tmp_42, i1 %icmp_ln191_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 395 'and' 'and_ln191_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_4)   --->   "%and_ln191_24 = and i1 %and_ln191_23, i1 %icmp_ln178_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 396 'and' 'and_ln191_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 397 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln191_4 = and i1 %and_ln191_24, i1 %and_ln191_22" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 397 'and' 'and_ln191_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 398 [1/1] (0.98ns)   --->   "%match_length_9 = select i1 %and_ln191_4, i3 %len_70, i3 %match_length_7" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 398 'select' 'match_length_9' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 399 [1/1] (1.65ns)   --->   "%icmp_ln191_4 = icmp_ugt  i3 %len_71, i3 %match_length_9" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 399 'icmp' 'icmp_ln191_4' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_26)   --->   "%and_ln191_25 = and i1 %or_ln185_5, i1 %icmp_ln179_5" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 400 'and' 'and_ln191_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 401 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln191_26 = and i1 %and_ln191_25, i1 %icmp_ln180_5" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 401 'and' 'and_ln191_26' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_5)   --->   "%and_ln191_27 = and i1 %tmp_44, i1 %icmp_ln191_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 402 'and' 'and_ln191_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node and_ln191_5)   --->   "%and_ln191_28 = and i1 %and_ln191_27, i1 %icmp_ln178_5" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 403 'and' 'and_ln191_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 404 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln191_5 = and i1 %and_ln191_28, i1 %and_ln191_26" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 404 'and' 'and_ln191_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.91>
ST_12 : Operation 405 [1/1] (0.97ns)   --->   "%or_ln191 = or i1 %and_ln191_5, i1 %and_ln191_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 405 'or' 'or_ln191' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node select_ln191_5)   --->   "%or_ln191_1 = or i1 %and_ln191_3, i1 %and_ln191_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 406 'or' 'or_ln191_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node select_ln191_3)   --->   "%trunc_ln191_2 = trunc i32 %match_offset_5" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 407 'trunc' 'trunc_ln191_2' <Predicate = (and_ln191_5)> <Delay = 0.00>
ST_12 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node select_ln191_3)   --->   "%trunc_ln191_3 = trunc i32 %match_offset_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 408 'trunc' 'trunc_ln191_3' <Predicate = (!and_ln191_5)> <Delay = 0.00>
ST_12 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node select_ln191_3)   --->   "%select_ln191_1 = select i1 %and_ln191_5, i16 %trunc_ln191_2, i16 %trunc_ln191_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 409 'select' 'select_ln191_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 410 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln191_3 = select i1 %or_ln191, i16 %select_ln191_1, i16 %select_ln191_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 410 'select' 'select_ln191_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node select_ln191_5)   --->   "%or_ln191_3 = or i1 %or_ln191, i1 %or_ln191_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 411 'or' 'or_ln191_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 412 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln191_5 = select i1 %or_ln191_3, i16 %select_ln191_3, i16 %select_ln191_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 412 'select' 'select_ln191_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 413 [1/1] (0.98ns)   --->   "%match_length_11 = select i1 %and_ln191_5, i3 %len_71, i3 %match_length_9" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191]   --->   Operation 413 'select' 'match_length_11' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i3 %match_length_11" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:148]   --->   Operation 414 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 415 [1/1] (0.00ns)   --->   "%outValue = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i8.i8, i16 %select_ln191_5, i8 %zext_ln148, i8 %present_window_11_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:201]   --->   Operation 415 'bitconcatenate' 'outValue' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 416 [1/1] ( I:3.15ns O:3.15ns )   --->   "%write_ln202 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %compressdStream, i32 %outValue" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:202]   --->   Operation 416 'write' 'write_ln202' <Predicate = true> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_12 : Operation 417 [1/1] (0.00ns)   --->   "%br_ln93 = br void %VITIS_LOOP_103_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93]   --->   Operation 417 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7.000ns, clock uncertainty: 0.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of variable 'arrayidx48_promoted187_reload_read' on local variable 'present_window_15' [37]  (1.588 ns)

 <State 2>: 5.643ns
The critical path consists of the following:
	'load' operation 8 bit ('present_window_12_load', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:119) on local variable 'present_window_12' [47]  (0.000 ns)
	'add' operation 9 bit ('add_ln123', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:123) [69]  (1.915 ns)
	'add' operation 10 bit ('add_ln123_3', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:123) [73]  (0.000 ns)
	'add' operation 10 bit ('add_ln123_4', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:123) [74]  (3.728 ns)

 <State 3>: 5.643ns
The critical path consists of the following:
	'add' operation 8 bit ('tmp1') [65]  (1.915 ns)
	'add' operation 10 bit ('add_ln123_2', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:123) [72]  (0.000 ns)
	'add' operation 10 bit ('add_ln123_5', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:123) [75]  (3.728 ns)

 <State 4>: 4.140ns
The critical path consists of the following:
	'add' operation 32 bit ('i', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93) [416]  (2.552 ns)
	'store' operation 0 bit ('store_ln93', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93) of variable 'i', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93 on local variable 'i', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93 [422]  (1.588 ns)

 <State 5>: 5.081ns
The critical path consists of the following:
	'load' operation 408 bit ('dict_load', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:126) on array 'dict' [83]  (3.254 ns)
	'sparsemux' operation 408 bit ('dictReadValue', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:126) [87]  (1.827 ns)

 <State 6>: 5.806ns
The critical path consists of the following:
	'add' operation 32 bit ('currIdx', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:99) [56]  (2.552 ns)
	'store' operation 0 bit ('store_ln134', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:134) of variable 'dictWriteValue', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:132 on array 'dict_3' [102]  (3.254 ns)

 <State 7>: 6.168ns
The critical path consists of the following:
	'select' operation 2 bit ('len', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168) [120]  (0.993 ns)
	'add' operation 3 bit ('len', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169) [125]  (1.565 ns)
	'select' operation 3 bit ('len', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168) [126]  (0.980 ns)
	'add' operation 3 bit ('len', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169) [130]  (1.650 ns)
	'select' operation 3 bit ('len', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168) [131]  (0.980 ns)

 <State 8>: 6.238ns
The critical path consists of the following:
	'add' operation 3 bit ('len', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169) [135]  (1.650 ns)
	'select' operation 3 bit ('len', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168) [136]  (0.980 ns)
	'icmp' operation 1 bit ('icmp_ln185', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185) [143]  (1.650 ns)
	'or' operation 1 bit ('or_ln185', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185) [145]  (0.000 ns)
	'and' operation 1 bit ('and_ln191_6', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191) [356]  (0.000 ns)
	'and' operation 1 bit ('and_ln191_7', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191) [357]  (0.000 ns)
	'and' operation 1 bit ('and_ln191', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191) [360]  (0.978 ns)
	'select' operation 3 bit ('match_length', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191) [361]  (0.980 ns)

 <State 9>: 6.236ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln191', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191) [362]  (1.650 ns)
	'and' operation 1 bit ('and_ln191_11', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191) [365]  (0.000 ns)
	'and' operation 1 bit ('and_ln191_12', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191) [366]  (0.000 ns)
	'and' operation 1 bit ('and_ln191_1', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191) [367]  (0.978 ns)
	'select' operation 3 bit ('match_length', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191) [368]  (0.980 ns)
	'icmp' operation 1 bit ('icmp_ln191_1', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191) [369]  (1.650 ns)
	'and' operation 1 bit ('and_ln191_15', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191) [372]  (0.000 ns)
	'and' operation 1 bit ('and_ln191_16', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191) [373]  (0.000 ns)
	'and' operation 1 bit ('and_ln191_2', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191) [374]  (0.978 ns)

 <State 10>: 6.082ns
The critical path consists of the following:
	'add' operation 32 bit ('match_offset', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:183) [309]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln180_4', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:180) [310]  (2.552 ns)
	'and' operation 1 bit ('and_ln191_22', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191) [385]  (0.978 ns)

 <State 11>: 6.236ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln191_3', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191) [383]  (1.650 ns)
	'and' operation 1 bit ('and_ln191_23', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191) [386]  (0.000 ns)
	'and' operation 1 bit ('and_ln191_24', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191) [387]  (0.000 ns)
	'and' operation 1 bit ('and_ln191_4', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191) [388]  (0.978 ns)
	'select' operation 3 bit ('match_length', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191) [389]  (0.980 ns)
	'icmp' operation 1 bit ('icmp_ln191_4', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191) [390]  (1.650 ns)
	'and' operation 1 bit ('and_ln191_27', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191) [393]  (0.000 ns)
	'and' operation 1 bit ('and_ln191_28', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191) [394]  (0.000 ns)
	'and' operation 1 bit ('and_ln191_5', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191) [395]  (0.978 ns)

 <State 12>: 5.911ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln191', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191) [396]  (0.978 ns)
	'select' operation 16 bit ('select_ln191_3', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191) [408]  (0.805 ns)
	'select' operation 16 bit ('select_ln191_5', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191) [411]  (0.978 ns)
	fifo write operation ('write_ln202', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:202) on port 'compressdStream' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:202) [415]  (3.150 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
