{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512962920361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512962920361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 21:28:40 2017 " "Processing started: Sun Dec 10 21:28:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512962920361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512962920361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_proj_v1b -c final_proj_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_proj_v1b -c final_proj_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512962920361 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1512962920978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_control_system.sv 1 1 " "Found 1 design units, including 1 entities, in source file user_control_system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 user_control_system " "Found entity 1: user_control_system" {  } { { "user_control_system.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/user_control_system.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "position_subsystem.sv 1 1 " "Found 1 design units, including 1 entities, in source file position_subsystem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 position_subsystem " "Found entity 1: position_subsystem" {  } { { "position_subsystem.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/position_subsystem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "position_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file position_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 position_buffer " "Found entity 1: position_buffer" {  } { { "position_buffer.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/position_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939475 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDRESS address positionController.sv(30) " "Verilog HDL Declaration information at positionController.sv(30): object \"ADDRESS\" differs only in case from object \"address\" in the same scope" {  } { { "positionController.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/positionController.sv" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512962939475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "positioncontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file positioncontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 positionController " "Found entity 1: positionController" {  } { { "positionController.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/positionController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcode_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file opcode_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 opcode_MUX " "Found entity 1: opcode_MUX" {  } { { "opcode_MUX.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/opcode_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939475 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NEW_X new_x detect_collision.sv(15) " "Verilog HDL Declaration information at detect_collision.sv(15): object \"NEW_X\" differs only in case from object \"new_x\" in the same scope" {  } { { "detect_collision.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/detect_collision.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512962939491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NEW_Y new_y detect_collision.sv(16) " "Verilog HDL Declaration information at detect_collision.sv(16): object \"NEW_Y\" differs only in case from object \"new_y\" in the same scope" {  } { { "detect_collision.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/detect_collision.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512962939491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OBJ_X obj_x detect_collision.sv(19) " "Verilog HDL Declaration information at detect_collision.sv(19): object \"OBJ_X\" differs only in case from object \"obj_x\" in the same scope" {  } { { "detect_collision.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/detect_collision.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512962939491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OBJ_Y obj_y detect_collision.sv(20) " "Verilog HDL Declaration information at detect_collision.sv(20): object \"OBJ_Y\" differs only in case from object \"obj_y\" in the same scope" {  } { { "detect_collision.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/detect_collision.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512962939491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detect_collision.sv 1 1 " "Found 1 design units, including 1 entities, in source file detect_collision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 detect_collision " "Found entity 1: detect_collision" {  } { { "detect_collision.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/detect_collision.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PLAYER_X player_x ai_control_system.sv(12) " "Verilog HDL Declaration information at ai_control_system.sv(12): object \"PLAYER_X\" differs only in case from object \"player_x\" in the same scope" {  } { { "ai_control_system.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/ai_control_system.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512962939491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PLAYER_Y player_y ai_control_system.sv(13) " "Verilog HDL Declaration information at ai_control_system.sv(13): object \"PLAYER_Y\" differs only in case from object \"player_y\" in the same scope" {  } { { "ai_control_system.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/ai_control_system.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512962939491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TARGET_X target_x ai_control_system.sv(15) " "Verilog HDL Declaration information at ai_control_system.sv(15): object \"TARGET_X\" differs only in case from object \"target_x\" in the same scope" {  } { { "ai_control_system.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/ai_control_system.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512962939491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TARGET_Y target_y ai_control_system.sv(16) " "Verilog HDL Declaration information at ai_control_system.sv(16): object \"TARGET_Y\" differs only in case from object \"target_y\" in the same scope" {  } { { "ai_control_system.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/ai_control_system.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512962939491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ai_control_system.sv 1 1 " "Found 1 design units, including 1 entities, in source file ai_control_system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ai_control_system " "Found entity 1: ai_control_system" {  } { { "ai_control_system.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/ai_control_system.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file addr_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_MUX " "Found entity 1: addr_MUX" {  } { { "addr_MUX.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/addr_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motion.sv 1 1 " "Found 1 design units, including 1 entities, in source file motion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 motion " "Found entity 1: motion" {  } { { "motion.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/motion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram.v 1 1 " "Found 1 design units, including 1 entities, in source file vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 vram " "Found entity 1: vram" {  } { { "vram.v" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/vram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_comp " "Found entity 1: video_comp" {  } { { "video_comp.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/video_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_generator " "Found entity 1: vga_clk_generator" {  } { { "vga_clk_generator.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/vga_clk_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upscaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file upscaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 upscaler " "Found entity 1: upscaler" {  } { { "upscaler.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/upscaler.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_toplevel " "Found entity 1: system_toplevel" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file systemcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemController " "Found entity 1: systemController" {  } { { "systemController.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/systemController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QUEUE_DONE queue_done sprite_subsystem.sv(20) " "Verilog HDL Declaration information at sprite_subsystem.sv(20): object \"QUEUE_DONE\" differs only in case from object \"queue_done\" in the same scope" {  } { { "sprite_subsystem.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/sprite_subsystem.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512962939522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_subsystem.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_subsystem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_subsystem " "Found entity 1: sprite_subsystem" {  } { { "sprite_subsystem.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/sprite_subsystem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDRESS address sprite_queue.sv(24) " "Verilog HDL Declaration information at sprite_queue.sv(24): object \"ADDRESS\" differs only in case from object \"address\" in the same scope" {  } { { "sprite_queue.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/sprite_queue.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512962939522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_queue " "Found entity 1: sprite_queue" {  } { { "sprite_queue.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/sprite_queue.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TARGET_X target_x sprite_engine.sv(15) " "Verilog HDL Declaration information at sprite_engine.sv(15): object \"TARGET_X\" differs only in case from object \"target_x\" in the same scope" {  } { { "sprite_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/sprite_engine.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512962939522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TARGET_Y target_y sprite_engine.sv(16) " "Verilog HDL Declaration information at sprite_engine.sv(16): object \"TARGET_Y\" differs only in case from object \"target_y\" in the same scope" {  } { { "sprite_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/sprite_engine.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512962939522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPRITE_X sprite_x sprite_engine.sv(24) " "Verilog HDL Declaration information at sprite_engine.sv(24): object \"SPRITE_X\" differs only in case from object \"sprite_x\" in the same scope" {  } { { "sprite_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/sprite_engine.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512962939522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPRITE_Y sprite_y sprite_engine.sv(25) " "Verilog HDL Declaration information at sprite_engine.sv(25): object \"SPRITE_Y\" differs only in case from object \"sprite_y\" in the same scope" {  } { { "sprite_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/sprite_engine.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512962939522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIXEL_X pixel_x sprite_engine.sv(20) " "Verilog HDL Declaration information at sprite_engine.sv(20): object \"PIXEL_X\" differs only in case from object \"pixel_x\" in the same scope" {  } { { "sprite_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/sprite_engine.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512962939522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIXEL_Y pixel_y sprite_engine.sv(21) " "Verilog HDL Declaration information at sprite_engine.sv(21): object \"PIXEL_Y\" differs only in case from object \"pixel_y\" in the same scope" {  } { { "sprite_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/sprite_engine.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512962939522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_engine.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_engine " "Found entity 1: sprite_engine" {  } { { "sprite_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/sprite_engine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriterom.sv 1 1 " "Found 1 design units, including 1 entities, in source file spriterom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spriteROM " "Found entity 1: spriteROM" {  } { { "spriteROM.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/spriteROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file palette_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette_LUT " "Found entity 1: palette_LUT" {  } { { "palette_LUT.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/palette_LUT.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "page_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file page_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 page_controller " "Found entity 1: page_controller" {  } { { "page_controller.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/page_controller.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939538 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard.sv(47) " "Verilog HDL information at keyboard.sv(47): always construct contains both blocking and non-blocking assignments" {  } { { "keyboard.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/keyboard.sv" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1512962939538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "press Press keyboard.sv(11) " "Verilog HDL Declaration information at keyboard.sv(11): object \"press\" differs only in case from object \"Press\" in the same scope" {  } { { "keyboard.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/keyboard.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512962939538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/keyboard.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbps2.sv 1 1 " "Found 1 design units, including 1 entities, in source file kbps2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kbPS2 " "Found entity 1: kbPS2" {  } { { "kbPS2.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/kbPS2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939538 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512962939538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEYCODE keycode get_keypress.sv(4) " "Verilog HDL Declaration information at get_keypress.sv(4): object \"KEYCODE\" differs only in case from object \"keycode\" in the same scope" {  } { { "get_keypress.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/get_keypress.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512962939538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_keypress.sv 1 1 " "Found 1 design units, including 1 entities, in source file get_keypress.sv" { { "Info" "ISGN_ENTITY_NAME" "1 get_keypress " "Found entity 1: get_keypress" {  } { { "get_keypress.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/get_keypress.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939554 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PAGE_SEL page_sel frame_buffer.sv(42) " "Verilog HDL Declaration information at frame_buffer.sv(42): object \"PAGE_SEL\" differs only in case from object \"page_sel\" in the same scope" {  } { { "frame_buffer.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/frame_buffer.sv" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512962939556 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 frame_buffer.sv(216) " "Verilog HDL Expression warning at frame_buffer.sv(216): truncated literal to match 8 bits" {  } { { "frame_buffer.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/frame_buffer.sv" 216 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1512962939556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.sv 2 2 " "Found 2 design units, including 2 entities, in source file frame_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "frame_buffer.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/frame_buffer.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939557 ""} { "Info" "ISGN_ENTITY_NAME" "2 buffer_page " "Found entity 2: buffer_page" {  } { { "frame_buffer.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/frame_buffer.sv" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPRITE_X sprite_x env_engine.sv(19) " "Verilog HDL Declaration information at env_engine.sv(19): object \"SPRITE_X\" differs only in case from object \"sprite_x\" in the same scope" {  } { { "env_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/env_engine.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512962939559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPRITE_Y sprite_y env_engine.sv(20) " "Verilog HDL Declaration information at env_engine.sv(20): object \"SPRITE_Y\" differs only in case from object \"sprite_y\" in the same scope" {  } { { "env_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/env_engine.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512962939559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIXEL_X pixel_x env_engine.sv(15) " "Verilog HDL Declaration information at env_engine.sv(15): object \"PIXEL_X\" differs only in case from object \"pixel_x\" in the same scope" {  } { { "env_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/env_engine.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512962939559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIXEL_Y pixel_y env_engine.sv(16) " "Verilog HDL Declaration information at env_engine.sv(16): object \"PIXEL_Y\" differs only in case from object \"pixel_y\" in the same scope" {  } { { "env_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/env_engine.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512962939559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "env_engine.sv 1 1 " "Found 1 design units, including 1 entities, in source file env_engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 env_engine " "Found entity 1: env_engine" {  } { { "env_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/env_engine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "envrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file envrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 envROM " "Found entity 1: envROM" {  } { { "envROM.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/envROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "envir_subsystem.sv 1 1 " "Found 1 design units, including 1 entities, in source file envir_subsystem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 envir_subsystem " "Found entity 1: envir_subsystem" {  } { { "envir_subsystem.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/envir_subsystem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939559 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "entity_file.sv(75) " "Verilog HDL warning at entity_file.sv(75): extended using \"x\" or \"z\"" {  } { { "entity_file.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/entity_file.sv" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512962939559 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "entity_file.sv(76) " "Verilog HDL warning at entity_file.sv(76): extended using \"x\" or \"z\"" {  } { { "entity_file.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/entity_file.sv" 76 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512962939559 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "entity_file.sv(77) " "Verilog HDL warning at entity_file.sv(77): extended using \"x\" or \"z\"" {  } { { "entity_file.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/entity_file.sv" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512962939559 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "entity_file.sv(123) " "Verilog HDL warning at entity_file.sv(123): extended using \"x\" or \"z\"" {  } { { "entity_file.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/entity_file.sv" 123 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512962939559 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "entity_file.sv(124) " "Verilog HDL warning at entity_file.sv(124): extended using \"x\" or \"z\"" {  } { { "entity_file.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/entity_file.sv" 124 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512962939559 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "entity_file.sv(125) " "Verilog HDL warning at entity_file.sv(125): extended using \"x\" or \"z\"" {  } { { "entity_file.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/entity_file.sv" 125 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512962939559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entity_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file entity_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 entity_file " "Found entity 1: entity_file" {  } { { "entity_file.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/entity_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "engine_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file engine_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 engine_MUX " "Found entity 1: engine_MUX" {  } { { "engine_MUX.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/engine_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file dreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dreg " "Found entity 1: Dreg" {  } { { "Dreg.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/Dreg.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectpageflip.sv 1 1 " "Found 1 design units, including 1 entities, in source file detectpageflip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 detectPageFlip " "Found entity 1: detectPageFlip" {  } { { "detectPageFlip.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/detectPageFlip.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "11_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file 11_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_11 " "Found entity 1: reg_11" {  } { { "11_reg.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/11_reg.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "file_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file file_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 file_MUX " "Found entity 1: file_MUX" {  } { { "file_MUX.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/file_MUX.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939575 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x_in video_comp.sv(35) " "Verilog HDL Implicit Net warning at video_comp.sv(35): created implicit net for \"x_in\"" {  } { { "video_comp.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/video_comp.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512962939575 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_in video_comp.sv(36) " "Verilog HDL Implicit Net warning at video_comp.sv(36): created implicit net for \"y_in\"" {  } { { "video_comp.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/video_comp.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512962939575 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "envir_id envir_subsystem.sv(39) " "Verilog HDL Implicit Net warning at envir_subsystem.sv(39): created implicit net for \"envir_id\"" {  } { { "envir_subsystem.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/envir_subsystem.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512962939575 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "env_re envir_subsystem.sv(44) " "Verilog HDL Implicit Net warning at envir_subsystem.sv(44): created implicit net for \"env_re\"" {  } { { "envir_subsystem.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/envir_subsystem.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512962939575 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system_toplevel " "Elaborating entity \"system_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512962939675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemController systemController:FSM " "Elaborating entity \"systemController\" for hierarchy \"systemController:FSM\"" {  } { { "system_toplevel.sv" "FSM" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detectPageFlip detectPageFlip:dfp " "Elaborating entity \"detectPageFlip\" for hierarchy \"detectPageFlip:dfp\"" {  } { { "system_toplevel.sv" "dfp" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_comp video_comp:video " "Elaborating entity \"video_comp\" for hierarchy \"video_comp:video\"" {  } { { "system_toplevel.sv" "video" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939722 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_in video_comp.sv(35) " "Verilog HDL or VHDL warning at video_comp.sv(35): object \"x_in\" assigned a value but never read" {  } { { "video_comp.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/video_comp.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512962939722 "|system_toplevel|video_comp:video"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_in video_comp.sv(36) " "Verilog HDL or VHDL warning at video_comp.sv(36): object \"y_in\" assigned a value but never read" {  } { { "video_comp.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/video_comp.sv" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512962939722 "|system_toplevel|video_comp:video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 video_comp.sv(35) " "Verilog HDL assignment warning at video_comp.sv(35): truncated value with size 9 to match size of target (1)" {  } { { "video_comp.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/video_comp.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962939722 "|system_toplevel|video_comp:video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 video_comp.sv(36) " "Verilog HDL assignment warning at video_comp.sv(36): truncated value with size 9 to match size of target (1)" {  } { { "video_comp.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/video_comp.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962939722 "|system_toplevel|video_comp:video"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_generator video_comp:video\|vga_clk_generator:VGA_CLOCK_25 " "Elaborating entity \"vga_clk_generator\" for hierarchy \"video_comp:video\|vga_clk_generator:VGA_CLOCK_25\"" {  } { { "video_comp.sv" "VGA_CLOCK_25" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/video_comp.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller video_comp:video\|VGA_controller:VGA_VIDEO " "Elaborating entity \"VGA_controller\" for hierarchy \"video_comp:video\|VGA_controller:VGA_VIDEO\"" {  } { { "video_comp.sv" "VGA_VIDEO" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/video_comp.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette_LUT video_comp:video\|palette_LUT:color_mapper " "Elaborating entity \"palette_LUT\" for hierarchy \"video_comp:video\|palette_LUT:color_mapper\"" {  } { { "video_comp.sv" "color_mapper" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/video_comp.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "page_controller video_comp:video\|page_controller:page_flipper " "Elaborating entity \"page_controller\" for hierarchy \"video_comp:video\|page_controller:page_flipper\"" {  } { { "video_comp.sv" "page_flipper" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/video_comp.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upscaler video_comp:video\|upscaler:coord_mapper " "Elaborating entity \"upscaler\" for hierarchy \"video_comp:video\|upscaler:coord_mapper\"" {  } { { "video_comp.sv" "coord_mapper" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/video_comp.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939738 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 upscaler.sv(24) " "Verilog HDL assignment warning at upscaler.sv(24): truncated value with size 32 to match size of target (10)" {  } { { "upscaler.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/upscaler.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962939738 "|system_toplevel|video_comp:video|upscaler:coord_mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 upscaler.sv(25) " "Verilog HDL assignment warning at upscaler.sv(25): truncated value with size 32 to match size of target (10)" {  } { { "upscaler.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/upscaler.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962939738 "|system_toplevel|video_comp:video|upscaler:coord_mapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer video_comp:video\|frame_buffer:video_buf " "Elaborating entity \"frame_buffer\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\"" {  } { { "video_comp.sv" "video_buf" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/video_comp.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_page video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0 " "Elaborating entity \"buffer_page\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\"" {  } { { "frame_buffer.sv" "page_0" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/frame_buffer.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939738 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 frame_buffer.sv(171) " "Verilog HDL assignment warning at frame_buffer.sv(171): truncated value with size 32 to match size of target (15)" {  } { { "frame_buffer.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/frame_buffer.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962939755 "|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 frame_buffer.sv(182) " "Verilog HDL assignment warning at frame_buffer.sv(182): truncated value with size 32 to match size of target (15)" {  } { { "frame_buffer.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/frame_buffer.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962939755 "|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 frame_buffer.sv(195) " "Verilog HDL assignment warning at frame_buffer.sv(195): truncated value with size 32 to match size of target (15)" {  } { { "frame_buffer.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/frame_buffer.sv" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962939755 "|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 frame_buffer.sv(203) " "Verilog HDL assignment warning at frame_buffer.sv(203): truncated value with size 32 to match size of target (15)" {  } { { "frame_buffer.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/frame_buffer.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962939755 "|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vram video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0 " "Elaborating entity \"vram\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\"" {  } { { "frame_buffer.sv" "quad0" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/frame_buffer.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\"" {  } { { "vram.v" "altsyncram_component" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/vram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\"" {  } { { "vram.v" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/vram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512962939822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component " "Instantiated megafunction \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939822 ""}  } { { "vram.v" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/vram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512962939822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2oe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2oe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2oe1 " "Found entity 1: altsyncram_2oe1" {  } { { "db/altsyncram_2oe1.tdf" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/db/altsyncram_2oe1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2oe1 video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated " "Elaborating entity \"altsyncram_2oe1\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962939992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962939992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|decode_msa:decode3 " "Elaborating entity \"decode_msa\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|decode_msa:decode3\"" {  } { { "db/altsyncram_2oe1.tdf" "decode3" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/db/altsyncram_2oe1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962939992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962940076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962940076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|decode_f8a:rden_decode " "Elaborating entity \"decode_f8a\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|decode_f8a:rden_decode\"" {  } { { "db/altsyncram_2oe1.tdf" "rden_decode" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/db/altsyncram_2oe1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962940092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/db/mux_6nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512962940161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512962940161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6nb video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|mux_6nb:mux2 " "Elaborating entity \"mux_6nb\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|mux_6nb:mux2\"" {  } { { "db/altsyncram_2oe1.tdf" "mux2" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/db/altsyncram_2oe1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962940161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "engine_MUX engine_MUX:engine " "Elaborating entity \"engine_MUX\" for hierarchy \"engine_MUX:engine\"" {  } { { "system_toplevel.sv" "engine" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962940277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position_subsystem position_subsystem:pos_sub_sys " "Elaborating entity \"position_subsystem\" for hierarchy \"position_subsystem:pos_sub_sys\"" {  } { { "system_toplevel.sv" "pos_sub_sys" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962940277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "positionController position_subsystem:pos_sub_sys\|positionController:FSM " "Elaborating entity \"positionController\" for hierarchy \"position_subsystem:pos_sub_sys\|positionController:FSM\"" {  } { { "position_subsystem.sv" "FSM" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/position_subsystem.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962940277 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 positionController.sv(218) " "Verilog HDL assignment warning at positionController.sv(218): truncated value with size 32 to match size of target (3)" {  } { { "positionController.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/positionController.sv" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962940277 "|system_toplevel|position_subsystem:pos_sub_sys|positionController:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_MUX position_subsystem:pos_sub_sys\|addr_MUX:addr_out_control " "Elaborating entity \"addr_MUX\" for hierarchy \"position_subsystem:pos_sub_sys\|addr_MUX:addr_out_control\"" {  } { { "position_subsystem.sv" "addr_out_control" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/position_subsystem.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962940277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_MUX position_subsystem:pos_sub_sys\|opcode_MUX:pos_buf_mux " "Elaborating entity \"opcode_MUX\" for hierarchy \"position_subsystem:pos_sub_sys\|opcode_MUX:pos_buf_mux\"" {  } { { "position_subsystem.sv" "pos_buf_mux" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/position_subsystem.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962940292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position_buffer position_subsystem:pos_sub_sys\|position_buffer:entity_buffer " "Elaborating entity \"position_buffer\" for hierarchy \"position_subsystem:pos_sub_sys\|position_buffer:entity_buffer\"" {  } { { "position_subsystem.sv" "entity_buffer" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/position_subsystem.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962940292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_control_system position_subsystem:pos_sub_sys\|user_control_system:player " "Elaborating entity \"user_control_system\" for hierarchy \"position_subsystem:pos_sub_sys\|user_control_system:player\"" {  } { { "position_subsystem.sv" "player" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/position_subsystem.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962940292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kbPS2 position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID " "Elaborating entity \"kbPS2\" for hierarchy \"position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\"" {  } { { "user_control_system.sv" "HID" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/user_control_system.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962940292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device " "Elaborating entity \"keyboard\" for hierarchy \"position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device\"" {  } { { "kbPS2.sv" "kb_device" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/kbPS2.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962940292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dreg position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device\|Dreg:Dreg_instance1 " "Elaborating entity \"Dreg\" for hierarchy \"position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device\|Dreg:Dreg_instance1\"" {  } { { "keyboard.sv" "Dreg_instance1" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/keyboard.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962940292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_11 position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device\|reg_11:reg_B " "Elaborating entity \"reg_11\" for hierarchy \"position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device\|reg_11:reg_B\"" {  } { { "keyboard.sv" "reg_B" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/keyboard.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962940292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_keypress position_subsystem:pos_sub_sys\|user_control_system:player\|get_keypress:capture_routine " "Elaborating entity \"get_keypress\" for hierarchy \"position_subsystem:pos_sub_sys\|user_control_system:player\|get_keypress:capture_routine\"" {  } { { "user_control_system.sv" "capture_routine" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/user_control_system.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962940308 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 get_keypress.sv(10) " "Output port \"HEX1\" at get_keypress.sv(10) has no driver" {  } { { "get_keypress.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/get_keypress.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1512962940308 "|system_toplevel|position_subsystem:pos_sub_sys|user_control_system:player|get_keypress:capture_routine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver position_subsystem:pos_sub_sys\|user_control_system:player\|get_keypress:capture_routine\|HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"position_subsystem:pos_sub_sys\|user_control_system:player\|get_keypress:capture_routine\|HexDriver:hex_inst_0\"" {  } { { "get_keypress.sv" "hex_inst_0" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/get_keypress.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962940308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motion position_subsystem:pos_sub_sys\|user_control_system:player\|motion:motion_comp " "Elaborating entity \"motion\" for hierarchy \"position_subsystem:pos_sub_sys\|user_control_system:player\|motion:motion_comp\"" {  } { { "user_control_system.sv" "motion_comp" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/user_control_system.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962940308 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 motion.sv(21) " "Verilog HDL assignment warning at motion.sv(21): truncated value with size 32 to match size of target (9)" {  } { { "motion.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/motion.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962940308 "|system_toplevel|position_subsystem:pos_sub_sys|user_control_system:player|motion:motion_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 motion.sv(27) " "Verilog HDL assignment warning at motion.sv(27): truncated value with size 32 to match size of target (9)" {  } { { "motion.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/motion.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962940308 "|system_toplevel|position_subsystem:pos_sub_sys|user_control_system:player|motion:motion_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 motion.sv(35) " "Verilog HDL assignment warning at motion.sv(35): truncated value with size 32 to match size of target (9)" {  } { { "motion.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/motion.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962940308 "|system_toplevel|position_subsystem:pos_sub_sys|user_control_system:player|motion:motion_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 motion.sv(41) " "Verilog HDL assignment warning at motion.sv(41): truncated value with size 32 to match size of target (9)" {  } { { "motion.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/motion.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962940308 "|system_toplevel|position_subsystem:pos_sub_sys|user_control_system:player|motion:motion_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ai_control_system position_subsystem:pos_sub_sys\|ai_control_system:enemy " "Elaborating entity \"ai_control_system\" for hierarchy \"position_subsystem:pos_sub_sys\|ai_control_system:enemy\"" {  } { { "position_subsystem.sv" "enemy" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/position_subsystem.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962940308 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ai_control_system.sv(50) " "Verilog HDL assignment warning at ai_control_system.sv(50): truncated value with size 32 to match size of target (10)" {  } { { "ai_control_system.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/ai_control_system.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962940308 "|system_toplevel|position_subsystem:pos_sub_sys|ai_control_system:enemy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ai_control_system.sv(51) " "Verilog HDL assignment warning at ai_control_system.sv(51): truncated value with size 32 to match size of target (10)" {  } { { "ai_control_system.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/ai_control_system.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962940308 "|system_toplevel|position_subsystem:pos_sub_sys|ai_control_system:enemy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ai_control_system.sv(93) " "Verilog HDL assignment warning at ai_control_system.sv(93): truncated value with size 32 to match size of target (9)" {  } { { "ai_control_system.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/ai_control_system.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962940308 "|system_toplevel|position_subsystem:pos_sub_sys|ai_control_system:enemy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ai_control_system.sv(97) " "Verilog HDL assignment warning at ai_control_system.sv(97): truncated value with size 32 to match size of target (9)" {  } { { "ai_control_system.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/ai_control_system.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962940308 "|system_toplevel|position_subsystem:pos_sub_sys|ai_control_system:enemy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ai_control_system.sv(107) " "Verilog HDL assignment warning at ai_control_system.sv(107): truncated value with size 32 to match size of target (9)" {  } { { "ai_control_system.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/ai_control_system.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962940308 "|system_toplevel|position_subsystem:pos_sub_sys|ai_control_system:enemy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ai_control_system.sv(111) " "Verilog HDL assignment warning at ai_control_system.sv(111): truncated value with size 32 to match size of target (9)" {  } { { "ai_control_system.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/ai_control_system.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962940324 "|system_toplevel|position_subsystem:pos_sub_sys|ai_control_system:enemy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect_collision position_subsystem:pos_sub_sys\|detect_collision:dc_comp " "Elaborating entity \"detect_collision\" for hierarchy \"position_subsystem:pos_sub_sys\|detect_collision:dc_comp\"" {  } { { "position_subsystem.sv" "dc_comp" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/position_subsystem.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962940324 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 detect_collision.sv(45) " "Verilog HDL assignment warning at detect_collision.sv(45): truncated value with size 3 to match size of target (2)" {  } { { "detect_collision.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/detect_collision.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962940324 "|system_toplevel|position_subsystem:pos_sub_sys|detect_collision:dc_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_subsystem sprite_subsystem:spr_sub_sys " "Elaborating entity \"sprite_subsystem\" for hierarchy \"sprite_subsystem:spr_sub_sys\"" {  } { { "system_toplevel.sv" "spr_sub_sys" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962940324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_queue sprite_subsystem:spr_sub_sys\|sprite_queue:sq " "Elaborating entity \"sprite_queue\" for hierarchy \"sprite_subsystem:spr_sub_sys\|sprite_queue:sq\"" {  } { { "sprite_subsystem.sv" "sq" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/sprite_subsystem.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962940361 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sprite_queue.sv(158) " "Verilog HDL assignment warning at sprite_queue.sv(158): truncated value with size 32 to match size of target (3)" {  } { { "sprite_queue.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/sprite_queue.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962940361 "|system_toplevel|sprite_subsystem:spr_sub_sys|sprite_queue:sq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_engine sprite_subsystem:spr_sub_sys\|sprite_engine:se " "Elaborating entity \"sprite_engine\" for hierarchy \"sprite_subsystem:spr_sub_sys\|sprite_engine:se\"" {  } { { "sprite_subsystem.sv" "se" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/sprite_subsystem.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962940393 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sprite_engine.sv(41) " "Verilog HDL assignment warning at sprite_engine.sv(41): truncated value with size 32 to match size of target (9)" {  } { { "sprite_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/sprite_engine.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962940393 "|system_toplevel|sprite_subsystem:spr_sub_sys|sprite_engine:se"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sprite_engine.sv(42) " "Verilog HDL assignment warning at sprite_engine.sv(42): truncated value with size 32 to match size of target (9)" {  } { { "sprite_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/sprite_engine.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962940393 "|system_toplevel|sprite_subsystem:spr_sub_sys|sprite_engine:se"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sprite_engine.sv(43) " "Verilog HDL assignment warning at sprite_engine.sv(43): truncated value with size 32 to match size of target (5)" {  } { { "sprite_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/sprite_engine.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962940393 "|system_toplevel|sprite_subsystem:spr_sub_sys|sprite_engine:se"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sprite_engine.sv(44) " "Verilog HDL assignment warning at sprite_engine.sv(44): truncated value with size 32 to match size of target (5)" {  } { { "sprite_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/sprite_engine.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962940393 "|system_toplevel|sprite_subsystem:spr_sub_sys|sprite_engine:se"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spriteROM sprite_subsystem:spr_sub_sys\|spriteROM:sr " "Elaborating entity \"spriteROM\" for hierarchy \"sprite_subsystem:spr_sub_sys\|spriteROM:sr\"" {  } { { "sprite_subsystem.sv" "sr" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/sprite_subsystem.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962940393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "envir_subsystem envir_subsystem:envir_sub_sys " "Elaborating entity \"envir_subsystem\" for hierarchy \"envir_subsystem:envir_sub_sys\"" {  } { { "system_toplevel.sv" "envir_sub_sys" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962940440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "env_engine envir_subsystem:envir_sub_sys\|env_engine:envEngine " "Elaborating entity \"env_engine\" for hierarchy \"envir_subsystem:envir_sub_sys\|env_engine:envEngine\"" {  } { { "envir_subsystem.sv" "envEngine" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/envir_subsystem.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962940440 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 env_engine.sv(108) " "Verilog HDL assignment warning at env_engine.sv(108): truncated value with size 32 to match size of target (9)" {  } { { "env_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/env_engine.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962940457 "|system_toplevel|envir_subsystem:envir_sub_sys|env_engine:envEngine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 env_engine.sv(109) " "Verilog HDL assignment warning at env_engine.sv(109): truncated value with size 32 to match size of target (9)" {  } { { "env_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/env_engine.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962940457 "|system_toplevel|envir_subsystem:envir_sub_sys|env_engine:envEngine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 env_engine.sv(110) " "Verilog HDL assignment warning at env_engine.sv(110): truncated value with size 32 to match size of target (5)" {  } { { "env_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/env_engine.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962940457 "|system_toplevel|envir_subsystem:envir_sub_sys|env_engine:envEngine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 env_engine.sv(111) " "Verilog HDL assignment warning at env_engine.sv(111): truncated value with size 32 to match size of target (5)" {  } { { "env_engine.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/env_engine.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512962940457 "|system_toplevel|envir_subsystem:envir_sub_sys|env_engine:envEngine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "envROM envir_subsystem:envir_sub_sys\|envROM:env " "Elaborating entity \"envROM\" for hierarchy \"envir_subsystem:envir_sub_sys\|envROM:env\"" {  } { { "envir_subsystem.sv" "env" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/envir_subsystem.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962940459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "file_MUX file_MUX:entity_file_MUX " "Elaborating entity \"file_MUX\" for hierarchy \"file_MUX:entity_file_MUX\"" {  } { { "system_toplevel.sv" "entity_file_MUX" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962940509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entity_file entity_file:entityFile " "Elaborating entity \"entity_file\" for hierarchy \"entity_file:entityFile\"" {  } { { "system_toplevel.sv" "entityFile" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512962940509 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1512962945923 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "keyboard.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/keyboard.sv" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1512962945975 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1512962945975 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512962947426 "|system_toplevel|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512962947426 "|system_toplevel|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512962947426 "|system_toplevel|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512962947426 "|system_toplevel|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512962947426 "|system_toplevel|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512962947426 "|system_toplevel|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512962947426 "|system_toplevel|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512962947426 "|system_toplevel|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512962947426 "|system_toplevel|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512962947426 "|system_toplevel|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512962947426 "|system_toplevel|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512962947426 "|system_toplevel|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512962947426 "|system_toplevel|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512962947426 "|system_toplevel|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] VCC " "Pin \"VGA_B\[5\]\" is stuck at VCC" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512962947426 "|system_toplevel|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512962947426 "|system_toplevel|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512962947426 "|system_toplevel|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512962947426 "|system_toplevel|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512962947426 "|system_toplevel|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512962947426 "|system_toplevel|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512962947426 "|system_toplevel|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512962947426 "|system_toplevel|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1512962947426 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1512962947680 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1512962952870 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dual_engine_toplevel " "Ignored assignments for entity \"dual_engine_toplevel\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1512962953071 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "field_test_toplevel " "Ignored assignments for entity \"field_test_toplevel\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity field_test_toplevel -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512962953071 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1512962953071 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/output_files/final_proj_v1.map.smsg " "Generated suppressed messages file C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/output_files/final_proj_v1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1512962953171 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512962953757 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512962953757 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2329 " "Implemented 2329 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512962954142 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512962954142 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2026 " "Implemented 2026 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512962954142 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1512962954142 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512962954142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "778 " "Peak virtual memory: 778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512962954312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 21:29:14 2017 " "Processing ended: Sun Dec 10 21:29:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512962954312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512962954312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512962954312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512962954312 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512962958108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512962958116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 21:29:17 2017 " "Processing started: Sun Dec 10 21:29:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512962958116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1512962958116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final_proj_v1b -c final_proj_v1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final_proj_v1b -c final_proj_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1512962958116 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1512962958330 ""}
{ "Info" "0" "" "Project  = final_proj_v1b" {  } {  } 0 0 "Project  = final_proj_v1b" 0 0 "Fitter" 0 0 1512962958330 ""}
{ "Info" "0" "" "Revision = final_proj_v1" {  } {  } 0 0 "Revision = final_proj_v1" 0 0 "Fitter" 0 0 1512962958330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1512962958546 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final_proj_v1 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"final_proj_v1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1512962958609 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512962958709 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512962958709 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512962959495 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1512962959495 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512962959749 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512962959749 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512962959749 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512962959749 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512962959749 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512962959749 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512962959749 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512962959749 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512962959749 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1512962959749 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/" { { 0 { 0 ""} 0 8402 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512962959764 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/" { { 0 { 0 ""} 0 8404 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512962959764 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/" { { 0 { 0 ""} 0 8406 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512962959764 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/" { { 0 { 0 ""} 0 8408 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512962959764 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/" { { 0 { 0 ""} 0 8410 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512962959764 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1512962959764 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1512962959764 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1512962960350 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final_proj_v1.sdc " "Synopsys Design Constraints File file not found: 'final_proj_v1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1512962962876 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1512962962876 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1512962962976 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1512962962976 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1512962962976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512962963377 ""}  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/" { { 0 { 0 ""} 0 8394 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512962963377 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle  " "Automatically promoted node video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512962963377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle~0 " "Destination node video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle~0" {  } { { "vga_clk_generator.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/vga_clk_generator.sv" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/" { { 0 { 0 ""} 0 1740 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512962963377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "system_toplevel.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/system_toplevel.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/" { { 0 { 0 ""} 0 8351 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512962963377 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1512962963377 ""}  } { { "vga_clk_generator.sv" "" { Text "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/vga_clk_generator.sv" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/" { { 0 { 0 ""} 0 1115 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512962963377 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512962964611 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512962964611 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512962964611 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512962964632 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512962964634 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1512962964634 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1512962964634 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512962964649 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512962964934 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1512962964934 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512962964934 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512962965636 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1512962965652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512962973174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512962974592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512962974730 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512963008580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:34 " "Fitter placement operations ending: elapsed time is 00:00:34" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512963008580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512963009921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1512963023172 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512963023172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512963042683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1512963042683 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1512963042683 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.11 " "Total time spent on timing analysis during the Fitter is 6.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1512963042868 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512963043053 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512963044236 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512963044362 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512963045454 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512963047590 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/output_files/final_proj_v1.fit.smsg " "Generated suppressed messages file C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/output_files/final_proj_v1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1512963049085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1473 " "Peak virtual memory: 1473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512963050773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 21:30:50 2017 " "Processing ended: Sun Dec 10 21:30:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512963050773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512963050773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:07 " "Total CPU time (on all processors): 00:02:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512963050773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512963050773 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1512963054227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512963054242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 21:30:54 2017 " "Processing started: Sun Dec 10 21:30:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512963054242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1512963054242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final_proj_v1b -c final_proj_v1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final_proj_v1b -c final_proj_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1512963054242 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1512963062515 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1512963062763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "696 " "Peak virtual memory: 696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512963065484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 21:31:05 2017 " "Processing ended: Sun Dec 10 21:31:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512963065484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512963065484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512963065484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1512963065484 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1512963066271 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1512963069684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512963069684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 21:31:08 2017 " "Processing started: Sun Dec 10 21:31:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512963069684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512963069684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final_proj_v1b -c final_proj_v1 " "Command: quartus_sta final_proj_v1b -c final_proj_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512963069684 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1512963070016 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dual_engine_toplevel " "Ignored assignments for entity \"dual_engine_toplevel\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070265 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1512963070265 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "field_test_toplevel " "Ignored assignments for entity \"field_test_toplevel\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity field_test_toplevel -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070269 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1512963070269 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1512963070269 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1512963070570 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1512963070670 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1512963070670 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final_proj_v1.sdc " "Synopsys Design Constraints File file not found: 'final_proj_v1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1512963071542 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1512963071542 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " "create_clock -period 1.000 -name video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512963071573 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512963071573 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PS2_CLK PS2_CLK " "create_clock -period 1.000 -name PS2_CLK PS2_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512963071573 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512963071573 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1512963072159 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1512963072159 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1512963072159 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1512963072190 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1512963073516 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512963073516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.503 " "Worst-case setup slack is -15.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963073532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963073532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.503          -13748.947 CLOCK_50  " "  -15.503          -13748.947 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963073532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.352            -419.323 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle  " "   -4.352            -419.323 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963073532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.041              -0.100 PS2_CLK  " "   -0.041              -0.100 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963073532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512963073532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963073594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963073594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle  " "    0.312               0.000 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963073594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 CLOCK_50  " "    0.384               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963073594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 PS2_CLK  " "    0.461               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963073594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512963073594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.126 " "Worst-case recovery slack is -0.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963073614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963073614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.126              -1.516 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle  " "   -0.126              -1.516 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963073614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512963073614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.090 " "Worst-case removal slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963073616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963073616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -0.630 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle  " "   -0.090              -0.630 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963073616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512963073616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963073632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963073632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -3238.652 CLOCK_50  " "   -3.000           -3238.652 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963073632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.700 PS2_CLK  " "   -3.000             -28.700 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963073632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693            -726.673 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle  " "   -2.693            -726.673 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963073632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512963073632 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1512963074518 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1512963074581 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1512963076129 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1512963076514 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1512963076652 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512963076652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.964 " "Worst-case setup slack is -13.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963076668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963076668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.964          -12451.713 CLOCK_50  " "  -13.964          -12451.713 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963076668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.857            -351.107 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle  " "   -3.857            -351.107 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963076668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.064               0.000 PS2_CLK  " "    0.064               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963076668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512963076668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.292 " "Worst-case hold slack is 0.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963076752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963076752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle  " "    0.292               0.000 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963076752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 CLOCK_50  " "    0.337               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963076752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 PS2_CLK  " "    0.423               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963076752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512963076752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.003 " "Worst-case recovery slack is 0.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963076768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963076768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.003               0.000 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle  " "    0.003               0.000 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963076768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512963076768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.099 " "Worst-case removal slack is -0.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963076784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963076784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.099              -0.693 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle  " "   -0.099              -0.693 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963076784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512963076784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963076815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963076815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -3193.596 CLOCK_50  " "   -3.000           -3193.596 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963076815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.700 PS2_CLK  " "   -3.000             -28.700 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963076815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649            -715.409 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle  " "   -2.649            -715.409 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963076815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512963076815 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1512963077733 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1512963078253 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1512963078303 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512963078303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.056 " "Worst-case setup slack is -7.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963078334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963078334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.056           -6305.899 CLOCK_50  " "   -7.056           -6305.899 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963078334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.633             -22.902 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle  " "   -1.633             -22.902 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963078334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 PS2_CLK  " "    0.495               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963078334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512963078334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.073 " "Worst-case hold slack is 0.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963078434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963078434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073               0.000 CLOCK_50  " "    0.073               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963078434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle  " "    0.083               0.000 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963078434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 PS2_CLK  " "    0.203               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963078434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512963078434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.366 " "Worst-case recovery slack is 0.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963078472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963078472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle  " "    0.366               0.000 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963078472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512963078472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.055 " "Worst-case removal slack is -0.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963078503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963078503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.055              -0.385 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle  " "   -0.055              -0.385 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963078503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512963078503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963078535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963078535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1551.490 CLOCK_50  " "   -3.000           -1551.490 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963078535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.351 PS2_CLK  " "   -3.000             -25.351 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963078535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -285.000 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle  " "   -1.000            -285.000 video_comp:video\|vga_clk_generator:VGA_CLOCK_25\|vga_clk_cycle " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512963078535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512963078535 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1512963080460 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1512963080461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 54 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "892 " "Peak virtual memory: 892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512963080878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 21:31:20 2017 " "Processing ended: Sun Dec 10 21:31:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512963080878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512963080878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512963080878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512963080878 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512963084736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512963084736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 21:31:24 2017 " "Processing started: Sun Dec 10 21:31:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512963084736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512963084736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final_proj_v1b -c final_proj_v1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final_proj_v1b -c final_proj_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512963084736 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_proj_v1_7_1200mv_85c_slow.svo C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/simulation/modelsim/ simulation " "Generated file final_proj_v1_7_1200mv_85c_slow.svo in folder \"C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1512963086958 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_proj_v1_7_1200mv_0c_slow.svo C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/simulation/modelsim/ simulation " "Generated file final_proj_v1_7_1200mv_0c_slow.svo in folder \"C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1512963087591 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_proj_v1_min_1200mv_0c_fast.svo C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/simulation/modelsim/ simulation " "Generated file final_proj_v1_min_1200mv_0c_fast.svo in folder \"C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1512963088277 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_proj_v1.svo C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/simulation/modelsim/ simulation " "Generated file final_proj_v1.svo in folder \"C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1512963088963 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_proj_v1_7_1200mv_85c_v_slow.sdo C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/simulation/modelsim/ simulation " "Generated file final_proj_v1_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1512963089933 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_proj_v1_7_1200mv_0c_v_slow.sdo C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/simulation/modelsim/ simulation " "Generated file final_proj_v1_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1512963090866 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_proj_v1_min_1200mv_0c_v_fast.sdo C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/simulation/modelsim/ simulation " "Generated file final_proj_v1_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1512963091820 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_proj_v1_v.sdo C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/simulation/modelsim/ simulation " "Generated file final_proj_v1_v.sdo in folder \"C:/Users/ndfil/Documents/ECE385/Final_Project/final_proj_v1b/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1512963092730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "690 " "Peak virtual memory: 690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512963093031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 21:31:33 2017 " "Processing ended: Sun Dec 10 21:31:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512963093031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512963093031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512963093031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512963093031 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 168 s " "Quartus II Full Compilation was successful. 0 errors, 168 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512963093878 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512963097030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512963097031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 21:31:36 2017 " "Processing started: Sun Dec 10 21:31:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512963097031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1512963097031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp final_proj_v1b -c final_proj_v1 --netlist_type=sgate " "Command: quartus_npp final_proj_v1b -c final_proj_v1 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1512963097031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "611 " "Peak virtual memory: 611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512963098967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 21:31:38 2017 " "Processing ended: Sun Dec 10 21:31:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512963098967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512963098967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512963098967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1512963098967 ""}
