EDA Netlist Writer report for divider
Sun Apr 09 11:26:51 2017
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Sun Apr 09 11:26:51 2017 ;
; Revision Name             ; divider                               ;
; Top-level Entity Name     ; divider                               ;
; Family                    ; Stratix II GX                         ;
+---------------------------+---------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Sun Apr 09 11:26:50 2017
Info: Command: quartus_eda --read_settings_files=on --write_settings_files=off divider -c divider --gen_testbench
Info: Generated Verilog Test Bench File G:/quartus/simulation/modelsim/divider.vt for simulation
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 266 megabytes
    Info: Processing ended: Sun Apr 09 11:26:51 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


