[15:42:26.890] <TB3>     INFO: *** Welcome to pxar ***
[15:42:26.890] <TB3>     INFO: *** Today: 2016/08/31
[15:42:26.897] <TB3>     INFO: *** Version: 47bc-dirty
[15:42:26.897] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C15.dat
[15:42:26.897] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:42:26.898] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//defaultMaskFile.dat
[15:42:26.898] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters_C15.dat
[15:42:26.974] <TB3>     INFO:         clk: 4
[15:42:26.974] <TB3>     INFO:         ctr: 4
[15:42:26.974] <TB3>     INFO:         sda: 19
[15:42:26.974] <TB3>     INFO:         tin: 9
[15:42:26.974] <TB3>     INFO:         level: 15
[15:42:26.975] <TB3>     INFO:         triggerdelay: 0
[15:42:26.975] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:42:26.975] <TB3>     INFO: Log level: DEBUG
[15:42:26.983] <TB3>     INFO: Found DTB DTB_WRE7QJ
[15:42:27.006] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[15:42:27.009] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[15:42:27.012] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[15:42:28.572] <TB3>     INFO: DUT info: 
[15:42:28.572] <TB3>     INFO: The DUT currently contains the following objects:
[15:42:28.572] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:42:28.573] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[15:42:28.573] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[15:42:28.573] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:42:28.573] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:28.573] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:28.573] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:28.573] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:28.573] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:28.573] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:28.573] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:28.573] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:28.573] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:28.573] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:28.573] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:28.573] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:28.573] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:28.573] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:28.573] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:28.573] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:42:28.574] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:42:28.575] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:42:28.576] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:42:28.577] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:42:28.578] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:42:28.578] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:42:28.578] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:42:28.578] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:42:28.578] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:42:28.578] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:42:28.578] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:42:28.579] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31768576
[15:42:28.580] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x17337f0
[15:42:28.580] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x16a7770
[15:42:28.580] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f527dd94010
[15:42:28.580] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f5283fff510
[15:42:28.580] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31834112 fPxarMemory = 0x7f527dd94010
[15:42:28.581] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 374.6mA
[15:42:28.582] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.9mA
[15:42:28.582] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: -0.7 C
[15:42:28.582] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:42:28.982] <TB3>     INFO: enter 'restricted' command line mode
[15:42:28.982] <TB3>     INFO: enter test to run
[15:42:28.982] <TB3>     INFO:   test: FPIXTest no parameter change
[15:42:28.982] <TB3>     INFO:   running: fpixtest
[15:42:28.982] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:42:28.986] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:42:28.986] <TB3>     INFO: ######################################################################
[15:42:28.986] <TB3>     INFO: PixTestFPIXTest::doTest()
[15:42:28.986] <TB3>     INFO: ######################################################################
[15:42:28.989] <TB3>     INFO: ######################################################################
[15:42:28.989] <TB3>     INFO: PixTestPretest::doTest()
[15:42:28.989] <TB3>     INFO: ######################################################################
[15:42:28.992] <TB3>     INFO:    ----------------------------------------------------------------------
[15:42:28.992] <TB3>     INFO:    PixTestPretest::programROC() 
[15:42:28.992] <TB3>     INFO:    ----------------------------------------------------------------------
[15:42:47.008] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:42:47.008] <TB3>     INFO: IA differences per ROC:  17.7 20.1 20.1 20.9 19.3 18.5 19.3 19.3 20.1 20.9 19.3 17.7 18.5 19.3 19.3 18.5
[15:42:47.075] <TB3>     INFO:    ----------------------------------------------------------------------
[15:42:47.075] <TB3>     INFO:    PixTestPretest::checkIdig() 
[15:42:47.075] <TB3>     INFO:    ----------------------------------------------------------------------
[15:42:48.329] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[15:42:48.830] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[15:42:49.332] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[15:42:49.833] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[15:42:50.335] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[15:42:50.836] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[15:42:51.338] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[15:42:51.840] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[15:42:52.342] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[15:42:52.843] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[15:42:53.345] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[15:42:53.847] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[15:42:54.348] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[15:42:54.850] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[15:42:55.351] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[15:42:55.853] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[15:42:56.107] <TB3>     INFO: Idig [mA/ROC]: 1.6 1.6 1.6 1.6 1.6 1.6 2.4 1.6 2.4 2.4 1.6 2.4 1.6 1.6 1.6 1.6 
[15:42:56.107] <TB3>     INFO: Test took 9035 ms.
[15:42:56.107] <TB3>     INFO: PixTestPretest::checkIdig() done.
[15:42:56.136] <TB3>     INFO:    ----------------------------------------------------------------------
[15:42:56.136] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:42:56.136] <TB3>     INFO:    ----------------------------------------------------------------------
[15:42:56.239] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[15:42:56.340] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 21.4688 mA
[15:42:56.441] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  93 Ia 25.4688 mA
[15:42:56.541] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  85 Ia 23.8687 mA
[15:42:56.643] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.8687 mA
[15:42:56.744] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.8687 mA
[15:42:56.846] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 25.4688 mA
[15:42:56.946] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  70 Ia 23.0687 mA
[15:42:57.048] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  76 Ia 24.6688 mA
[15:42:57.148] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  73 Ia 23.8687 mA
[15:42:57.250] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.8687 mA
[15:42:57.351] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.0687 mA
[15:42:57.452] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  84 Ia 23.8687 mA
[15:42:57.553] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.0687 mA
[15:42:57.654] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  84 Ia 24.6688 mA
[15:42:57.755] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  81 Ia 23.8687 mA
[15:42:57.861] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.0687 mA
[15:42:57.962] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  84 Ia 25.4688 mA
[15:42:58.063] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  76 Ia 23.0687 mA
[15:42:58.163] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  82 Ia 24.6688 mA
[15:42:58.264] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  79 Ia 23.8687 mA
[15:42:58.366] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.8687 mA
[15:42:58.467] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 24.6688 mA
[15:42:58.568] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  75 Ia 23.8687 mA
[15:42:58.670] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.0687 mA
[15:42:58.771] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  84 Ia 23.8687 mA
[15:42:58.873] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 21.4688 mA
[15:42:58.973] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  93 Ia 24.6688 mA
[15:42:59.074] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  90 Ia 23.8687 mA
[15:42:59.175] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.2688 mA
[15:42:59.276] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  88 Ia 24.6688 mA
[15:42:59.377] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  85 Ia 24.6688 mA
[15:42:59.478] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  82 Ia 23.8687 mA
[15:42:59.579] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.0687 mA
[15:42:59.680] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  84 Ia 25.4688 mA
[15:42:59.780] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  76 Ia 23.0687 mA
[15:42:59.881] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  82 Ia 24.6688 mA
[15:42:59.982] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  79 Ia 23.0687 mA
[15:43:00.083] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  85 Ia 25.4688 mA
[15:43:00.184] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  77 Ia 23.0687 mA
[15:43:00.285] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  83 Ia 24.6688 mA
[15:43:00.385] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  80 Ia 23.8687 mA
[15:43:00.487] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.0687 mA
[15:43:00.587] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  84 Ia 25.4688 mA
[15:43:00.688] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  76 Ia 23.0687 mA
[15:43:00.788] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  82 Ia 24.6688 mA
[15:43:00.889] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  79 Ia 23.0687 mA
[15:43:00.989] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  85 Ia 25.4688 mA
[15:43:01.090] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  77 Ia 23.0687 mA
[15:43:01.190] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  83 Ia 24.6688 mA
[15:43:01.291] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  80 Ia 24.6688 mA
[15:43:01.392] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  77 Ia 23.0687 mA
[15:43:01.492] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  83 Ia 24.6688 mA
[15:43:01.593] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  80 Ia 23.8687 mA
[15:43:01.695] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.2688 mA
[15:43:01.796] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  88 Ia 23.8687 mA
[15:43:01.821] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  85
[15:43:01.821] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  78
[15:43:01.821] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  78
[15:43:01.822] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  73
[15:43:01.822] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  78
[15:43:01.822] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  84
[15:43:01.822] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  81
[15:43:01.822] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  79
[15:43:01.822] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[15:43:01.822] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  75
[15:43:01.822] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  84
[15:43:01.822] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  90
[15:43:01.823] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  82
[15:43:01.823] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  80
[15:43:01.823] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  80
[15:43:01.823] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  88
[15:43:03.650] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 390.7 mA = 24.4187 mA/ROC
[15:43:03.651] <TB3>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  19.3  19.3  20.1  19.3  19.3  20.1  19.3  20.1  20.1  19.3  20.1  20.1  20.1
[15:43:03.685] <TB3>     INFO:    ----------------------------------------------------------------------
[15:43:03.685] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[15:43:03.685] <TB3>     INFO:    ----------------------------------------------------------------------
[15:43:03.822] <TB3>     INFO: Expecting 231680 events.
[15:43:12.054] <TB3>     INFO: 231680 events read in total (7515ms).
[15:43:12.207] <TB3>     INFO: Test took 8518ms.
[15:43:12.409] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 60 and Delta(CalDel) = 63
[15:43:12.413] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 89 and Delta(CalDel) = 61
[15:43:12.417] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 81 and Delta(CalDel) = 63
[15:43:12.420] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 94 and Delta(CalDel) = 63
[15:43:12.423] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 93 and Delta(CalDel) = 62
[15:43:12.427] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 96 and Delta(CalDel) = 61
[15:43:12.430] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 102 and Delta(CalDel) = 61
[15:43:12.433] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 61
[15:43:12.437] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 83 and Delta(CalDel) = 63
[15:43:12.440] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 92 and Delta(CalDel) = 58
[15:43:12.444] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 110 and Delta(CalDel) = 59
[15:43:12.447] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 94 and Delta(CalDel) = 59
[15:43:12.451] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 80 and Delta(CalDel) = 63
[15:43:12.454] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 108 and Delta(CalDel) = 65
[15:43:12.458] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 101 and Delta(CalDel) = 59
[15:43:12.461] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 91 and Delta(CalDel) = 62
[15:43:12.501] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:43:12.539] <TB3>     INFO:    ----------------------------------------------------------------------
[15:43:12.539] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:43:12.539] <TB3>     INFO:    ----------------------------------------------------------------------
[15:43:12.674] <TB3>     INFO: Expecting 231680 events.
[15:43:20.897] <TB3>     INFO: 231680 events read in total (7508ms).
[15:43:20.902] <TB3>     INFO: Test took 8359ms.
[15:43:20.924] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[15:43:21.240] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[15:43:21.243] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31.5
[15:43:21.248] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31.5
[15:43:21.252] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[15:43:21.255] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[15:43:21.259] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30
[15:43:21.263] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 30.5
[15:43:21.267] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31.5
[15:43:21.271] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 29.5
[15:43:21.275] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 30
[15:43:21.279] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30
[15:43:21.282] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 31
[15:43:21.286] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 32
[15:43:21.290] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29.5
[15:43:21.294] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31.5
[15:43:21.332] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:43:21.332] <TB3>     INFO: CalDel:      143   144   141   137   143   131   132   138   140   128   124   126   132   144   115   141
[15:43:21.332] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[15:43:21.336] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C0.dat
[15:43:21.336] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C1.dat
[15:43:21.336] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C2.dat
[15:43:21.337] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C3.dat
[15:43:21.337] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C4.dat
[15:43:21.337] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C5.dat
[15:43:21.337] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C6.dat
[15:43:21.337] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C7.dat
[15:43:21.337] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C8.dat
[15:43:21.338] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C9.dat
[15:43:21.338] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C10.dat
[15:43:21.338] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C11.dat
[15:43:21.338] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C12.dat
[15:43:21.338] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C13.dat
[15:43:21.338] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C14.dat
[15:43:21.338] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters_C15.dat
[15:43:21.339] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:43:21.339] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:43:21.339] <TB3>     INFO: PixTestPretest::doTest() done, duration: 52 seconds
[15:43:21.339] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:43:21.423] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:43:21.423] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:43:21.424] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:43:21.424] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:43:21.426] <TB3>     INFO: ######################################################################
[15:43:21.426] <TB3>     INFO: PixTestTiming::doTest()
[15:43:21.426] <TB3>     INFO: ######################################################################
[15:43:21.426] <TB3>     INFO:    ----------------------------------------------------------------------
[15:43:21.426] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[15:43:21.426] <TB3>     INFO:    ----------------------------------------------------------------------
[15:43:21.426] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:43:28.023] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:43:30.296] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:43:32.569] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:43:34.842] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:43:37.114] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:43:39.387] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:43:41.660] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:43:43.934] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:43:51.281] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:43:53.554] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:43:55.827] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:43:58.100] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:44:00.374] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:44:02.646] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:44:04.920] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:44:07.193] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:44:20.746] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:44:22.266] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:44:23.788] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:44:25.308] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:44:26.827] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:44:28.346] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:44:29.866] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:44:31.385] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:44:34.885] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:44:38.946] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:44:43.005] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:44:47.073] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:44:51.129] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:44:55.193] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:44:59.234] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:45:03.294] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:45:07.447] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:45:19.886] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:45:32.320] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:45:44.776] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:45:57.187] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:46:09.488] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:46:21.005] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:46:33.443] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:46:37.034] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:46:39.307] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:46:41.580] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:46:43.853] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:46:46.126] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:46:48.400] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:46:50.674] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:46:52.947] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:46:54.657] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:46:56.931] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:46:59.204] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:47:01.477] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:47:03.750] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:47:06.024] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:47:08.297] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:47:10.570] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:47:14.360] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:47:16.633] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:47:18.906] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:47:21.180] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:47:23.452] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:47:25.725] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:47:27.999] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:47:30.273] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:47:37.247] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:47:39.520] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:47:41.794] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:47:44.067] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:47:46.340] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:47:48.613] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:47:50.886] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:47:53.159] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:48:00.694] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:48:02.968] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:48:05.241] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:48:07.515] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:48:09.787] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:48:12.060] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:48:14.333] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:48:16.606] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:48:24.142] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:48:26.415] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:48:28.687] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:48:30.960] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:48:33.233] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:48:35.506] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:48:37.779] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:48:40.052] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:49:05.235] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:49:17.685] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:49:30.101] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:49:42.571] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:49:55.014] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:50:07.436] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:50:19.876] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:50:31.403] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:50:40.912] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:50:53.205] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:51:05.434] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:51:17.714] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:51:29.995] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:51:42.349] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:51:54.733] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:52:07.069] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:52:27.612] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:52:29.886] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:52:32.165] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:52:34.438] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:52:36.711] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:52:38.984] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:52:41.257] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:52:43.530] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:52:52.006] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:52:54.279] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:52:56.552] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:52:58.824] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:53:01.098] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:53:03.371] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:53:05.644] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:53:07.917] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:53:15.640] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:53:17.913] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:53:20.186] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:53:22.459] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:53:24.732] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:53:27.004] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:53:29.277] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:53:31.935] <TB3>     INFO: TBM Phase Settings: 240
[15:53:31.935] <TB3>     INFO: 400MHz Phase: 4
[15:53:31.935] <TB3>     INFO: 160MHz Phase: 7
[15:53:31.935] <TB3>     INFO: Functional Phase Area: 5
[15:53:31.938] <TB3>     INFO: Test took 610512 ms.
[15:53:31.938] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:53:31.938] <TB3>     INFO:    ----------------------------------------------------------------------
[15:53:31.938] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[15:53:31.938] <TB3>     INFO:    ----------------------------------------------------------------------
[15:53:31.938] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:53:34.959] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:53:36.478] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:53:37.997] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:53:39.516] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:53:41.036] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:53:42.555] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:53:44.074] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:53:47.098] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:53:48.618] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:53:50.138] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:53:51.658] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:53:53.178] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:53:54.697] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:53:56.218] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:53:57.737] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:53:59.258] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:54:00.778] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:54:02.298] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:54:04.571] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:54:06.844] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:54:09.117] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:54:11.390] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:54:13.663] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:54:15.183] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:54:16.702] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:54:18.221] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:54:20.494] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:54:22.767] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:54:25.042] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:54:27.315] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:54:29.588] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:54:31.108] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:54:32.628] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:54:34.149] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:54:36.422] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:54:38.695] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:54:40.970] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:54:43.242] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:54:45.516] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:54:47.037] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:54:48.557] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:54:50.076] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:54:52.352] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:54:54.625] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:54:56.898] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:54:59.171] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:55:01.444] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:55:02.963] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:55:04.483] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:55:06.003] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:55:08.275] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:55:10.548] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:55:12.821] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:55:15.094] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:55:17.368] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:55:18.886] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:55:20.407] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:55:21.928] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:55:23.448] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:55:24.969] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:55:26.489] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:55:28.009] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:55:29.528] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:55:31.431] <TB3>     INFO: ROC Delay Settings: 228
[15:55:31.431] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[15:55:31.431] <TB3>     INFO: ROC Port 0 Delay: 4
[15:55:31.431] <TB3>     INFO: ROC Port 1 Delay: 4
[15:55:31.431] <TB3>     INFO: Functional ROC Area: 5
[15:55:31.434] <TB3>     INFO: Test took 119496 ms.
[15:55:31.434] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[15:55:31.434] <TB3>     INFO:    ----------------------------------------------------------------------
[15:55:31.434] <TB3>     INFO:    PixTestTiming::TimingTest()
[15:55:31.434] <TB3>     INFO:    ----------------------------------------------------------------------
[15:55:32.572] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4818 4818 4819 4819 4818 4818 4818 4819 e062 c000 a101 80b1 4818 4818 4818 4819 4818 4818 4819 4819 e062 c000 
[15:55:32.573] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4819 4819 481b 481b 4819 4819 4819 4819 e022 c000 a102 80c0 4818 4818 4818 4818 4818 4819 4818 4819 e022 c000 
[15:55:32.573] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 481b 481b 4818 4818 481b 481b 481b 4819 e022 c000 a103 8000 4819 4819 4819 4818 4819 4819 4818 4818 e022 c000 
[15:55:32.573] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:55:46.375] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:55:46.375] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:56:00.065] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:56:00.065] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:56:14.117] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:56:14.117] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:56:28.068] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:56:28.069] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:56:42.111] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:56:42.111] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:56:56.205] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:56:56.205] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:57:10.162] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:57:10.162] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:57:24.122] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:57:24.122] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:57:38.098] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:57:38.098] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:57:52.163] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:57:52.545] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:57:52.559] <TB3>     INFO: Decoding statistics:
[15:57:52.559] <TB3>     INFO:   General information:
[15:57:52.559] <TB3>     INFO: 	 16bit words read:         240000000
[15:57:52.559] <TB3>     INFO: 	 valid events total:       20000000
[15:57:52.559] <TB3>     INFO: 	 empty events:             20000000
[15:57:52.559] <TB3>     INFO: 	 valid events with pixels: 0
[15:57:52.559] <TB3>     INFO: 	 valid pixel hits:         0
[15:57:52.559] <TB3>     INFO:   Event errors: 	           0
[15:57:52.559] <TB3>     INFO: 	 start marker:             0
[15:57:52.559] <TB3>     INFO: 	 stop marker:              0
[15:57:52.559] <TB3>     INFO: 	 overflow:                 0
[15:57:52.559] <TB3>     INFO: 	 invalid 5bit words:       0
[15:57:52.559] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[15:57:52.559] <TB3>     INFO:   TBM errors: 		           0
[15:57:52.559] <TB3>     INFO: 	 flawed TBM headers:       0
[15:57:52.559] <TB3>     INFO: 	 flawed TBM trailers:      0
[15:57:52.559] <TB3>     INFO: 	 event ID mismatches:      0
[15:57:52.559] <TB3>     INFO:   ROC errors: 		           0
[15:57:52.559] <TB3>     INFO: 	 missing ROC header(s):    0
[15:57:52.559] <TB3>     INFO: 	 misplaced readback start: 0
[15:57:52.560] <TB3>     INFO:   Pixel decoding errors:	   0
[15:57:52.560] <TB3>     INFO: 	 pixel data incomplete:    0
[15:57:52.560] <TB3>     INFO: 	 pixel address:            0
[15:57:52.560] <TB3>     INFO: 	 pulse height fill bit:    0
[15:57:52.560] <TB3>     INFO: 	 buffer corruption:        0
[15:57:52.560] <TB3>     INFO:    ----------------------------------------------------------------------
[15:57:52.560] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[15:57:52.560] <TB3>     INFO:    ----------------------------------------------------------------------
[15:57:52.560] <TB3>     INFO:    ----------------------------------------------------------------------
[15:57:52.560] <TB3>     INFO:    Read back bit status: 1
[15:57:52.560] <TB3>     INFO:    ----------------------------------------------------------------------
[15:57:52.560] <TB3>     INFO:    ----------------------------------------------------------------------
[15:57:52.560] <TB3>     INFO:    Timings are good!
[15:57:52.560] <TB3>     INFO:    ----------------------------------------------------------------------
[15:57:52.560] <TB3>     INFO: Test took 141126 ms.
[15:57:52.560] <TB3>     INFO: PixTestTiming::TimingTest() done.
[15:57:52.560] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:57:52.560] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:57:52.560] <TB3>     INFO: PixTestTiming::doTest took 871136 ms.
[15:57:52.560] <TB3>     INFO: PixTestTiming::doTest() done
[15:57:52.561] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:57:52.561] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[15:57:52.561] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[15:57:52.561] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[15:57:52.561] <TB3>     INFO: Write out ROCDelayScan3_V0
[15:57:52.561] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[15:57:52.561] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:57:52.912] <TB3>     INFO: ######################################################################
[15:57:52.912] <TB3>     INFO: PixTestAlive::doTest()
[15:57:52.912] <TB3>     INFO: ######################################################################
[15:57:52.915] <TB3>     INFO:    ----------------------------------------------------------------------
[15:57:52.915] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:57:52.915] <TB3>     INFO:    ----------------------------------------------------------------------
[15:57:52.916] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:57:53.260] <TB3>     INFO: Expecting 41600 events.
[15:57:57.343] <TB3>     INFO: 41600 events read in total (3367ms).
[15:57:57.345] <TB3>     INFO: Test took 4429ms.
[15:57:57.353] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:57:57.353] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:57:57.353] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:57:57.727] <TB3>     INFO: PixTestAlive::aliveTest() done
[15:57:57.728] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:57:57.728] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:57:57.730] <TB3>     INFO:    ----------------------------------------------------------------------
[15:57:57.730] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:57:57.730] <TB3>     INFO:    ----------------------------------------------------------------------
[15:57:57.732] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:57:58.074] <TB3>     INFO: Expecting 41600 events.
[15:58:01.020] <TB3>     INFO: 41600 events read in total (2231ms).
[15:58:01.021] <TB3>     INFO: Test took 3289ms.
[15:58:01.021] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:58:01.021] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:58:01.021] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:58:01.021] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:58:01.424] <TB3>     INFO: PixTestAlive::maskTest() done
[15:58:01.424] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:58:01.427] <TB3>     INFO:    ----------------------------------------------------------------------
[15:58:01.427] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:58:01.427] <TB3>     INFO:    ----------------------------------------------------------------------
[15:58:01.428] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:58:01.775] <TB3>     INFO: Expecting 41600 events.
[15:58:05.832] <TB3>     INFO: 41600 events read in total (3342ms).
[15:58:05.833] <TB3>     INFO: Test took 4405ms.
[15:58:05.841] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:58:05.841] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:58:05.841] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:58:06.214] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[15:58:06.214] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:58:06.214] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:58:06.214] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[15:58:06.222] <TB3>     INFO: ######################################################################
[15:58:06.222] <TB3>     INFO: PixTestTrim::doTest()
[15:58:06.222] <TB3>     INFO: ######################################################################
[15:58:06.224] <TB3>     INFO:    ----------------------------------------------------------------------
[15:58:06.224] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:58:06.224] <TB3>     INFO:    ----------------------------------------------------------------------
[15:58:06.301] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:58:06.301] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:58:06.315] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:58:06.315] <TB3>     INFO:     run 1 of 1
[15:58:06.315] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:58:06.657] <TB3>     INFO: Expecting 5025280 events.
[15:58:52.293] <TB3>     INFO: 1441496 events read in total (44922ms).
[15:59:36.702] <TB3>     INFO: 2862760 events read in total (89331ms).
[16:00:21.153] <TB3>     INFO: 4296432 events read in total (133782ms).
[16:00:43.899] <TB3>     INFO: 5025280 events read in total (156528ms).
[16:00:43.936] <TB3>     INFO: Test took 157621ms.
[16:00:43.988] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:00:44.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:00:45.362] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:00:46.699] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:00:47.988] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:00:49.331] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:00:50.648] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:00:51.951] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:00:53.284] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:00:54.631] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:00:55.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:00:57.317] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:00:58.726] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:01:00.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:01:01.410] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:01:02.777] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:01:04.126] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:01:05.454] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294379520
[16:01:05.457] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.5804 minThrLimit = 85.444 minThrNLimit = 102.229 -> result = 85.5804 -> 85
[16:01:05.458] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.2475 minThrLimit = 95.2393 minThrNLimit = 113.645 -> result = 95.2475 -> 95
[16:01:05.458] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.9835 minThrLimit = 86.9242 minThrNLimit = 106.666 -> result = 86.9835 -> 86
[16:01:05.458] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.9574 minThrLimit = 97.9449 minThrNLimit = 118.608 -> result = 97.9574 -> 97
[16:01:05.459] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.8088 minThrLimit = 83.8082 minThrNLimit = 106.96 -> result = 83.8088 -> 83
[16:01:05.459] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.5788 minThrLimit = 94.5213 minThrNLimit = 112.513 -> result = 94.5788 -> 94
[16:01:05.460] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8272 minThrLimit = 92.8184 minThrNLimit = 114.231 -> result = 92.8272 -> 92
[16:01:05.460] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.4807 minThrLimit = 96.4689 minThrNLimit = 116.597 -> result = 96.4807 -> 96
[16:01:05.460] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.7348 minThrLimit = 99.6983 minThrNLimit = 117.596 -> result = 99.7348 -> 99
[16:01:05.461] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.7089 minThrLimit = 95.6945 minThrNLimit = 114.072 -> result = 95.7089 -> 95
[16:01:05.461] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.377 minThrLimit = 103.28 minThrNLimit = 126.988 -> result = 103.377 -> 103
[16:01:05.461] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8347 minThrLimit = 92.8029 minThrNLimit = 113.071 -> result = 92.8347 -> 92
[16:01:05.462] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.4424 minThrLimit = 96.44 minThrNLimit = 114.794 -> result = 96.4424 -> 96
[16:01:05.462] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.4 minThrLimit = 103.359 minThrNLimit = 123.209 -> result = 103.4 -> 103
[16:01:05.463] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.1077 minThrLimit = 99.0465 minThrNLimit = 118.411 -> result = 99.1077 -> 99
[16:01:05.463] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.5996 minThrLimit = 96.5855 minThrNLimit = 114.178 -> result = 96.5996 -> 96
[16:01:05.463] <TB3>     INFO: ROC 0 VthrComp = 85
[16:01:05.463] <TB3>     INFO: ROC 1 VthrComp = 95
[16:01:05.463] <TB3>     INFO: ROC 2 VthrComp = 86
[16:01:05.463] <TB3>     INFO: ROC 3 VthrComp = 97
[16:01:05.463] <TB3>     INFO: ROC 4 VthrComp = 83
[16:01:05.464] <TB3>     INFO: ROC 5 VthrComp = 94
[16:01:05.464] <TB3>     INFO: ROC 6 VthrComp = 92
[16:01:05.464] <TB3>     INFO: ROC 7 VthrComp = 96
[16:01:05.464] <TB3>     INFO: ROC 8 VthrComp = 99
[16:01:05.464] <TB3>     INFO: ROC 9 VthrComp = 95
[16:01:05.464] <TB3>     INFO: ROC 10 VthrComp = 103
[16:01:05.464] <TB3>     INFO: ROC 11 VthrComp = 92
[16:01:05.464] <TB3>     INFO: ROC 12 VthrComp = 96
[16:01:05.464] <TB3>     INFO: ROC 13 VthrComp = 103
[16:01:05.464] <TB3>     INFO: ROC 14 VthrComp = 99
[16:01:05.464] <TB3>     INFO: ROC 15 VthrComp = 96
[16:01:05.465] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[16:01:05.465] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:01:05.476] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:01:05.476] <TB3>     INFO:     run 1 of 1
[16:01:05.476] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:01:05.819] <TB3>     INFO: Expecting 5025280 events.
[16:01:41.789] <TB3>     INFO: 887216 events read in total (35254ms).
[16:02:16.785] <TB3>     INFO: 1773864 events read in total (70250ms).
[16:02:51.957] <TB3>     INFO: 2660416 events read in total (105422ms).
[16:03:25.135] <TB3>     INFO: 3537280 events read in total (138600ms).
[16:04:00.305] <TB3>     INFO: 4408896 events read in total (173770ms).
[16:04:25.349] <TB3>     INFO: 5025280 events read in total (198814ms).
[16:04:25.415] <TB3>     INFO: Test took 199939ms.
[16:04:25.583] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:04:25.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:04:27.542] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:04:29.152] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:04:30.742] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:04:32.322] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:04:33.900] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:04:35.478] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:04:37.055] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:04:38.649] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:04:40.244] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:04:41.833] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:04:43.420] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:04:45.011] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:04:46.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:04:48.211] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:04:49.808] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:04:51.414] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 348798976
[16:04:51.417] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.2081 for pixel 3/0 mean/min/max = 45.6846/32.977/58.3923
[16:04:51.418] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.0377 for pixel 17/67 mean/min/max = 46.0388/32.9099/59.1677
[16:04:51.418] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.1805 for pixel 0/19 mean/min/max = 45.0737/32.7919/57.3555
[16:04:51.418] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.3269 for pixel 0/79 mean/min/max = 44.9821/32.5809/57.3833
[16:04:51.419] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.0608 for pixel 0/37 mean/min/max = 45.1644/33.0737/57.2552
[16:04:51.419] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.4505 for pixel 51/26 mean/min/max = 45.3673/33.1448/57.5898
[16:04:51.419] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 59.7449 for pixel 11/63 mean/min/max = 46.5733/33.3915/59.7552
[16:04:51.419] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.2307 for pixel 42/3 mean/min/max = 45.3965/32.4019/58.3911
[16:04:51.420] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.2804 for pixel 22/19 mean/min/max = 44.8135/32.2527/57.3743
[16:04:51.420] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.8496 for pixel 6/5 mean/min/max = 45.86/32.5393/59.1807
[16:04:51.420] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 59.6535 for pixel 26/4 mean/min/max = 45.8135/31.8981/59.729
[16:04:51.421] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.9387 for pixel 19/49 mean/min/max = 46.5904/33.9279/59.2529
[16:04:51.421] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 61.1751 for pixel 6/10 mean/min/max = 46.44/31.7017/61.1783
[16:04:51.421] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.7763 for pixel 7/79 mean/min/max = 45.6839/32.5509/58.8168
[16:04:51.422] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 59.6936 for pixel 23/2 mean/min/max = 45.4943/31.2517/59.7369
[16:04:51.422] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 60.4896 for pixel 18/10 mean/min/max = 46.5296/32.5165/60.5428
[16:04:51.422] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:04:51.554] <TB3>     INFO: Expecting 411648 events.
[16:04:59.158] <TB3>     INFO: 411648 events read in total (6890ms).
[16:04:59.164] <TB3>     INFO: Expecting 411648 events.
[16:05:06.727] <TB3>     INFO: 411648 events read in total (6895ms).
[16:05:06.735] <TB3>     INFO: Expecting 411648 events.
[16:05:14.249] <TB3>     INFO: 411648 events read in total (6852ms).
[16:05:14.259] <TB3>     INFO: Expecting 411648 events.
[16:05:21.636] <TB3>     INFO: 411648 events read in total (6714ms).
[16:05:21.648] <TB3>     INFO: Expecting 411648 events.
[16:05:29.074] <TB3>     INFO: 411648 events read in total (6761ms).
[16:05:29.087] <TB3>     INFO: Expecting 411648 events.
[16:05:36.411] <TB3>     INFO: 411648 events read in total (6666ms).
[16:05:36.427] <TB3>     INFO: Expecting 411648 events.
[16:05:44.091] <TB3>     INFO: 411648 events read in total (6997ms).
[16:05:44.109] <TB3>     INFO: Expecting 411648 events.
[16:05:51.691] <TB3>     INFO: 411648 events read in total (6931ms).
[16:05:51.712] <TB3>     INFO: Expecting 411648 events.
[16:05:59.315] <TB3>     INFO: 411648 events read in total (6953ms).
[16:05:59.338] <TB3>     INFO: Expecting 411648 events.
[16:06:06.893] <TB3>     INFO: 411648 events read in total (6903ms).
[16:06:06.919] <TB3>     INFO: Expecting 411648 events.
[16:06:14.528] <TB3>     INFO: 411648 events read in total (6960ms).
[16:06:14.557] <TB3>     INFO: Expecting 411648 events.
[16:06:22.249] <TB3>     INFO: 411648 events read in total (7058ms).
[16:06:22.280] <TB3>     INFO: Expecting 411648 events.
[16:06:29.780] <TB3>     INFO: 411648 events read in total (6859ms).
[16:06:29.812] <TB3>     INFO: Expecting 411648 events.
[16:06:37.310] <TB3>     INFO: 411648 events read in total (6855ms).
[16:06:37.345] <TB3>     INFO: Expecting 411648 events.
[16:06:44.894] <TB3>     INFO: 411648 events read in total (6905ms).
[16:06:44.932] <TB3>     INFO: Expecting 411648 events.
[16:06:52.470] <TB3>     INFO: 411648 events read in total (6908ms).
[16:06:52.510] <TB3>     INFO: Test took 121088ms.
[16:06:52.992] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0926 < 35 for itrim = 97; old thr = 34.2073 ... break
[16:06:53.019] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2059 < 35 for itrim = 103; old thr = 34.622 ... break
[16:06:53.046] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.4624 < 35 for itrim+1 = 94; old thr = 34.9459 ... break
[16:06:53.066] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4367 < 35 for itrim = 86; old thr = 34.4478 ... break
[16:06:53.099] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0055 < 35 for itrim = 100; old thr = 33.8992 ... break
[16:06:53.123] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2035 < 35 for itrim = 86; old thr = 33.3189 ... break
[16:06:53.155] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7151 < 35 for itrim+1 = 98; old thr = 34.3975 ... break
[16:06:53.191] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0855 < 35 for itrim = 99; old thr = 34.5923 ... break
[16:06:53.225] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2623 < 35 for itrim+1 = 105; old thr = 34.9837 ... break
[16:06:53.253] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7451 < 35 for itrim+1 = 98; old thr = 34.7278 ... break
[16:06:53.291] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1571 < 35 for itrim = 115; old thr = 34.0332 ... break
[16:06:53.322] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2315 < 35 for itrim = 104; old thr = 34.6978 ... break
[16:06:53.349] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6353 < 35 for itrim+1 = 101; old thr = 34.9953 ... break
[16:06:53.371] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6683 < 35 for itrim+1 = 94; old thr = 34.4218 ... break
[16:06:53.405] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1808 < 35 for itrim = 109; old thr = 34.4292 ... break
[16:06:53.435] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2523 < 35 for itrim = 102; old thr = 33.8889 ... break
[16:06:53.512] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[16:06:53.522] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:06:53.522] <TB3>     INFO:     run 1 of 1
[16:06:53.522] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:06:53.868] <TB3>     INFO: Expecting 5025280 events.
[16:07:29.238] <TB3>     INFO: 870720 events read in total (34655ms).
[16:08:03.486] <TB3>     INFO: 1740472 events read in total (68903ms).
[16:08:38.376] <TB3>     INFO: 2610048 events read in total (103793ms).
[16:09:12.383] <TB3>     INFO: 3467672 events read in total (137800ms).
[16:09:46.923] <TB3>     INFO: 4320368 events read in total (172341ms).
[16:10:15.205] <TB3>     INFO: 5025280 events read in total (200622ms).
[16:10:15.275] <TB3>     INFO: Test took 201753ms.
[16:10:15.451] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:10:15.818] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:10:17.366] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:10:18.914] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:10:20.444] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:10:21.974] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:10:23.514] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:10:25.082] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:10:26.628] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:10:28.174] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:10:29.725] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:10:31.273] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:10:32.803] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:10:34.343] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:10:35.903] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:10:37.461] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:10:39.012] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:10:40.575] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 364539904
[16:10:40.577] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 7.234146 .. 64.232989
[16:10:40.651] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 7 .. 74 (-1/-1) hits flags = 528 (plus default)
[16:10:40.661] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:10:40.661] <TB3>     INFO:     run 1 of 1
[16:10:40.661] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:10:41.004] <TB3>     INFO: Expecting 2263040 events.
[16:11:19.176] <TB3>     INFO: 1014144 events read in total (37458ms).
[16:11:55.049] <TB3>     INFO: 2019744 events read in total (73331ms).
[16:12:04.529] <TB3>     INFO: 2263040 events read in total (82812ms).
[16:12:04.560] <TB3>     INFO: Test took 83900ms.
[16:12:04.623] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:12:04.746] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:12:05.933] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:12:07.118] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:12:08.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:12:09.491] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:12:10.678] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:12:11.866] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:12:13.048] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:12:14.232] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:12:15.418] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:12:16.600] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:12:17.787] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:12:18.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:12:20.162] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:12:21.360] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:12:22.558] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:12:23.755] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 408485888
[16:12:23.835] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.259870 .. 52.503711
[16:12:23.911] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 62 (-1/-1) hits flags = 528 (plus default)
[16:12:23.921] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:12:23.921] <TB3>     INFO:     run 1 of 1
[16:12:23.921] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:12:24.270] <TB3>     INFO: Expecting 1896960 events.
[16:13:02.735] <TB3>     INFO: 1089632 events read in total (37750ms).
[16:13:31.843] <TB3>     INFO: 1896960 events read in total (66859ms).
[16:13:31.865] <TB3>     INFO: Test took 67945ms.
[16:13:31.912] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:13:32.002] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:13:33.067] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:13:34.129] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:13:35.195] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:13:36.263] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:13:37.329] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:13:38.397] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:13:39.461] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:13:40.525] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:13:41.590] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:13:42.649] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:13:43.721] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:13:44.785] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:13:45.846] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:13:46.910] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:13:47.974] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:13:49.039] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 413417472
[16:13:49.121] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.443429 .. 49.559052
[16:13:49.196] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 59 (-1/-1) hits flags = 528 (plus default)
[16:13:49.205] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:13:49.205] <TB3>     INFO:     run 1 of 1
[16:13:49.205] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:13:49.551] <TB3>     INFO: Expecting 1664000 events.
[16:14:29.214] <TB3>     INFO: 1083584 events read in total (38948ms).
[16:14:50.434] <TB3>     INFO: 1664000 events read in total (60168ms).
[16:14:50.450] <TB3>     INFO: Test took 61244ms.
[16:14:50.488] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:14:50.574] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:14:51.650] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:14:52.711] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:14:53.752] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:14:54.789] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:14:55.823] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:14:56.857] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:14:57.891] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:14:58.928] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:14:59.970] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:15:00.000] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:15:02.038] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:15:03.077] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:15:04.110] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:15:05.145] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:15:06.182] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:15:07.213] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 417370112
[16:15:07.293] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.636217 .. 48.173192
[16:15:07.368] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 58 (-1/-1) hits flags = 528 (plus default)
[16:15:07.378] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:15:07.378] <TB3>     INFO:     run 1 of 1
[16:15:07.378] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:15:07.720] <TB3>     INFO: Expecting 1530880 events.
[16:15:46.657] <TB3>     INFO: 1066264 events read in total (38222ms).
[16:16:02.863] <TB3>     INFO: 1530880 events read in total (54429ms).
[16:16:02.884] <TB3>     INFO: Test took 55507ms.
[16:16:02.926] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:16:03.006] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:16:04.030] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:16:05.052] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:16:06.078] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:16:07.101] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:16:08.131] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:16:09.154] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:16:10.184] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:16:11.208] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:16:12.232] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:16:13.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:16:14.275] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:16:15.301] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:16:16.321] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:16:17.343] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:16:18.365] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:16:19.390] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 423653376
[16:16:19.473] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[16:16:19.473] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:16:19.483] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:16:19.483] <TB3>     INFO:     run 1 of 1
[16:16:19.483] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:16:19.826] <TB3>     INFO: Expecting 1364480 events.
[16:16:59.704] <TB3>     INFO: 1077016 events read in total (39163ms).
[16:17:10.476] <TB3>     INFO: 1364480 events read in total (49935ms).
[16:17:10.496] <TB3>     INFO: Test took 51013ms.
[16:17:10.533] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:17:10.603] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:17:11.578] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:17:12.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:17:13.527] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:17:14.496] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:17:15.469] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:17:16.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:17:17.459] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:17:18.463] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:17:19.461] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:17:20.457] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:17:21.463] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:17:22.470] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:17:23.477] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:17:24.481] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:17:25.480] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:17:26.465] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 425099264
[16:17:26.495] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C0.dat
[16:17:26.496] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C1.dat
[16:17:26.496] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C2.dat
[16:17:26.496] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C3.dat
[16:17:26.496] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C4.dat
[16:17:26.496] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C5.dat
[16:17:26.496] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C6.dat
[16:17:26.496] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C7.dat
[16:17:26.496] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C8.dat
[16:17:26.496] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C9.dat
[16:17:26.496] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C10.dat
[16:17:26.497] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C11.dat
[16:17:26.497] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C12.dat
[16:17:26.497] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C13.dat
[16:17:26.497] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C14.dat
[16:17:26.497] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C15.dat
[16:17:26.497] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C0.dat
[16:17:26.504] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C1.dat
[16:17:26.511] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C2.dat
[16:17:26.518] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C3.dat
[16:17:26.525] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C4.dat
[16:17:26.532] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C5.dat
[16:17:26.539] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C6.dat
[16:17:26.545] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C7.dat
[16:17:26.552] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C8.dat
[16:17:26.559] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C9.dat
[16:17:26.566] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C10.dat
[16:17:26.573] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C11.dat
[16:17:26.579] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C12.dat
[16:17:26.586] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C13.dat
[16:17:26.593] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C14.dat
[16:17:26.600] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//trimParameters35_C15.dat
[16:17:26.607] <TB3>     INFO: PixTestTrim::trimTest() done
[16:17:26.607] <TB3>     INFO: vtrim:      97 103  94  86 100  86  98  99 105  98 115 104 101  94 109 102 
[16:17:26.607] <TB3>     INFO: vthrcomp:   85  95  86  97  83  94  92  96  99  95 103  92  96 103  99  96 
[16:17:26.607] <TB3>     INFO: vcal mean:  35.03  35.09  35.00  35.03  35.01  35.03  35.05  34.99  34.99  34.97  34.99  35.05  34.99  34.99  34.99  35.00 
[16:17:26.607] <TB3>     INFO: vcal RMS:    0.86   0.88   0.80   0.82   0.83   0.84   0.83   0.87   0.88   0.92   0.88   0.83   0.90   0.87   0.94   0.92 
[16:17:26.607] <TB3>     INFO: bits mean:   9.76   9.52   9.43   9.31   9.27   9.14   9.08   9.50   9.87   9.76   9.81   8.88   9.36   9.60   9.78   9.49 
[16:17:26.607] <TB3>     INFO: bits RMS:    2.51   2.61   2.70   2.78   2.80   2.79   2.63   2.66   2.59   2.49   2.58   2.66   2.77   2.64   2.73   2.58 
[16:17:26.620] <TB3>     INFO:    ----------------------------------------------------------------------
[16:17:26.620] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[16:17:26.620] <TB3>     INFO:    ----------------------------------------------------------------------
[16:17:26.622] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[16:17:26.622] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[16:17:26.633] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:17:26.633] <TB3>     INFO:     run 1 of 1
[16:17:26.633] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:17:26.976] <TB3>     INFO: Expecting 4160000 events.
[16:18:11.593] <TB3>     INFO: 1158595 events read in total (43902ms).
[16:18:55.475] <TB3>     INFO: 2305745 events read in total (87785ms).
[16:19:41.268] <TB3>     INFO: 3437870 events read in total (133578ms).
[16:20:10.768] <TB3>     INFO: 4160000 events read in total (163077ms).
[16:20:10.816] <TB3>     INFO: Test took 164183ms.
[16:20:10.929] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:20:11.155] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:20:13.068] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:20:14.994] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:20:16.885] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:20:18.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:20:20.705] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:20:22.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:20:24.498] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:20:26.397] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:20:28.295] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:20:30.200] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:20:32.077] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:20:33.966] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:20:35.852] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:20:37.707] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:20:39.588] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:20:41.488] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 425287680
[16:20:41.489] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[16:20:41.562] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[16:20:41.562] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 182 (-1/-1) hits flags = 528 (plus default)
[16:20:41.572] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:20:41.572] <TB3>     INFO:     run 1 of 1
[16:20:41.572] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:20:41.916] <TB3>     INFO: Expecting 3806400 events.
[16:21:28.234] <TB3>     INFO: 1161970 events read in total (45603ms).
[16:22:14.592] <TB3>     INFO: 2310235 events read in total (91961ms).
[16:23:00.401] <TB3>     INFO: 3444375 events read in total (137770ms).
[16:23:15.025] <TB3>     INFO: 3806400 events read in total (152394ms).
[16:23:15.070] <TB3>     INFO: Test took 153498ms.
[16:23:15.176] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:23:15.389] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:23:17.219] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:23:19.006] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:23:20.835] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:23:22.617] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:23:24.441] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:23:26.228] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:23:28.030] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:23:29.829] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:23:31.627] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:23:33.419] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:23:35.209] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:23:36.988] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:23:38.788] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:23:40.576] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:23:42.366] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:23:44.174] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 429174784
[16:23:44.175] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[16:23:44.250] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[16:23:44.250] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[16:23:44.260] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:23:44.260] <TB3>     INFO:     run 1 of 1
[16:23:44.260] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:23:44.606] <TB3>     INFO: Expecting 3536000 events.
[16:24:32.251] <TB3>     INFO: 1209930 events read in total (46930ms).
[16:25:18.026] <TB3>     INFO: 2399955 events read in total (92705ms).
[16:26:02.917] <TB3>     INFO: 3536000 events read in total (137596ms).
[16:26:02.990] <TB3>     INFO: Test took 138730ms.
[16:26:03.083] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:26:03.291] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:26:05.421] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:26:07.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:26:09.414] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:26:11.183] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:26:13.231] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:26:15.137] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:26:16.877] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:26:18.609] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:26:20.339] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:26:22.071] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:26:23.784] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:26:25.475] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:26:27.181] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:26:28.860] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:26:30.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:26:32.244] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 429174784
[16:26:32.245] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[16:26:32.318] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[16:26:32.318] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[16:26:32.328] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:26:32.328] <TB3>     INFO:     run 1 of 1
[16:26:32.328] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:26:32.671] <TB3>     INFO: Expecting 3515200 events.
[16:27:20.852] <TB3>     INFO: 1212855 events read in total (47466ms).
[16:28:07.754] <TB3>     INFO: 2406740 events read in total (94368ms).
[16:28:51.751] <TB3>     INFO: 3515200 events read in total (138365ms).
[16:28:51.790] <TB3>     INFO: Test took 139462ms.
[16:28:51.877] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:28:52.052] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:28:53.778] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:28:55.460] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:28:57.185] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:28:58.853] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:29:00.600] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:29:02.284] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:29:03.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:29:05.665] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:29:07.345] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:29:09.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:29:10.689] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:29:12.382] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:29:14.062] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:29:15.731] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:29:17.418] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:29:19.112] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 429174784
[16:29:19.114] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[16:29:19.189] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[16:29:19.189] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[16:29:19.200] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:29:19.200] <TB3>     INFO:     run 1 of 1
[16:29:19.200] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:29:19.556] <TB3>     INFO: Expecting 3515200 events.
[16:30:07.257] <TB3>     INFO: 1212805 events read in total (46986ms).
[16:30:53.942] <TB3>     INFO: 2406670 events read in total (93671ms).
[16:31:37.452] <TB3>     INFO: 3515200 events read in total (137181ms).
[16:31:37.491] <TB3>     INFO: Test took 138291ms.
[16:31:37.578] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:31:37.762] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:31:39.490] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:31:41.174] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:31:42.902] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:31:44.575] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:31:46.321] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:31:48.002] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:31:49.701] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:31:51.397] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:31:53.098] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:31:54.789] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:31:56.484] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:31:58.192] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:31:59.889] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:32:01.560] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:32:03.251] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:32:04.952] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 429174784
[16:32:04.953] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.84958, thr difference RMS: 1.62703
[16:32:04.953] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.76505, thr difference RMS: 1.70381
[16:32:04.953] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.5333, thr difference RMS: 1.60404
[16:32:04.954] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.83209, thr difference RMS: 1.54291
[16:32:04.954] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.62625, thr difference RMS: 1.27385
[16:32:04.954] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.83769, thr difference RMS: 1.717
[16:32:04.954] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.04588, thr difference RMS: 1.59397
[16:32:04.954] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.291, thr difference RMS: 1.55241
[16:32:04.955] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.2708, thr difference RMS: 1.25364
[16:32:04.955] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.9124, thr difference RMS: 1.62315
[16:32:04.955] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.0083, thr difference RMS: 1.27501
[16:32:04.955] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.54312, thr difference RMS: 1.63982
[16:32:04.955] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.077, thr difference RMS: 1.47578
[16:32:04.956] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 11.6039, thr difference RMS: 1.2765
[16:32:04.956] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.0223, thr difference RMS: 1.34588
[16:32:04.956] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.9726, thr difference RMS: 1.32502
[16:32:04.956] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.87616, thr difference RMS: 1.614
[16:32:04.956] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.87691, thr difference RMS: 1.75774
[16:32:04.957] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.52853, thr difference RMS: 1.5831
[16:32:04.957] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.93087, thr difference RMS: 1.55316
[16:32:04.957] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.63525, thr difference RMS: 1.26236
[16:32:04.957] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.85737, thr difference RMS: 1.73996
[16:32:04.957] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.20588, thr difference RMS: 1.60658
[16:32:04.958] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.2093, thr difference RMS: 1.55314
[16:32:04.958] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.1332, thr difference RMS: 1.2762
[16:32:04.958] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.99093, thr difference RMS: 1.63616
[16:32:04.958] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.1094, thr difference RMS: 1.27412
[16:32:04.958] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.5507, thr difference RMS: 1.63521
[16:32:04.959] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.055, thr difference RMS: 1.47471
[16:32:04.959] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 11.6993, thr difference RMS: 1.2698
[16:32:04.959] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.0973, thr difference RMS: 1.30929
[16:32:04.959] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 11.0997, thr difference RMS: 1.34778
[16:32:04.959] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.0365, thr difference RMS: 1.58134
[16:32:04.960] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.0074, thr difference RMS: 1.79422
[16:32:04.960] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.54431, thr difference RMS: 1.54269
[16:32:04.960] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.0359, thr difference RMS: 1.57097
[16:32:04.960] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.67093, thr difference RMS: 1.25956
[16:32:04.960] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.96052, thr difference RMS: 1.73641
[16:32:04.961] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.33128, thr difference RMS: 1.61074
[16:32:04.961] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.1346, thr difference RMS: 1.53777
[16:32:04.961] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.1487, thr difference RMS: 1.2643
[16:32:04.961] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.1954, thr difference RMS: 1.63864
[16:32:04.961] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.1577, thr difference RMS: 1.25217
[16:32:04.962] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.6957, thr difference RMS: 1.62478
[16:32:04.962] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.0432, thr difference RMS: 1.46661
[16:32:04.962] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 11.859, thr difference RMS: 1.25541
[16:32:04.962] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.1376, thr difference RMS: 1.29938
[16:32:04.962] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 11.341, thr difference RMS: 1.37333
[16:32:04.963] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.12748, thr difference RMS: 1.58669
[16:32:04.963] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.97868, thr difference RMS: 1.72777
[16:32:04.963] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.5573, thr difference RMS: 1.5719
[16:32:04.963] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.1199, thr difference RMS: 1.55915
[16:32:04.963] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.66044, thr difference RMS: 1.27093
[16:32:04.964] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.0295, thr difference RMS: 1.75567
[16:32:04.964] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.52155, thr difference RMS: 1.6172
[16:32:04.964] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.1063, thr difference RMS: 1.5323
[16:32:04.964] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.2216, thr difference RMS: 1.2456
[16:32:04.965] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 10.3631, thr difference RMS: 1.6399
[16:32:04.965] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.3434, thr difference RMS: 1.26488
[16:32:04.965] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.77945, thr difference RMS: 1.63936
[16:32:04.965] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.0288, thr difference RMS: 1.44842
[16:32:04.965] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 11.9241, thr difference RMS: 1.26097
[16:32:04.966] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.1272, thr difference RMS: 1.31677
[16:32:04.966] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 11.4157, thr difference RMS: 1.36201
[16:32:05.069] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[16:32:05.072] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2038 seconds
[16:32:05.072] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[16:32:05.780] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[16:32:05.780] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[16:32:05.783] <TB3>     INFO: ######################################################################
[16:32:05.783] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[16:32:05.783] <TB3>     INFO: ######################################################################
[16:32:05.783] <TB3>     INFO:    ----------------------------------------------------------------------
[16:32:05.783] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[16:32:05.783] <TB3>     INFO:    ----------------------------------------------------------------------
[16:32:05.783] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:32:05.793] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[16:32:05.793] <TB3>     INFO:     run 1 of 1
[16:32:05.793] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:32:06.135] <TB3>     INFO: Expecting 59072000 events.
[16:32:34.915] <TB3>     INFO: 1073600 events read in total (28065ms).
[16:33:02.868] <TB3>     INFO: 2143000 events read in total (56018ms).
[16:33:30.987] <TB3>     INFO: 3215000 events read in total (84137ms).
[16:33:58.971] <TB3>     INFO: 4284600 events read in total (112121ms).
[16:34:27.098] <TB3>     INFO: 5353400 events read in total (140248ms).
[16:34:55.156] <TB3>     INFO: 6426800 events read in total (168306ms).
[16:35:23.180] <TB3>     INFO: 7496000 events read in total (196330ms).
[16:35:51.267] <TB3>     INFO: 8567600 events read in total (224417ms).
[16:36:19.218] <TB3>     INFO: 9637000 events read in total (252368ms).
[16:36:47.256] <TB3>     INFO: 10705600 events read in total (280406ms).
[16:37:15.161] <TB3>     INFO: 11778000 events read in total (308311ms).
[16:37:43.217] <TB3>     INFO: 12847600 events read in total (336367ms).
[16:38:11.218] <TB3>     INFO: 13916800 events read in total (364368ms).
[16:38:39.265] <TB3>     INFO: 14989400 events read in total (392415ms).
[16:39:07.221] <TB3>     INFO: 16058000 events read in total (420371ms).
[16:39:35.256] <TB3>     INFO: 17128600 events read in total (448406ms).
[16:40:03.247] <TB3>     INFO: 18200000 events read in total (476397ms).
[16:40:31.300] <TB3>     INFO: 19268800 events read in total (504450ms).
[16:40:59.297] <TB3>     INFO: 20341600 events read in total (532447ms).
[16:41:27.269] <TB3>     INFO: 21410800 events read in total (560419ms).
[16:41:55.218] <TB3>     INFO: 22480800 events read in total (588368ms).
[16:42:23.258] <TB3>     INFO: 23552800 events read in total (616408ms).
[16:42:51.309] <TB3>     INFO: 24621200 events read in total (644459ms).
[16:43:19.300] <TB3>     INFO: 25692200 events read in total (672450ms).
[16:43:47.352] <TB3>     INFO: 26762800 events read in total (700502ms).
[16:44:15.379] <TB3>     INFO: 27832200 events read in total (728529ms).
[16:44:43.386] <TB3>     INFO: 28905200 events read in total (756536ms).
[16:45:11.325] <TB3>     INFO: 29973600 events read in total (784475ms).
[16:45:39.296] <TB3>     INFO: 31044400 events read in total (812446ms).
[16:46:07.295] <TB3>     INFO: 32116000 events read in total (840445ms).
[16:46:35.313] <TB3>     INFO: 33185000 events read in total (868463ms).
[16:47:03.483] <TB3>     INFO: 34257600 events read in total (896633ms).
[16:47:31.504] <TB3>     INFO: 35326600 events read in total (924654ms).
[16:47:59.418] <TB3>     INFO: 36396000 events read in total (952568ms).
[16:48:27.421] <TB3>     INFO: 37468400 events read in total (980571ms).
[16:48:55.433] <TB3>     INFO: 38537200 events read in total (1008583ms).
[16:49:23.412] <TB3>     INFO: 39608200 events read in total (1036562ms).
[16:49:51.430] <TB3>     INFO: 40678200 events read in total (1064580ms).
[16:50:19.373] <TB3>     INFO: 41747000 events read in total (1092523ms).
[16:50:47.423] <TB3>     INFO: 42820200 events read in total (1120573ms).
[16:51:15.430] <TB3>     INFO: 43889000 events read in total (1148580ms).
[16:51:43.560] <TB3>     INFO: 44957200 events read in total (1176710ms).
[16:52:11.599] <TB3>     INFO: 46028400 events read in total (1204749ms).
[16:52:39.654] <TB3>     INFO: 47097200 events read in total (1232804ms).
[16:53:07.751] <TB3>     INFO: 48166000 events read in total (1260901ms).
[16:53:35.773] <TB3>     INFO: 49238000 events read in total (1288923ms).
[16:54:03.687] <TB3>     INFO: 50306400 events read in total (1316837ms).
[16:54:31.817] <TB3>     INFO: 51374200 events read in total (1344967ms).
[16:54:58.790] <TB3>     INFO: 52444000 events read in total (1371940ms).
[16:55:25.441] <TB3>     INFO: 53514600 events read in total (1398591ms).
[16:55:53.748] <TB3>     INFO: 54582600 events read in total (1426898ms).
[16:56:21.984] <TB3>     INFO: 55650600 events read in total (1455134ms).
[16:56:50.287] <TB3>     INFO: 56722000 events read in total (1483437ms).
[16:57:18.570] <TB3>     INFO: 57790000 events read in total (1511720ms).
[16:57:46.813] <TB3>     INFO: 58858800 events read in total (1539963ms).
[16:57:52.674] <TB3>     INFO: 59072000 events read in total (1545824ms).
[16:57:52.693] <TB3>     INFO: Test took 1546900ms.
[16:57:52.750] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:57:52.882] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:57:52.882] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:57:54.094] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:57:54.094] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:57:55.283] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:57:55.283] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:57:56.458] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:57:56.458] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:57:57.635] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:57:57.635] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:57:58.818] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:57:58.818] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:58:00.013] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:58:00.013] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:58:01.223] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:58:01.223] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:58:02.377] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:58:02.377] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:58:03.539] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:58:03.539] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:58:04.714] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:58:04.714] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:58:05.863] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:58:05.863] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:58:07.034] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:58:07.035] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:58:08.202] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:58:08.202] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:58:09.363] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:58:09.363] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:58:10.540] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:58:10.540] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[16:58:11.713] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 531120128
[16:58:11.744] <TB3>     INFO: PixTestScurves::scurves() done 
[16:58:11.744] <TB3>     INFO: Vcal mean:  35.09  35.16  35.11  35.13  35.09  35.10  35.16  35.20  35.09  35.07  35.16  35.17  35.17  35.14  35.08  35.12 
[16:58:11.744] <TB3>     INFO: Vcal RMS:    0.73   0.74   0.68   0.67   0.70   0.71   0.72   0.72   0.75   0.79   0.75   0.71   0.76   0.76   0.83   0.78 
[16:58:11.744] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:58:11.820] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:58:11.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:58:11.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:58:11.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:58:11.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:58:11.820] <TB3>     INFO: ######################################################################
[16:58:11.820] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:58:11.820] <TB3>     INFO: ######################################################################
[16:58:11.823] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:58:12.166] <TB3>     INFO: Expecting 41600 events.
[16:58:16.211] <TB3>     INFO: 41600 events read in total (3327ms).
[16:58:16.212] <TB3>     INFO: Test took 4389ms.
[16:58:16.219] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:58:16.220] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[16:58:16.220] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:58:16.229] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[16:58:16.229] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:58:16.229] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:58:16.229] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:58:16.566] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:58:16.910] <TB3>     INFO: Expecting 41600 events.
[16:58:21.081] <TB3>     INFO: 41600 events read in total (3455ms).
[16:58:21.082] <TB3>     INFO: Test took 4516ms.
[16:58:21.089] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:58:21.090] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[16:58:21.090] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:58:21.094] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.237
[16:58:21.094] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[16:58:21.094] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 198.609
[16:58:21.094] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 198
[16:58:21.094] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.468
[16:58:21.094] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 187
[16:58:21.095] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.997
[16:58:21.095] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[16:58:21.095] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.041
[16:58:21.095] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 183
[16:58:21.095] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.47
[16:58:21.095] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[16:58:21.095] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.596
[16:58:21.095] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 176
[16:58:21.095] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.999
[16:58:21.095] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[16:58:21.095] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.184
[16:58:21.095] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[16:58:21.096] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.681
[16:58:21.096] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 191
[16:58:21.096] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.127
[16:58:21.096] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 177
[16:58:21.096] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.369
[16:58:21.096] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 160
[16:58:21.096] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.623
[16:58:21.096] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 185
[16:58:21.096] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.17
[16:58:21.096] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[16:58:21.096] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.193
[16:58:21.096] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 175
[16:58:21.096] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.657
[16:58:21.096] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 168
[16:58:21.097] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:58:21.097] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:58:21.097] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:58:21.181] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:58:21.527] <TB3>     INFO: Expecting 41600 events.
[16:58:25.632] <TB3>     INFO: 41600 events read in total (3390ms).
[16:58:25.632] <TB3>     INFO: Test took 4451ms.
[16:58:25.640] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:58:25.640] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[16:58:25.640] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:58:25.644] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:58:25.645] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 47minph_roc = 11
[16:58:25.645] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.2425
[16:58:25.645] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 70
[16:58:25.645] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 98.6553
[16:58:25.645] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,62] phvalue 99
[16:58:25.645] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.9737
[16:58:25.646] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 89
[16:58:25.646] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.7402
[16:58:25.646] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,6] phvalue 77
[16:58:25.646] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.1098
[16:58:25.646] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 74
[16:58:25.646] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.1414
[16:58:25.646] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 67
[16:58:25.646] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.5447
[16:58:25.646] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 73
[16:58:25.646] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.9812
[16:58:25.646] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,25] phvalue 68
[16:58:25.646] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.2491
[16:58:25.646] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,26] phvalue 83
[16:58:25.647] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.1414
[16:58:25.647] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 82
[16:58:25.647] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.2809
[16:58:25.647] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,48] phvalue 69
[16:58:25.647] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 50.9317
[16:58:25.647] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 51
[16:58:25.647] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.2884
[16:58:25.647] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 76
[16:58:25.647] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.9999
[16:58:25.647] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 78
[16:58:25.647] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.1618
[16:58:25.647] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 67
[16:58:25.648] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.1037
[16:58:25.648] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 58
[16:58:25.649] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 0 0
[16:58:26.052] <TB3>     INFO: Expecting 2560 events.
[16:58:27.011] <TB3>     INFO: 2560 events read in total (244ms).
[16:58:27.012] <TB3>     INFO: Test took 1363ms.
[16:58:27.012] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:58:27.013] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 62, 1 1
[16:58:27.519] <TB3>     INFO: Expecting 2560 events.
[16:58:28.475] <TB3>     INFO: 2560 events read in total (241ms).
[16:58:28.476] <TB3>     INFO: Test took 1463ms.
[16:58:28.476] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:58:28.476] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 2 2
[16:58:28.983] <TB3>     INFO: Expecting 2560 events.
[16:58:29.943] <TB3>     INFO: 2560 events read in total (245ms).
[16:58:29.944] <TB3>     INFO: Test took 1468ms.
[16:58:29.944] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:58:29.945] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 6, 3 3
[16:58:30.451] <TB3>     INFO: Expecting 2560 events.
[16:58:31.411] <TB3>     INFO: 2560 events read in total (245ms).
[16:58:31.411] <TB3>     INFO: Test took 1466ms.
[16:58:31.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:58:31.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 4 4
[16:58:31.919] <TB3>     INFO: Expecting 2560 events.
[16:58:32.877] <TB3>     INFO: 2560 events read in total (243ms).
[16:58:32.877] <TB3>     INFO: Test took 1465ms.
[16:58:32.877] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:58:32.878] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 5 5
[16:58:33.385] <TB3>     INFO: Expecting 2560 events.
[16:58:34.343] <TB3>     INFO: 2560 events read in total (243ms).
[16:58:34.344] <TB3>     INFO: Test took 1466ms.
[16:58:34.344] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:58:34.344] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[16:58:34.851] <TB3>     INFO: Expecting 2560 events.
[16:58:35.809] <TB3>     INFO: 2560 events read in total (243ms).
[16:58:35.810] <TB3>     INFO: Test took 1466ms.
[16:58:35.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:58:35.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 25, 7 7
[16:58:36.317] <TB3>     INFO: Expecting 2560 events.
[16:58:37.274] <TB3>     INFO: 2560 events read in total (242ms).
[16:58:37.274] <TB3>     INFO: Test took 1464ms.
[16:58:37.275] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:58:37.275] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 26, 8 8
[16:58:37.782] <TB3>     INFO: Expecting 2560 events.
[16:58:38.740] <TB3>     INFO: 2560 events read in total (243ms).
[16:58:38.740] <TB3>     INFO: Test took 1465ms.
[16:58:38.740] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:58:38.740] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 9 9
[16:58:39.248] <TB3>     INFO: Expecting 2560 events.
[16:58:40.206] <TB3>     INFO: 2560 events read in total (243ms).
[16:58:40.207] <TB3>     INFO: Test took 1467ms.
[16:58:40.207] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:58:40.207] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 48, 10 10
[16:58:40.714] <TB3>     INFO: Expecting 2560 events.
[16:58:41.671] <TB3>     INFO: 2560 events read in total (242ms).
[16:58:41.671] <TB3>     INFO: Test took 1464ms.
[16:58:41.672] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:58:41.672] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 11 11
[16:58:42.179] <TB3>     INFO: Expecting 2560 events.
[16:58:43.139] <TB3>     INFO: 2560 events read in total (245ms).
[16:58:43.140] <TB3>     INFO: Test took 1468ms.
[16:58:43.140] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:58:43.140] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 12 12
[16:58:43.647] <TB3>     INFO: Expecting 2560 events.
[16:58:44.607] <TB3>     INFO: 2560 events read in total (245ms).
[16:58:44.607] <TB3>     INFO: Test took 1467ms.
[16:58:44.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:58:44.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 13 13
[16:58:45.115] <TB3>     INFO: Expecting 2560 events.
[16:58:46.074] <TB3>     INFO: 2560 events read in total (245ms).
[16:58:46.074] <TB3>     INFO: Test took 1467ms.
[16:58:46.075] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:58:46.075] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 14 14
[16:58:46.581] <TB3>     INFO: Expecting 2560 events.
[16:58:47.539] <TB3>     INFO: 2560 events read in total (243ms).
[16:58:47.540] <TB3>     INFO: Test took 1465ms.
[16:58:47.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:58:47.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 15 15
[16:58:48.047] <TB3>     INFO: Expecting 2560 events.
[16:58:49.004] <TB3>     INFO: 2560 events read in total (242ms).
[16:58:49.004] <TB3>     INFO: Test took 1464ms.
[16:58:49.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:58:49.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC0
[16:58:49.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[16:58:49.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[16:58:49.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[16:58:49.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[16:58:49.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[16:58:49.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[16:58:49.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[16:58:49.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[16:58:49.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[16:58:49.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC10
[16:58:49.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[16:58:49.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[16:58:49.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[16:58:49.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC14
[16:58:49.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[16:58:49.007] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:58:49.514] <TB3>     INFO: Expecting 655360 events.
[16:59:01.270] <TB3>     INFO: 655360 events read in total (11041ms).
[16:59:01.282] <TB3>     INFO: Expecting 655360 events.
[16:59:12.940] <TB3>     INFO: 655360 events read in total (11103ms).
[16:59:12.955] <TB3>     INFO: Expecting 655360 events.
[16:59:24.611] <TB3>     INFO: 655360 events read in total (11099ms).
[16:59:24.632] <TB3>     INFO: Expecting 655360 events.
[16:59:36.261] <TB3>     INFO: 655360 events read in total (11076ms).
[16:59:36.285] <TB3>     INFO: Expecting 655360 events.
[16:59:47.876] <TB3>     INFO: 655360 events read in total (11043ms).
[16:59:47.906] <TB3>     INFO: Expecting 655360 events.
[16:59:59.519] <TB3>     INFO: 655360 events read in total (11069ms).
[16:59:59.552] <TB3>     INFO: Expecting 655360 events.
[17:00:11.171] <TB3>     INFO: 655360 events read in total (11078ms).
[17:00:11.208] <TB3>     INFO: Expecting 655360 events.
[17:00:22.795] <TB3>     INFO: 655360 events read in total (11055ms).
[17:00:22.842] <TB3>     INFO: Expecting 655360 events.
[17:00:34.468] <TB3>     INFO: 655360 events read in total (11099ms).
[17:00:34.514] <TB3>     INFO: Expecting 655360 events.
[17:00:46.138] <TB3>     INFO: 655360 events read in total (11096ms).
[17:00:46.188] <TB3>     INFO: Expecting 655360 events.
[17:00:57.802] <TB3>     INFO: 655360 events read in total (11088ms).
[17:00:57.855] <TB3>     INFO: Expecting 655360 events.
[17:01:09.551] <TB3>     INFO: 655360 events read in total (11169ms).
[17:01:09.608] <TB3>     INFO: Expecting 655360 events.
[17:01:21.234] <TB3>     INFO: 655360 events read in total (11099ms).
[17:01:21.296] <TB3>     INFO: Expecting 655360 events.
[17:01:32.944] <TB3>     INFO: 655360 events read in total (11121ms).
[17:01:33.009] <TB3>     INFO: Expecting 655360 events.
[17:01:44.641] <TB3>     INFO: 655360 events read in total (11105ms).
[17:01:44.710] <TB3>     INFO: Expecting 655360 events.
[17:01:56.472] <TB3>     INFO: 655360 events read in total (11236ms).
[17:01:56.560] <TB3>     INFO: Test took 187553ms.
[17:01:56.654] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:01:56.963] <TB3>     INFO: Expecting 655360 events.
[17:02:08.813] <TB3>     INFO: 655360 events read in total (11135ms).
[17:02:08.826] <TB3>     INFO: Expecting 655360 events.
[17:02:20.471] <TB3>     INFO: 655360 events read in total (11084ms).
[17:02:20.486] <TB3>     INFO: Expecting 655360 events.
[17:02:32.112] <TB3>     INFO: 655360 events read in total (11067ms).
[17:02:32.133] <TB3>     INFO: Expecting 655360 events.
[17:02:43.823] <TB3>     INFO: 655360 events read in total (11135ms).
[17:02:43.849] <TB3>     INFO: Expecting 655360 events.
[17:02:55.534] <TB3>     INFO: 655360 events read in total (11134ms).
[17:02:55.562] <TB3>     INFO: Expecting 655360 events.
[17:03:07.175] <TB3>     INFO: 655360 events read in total (11072ms).
[17:03:07.207] <TB3>     INFO: Expecting 655360 events.
[17:03:18.780] <TB3>     INFO: 655360 events read in total (11029ms).
[17:03:18.817] <TB3>     INFO: Expecting 655360 events.
[17:03:30.363] <TB3>     INFO: 655360 events read in total (11009ms).
[17:03:30.404] <TB3>     INFO: Expecting 655360 events.
[17:03:42.103] <TB3>     INFO: 655360 events read in total (11173ms).
[17:03:42.149] <TB3>     INFO: Expecting 655360 events.
[17:03:53.863] <TB3>     INFO: 655360 events read in total (11188ms).
[17:03:53.912] <TB3>     INFO: Expecting 655360 events.
[17:04:05.535] <TB3>     INFO: 655360 events read in total (11097ms).
[17:04:05.589] <TB3>     INFO: Expecting 655360 events.
[17:04:17.270] <TB3>     INFO: 655360 events read in total (11154ms).
[17:04:17.326] <TB3>     INFO: Expecting 655360 events.
[17:04:29.051] <TB3>     INFO: 655360 events read in total (11198ms).
[17:04:29.121] <TB3>     INFO: Expecting 655360 events.
[17:04:40.804] <TB3>     INFO: 655360 events read in total (11156ms).
[17:04:40.870] <TB3>     INFO: Expecting 655360 events.
[17:04:52.575] <TB3>     INFO: 655360 events read in total (11178ms).
[17:04:52.644] <TB3>     INFO: Expecting 655360 events.
[17:05:04.263] <TB3>     INFO: 655360 events read in total (11092ms).
[17:05:04.347] <TB3>     INFO: Test took 187693ms.
[17:05:04.520] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:05:04.521] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:05:04.521] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:05:04.521] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:05:04.521] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:05:04.522] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:05:04.522] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:05:04.522] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:05:04.522] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:05:04.523] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:05:04.523] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:05:04.523] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:05:04.523] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:05:04.523] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:05:04.523] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:05:04.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:05:04.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:05:04.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:05:04.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:05:04.525] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:05:04.525] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:05:04.525] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:05:04.525] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:05:04.525] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:05:04.525] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:05:04.526] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:05:04.526] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:05:04.526] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:05:04.526] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:05:04.527] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:05:04.527] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:05:04.527] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:05:04.527] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:05:04.534] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:05:04.541] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:05:04.548] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:05:04.555] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:05:04.562] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:05:04.568] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:05:04.575] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:05:04.582] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:05:04.589] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:05:04.595] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:05:04.602] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:05:04.609] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:05:04.616] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:05:04.622] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:05:04.629] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:05:04.636] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:05:04.642] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:05:04.650] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:05:04.677] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C0.dat
[17:05:04.677] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C1.dat
[17:05:04.678] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C2.dat
[17:05:04.678] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C3.dat
[17:05:04.678] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C4.dat
[17:05:04.678] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C5.dat
[17:05:04.678] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C6.dat
[17:05:04.678] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C7.dat
[17:05:04.678] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C8.dat
[17:05:04.678] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C9.dat
[17:05:04.678] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C10.dat
[17:05:04.679] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C11.dat
[17:05:04.679] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C12.dat
[17:05:04.679] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C13.dat
[17:05:04.679] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C14.dat
[17:05:04.679] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//dacParameters35_C15.dat
[17:05:05.025] <TB3>     INFO: Expecting 41600 events.
[17:05:08.816] <TB3>     INFO: 41600 events read in total (3076ms).
[17:05:08.816] <TB3>     INFO: Test took 4135ms.
[17:05:09.464] <TB3>     INFO: Expecting 41600 events.
[17:05:13.253] <TB3>     INFO: 41600 events read in total (3074ms).
[17:05:13.253] <TB3>     INFO: Test took 4131ms.
[17:05:13.898] <TB3>     INFO: Expecting 41600 events.
[17:05:17.686] <TB3>     INFO: 41600 events read in total (3073ms).
[17:05:17.687] <TB3>     INFO: Test took 4130ms.
[17:05:17.993] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:18.124] <TB3>     INFO: Expecting 2560 events.
[17:05:19.081] <TB3>     INFO: 2560 events read in total (242ms).
[17:05:19.082] <TB3>     INFO: Test took 1089ms.
[17:05:19.083] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:19.590] <TB3>     INFO: Expecting 2560 events.
[17:05:20.546] <TB3>     INFO: 2560 events read in total (242ms).
[17:05:20.546] <TB3>     INFO: Test took 1463ms.
[17:05:20.548] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:21.055] <TB3>     INFO: Expecting 2560 events.
[17:05:22.011] <TB3>     INFO: 2560 events read in total (241ms).
[17:05:22.012] <TB3>     INFO: Test took 1464ms.
[17:05:22.014] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:22.520] <TB3>     INFO: Expecting 2560 events.
[17:05:23.476] <TB3>     INFO: 2560 events read in total (242ms).
[17:05:23.476] <TB3>     INFO: Test took 1462ms.
[17:05:23.478] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:23.984] <TB3>     INFO: Expecting 2560 events.
[17:05:24.941] <TB3>     INFO: 2560 events read in total (242ms).
[17:05:24.941] <TB3>     INFO: Test took 1463ms.
[17:05:24.943] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:25.450] <TB3>     INFO: Expecting 2560 events.
[17:05:26.407] <TB3>     INFO: 2560 events read in total (242ms).
[17:05:26.407] <TB3>     INFO: Test took 1464ms.
[17:05:26.409] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:26.915] <TB3>     INFO: Expecting 2560 events.
[17:05:27.871] <TB3>     INFO: 2560 events read in total (241ms).
[17:05:27.872] <TB3>     INFO: Test took 1463ms.
[17:05:27.874] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:28.380] <TB3>     INFO: Expecting 2560 events.
[17:05:29.336] <TB3>     INFO: 2560 events read in total (241ms).
[17:05:29.337] <TB3>     INFO: Test took 1463ms.
[17:05:29.339] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:29.845] <TB3>     INFO: Expecting 2560 events.
[17:05:30.802] <TB3>     INFO: 2560 events read in total (242ms).
[17:05:30.802] <TB3>     INFO: Test took 1464ms.
[17:05:30.806] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:31.310] <TB3>     INFO: Expecting 2560 events.
[17:05:32.267] <TB3>     INFO: 2560 events read in total (242ms).
[17:05:32.268] <TB3>     INFO: Test took 1462ms.
[17:05:32.271] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:32.776] <TB3>     INFO: Expecting 2560 events.
[17:05:33.737] <TB3>     INFO: 2560 events read in total (245ms).
[17:05:33.738] <TB3>     INFO: Test took 1467ms.
[17:05:33.740] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:34.246] <TB3>     INFO: Expecting 2560 events.
[17:05:35.202] <TB3>     INFO: 2560 events read in total (241ms).
[17:05:35.203] <TB3>     INFO: Test took 1463ms.
[17:05:35.206] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:35.711] <TB3>     INFO: Expecting 2560 events.
[17:05:36.668] <TB3>     INFO: 2560 events read in total (242ms).
[17:05:36.669] <TB3>     INFO: Test took 1463ms.
[17:05:36.671] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:37.176] <TB3>     INFO: Expecting 2560 events.
[17:05:38.134] <TB3>     INFO: 2560 events read in total (242ms).
[17:05:38.134] <TB3>     INFO: Test took 1463ms.
[17:05:38.137] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:38.643] <TB3>     INFO: Expecting 2560 events.
[17:05:39.600] <TB3>     INFO: 2560 events read in total (243ms).
[17:05:39.600] <TB3>     INFO: Test took 1463ms.
[17:05:39.603] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:40.108] <TB3>     INFO: Expecting 2560 events.
[17:05:41.065] <TB3>     INFO: 2560 events read in total (242ms).
[17:05:41.065] <TB3>     INFO: Test took 1462ms.
[17:05:41.068] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:41.574] <TB3>     INFO: Expecting 2560 events.
[17:05:42.531] <TB3>     INFO: 2560 events read in total (242ms).
[17:05:42.532] <TB3>     INFO: Test took 1464ms.
[17:05:42.535] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:43.040] <TB3>     INFO: Expecting 2560 events.
[17:05:43.997] <TB3>     INFO: 2560 events read in total (243ms).
[17:05:43.998] <TB3>     INFO: Test took 1464ms.
[17:05:43.001] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:44.506] <TB3>     INFO: Expecting 2560 events.
[17:05:45.465] <TB3>     INFO: 2560 events read in total (244ms).
[17:05:45.465] <TB3>     INFO: Test took 1464ms.
[17:05:45.467] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:45.973] <TB3>     INFO: Expecting 2560 events.
[17:05:46.930] <TB3>     INFO: 2560 events read in total (242ms).
[17:05:46.930] <TB3>     INFO: Test took 1463ms.
[17:05:46.932] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:47.438] <TB3>     INFO: Expecting 2560 events.
[17:05:48.395] <TB3>     INFO: 2560 events read in total (241ms).
[17:05:48.396] <TB3>     INFO: Test took 1464ms.
[17:05:48.398] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:48.904] <TB3>     INFO: Expecting 2560 events.
[17:05:49.861] <TB3>     INFO: 2560 events read in total (242ms).
[17:05:49.861] <TB3>     INFO: Test took 1463ms.
[17:05:49.863] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:50.370] <TB3>     INFO: Expecting 2560 events.
[17:05:51.326] <TB3>     INFO: 2560 events read in total (242ms).
[17:05:51.327] <TB3>     INFO: Test took 1464ms.
[17:05:51.328] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:51.835] <TB3>     INFO: Expecting 2560 events.
[17:05:52.792] <TB3>     INFO: 2560 events read in total (242ms).
[17:05:52.792] <TB3>     INFO: Test took 1464ms.
[17:05:52.794] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:53.301] <TB3>     INFO: Expecting 2560 events.
[17:05:54.257] <TB3>     INFO: 2560 events read in total (241ms).
[17:05:54.257] <TB3>     INFO: Test took 1463ms.
[17:05:54.259] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:54.766] <TB3>     INFO: Expecting 2560 events.
[17:05:55.722] <TB3>     INFO: 2560 events read in total (242ms).
[17:05:55.723] <TB3>     INFO: Test took 1464ms.
[17:05:55.724] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:56.231] <TB3>     INFO: Expecting 2560 events.
[17:05:57.188] <TB3>     INFO: 2560 events read in total (243ms).
[17:05:57.188] <TB3>     INFO: Test took 1464ms.
[17:05:57.190] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:57.696] <TB3>     INFO: Expecting 2560 events.
[17:05:58.653] <TB3>     INFO: 2560 events read in total (242ms).
[17:05:58.653] <TB3>     INFO: Test took 1463ms.
[17:05:58.656] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:05:59.161] <TB3>     INFO: Expecting 2560 events.
[17:06:00.117] <TB3>     INFO: 2560 events read in total (241ms).
[17:06:00.117] <TB3>     INFO: Test took 1461ms.
[17:06:00.119] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:06:00.626] <TB3>     INFO: Expecting 2560 events.
[17:06:01.582] <TB3>     INFO: 2560 events read in total (242ms).
[17:06:01.582] <TB3>     INFO: Test took 1463ms.
[17:06:01.584] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:06:02.091] <TB3>     INFO: Expecting 2560 events.
[17:06:03.048] <TB3>     INFO: 2560 events read in total (242ms).
[17:06:03.048] <TB3>     INFO: Test took 1464ms.
[17:06:03.050] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:06:03.556] <TB3>     INFO: Expecting 2560 events.
[17:06:04.513] <TB3>     INFO: 2560 events read in total (242ms).
[17:06:04.513] <TB3>     INFO: Test took 1463ms.
[17:06:05.512] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[17:06:05.512] <TB3>     INFO: PH scale (per ROC):    69  75  70  66  81  69  69  69  70  78  75  76  72  69  73  66
[17:06:05.512] <TB3>     INFO: PH offset (per ROC):  178 158 165 176 173 184 178 182 172 171 179 195 176 175 182 192
[17:06:05.686] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[17:06:05.689] <TB3>     INFO: ######################################################################
[17:06:05.689] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:06:05.689] <TB3>     INFO: ######################################################################
[17:06:05.689] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[17:06:05.701] <TB3>     INFO: scanning low vcal = 10
[17:06:06.042] <TB3>     INFO: Expecting 41600 events.
[17:06:09.773] <TB3>     INFO: 41600 events read in total (3016ms).
[17:06:09.773] <TB3>     INFO: Test took 4072ms.
[17:06:09.775] <TB3>     INFO: scanning low vcal = 20
[17:06:10.281] <TB3>     INFO: Expecting 41600 events.
[17:06:14.013] <TB3>     INFO: 41600 events read in total (3017ms).
[17:06:14.013] <TB3>     INFO: Test took 4238ms.
[17:06:14.015] <TB3>     INFO: scanning low vcal = 30
[17:06:14.521] <TB3>     INFO: Expecting 41600 events.
[17:06:18.246] <TB3>     INFO: 41600 events read in total (3010ms).
[17:06:18.247] <TB3>     INFO: Test took 4232ms.
[17:06:18.249] <TB3>     INFO: scanning low vcal = 40
[17:06:18.751] <TB3>     INFO: Expecting 41600 events.
[17:06:22.985] <TB3>     INFO: 41600 events read in total (3520ms).
[17:06:22.987] <TB3>     INFO: Test took 4738ms.
[17:06:22.990] <TB3>     INFO: scanning low vcal = 50
[17:06:23.405] <TB3>     INFO: Expecting 41600 events.
[17:06:27.652] <TB3>     INFO: 41600 events read in total (3532ms).
[17:06:27.652] <TB3>     INFO: Test took 4662ms.
[17:06:27.655] <TB3>     INFO: scanning low vcal = 60
[17:06:28.075] <TB3>     INFO: Expecting 41600 events.
[17:06:32.331] <TB3>     INFO: 41600 events read in total (3541ms).
[17:06:32.332] <TB3>     INFO: Test took 4677ms.
[17:06:32.335] <TB3>     INFO: scanning low vcal = 70
[17:06:32.749] <TB3>     INFO: Expecting 41600 events.
[17:06:37.013] <TB3>     INFO: 41600 events read in total (3550ms).
[17:06:37.014] <TB3>     INFO: Test took 4679ms.
[17:06:37.017] <TB3>     INFO: scanning low vcal = 80
[17:06:37.431] <TB3>     INFO: Expecting 41600 events.
[17:06:41.689] <TB3>     INFO: 41600 events read in total (3543ms).
[17:06:41.690] <TB3>     INFO: Test took 4673ms.
[17:06:41.693] <TB3>     INFO: scanning low vcal = 90
[17:06:42.111] <TB3>     INFO: Expecting 41600 events.
[17:06:46.363] <TB3>     INFO: 41600 events read in total (3537ms).
[17:06:46.364] <TB3>     INFO: Test took 4671ms.
[17:06:46.367] <TB3>     INFO: scanning low vcal = 100
[17:06:46.782] <TB3>     INFO: Expecting 41600 events.
[17:06:51.174] <TB3>     INFO: 41600 events read in total (3677ms).
[17:06:51.174] <TB3>     INFO: Test took 4807ms.
[17:06:51.177] <TB3>     INFO: scanning low vcal = 110
[17:06:51.594] <TB3>     INFO: Expecting 41600 events.
[17:06:55.830] <TB3>     INFO: 41600 events read in total (3520ms).
[17:06:55.830] <TB3>     INFO: Test took 4653ms.
[17:06:55.833] <TB3>     INFO: scanning low vcal = 120
[17:06:56.250] <TB3>     INFO: Expecting 41600 events.
[17:07:00.518] <TB3>     INFO: 41600 events read in total (3553ms).
[17:07:00.519] <TB3>     INFO: Test took 4686ms.
[17:07:00.522] <TB3>     INFO: scanning low vcal = 130
[17:07:00.937] <TB3>     INFO: Expecting 41600 events.
[17:07:05.203] <TB3>     INFO: 41600 events read in total (3551ms).
[17:07:05.203] <TB3>     INFO: Test took 4681ms.
[17:07:05.208] <TB3>     INFO: scanning low vcal = 140
[17:07:05.621] <TB3>     INFO: Expecting 41600 events.
[17:07:09.882] <TB3>     INFO: 41600 events read in total (3546ms).
[17:07:09.883] <TB3>     INFO: Test took 4675ms.
[17:07:09.890] <TB3>     INFO: scanning low vcal = 150
[17:07:10.303] <TB3>     INFO: Expecting 41600 events.
[17:07:14.564] <TB3>     INFO: 41600 events read in total (3546ms).
[17:07:14.565] <TB3>     INFO: Test took 4674ms.
[17:07:14.568] <TB3>     INFO: scanning low vcal = 160
[17:07:14.984] <TB3>     INFO: Expecting 41600 events.
[17:07:19.236] <TB3>     INFO: 41600 events read in total (3537ms).
[17:07:19.238] <TB3>     INFO: Test took 4670ms.
[17:07:19.241] <TB3>     INFO: scanning low vcal = 170
[17:07:19.657] <TB3>     INFO: Expecting 41600 events.
[17:07:23.911] <TB3>     INFO: 41600 events read in total (3539ms).
[17:07:23.912] <TB3>     INFO: Test took 4671ms.
[17:07:23.916] <TB3>     INFO: scanning low vcal = 180
[17:07:24.329] <TB3>     INFO: Expecting 41600 events.
[17:07:28.565] <TB3>     INFO: 41600 events read in total (3521ms).
[17:07:28.566] <TB3>     INFO: Test took 4650ms.
[17:07:28.569] <TB3>     INFO: scanning low vcal = 190
[17:07:28.985] <TB3>     INFO: Expecting 41600 events.
[17:07:33.244] <TB3>     INFO: 41600 events read in total (3544ms).
[17:07:33.244] <TB3>     INFO: Test took 4675ms.
[17:07:33.247] <TB3>     INFO: scanning low vcal = 200
[17:07:33.662] <TB3>     INFO: Expecting 41600 events.
[17:07:37.912] <TB3>     INFO: 41600 events read in total (3535ms).
[17:07:37.913] <TB3>     INFO: Test took 4666ms.
[17:07:37.916] <TB3>     INFO: scanning low vcal = 210
[17:07:38.336] <TB3>     INFO: Expecting 41600 events.
[17:07:42.612] <TB3>     INFO: 41600 events read in total (3561ms).
[17:07:42.613] <TB3>     INFO: Test took 4697ms.
[17:07:42.617] <TB3>     INFO: scanning low vcal = 220
[17:07:43.032] <TB3>     INFO: Expecting 41600 events.
[17:07:47.287] <TB3>     INFO: 41600 events read in total (3540ms).
[17:07:47.288] <TB3>     INFO: Test took 4671ms.
[17:07:47.290] <TB3>     INFO: scanning low vcal = 230
[17:07:47.707] <TB3>     INFO: Expecting 41600 events.
[17:07:51.917] <TB3>     INFO: 41600 events read in total (3495ms).
[17:07:51.918] <TB3>     INFO: Test took 4627ms.
[17:07:51.921] <TB3>     INFO: scanning low vcal = 240
[17:07:52.341] <TB3>     INFO: Expecting 41600 events.
[17:07:56.555] <TB3>     INFO: 41600 events read in total (3499ms).
[17:07:56.555] <TB3>     INFO: Test took 4634ms.
[17:07:56.558] <TB3>     INFO: scanning low vcal = 250
[17:07:56.977] <TB3>     INFO: Expecting 41600 events.
[17:08:01.197] <TB3>     INFO: 41600 events read in total (3505ms).
[17:08:01.198] <TB3>     INFO: Test took 4640ms.
[17:08:01.202] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[17:08:01.621] <TB3>     INFO: Expecting 41600 events.
[17:08:05.835] <TB3>     INFO: 41600 events read in total (3499ms).
[17:08:05.835] <TB3>     INFO: Test took 4633ms.
[17:08:05.839] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[17:08:06.258] <TB3>     INFO: Expecting 41600 events.
[17:08:10.494] <TB3>     INFO: 41600 events read in total (3522ms).
[17:08:10.495] <TB3>     INFO: Test took 4656ms.
[17:08:10.498] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[17:08:10.917] <TB3>     INFO: Expecting 41600 events.
[17:08:15.141] <TB3>     INFO: 41600 events read in total (3509ms).
[17:08:15.142] <TB3>     INFO: Test took 4644ms.
[17:08:15.145] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:08:15.565] <TB3>     INFO: Expecting 41600 events.
[17:08:19.792] <TB3>     INFO: 41600 events read in total (3512ms).
[17:08:19.793] <TB3>     INFO: Test took 4648ms.
[17:08:19.796] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:08:20.216] <TB3>     INFO: Expecting 41600 events.
[17:08:24.439] <TB3>     INFO: 41600 events read in total (3508ms).
[17:08:24.440] <TB3>     INFO: Test took 4644ms.
[17:08:24.980] <TB3>     INFO: PixTestGainPedestal::measure() done 
[17:08:24.983] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[17:08:24.983] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[17:08:24.983] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[17:08:24.983] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[17:08:24.984] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[17:08:24.984] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[17:08:24.984] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[17:08:24.984] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[17:08:24.984] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[17:08:24.984] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[17:08:24.985] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[17:08:24.985] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[17:08:24.985] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[17:08:24.985] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[17:08:24.985] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[17:08:24.985] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[17:09:02.654] <TB3>     INFO: PixTestGainPedestal::fit() done
[17:09:02.654] <TB3>     INFO: non-linearity mean:  0.953 0.959 0.958 0.955 0.952 0.949 0.956 0.952 0.955 0.958 0.956 0.954 0.959 0.954 0.959 0.955
[17:09:02.654] <TB3>     INFO: non-linearity RMS:   0.008 0.005 0.006 0.007 0.006 0.008 0.006 0.008 0.007 0.006 0.007 0.006 0.006 0.007 0.006 0.007
[17:09:02.654] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[17:09:02.677] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[17:09:02.699] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[17:09:02.722] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[17:09:02.744] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[17:09:02.767] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[17:09:02.790] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[17:09:02.812] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[17:09:02.834] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[17:09:02.857] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[17:09:02.879] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[17:09:02.901] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[17:09:02.924] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[17:09:02.946] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[17:09:02.969] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[17:09:02.991] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-01_FPIXTest-17C-Nebraska-160831-1532-300V_2016-08-31_15h38m_1472675924//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[17:09:03.014] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[17:09:03.014] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[17:09:03.021] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[17:09:03.021] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[17:09:03.024] <TB3>     INFO: ######################################################################
[17:09:03.024] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[17:09:03.024] <TB3>     INFO: ######################################################################
[17:09:03.026] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[17:09:03.036] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:09:03.036] <TB3>     INFO:     run 1 of 1
[17:09:03.036] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:09:03.376] <TB3>     INFO: Expecting 3120000 events.
[17:09:52.443] <TB3>     INFO: 1318435 events read in total (48352ms).
[17:10:41.010] <TB3>     INFO: 2641375 events read in total (96920ms).
[17:10:58.782] <TB3>     INFO: 3120000 events read in total (114692ms).
[17:10:58.818] <TB3>     INFO: Test took 115783ms.
[17:10:58.882] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:10:58.998] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:11:00.332] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:11:01.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:11:03.130] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:11:04.575] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:11:05.960] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:11:07.343] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:11:08.740] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:11:10.191] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:11:11.635] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:11:13.034] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:11:14.521] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:11:15.914] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:11:17.333] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:11:18.789] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:11:20.250] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:11:21.665] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 420974592
[17:11:21.696] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[17:11:21.696] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.9971, RMS = 1.13902
[17:11:21.696] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[17:11:21.696] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[17:11:21.696] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1291, RMS = 1.34622
[17:11:21.696] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:11:21.697] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[17:11:21.697] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5687, RMS = 1.21124
[17:11:21.697] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[17:11:21.697] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[17:11:21.697] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.6085, RMS = 1.22247
[17:11:21.697] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[17:11:21.698] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[17:11:21.698] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.3622, RMS = 1.56491
[17:11:21.698] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:11:21.698] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[17:11:21.698] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.8194, RMS = 1.79183
[17:11:21.698] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[17:11:21.700] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[17:11:21.700] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.9558, RMS = 1.52635
[17:11:21.700] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[17:11:21.700] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[17:11:21.700] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.6858, RMS = 1.35575
[17:11:21.700] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[17:11:21.701] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[17:11:21.701] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.1018, RMS = 1.29094
[17:11:21.701] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[17:11:21.701] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[17:11:21.701] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.5802, RMS = 1.70285
[17:11:21.701] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[17:11:21.702] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[17:11:21.702] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.329, RMS = 1.007
[17:11:21.702] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:11:21.702] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[17:11:21.702] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4159, RMS = 0.977622
[17:11:21.702] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:11:21.703] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[17:11:21.703] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0142, RMS = 1.2528
[17:11:21.703] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:11:21.703] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[17:11:21.703] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4531, RMS = 1.33535
[17:11:21.703] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:11:21.704] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[17:11:21.704] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.6546, RMS = 1.35926
[17:11:21.704] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[17:11:21.704] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[17:11:21.704] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4714, RMS = 1.38728
[17:11:21.704] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[17:11:21.705] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[17:11:21.705] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.6829, RMS = 1.6823
[17:11:21.705] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[17:11:21.705] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[17:11:21.705] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.6734, RMS = 1.61909
[17:11:21.705] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[17:11:21.706] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[17:11:21.706] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2873, RMS = 1.15364
[17:11:21.706] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:11:21.706] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[17:11:21.707] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5161, RMS = 1.41134
[17:11:21.707] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:11:21.708] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[17:11:21.708] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.0742, RMS = 1.39453
[17:11:21.708] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[17:11:21.708] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[17:11:21.708] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.4256, RMS = 2.10293
[17:11:21.708] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[17:11:21.709] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[17:11:21.709] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8196, RMS = 1.03924
[17:11:21.709] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:11:21.709] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[17:11:21.709] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9948, RMS = 1.43941
[17:11:21.709] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[17:11:21.710] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[17:11:21.710] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4216, RMS = 1.20091
[17:11:21.710] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[17:11:21.710] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[17:11:21.710] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2646, RMS = 1.09689
[17:11:21.710] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:11:21.711] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[17:11:21.711] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.5665, RMS = 1.81213
[17:11:21.711] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[17:11:21.711] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[17:11:21.711] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.0217, RMS = 2.22084
[17:11:21.711] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[17:11:21.712] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[17:11:21.712] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.9502, RMS = 1.75322
[17:11:21.712] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[17:11:21.712] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[17:11:21.712] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.8183, RMS = 1.59427
[17:11:21.712] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[17:11:21.713] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[17:11:21.713] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.51, RMS = 1.29996
[17:11:21.713] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[17:11:21.713] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[17:11:21.713] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6098, RMS = 1.009
[17:11:21.713] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:11:21.717] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 138 seconds
[17:11:21.717] <TB3>     INFO: number of dead bumps (per ROC):     0    0    1    0    0    0    0    1    0    0    0    1    0    0    0    0
[17:11:21.717] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[17:11:21.811] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[17:11:21.811] <TB3>     INFO: enter test to run
[17:11:21.811] <TB3>     INFO:   test:  no parameter change
[17:11:21.812] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 392.3mA
[17:11:21.813] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.1mA
[17:11:21.813] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.5 C
[17:11:21.813] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[17:11:22.304] <TB3>    QUIET: Connection to board 24 closed.
[17:11:22.305] <TB3>     INFO: pXar: this is the end, my friend
[17:11:22.306] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
