###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           16   # Number of REF commands
num_ondemand_pres              =           20   # Number of ondemend PRE commands
num_pre_cmds                   =          118   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =        16266   # Number of read row buffer hits
num_reads_done                 =        16385   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =        16384   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =          118   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =        76183   # Cyles of rank active rank.0
rank_active_cycles.1           =        67934   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =        23817   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =        32066   # Cyles of all bank idle in rank rank.1
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        16326   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           54   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            5   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =           24   # Read request latency (cycles)
read_latency[40-59]            =          102   # Read request latency (cycles)
read_latency[60-79]            =          209   # Read request latency (cycles)
read_latency[80-99]            =          350   # Read request latency (cycles)
read_latency[100-119]          =          419   # Read request latency (cycles)
read_latency[120-139]          =          517   # Read request latency (cycles)
read_latency[140-159]          =          608   # Read request latency (cycles)
read_latency[160-179]          =          664   # Read request latency (cycles)
read_latency[180-199]          =          690   # Read request latency (cycles)
read_latency[200-]             =        12802   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =  9.63379e+06   # Refresh energy
read_energy                    =  7.73849e+07   # Read energy
act_energy                     =  1.87139e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   4.2299e+06   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.69492e+06   # Precharge standby energy rank.1
act_stb_energy.0               =   2.0478e+07   # Active standby energy rank.0
act_stb_energy.1               =  1.82607e+07   # Active standby energy rank.1
average_read_latency           =      374.752   # Average read request latency (cycles)
average_power                  =      1375.54   # Average power (mW)
total_energy                   =  1.37554e+08   # Total energy (pJ)
average_interarrival           =      4.33097   # Average request interarrival latency (cycles)
average_bandwidth              =      16.6451   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           16   # Number of REF commands
num_ondemand_pres              =           24   # Number of ondemend PRE commands
num_pre_cmds                   =          122   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =        16262   # Number of read row buffer hits
num_reads_done                 =        16384   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =        16384   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =          122   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =        76182   # Cyles of rank active rank.0
rank_active_cycles.1           =        67935   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =        23818   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =        32065   # Cyles of all bank idle in rank rank.1
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        16327   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           52   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            5   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =           10   # Read request latency (cycles)
read_latency[40-59]            =           87   # Read request latency (cycles)
read_latency[60-79]            =          249   # Read request latency (cycles)
read_latency[80-99]            =          286   # Read request latency (cycles)
read_latency[100-119]          =          424   # Read request latency (cycles)
read_latency[120-139]          =          576   # Read request latency (cycles)
read_latency[140-159]          =          560   # Read request latency (cycles)
read_latency[160-179]          =          625   # Read request latency (cycles)
read_latency[180-199]          =          744   # Read request latency (cycles)
read_latency[200-]             =        12823   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =  9.63379e+06   # Refresh energy
read_energy                    =  7.73849e+07   # Read energy
act_energy                     =  1.93482e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.23008e+06   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.69474e+06   # Precharge standby energy rank.1
act_stb_energy.0               =  2.04777e+07   # Active standby energy rank.0
act_stb_energy.1               =  1.82609e+07   # Active standby energy rank.1
average_read_latency           =      379.146   # Average read request latency (cycles)
average_power                  =      1376.17   # Average power (mW)
total_energy                   =  1.37617e+08   # Total energy (pJ)
average_interarrival           =      4.33112   # Average request interarrival latency (cycles)
average_bandwidth              =      16.6441   # Average bandwidth
