{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531377540268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531377540272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 12 14:39:00 2018 " "Processing started: Thu Jul 12 14:39:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531377540272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531377540272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Advanced_Nios -c Advanced_Nios " "Command: quartus_map --read_settings_files=on --write_settings_files=off Advanced_Nios -c Advanced_Nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531377540272 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1531377541237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "kernel/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377563471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377563471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "kernel/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377563502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377563502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "kernel/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377563518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377563518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "kernel/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377563523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377563523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file kernel/synthesis/submodules/kernel_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_jtag_uart_0_sim_scfifo_w " "Found entity 1: kernel_jtag_uart_0_sim_scfifo_w" {  } { { "kernel/synthesis/submodules/kernel_jtag_uart_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377563541 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_jtag_uart_0_scfifo_w " "Found entity 2: kernel_jtag_uart_0_scfifo_w" {  } { { "kernel/synthesis/submodules/kernel_jtag_uart_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377563541 ""} { "Info" "ISGN_ENTITY_NAME" "3 kernel_jtag_uart_0_sim_scfifo_r " "Found entity 3: kernel_jtag_uart_0_sim_scfifo_r" {  } { { "kernel/synthesis/submodules/kernel_jtag_uart_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377563541 ""} { "Info" "ISGN_ENTITY_NAME" "4 kernel_jtag_uart_0_scfifo_r " "Found entity 4: kernel_jtag_uart_0_scfifo_r" {  } { { "kernel/synthesis/submodules/kernel_jtag_uart_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377563541 ""} { "Info" "ISGN_ENTITY_NAME" "5 kernel_jtag_uart_0 " "Found entity 5: kernel_jtag_uart_0" {  } { { "kernel/synthesis/submodules/kernel_jtag_uart_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377563541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377563541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0 " "Found entity 1: kernel_mm_interconnect_0" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377563555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377563555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_avalon_st_adapter " "Found entity 1: kernel_mm_interconnect_0_avalon_st_adapter" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377563560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377563560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file kernel/synthesis/submodules/kernel_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_new_sdram_controller_0_input_efifo_module " "Found entity 1: kernel_new_sdram_controller_0_input_efifo_module" {  } { { "kernel/synthesis/submodules/kernel_new_sdram_controller_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377563569 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_new_sdram_controller_0 " "Found entity 2: kernel_new_sdram_controller_0" {  } { { "kernel/synthesis/submodules/kernel_new_sdram_controller_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_new_sdram_controller_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377563569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377563569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_gen2_0 " "Found entity 1: kernel_nios2_gen2_0" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377563572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377563572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: kernel_nios2_gen2_0_cpu_ic_data_module" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: kernel_nios2_gen2_0_cpu_ic_tag_module" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""} { "Info" "ISGN_ENTITY_NAME" "3 kernel_nios2_gen2_0_cpu_bht_module " "Found entity 3: kernel_nios2_gen2_0_cpu_bht_module" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""} { "Info" "ISGN_ENTITY_NAME" "4 kernel_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: kernel_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""} { "Info" "ISGN_ENTITY_NAME" "5 kernel_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: kernel_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""} { "Info" "ISGN_ENTITY_NAME" "6 kernel_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 6: kernel_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""} { "Info" "ISGN_ENTITY_NAME" "7 kernel_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 7: kernel_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""} { "Info" "ISGN_ENTITY_NAME" "8 kernel_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 8: kernel_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 907 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""} { "Info" "ISGN_ENTITY_NAME" "9 kernel_nios2_gen2_0_cpu_nios2_oci_match_single " "Found entity 9: kernel_nios2_gen2_0_cpu_nios2_oci_match_single" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 1191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""} { "Info" "ISGN_ENTITY_NAME" "10 kernel_nios2_gen2_0_cpu_nios2_oci_match_paired " "Found entity 10: kernel_nios2_gen2_0_cpu_nios2_oci_match_paired" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 1227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""} { "Info" "ISGN_ENTITY_NAME" "11 kernel_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 11: kernel_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""} { "Info" "ISGN_ENTITY_NAME" "12 kernel_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 12: kernel_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 1512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""} { "Info" "ISGN_ENTITY_NAME" "13 kernel_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 13: kernel_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 1880 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""} { "Info" "ISGN_ENTITY_NAME" "14 kernel_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 14: kernel_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 1947 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""} { "Info" "ISGN_ENTITY_NAME" "15 kernel_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: kernel_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""} { "Info" "ISGN_ENTITY_NAME" "16 kernel_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: kernel_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""} { "Info" "ISGN_ENTITY_NAME" "17 kernel_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: kernel_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""} { "Info" "ISGN_ENTITY_NAME" "18 kernel_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 18: kernel_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""} { "Info" "ISGN_ENTITY_NAME" "19 kernel_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 19: kernel_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2680 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""} { "Info" "ISGN_ENTITY_NAME" "20 kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module " "Found entity 20: kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""} { "Info" "ISGN_ENTITY_NAME" "21 kernel_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: kernel_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2766 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""} { "Info" "ISGN_ENTITY_NAME" "22 kernel_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: kernel_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2889 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""} { "Info" "ISGN_ENTITY_NAME" "23 kernel_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: kernel_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2905 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""} { "Info" "ISGN_ENTITY_NAME" "24 kernel_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: kernel_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2997 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""} { "Info" "ISGN_ENTITY_NAME" "25 kernel_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: kernel_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 3060 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""} { "Info" "ISGN_ENTITY_NAME" "26 kernel_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: kernel_nios2_gen2_0_cpu_nios2_oci" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 3238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""} { "Info" "ISGN_ENTITY_NAME" "27 kernel_nios2_gen2_0_cpu " "Found entity 27: kernel_nios2_gen2_0_cpu" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 3818 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: kernel_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: kernel_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: kernel_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_gen2_0_cpu_mult_cell " "Found entity 1: kernel_nios2_gen2_0_cpu_mult_cell" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_mult_cell.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_gen2_0_cpu_test_bench " "Found entity 1: kernel_nios2_gen2_0_cpu_test_bench" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_test_bench.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_sysid_qsys_0 " "Found entity 1: kernel_sysid_qsys_0" {  } { { "kernel/synthesis/submodules/kernel_sysid_qsys_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/kernel.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/kernel.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel " "Found entity 1: kernel" {  } { { "kernel/synthesis/kernel.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/kernel.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/kernel.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/kernel.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel " "Found entity 1: kernel" {  } { { "kernel/synthesis/kernel.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/kernel.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "kernel/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "kernel/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_irq_mapper " "Found entity 1: kernel_irq_mapper" {  } { { "kernel/synthesis/submodules/kernel_irq_mapper.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0 " "Found entity 1: kernel_mm_interconnect_0" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_avalon_st_adapter " "Found entity 1: kernel_mm_interconnect_0_avalon_st_adapter" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file kernel/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "kernel/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564723 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "kernel/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_rsp_mux_001 " "Found entity 1: kernel_mm_interconnect_0_rsp_mux_001" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_rsp_mux " "Found entity 1: kernel_mm_interconnect_0_rsp_mux" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_rsp_demux_004 " "Found entity 1: kernel_mm_interconnect_0_rsp_demux_004" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_demux_004.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_rsp_demux " "Found entity 1: kernel_mm_interconnect_0_rsp_demux" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_cmd_mux_004 " "Found entity 1: kernel_mm_interconnect_0_cmd_mux_004" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_mux_004.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_cmd_mux " "Found entity 1: kernel_mm_interconnect_0_cmd_mux" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_cmd_demux_001 " "Found entity 1: kernel_mm_interconnect_0_cmd_demux_001" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_cmd_demux " "Found entity 1: kernel_mm_interconnect_0_cmd_demux" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "kernel/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file kernel/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "kernel/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564780 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "kernel/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "kernel/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "kernel/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel kernel_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_006.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1531377564794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel kernel_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_006.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1531377564794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_router_006_default_decode " "Found entity 1: kernel_mm_interconnect_0_router_006_default_decode" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_006.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564795 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_mm_interconnect_0_router_006 " "Found entity 2: kernel_mm_interconnect_0_router_006" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_006.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel kernel_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_002.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1531377564797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel kernel_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_002.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1531377564797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_router_002_default_decode " "Found entity 1: kernel_mm_interconnect_0_router_002_default_decode" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_002.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564798 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_mm_interconnect_0_router_002 " "Found entity 2: kernel_mm_interconnect_0_router_002" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_002.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel kernel_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_001.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1531377564801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel kernel_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_001.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1531377564801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_router_001_default_decode " "Found entity 1: kernel_mm_interconnect_0_router_001_default_decode" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_001.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564802 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_mm_interconnect_0_router_001 " "Found entity 2: kernel_mm_interconnect_0_router_001" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_001.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel kernel_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1531377564812 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel kernel_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at kernel_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1531377564812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file kernel/synthesis/submodules/kernel_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_mm_interconnect_0_router_default_decode " "Found entity 1: kernel_mm_interconnect_0_router_default_decode" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564813 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_mm_interconnect_0_router " "Found entity 2: kernel_mm_interconnect_0_router" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "kernel/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "kernel/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "kernel/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "kernel/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "kernel/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_sysid_qsys_0 " "Found entity 1: kernel_sysid_qsys_0" {  } { { "kernel/synthesis/submodules/kernel_sysid_qsys_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_gen2_0 " "Found entity 1: kernel_nios2_gen2_0" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377564837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377564837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: kernel_nios2_gen2_0_cpu_ic_data_module" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: kernel_nios2_gen2_0_cpu_ic_tag_module" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""} { "Info" "ISGN_ENTITY_NAME" "3 kernel_nios2_gen2_0_cpu_bht_module " "Found entity 3: kernel_nios2_gen2_0_cpu_bht_module" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""} { "Info" "ISGN_ENTITY_NAME" "4 kernel_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: kernel_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""} { "Info" "ISGN_ENTITY_NAME" "5 kernel_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: kernel_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""} { "Info" "ISGN_ENTITY_NAME" "6 kernel_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 6: kernel_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""} { "Info" "ISGN_ENTITY_NAME" "7 kernel_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 7: kernel_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""} { "Info" "ISGN_ENTITY_NAME" "8 kernel_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 8: kernel_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 907 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""} { "Info" "ISGN_ENTITY_NAME" "9 kernel_nios2_gen2_0_cpu_nios2_oci_match_single " "Found entity 9: kernel_nios2_gen2_0_cpu_nios2_oci_match_single" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 1191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""} { "Info" "ISGN_ENTITY_NAME" "10 kernel_nios2_gen2_0_cpu_nios2_oci_match_paired " "Found entity 10: kernel_nios2_gen2_0_cpu_nios2_oci_match_paired" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 1227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""} { "Info" "ISGN_ENTITY_NAME" "11 kernel_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 11: kernel_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""} { "Info" "ISGN_ENTITY_NAME" "12 kernel_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 12: kernel_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 1512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""} { "Info" "ISGN_ENTITY_NAME" "13 kernel_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 13: kernel_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 1880 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""} { "Info" "ISGN_ENTITY_NAME" "14 kernel_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 14: kernel_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 1947 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""} { "Info" "ISGN_ENTITY_NAME" "15 kernel_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: kernel_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""} { "Info" "ISGN_ENTITY_NAME" "16 kernel_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: kernel_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""} { "Info" "ISGN_ENTITY_NAME" "17 kernel_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: kernel_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""} { "Info" "ISGN_ENTITY_NAME" "18 kernel_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 18: kernel_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""} { "Info" "ISGN_ENTITY_NAME" "19 kernel_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 19: kernel_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2680 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""} { "Info" "ISGN_ENTITY_NAME" "20 kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module " "Found entity 20: kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""} { "Info" "ISGN_ENTITY_NAME" "21 kernel_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: kernel_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2766 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""} { "Info" "ISGN_ENTITY_NAME" "22 kernel_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: kernel_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2889 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""} { "Info" "ISGN_ENTITY_NAME" "23 kernel_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: kernel_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2905 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""} { "Info" "ISGN_ENTITY_NAME" "24 kernel_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: kernel_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2997 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""} { "Info" "ISGN_ENTITY_NAME" "25 kernel_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: kernel_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 3060 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""} { "Info" "ISGN_ENTITY_NAME" "26 kernel_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: kernel_nios2_gen2_0_cpu_nios2_oci" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 3238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""} { "Info" "ISGN_ENTITY_NAME" "27 kernel_nios2_gen2_0_cpu " "Found entity 27: kernel_nios2_gen2_0_cpu" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 3818 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377565674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: kernel_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377565678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: kernel_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377565680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: kernel_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377565682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_gen2_0_cpu_mult_cell " "Found entity 1: kernel_nios2_gen2_0_cpu_mult_cell" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_mult_cell.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377565684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_nios2_gen2_0_cpu_test_bench " "Found entity 1: kernel_nios2_gen2_0_cpu_test_bench" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_test_bench.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377565687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file kernel/synthesis/submodules/kernel_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_new_sdram_controller_0_input_efifo_module " "Found entity 1: kernel_new_sdram_controller_0_input_efifo_module" {  } { { "kernel/synthesis/submodules/kernel_new_sdram_controller_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565691 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_new_sdram_controller_0 " "Found entity 2: kernel_new_sdram_controller_0" {  } { { "kernel/synthesis/submodules/kernel_new_sdram_controller_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_new_sdram_controller_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377565691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/kernel_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file kernel/synthesis/submodules/kernel_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_jtag_uart_0_sim_scfifo_w " "Found entity 1: kernel_jtag_uart_0_sim_scfifo_w" {  } { { "kernel/synthesis/submodules/kernel_jtag_uart_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565695 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_jtag_uart_0_scfifo_w " "Found entity 2: kernel_jtag_uart_0_scfifo_w" {  } { { "kernel/synthesis/submodules/kernel_jtag_uart_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565695 ""} { "Info" "ISGN_ENTITY_NAME" "3 kernel_jtag_uart_0_sim_scfifo_r " "Found entity 3: kernel_jtag_uart_0_sim_scfifo_r" {  } { { "kernel/synthesis/submodules/kernel_jtag_uart_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565695 ""} { "Info" "ISGN_ENTITY_NAME" "4 kernel_jtag_uart_0_scfifo_r " "Found entity 4: kernel_jtag_uart_0_scfifo_r" {  } { { "kernel/synthesis/submodules/kernel_jtag_uart_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565695 ""} { "Info" "ISGN_ENTITY_NAME" "5 kernel_jtag_uart_0 " "Found entity 5: kernel_jtag_uart_0" {  } { { "kernel/synthesis/submodules/kernel_jtag_uart_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377565695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Driver " "Found entity 1: LCD_Driver" {  } { { "kernel/synthesis/submodules/LCD_Driver.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/LCD_Driver.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377565698 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 LCD_Module.v(275) " "Verilog HDL Expression warning at LCD_Module.v(275): truncated literal to match 6 bits" {  } { { "kernel/synthesis/submodules/LCD_Module.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/LCD_Module.v" 275 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1531377565702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/lcd_module.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/lcd_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Module " "Found entity 1: LCD_Module" {  } { { "kernel/synthesis/submodules/LCD_Module.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/LCD_Module.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377565702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/ir_module.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/ir_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR_Module " "Found entity 1: IR_Module" {  } { { "kernel/synthesis/submodules/IR_Module.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/IR_Module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377565714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernel/synthesis/submodules/ir_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file kernel/synthesis/submodules/ir_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR_RECEIVE " "Found entity 1: IR_RECEIVE" {  } { { "kernel/synthesis/submodules/IR_RECEIVE.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/IR_RECEIVE.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377565725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_driver/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_driver/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "SEG7_driver/SEG7_LUT_8.v" "" { Text "E:/FPGA/Advanced_Experiment/SEG7_driver/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377565727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_driver/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_driver/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_driver/SEG7_LUT.v" "" { Text "E:/FPGA/Advanced_Experiment/SEG7_driver/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377565730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_driver/seg7_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_driver/seg7_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_driver " "Found entity 1: SEG7_driver" {  } { { "SEG7_driver/SEG7_driver.v" "" { Text "E:/FPGA/Advanced_Experiment/SEG7_driver/SEG7_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377565732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir1498/ir_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file ir1498/ir_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR_RECEIVE " "Found entity 1: IR_RECEIVE" {  } { { "IR1498/IR_RECEIVE.v" "" { Text "E:/FPGA/Advanced_Experiment/IR1498/IR_RECEIVE.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377565747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir1498/ir_module.v 1 1 " "Found 1 design units, including 1 entities, in source file ir1498/ir_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR_Module " "Found entity 1: IR_Module" {  } { { "IR1498/IR_Module.v" "" { Text "E:/FPGA/Advanced_Experiment/IR1498/IR_Module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377565761 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 LCD_Module.v(275) " "Verilog HDL Expression warning at LCD_Module.v(275): truncated literal to match 6 bits" {  } { { "LCD1602/LCD_Module.v" "" { Text "E:/FPGA/Advanced_Experiment/LCD1602/LCD_Module.v" 275 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1531377565774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd1602/lcd_module.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd1602/lcd_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Module " "Found entity 1: LCD_Module" {  } { { "LCD1602/LCD_Module.v" "" { Text "E:/FPGA/Advanced_Experiment/LCD1602/LCD_Module.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377565776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd1602/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd1602/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Driver " "Found entity 1: LCD_Driver" {  } { { "LCD1602/LCD_Driver.v" "" { Text "E:/FPGA/Advanced_Experiment/LCD1602/LCD_Driver.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377565781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL1 " "Found entity 1: PLL1" {  } { { "PLL1.v" "" { Text "E:/FPGA/Advanced_Experiment/PLL1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377565783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377565783 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "kernel_new_sdram_controller_0.v(316) " "Verilog HDL or VHDL warning at kernel_new_sdram_controller_0.v(316): conditional expression evaluates to a constant" {  } { { "kernel/synthesis/submodules/kernel_new_sdram_controller_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_new_sdram_controller_0.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1531377565821 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "kernel_new_sdram_controller_0.v(326) " "Verilog HDL or VHDL warning at kernel_new_sdram_controller_0.v(326): conditional expression evaluates to a constant" {  } { { "kernel/synthesis/submodules/kernel_new_sdram_controller_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_new_sdram_controller_0.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1531377565821 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "kernel_new_sdram_controller_0.v(336) " "Verilog HDL or VHDL warning at kernel_new_sdram_controller_0.v(336): conditional expression evaluates to a constant" {  } { { "kernel/synthesis/submodules/kernel_new_sdram_controller_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_new_sdram_controller_0.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1531377565821 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "kernel_new_sdram_controller_0.v(680) " "Verilog HDL or VHDL warning at kernel_new_sdram_controller_0.v(680): conditional expression evaluates to a constant" {  } { { "kernel/synthesis/submodules/kernel_new_sdram_controller_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_new_sdram_controller_0.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1531377565823 ""}
{ "Warning" "WSGN_SEARCH_FILE" "advanced_nios.v 1 1 " "Using design file advanced_nios.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Advanced_Nios " "Found entity 1: Advanced_Nios" {  } { { "advanced_nios.v" "" { Text "E:/FPGA/Advanced_Experiment/advanced_nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377567214 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1531377567214 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Advanced_Nios " "Elaborating entity \"Advanced_Nios\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1531377567235 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG advanced_nios.v(107) " "Output port \"LEDG\" at advanced_nios.v(107) has no driver" {  } { { "advanced_nios.v" "" { Text "E:/FPGA/Advanced_Experiment/advanced_nios.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531377567238 "|Advanced_Nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR advanced_nios.v(108) " "Output port \"LEDR\" at advanced_nios.v(108) has no driver" {  } { { "advanced_nios.v" "" { Text "E:/FPGA/Advanced_Experiment/advanced_nios.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531377567238 "|Advanced_Nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR advanced_nios.v(175) " "Output port \"FL_ADDR\" at advanced_nios.v(175) has no driver" {  } { { "advanced_nios.v" "" { Text "E:/FPGA/Advanced_Experiment/advanced_nios.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531377567238 "|Advanced_Nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK advanced_nios.v(138) " "Output port \"SD_CLK\" at advanced_nios.v(138) has no driver" {  } { { "advanced_nios.v" "" { Text "E:/FPGA/Advanced_Experiment/advanced_nios.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531377567238 "|Advanced_Nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT advanced_nios.v(147) " "Output port \"AUD_DACDAT\" at advanced_nios.v(147) has no driver" {  } { { "advanced_nios.v" "" { Text "E:/FPGA/Advanced_Experiment/advanced_nios.v" 147 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531377567238 "|Advanced_Nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK advanced_nios.v(149) " "Output port \"AUD_XCK\" at advanced_nios.v(149) has no driver" {  } { { "advanced_nios.v" "" { Text "E:/FPGA/Advanced_Experiment/advanced_nios.v" 149 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531377567238 "|Advanced_Nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK advanced_nios.v(152) " "Output port \"EEP_I2C_SCLK\" at advanced_nios.v(152) has no driver" {  } { { "advanced_nios.v" "" { Text "E:/FPGA/Advanced_Experiment/advanced_nios.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531377567238 "|Advanced_Nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK advanced_nios.v(156) " "Output port \"I2C_SCLK\" at advanced_nios.v(156) has no driver" {  } { { "advanced_nios.v" "" { Text "E:/FPGA/Advanced_Experiment/advanced_nios.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531377567238 "|Advanced_Nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N advanced_nios.v(176) " "Output port \"FL_CE_N\" at advanced_nios.v(176) has no driver" {  } { { "advanced_nios.v" "" { Text "E:/FPGA/Advanced_Experiment/advanced_nios.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531377567239 "|Advanced_Nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N advanced_nios.v(178) " "Output port \"FL_OE_N\" at advanced_nios.v(178) has no driver" {  } { { "advanced_nios.v" "" { Text "E:/FPGA/Advanced_Experiment/advanced_nios.v" 178 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531377567239 "|Advanced_Nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N advanced_nios.v(179) " "Output port \"FL_RST_N\" at advanced_nios.v(179) has no driver" {  } { { "advanced_nios.v" "" { Text "E:/FPGA/Advanced_Experiment/advanced_nios.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531377567239 "|Advanced_Nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N advanced_nios.v(181) " "Output port \"FL_WE_N\" at advanced_nios.v(181) has no driver" {  } { { "advanced_nios.v" "" { Text "E:/FPGA/Advanced_Experiment/advanced_nios.v" 181 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531377567239 "|Advanced_Nios"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N advanced_nios.v(182) " "Output port \"FL_WP_N\" at advanced_nios.v(182) has no driver" {  } { { "advanced_nios.v" "" { Text "E:/FPGA/Advanced_Experiment/advanced_nios.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1531377567239 "|Advanced_Nios"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL1 PLL1:PLL1_inst " "Elaborating entity \"PLL1\" for hierarchy \"PLL1:PLL1_inst\"" {  } { { "advanced_nios.v" "PLL1_inst" { Text "E:/FPGA/Advanced_Experiment/advanced_nios.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377567885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL1:PLL1_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL1:PLL1_inst\|altpll:altpll_component\"" {  } { { "PLL1.v" "altpll_component" { Text "E:/FPGA/Advanced_Experiment/PLL1.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL1:PLL1_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL1:PLL1_inst\|altpll:altpll_component\"" {  } { { "PLL1.v" "" { Text "E:/FPGA/Advanced_Experiment/PLL1.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531377570373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL1:PLL1_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL1:PLL1_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2000 " "Parameter \"clk1_phase_shift\" = \"-2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570378 ""}  } { { "PLL1.v" "" { Text "E:/FPGA/Advanced_Experiment/PLL1.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531377570378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL1_altpll " "Found entity 1: PLL1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "E:/FPGA/Advanced_Experiment/db/pll1_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377570638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377570638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL1_altpll PLL1:PLL1_inst\|altpll:altpll_component\|PLL1_altpll:auto_generated " "Elaborating entity \"PLL1_altpll\" for hierarchy \"PLL1:PLL1_inst\|altpll:altpll_component\|PLL1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel kernel:u0 " "Elaborating entity \"kernel\" for hierarchy \"kernel:u0\"" {  } { { "advanced_nios.v" "u0" { Text "E:/FPGA/Advanced_Experiment/advanced_nios.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_Module kernel:u0\|IR_Module:ir1498_0 " "Elaborating entity \"IR_Module\" for hierarchy \"kernel:u0\|IR_Module:ir1498_0\"" {  } { { "kernel/synthesis/kernel.v" "ir1498_0" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/kernel.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377570897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_RECEIVE kernel:u0\|IR_Module:ir1498_0\|IR_RECEIVE:u0 " "Elaborating entity \"IR_RECEIVE\" for hierarchy \"kernel:u0\|IR_Module:ir1498_0\|IR_RECEIVE:u0\"" {  } { { "IR1498/IR_Module.v" "u0" { Text "E:/FPGA/Advanced_Experiment/IR1498/IR_Module.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377571073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Module kernel:u0\|LCD_Module:lcd1602_demo_0 " "Elaborating entity \"LCD_Module\" for hierarchy \"kernel:u0\|LCD_Module:lcd1602_demo_0\"" {  } { { "kernel/synthesis/kernel.v" "lcd1602_demo_0" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/kernel.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377571152 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_Module.v(217) " "Verilog HDL assignment warning at LCD_Module.v(217): truncated value with size 32 to match size of target (6)" {  } { { "LCD1602/LCD_Module.v" "" { Text "E:/FPGA/Advanced_Experiment/LCD1602/LCD_Module.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531377571300 "|Advanced_Nios|kernel:u0|LCD_Module:lcd1602_demo_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_Module.v(233) " "Verilog HDL assignment warning at LCD_Module.v(233): truncated value with size 32 to match size of target (6)" {  } { { "LCD1602/LCD_Module.v" "" { Text "E:/FPGA/Advanced_Experiment/LCD1602/LCD_Module.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531377571300 "|Advanced_Nios|kernel:u0|LCD_Module:lcd1602_demo_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_Module.v(243) " "Verilog HDL assignment warning at LCD_Module.v(243): truncated value with size 32 to match size of target (6)" {  } { { "LCD1602/LCD_Module.v" "" { Text "E:/FPGA/Advanced_Experiment/LCD1602/LCD_Module.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531377571300 "|Advanced_Nios|kernel:u0|LCD_Module:lcd1602_demo_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_Module.v(276) " "Verilog HDL assignment warning at LCD_Module.v(276): truncated value with size 32 to match size of target (6)" {  } { { "LCD1602/LCD_Module.v" "" { Text "E:/FPGA/Advanced_Experiment/LCD1602/LCD_Module.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531377571300 "|Advanced_Nios|kernel:u0|LCD_Module:lcd1602_demo_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_Module.v(300) " "Verilog HDL assignment warning at LCD_Module.v(300): truncated value with size 32 to match size of target (6)" {  } { { "LCD1602/LCD_Module.v" "" { Text "E:/FPGA/Advanced_Experiment/LCD1602/LCD_Module.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531377571300 "|Advanced_Nios|kernel:u0|LCD_Module:lcd1602_demo_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD_Module.v(326) " "Verilog HDL assignment warning at LCD_Module.v(326): truncated value with size 32 to match size of target (8)" {  } { { "LCD1602/LCD_Module.v" "" { Text "E:/FPGA/Advanced_Experiment/LCD1602/LCD_Module.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531377571300 "|Advanced_Nios|kernel:u0|LCD_Module:lcd1602_demo_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_Module.v(333) " "Verilog HDL assignment warning at LCD_Module.v(333): truncated value with size 32 to match size of target (6)" {  } { { "LCD1602/LCD_Module.v" "" { Text "E:/FPGA/Advanced_Experiment/LCD1602/LCD_Module.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531377571300 "|Advanced_Nios|kernel:u0|LCD_Module:lcd1602_demo_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_Module.v(349) " "Verilog HDL assignment warning at LCD_Module.v(349): truncated value with size 32 to match size of target (6)" {  } { { "LCD1602/LCD_Module.v" "" { Text "E:/FPGA/Advanced_Experiment/LCD1602/LCD_Module.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531377571300 "|Advanced_Nios|kernel:u0|LCD_Module:lcd1602_demo_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Driver kernel:u0\|LCD_Module:lcd1602_demo_0\|LCD_Driver:Inst_0 " "Elaborating entity \"LCD_Driver\" for hierarchy \"kernel:u0\|LCD_Module:lcd1602_demo_0\|LCD_Driver:Inst_0\"" {  } { { "LCD1602/LCD_Module.v" "Inst_0" { Text "E:/FPGA/Advanced_Experiment/LCD1602/LCD_Module.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377571302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_jtag_uart_0 kernel:u0\|kernel_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"kernel_jtag_uart_0\" for hierarchy \"kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\"" {  } { { "kernel/synthesis/kernel.v" "jtag_uart_0" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/kernel.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377571355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_jtag_uart_0_scfifo_w kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|kernel_jtag_uart_0_scfifo_w:the_kernel_jtag_uart_0_scfifo_w " "Elaborating entity \"kernel_jtag_uart_0_scfifo_w\" for hierarchy \"kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|kernel_jtag_uart_0_scfifo_w:the_kernel_jtag_uart_0_scfifo_w\"" {  } { { "kernel/synthesis/submodules/kernel_jtag_uart_0.v" "the_kernel_jtag_uart_0_scfifo_w" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377571384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|kernel_jtag_uart_0_scfifo_w:the_kernel_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|kernel_jtag_uart_0_scfifo_w:the_kernel_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "kernel/synthesis/submodules/kernel_jtag_uart_0.v" "wfifo" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377571756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|kernel_jtag_uart_0_scfifo_w:the_kernel_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|kernel_jtag_uart_0_scfifo_w:the_kernel_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "kernel/synthesis/submodules/kernel_jtag_uart_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531377571786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|kernel_jtag_uart_0_scfifo_w:the_kernel_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|kernel_jtag_uart_0_scfifo_w:the_kernel_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377571787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377571787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377571787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377571787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377571787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377571787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377571787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377571787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377571787 ""}  } { { "kernel/synthesis/submodules/kernel_jtag_uart_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531377571787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/FPGA/Advanced_Experiment/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377572347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377572347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|kernel_jtag_uart_0_scfifo_w:the_kernel_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|kernel_jtag_uart_0_scfifo_w:the_kernel_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377572348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "E:/FPGA/Advanced_Experiment/db/a_dpfifo_q131.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377572416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377572416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|kernel_jtag_uart_0_scfifo_w:the_kernel_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|kernel_jtag_uart_0_scfifo_w:the_kernel_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/FPGA/Advanced_Experiment/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377572418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/FPGA/Advanced_Experiment/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377572499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377572499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|kernel_jtag_uart_0_scfifo_w:the_kernel_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|kernel_jtag_uart_0_scfifo_w:the_kernel_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "E:/FPGA/Advanced_Experiment/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377572501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/FPGA/Advanced_Experiment/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377572614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377572614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|kernel_jtag_uart_0_scfifo_w:the_kernel_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|kernel_jtag_uart_0_scfifo_w:the_kernel_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/FPGA/Advanced_Experiment/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377572616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "E:/FPGA/Advanced_Experiment/db/dpram_nl21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377572716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377572716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|kernel_jtag_uart_0_scfifo_w:the_kernel_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|kernel_jtag_uart_0_scfifo_w:the_kernel_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "E:/FPGA/Advanced_Experiment/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377572717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "E:/FPGA/Advanced_Experiment/db/altsyncram_r1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377572815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377572815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|kernel_jtag_uart_0_scfifo_w:the_kernel_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|kernel_jtag_uart_0_scfifo_w:the_kernel_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "E:/FPGA/Advanced_Experiment/db/dpram_nl21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377572817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/FPGA/Advanced_Experiment/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377572890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377572890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|kernel_jtag_uart_0_scfifo_w:the_kernel_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|kernel_jtag_uart_0_scfifo_w:the_kernel_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "E:/FPGA/Advanced_Experiment/db/a_dpfifo_q131.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377572892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_jtag_uart_0_scfifo_r kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|kernel_jtag_uart_0_scfifo_r:the_kernel_jtag_uart_0_scfifo_r " "Elaborating entity \"kernel_jtag_uart_0_scfifo_r\" for hierarchy \"kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|kernel_jtag_uart_0_scfifo_r:the_kernel_jtag_uart_0_scfifo_r\"" {  } { { "kernel/synthesis/submodules/kernel_jtag_uart_0.v" "the_kernel_jtag_uart_0_scfifo_r" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377572970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:kernel_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:kernel_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "kernel/synthesis/submodules/kernel_jtag_uart_0.v" "kernel_jtag_uart_0_alt_jtag_atlantic" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377573105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:kernel_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:kernel_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "kernel/synthesis/submodules/kernel_jtag_uart_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531377573132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:kernel_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:kernel_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377573133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377573133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377573133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377573133 ""}  } { { "kernel/synthesis/submodules/kernel_jtag_uart_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531377573133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:kernel_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:kernel_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377574439 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:kernel_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:kernel_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:kernel_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:kernel_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "kernel/synthesis/submodules/kernel_jtag_uart_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377574460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:kernel_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:kernel_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377574473 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:kernel_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:kernel_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:kernel_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"kernel:u0\|kernel_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:kernel_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "kernel/synthesis/submodules/kernel_jtag_uart_0.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377574491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_new_sdram_controller_0 kernel:u0\|kernel_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"kernel_new_sdram_controller_0\" for hierarchy \"kernel:u0\|kernel_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "kernel/synthesis/kernel.v" "new_sdram_controller_0" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/kernel.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377574520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_new_sdram_controller_0_input_efifo_module kernel:u0\|kernel_new_sdram_controller_0:new_sdram_controller_0\|kernel_new_sdram_controller_0_input_efifo_module:the_kernel_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"kernel_new_sdram_controller_0_input_efifo_module\" for hierarchy \"kernel:u0\|kernel_new_sdram_controller_0:new_sdram_controller_0\|kernel_new_sdram_controller_0_input_efifo_module:the_kernel_new_sdram_controller_0_input_efifo_module\"" {  } { { "kernel/synthesis/submodules/kernel_new_sdram_controller_0.v" "the_kernel_new_sdram_controller_0_input_efifo_module" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_new_sdram_controller_0.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377574575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0 kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"kernel_nios2_gen2_0\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\"" {  } { { "kernel/synthesis/kernel.v" "nios2_gen2_0" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/kernel.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377574587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu " "Elaborating entity \"kernel_nios2_gen2_0_cpu\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0.v" "cpu" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377574604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_test_bench kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_test_bench:the_kernel_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"kernel_nios2_gen2_0_cpu_test_bench\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_test_bench:the_kernel_nios2_gen2_0_cpu_test_bench\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "the_kernel_nios2_gen2_0_cpu_test_bench" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 6063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377574830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_ic_data_module kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_ic_data_module:kernel_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"kernel_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_ic_data_module:kernel_nios2_gen2_0_cpu_ic_data\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "kernel_nios2_gen2_0_cpu_ic_data" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 7065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377574856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_ic_data_module:kernel_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_ic_data_module:kernel_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_ic_data_module:kernel_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_ic_data_module:kernel_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531377575088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_ic_data_module:kernel_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_ic_data_module:kernel_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575089 ""}  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531377575089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "E:/FPGA/Advanced_Experiment/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377575148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377575148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_ic_data_module:kernel_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_ic_data_module:kernel_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_ic_tag_module kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_ic_tag_module:kernel_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"kernel_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_ic_tag_module:kernel_nios2_gen2_0_cpu_ic_tag\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "kernel_nios2_gen2_0_cpu_ic_tag" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 7131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_ic_tag_module:kernel_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_ic_tag_module:kernel_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_ic_tag_module:kernel_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_ic_tag_module:kernel_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531377575290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_ic_tag_module:kernel_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_ic_tag_module:kernel_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 25 " "Parameter \"width_a\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 25 " "Parameter \"width_b\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575291 ""}  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531377575291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dad1 " "Found entity 1: altsyncram_dad1" {  } { { "db/altsyncram_dad1.tdf" "" { Text "E:/FPGA/Advanced_Experiment/db/altsyncram_dad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377575352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377575352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dad1 kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_ic_tag_module:kernel_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated " "Elaborating entity \"altsyncram_dad1\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_ic_tag_module:kernel_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_bht_module kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_bht_module:kernel_nios2_gen2_0_cpu_bht " "Elaborating entity \"kernel_nios2_gen2_0_cpu_bht_module\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_bht_module:kernel_nios2_gen2_0_cpu_bht\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "kernel_nios2_gen2_0_cpu_bht" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 7329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_bht_module:kernel_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_bht_module:kernel_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_bht_module:kernel_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_bht_module:kernel_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531377575398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_bht_module:kernel_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_bht_module:kernel_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575400 ""}  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531377575400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "E:/FPGA/Advanced_Experiment/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377575451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377575451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_bht_module:kernel_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_bht_module:kernel_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_register_bank_a_module kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_register_bank_a_module:kernel_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"kernel_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_register_bank_a_module:kernel_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "kernel_nios2_gen2_0_cpu_register_bank_a" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 8267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_register_bank_a_module:kernel_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_register_bank_a_module:kernel_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_register_bank_a_module:kernel_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_register_bank_a_module:kernel_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 260 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531377575492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_register_bank_a_module:kernel_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_register_bank_a_module:kernel_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575493 ""}  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 260 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531377575493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "E:/FPGA/Advanced_Experiment/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377575553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377575553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_register_bank_a_module:kernel_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_register_bank_a_module:kernel_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_register_bank_b_module kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_register_bank_b_module:kernel_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"kernel_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_register_bank_b_module:kernel_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "kernel_nios2_gen2_0_cpu_register_bank_b" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 8285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_mult_cell kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"kernel_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "the_kernel_nios2_gen2_0_cpu_mult_cell" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 8870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_mult_cell.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_mult_cell.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_mult_cell.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531377575788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575791 ""}  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_mult_cell.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_mult_cell.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531377575791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "E:/FPGA/Advanced_Experiment/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377575880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377575880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "E:/FPGA/Advanced_Experiment/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377575932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "E:/FPGA/Advanced_Experiment/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531377575981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576002 ""}  } { { "db/altera_mult_add_vkp2.v" "" { Text "E:/FPGA/Advanced_Experiment/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531377576002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576011 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/FPGA/Advanced_Experiment/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576031 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/FPGA/Advanced_Experiment/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576046 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/FPGA/Advanced_Experiment/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576096 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/FPGA/Advanced_Experiment/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576143 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/FPGA/Advanced_Experiment/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576186 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/FPGA/Advanced_Experiment/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576207 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/FPGA/Advanced_Experiment/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576238 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/FPGA/Advanced_Experiment/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576257 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/FPGA/Advanced_Experiment/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576282 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/FPGA/Advanced_Experiment/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576315 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/FPGA/Advanced_Experiment/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576454 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/FPGA/Advanced_Experiment/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576513 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/FPGA/Advanced_Experiment/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576596 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/FPGA/Advanced_Experiment/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576658 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/FPGA/Advanced_Experiment/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576678 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/FPGA/Advanced_Experiment/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576710 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/FPGA/Advanced_Experiment/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576742 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_mult_cell:the_kernel_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "E:/FPGA/Advanced_Experiment/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377576756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_nios2_oci kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"kernel_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "the_kernel_nios2_gen2_0_cpu_nios2_oci" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 9226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377577323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_nios2_oci_debug kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_debug:the_kernel_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"kernel_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_debug:the_kernel_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "the_kernel_nios2_gen2_0_cpu_nios2_oci_debug" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 3464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377577376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_debug:the_kernel_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_debug:the_kernel_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377577526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_debug:the_kernel_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_debug:the_kernel_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 423 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531377577563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_debug:the_kernel_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_debug:the_kernel_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377577564 ""}  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 423 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531377577564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_nios2_oci_break kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_break:the_kernel_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"kernel_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_break:the_kernel_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "the_kernel_nios2_gen2_0_cpu_nios2_oci_break" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 3500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377577574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_nios2_oci_xbrk kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_xbrk:the_kernel_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"kernel_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_xbrk:the_kernel_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "the_kernel_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 3525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377577612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_nios2_oci_dbrk kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_dbrk:the_kernel_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"kernel_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_dbrk:the_kernel_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "the_kernel_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 3558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377577630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_nios2_oci_match_single kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_dbrk:the_kernel_nios2_gen2_0_cpu_nios2_oci_dbrk\|kernel_nios2_gen2_0_cpu_nios2_oci_match_single:kernel_nios2_gen2_0_cpu_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"kernel_nios2_gen2_0_cpu_nios2_oci_match_single\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_dbrk:the_kernel_nios2_gen2_0_cpu_nios2_oci_dbrk\|kernel_nios2_gen2_0_cpu_nios2_oci_match_single:kernel_nios2_gen2_0_cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "kernel_nios2_gen2_0_cpu_nios2_oci_dbrk_hit0_match_single" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377577660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_nios2_oci_match_paired kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_dbrk:the_kernel_nios2_gen2_0_cpu_nios2_oci_dbrk\|kernel_nios2_gen2_0_cpu_nios2_oci_match_paired:kernel_nios2_gen2_0_cpu_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"kernel_nios2_gen2_0_cpu_nios2_oci_match_paired\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_dbrk:the_kernel_nios2_gen2_0_cpu_nios2_oci_dbrk\|kernel_nios2_gen2_0_cpu_nios2_oci_match_paired:kernel_nios2_gen2_0_cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "kernel_nios2_gen2_0_cpu_nios2_oci_dbrk_hit0_match_paired" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377577683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_nios2_oci_itrace kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_itrace:the_kernel_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"kernel_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_itrace:the_kernel_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "the_kernel_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 3598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377577712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_nios2_oci_dtrace kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_dtrace:the_kernel_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"kernel_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_dtrace:the_kernel_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "the_kernel_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 3613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377577747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_nios2_oci_td_mode kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_dtrace:the_kernel_nios2_gen2_0_cpu_nios2_oci_dtrace\|kernel_nios2_gen2_0_cpu_nios2_oci_td_mode:kernel_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"kernel_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_dtrace:the_kernel_nios2_gen2_0_cpu_nios2_oci_dtrace\|kernel_nios2_gen2_0_cpu_nios2_oci_td_mode:kernel_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "kernel_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 1995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377577798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_nios2_oci_fifo kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_fifo:the_kernel_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"kernel_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_fifo:the_kernel_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "the_kernel_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 3628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377577838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_fifo:the_kernel_nios2_gen2_0_cpu_nios2_oci_fifo\|kernel_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_kernel_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"kernel_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_fifo:the_kernel_nios2_gen2_0_cpu_nios2_oci_fifo\|kernel_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_kernel_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "the_kernel_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377577919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_fifo:the_kernel_nios2_gen2_0_cpu_nios2_oci_fifo\|kernel_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_kernel_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"kernel_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_fifo:the_kernel_nios2_gen2_0_cpu_nios2_oci_fifo\|kernel_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_kernel_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "the_kernel_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377577980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_fifo:the_kernel_nios2_gen2_0_cpu_nios2_oci_fifo\|kernel_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_kernel_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"kernel_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_fifo:the_kernel_nios2_gen2_0_cpu_nios2_oci_fifo\|kernel_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_kernel_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "the_kernel_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377577999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_nios2_oci_pib kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_pib:the_kernel_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"kernel_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_pib:the_kernel_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "the_kernel_nios2_gen2_0_cpu_nios2_oci_pib" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 3633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_nios2_oci_im kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_im:the_kernel_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"kernel_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_im:the_kernel_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "the_kernel_nios2_gen2_0_cpu_nios2_oci_im" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 3654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_im:the_kernel_nios2_gen2_0_cpu_nios2_oci_im\|kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module:kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component " "Elaborating entity \"kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_im:the_kernel_nios2_gen2_0_cpu_nios2_oci_im\|kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module:kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_im:the_kernel_nios2_gen2_0_cpu_nios2_oci_im\|kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module:kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_im:the_kernel_nios2_gen2_0_cpu_nios2_oci_im\|kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module:kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_im:the_kernel_nios2_gen2_0_cpu_nios2_oci_im\|kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module:kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_im:the_kernel_nios2_gen2_0_cpu_nios2_oci_im\|kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module:kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2738 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531377578093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_im:the_kernel_nios2_gen2_0_cpu_nios2_oci_im\|kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module:kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_im:the_kernel_nios2_gen2_0_cpu_nios2_oci_im\|kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module:kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578094 ""}  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2738 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531377578094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7mc1 " "Found entity 1: altsyncram_7mc1" {  } { { "db/altsyncram_7mc1.tdf" "" { Text "E:/FPGA/Advanced_Experiment/db/altsyncram_7mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377578174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377578174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7mc1 kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_im:the_kernel_nios2_gen2_0_cpu_nios2_oci_im\|kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module:kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\|altsyncram_7mc1:auto_generated " "Elaborating entity \"altsyncram_7mc1\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_oci_im:the_kernel_nios2_gen2_0_cpu_nios2_oci_im\|kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module:kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\|altsyncram_7mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_nios2_avalon_reg kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_avalon_reg:the_kernel_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"kernel_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_avalon_reg:the_kernel_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "the_kernel_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 3673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_nios2_ocimem kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_ocimem:the_kernel_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"kernel_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_ocimem:the_kernel_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "the_kernel_nios2_gen2_0_cpu_nios2_ocimem" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 3693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_ociram_sp_ram_module kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_ocimem:the_kernel_nios2_gen2_0_cpu_nios2_ocimem\|kernel_nios2_gen2_0_cpu_ociram_sp_ram_module:kernel_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"kernel_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_ocimem:the_kernel_nios2_gen2_0_cpu_nios2_ocimem\|kernel_nios2_gen2_0_cpu_ociram_sp_ram_module:kernel_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "kernel_nios2_gen2_0_cpu_ociram_sp_ram" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 3208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_ocimem:the_kernel_nios2_gen2_0_cpu_nios2_ocimem\|kernel_nios2_gen2_0_cpu_ociram_sp_ram_module:kernel_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_ocimem:the_kernel_nios2_gen2_0_cpu_nios2_ocimem\|kernel_nios2_gen2_0_cpu_ociram_sp_ram_module:kernel_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 3036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_ocimem:the_kernel_nios2_gen2_0_cpu_nios2_ocimem\|kernel_nios2_gen2_0_cpu_ociram_sp_ram_module:kernel_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_ocimem:the_kernel_nios2_gen2_0_cpu_nios2_ocimem\|kernel_nios2_gen2_0_cpu_ociram_sp_ram_module:kernel_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 3036 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531377578355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_ocimem:the_kernel_nios2_gen2_0_cpu_nios2_ocimem\|kernel_nios2_gen2_0_cpu_ociram_sp_ram_module:kernel_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_ocimem:the_kernel_nios2_gen2_0_cpu_nios2_ocimem\|kernel_nios2_gen2_0_cpu_ociram_sp_ram_module:kernel_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578356 ""}  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 3036 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531377578356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a31 " "Found entity 1: altsyncram_4a31" {  } { { "db/altsyncram_4a31.tdf" "" { Text "E:/FPGA/Advanced_Experiment/db/altsyncram_4a31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531377578423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531377578423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4a31 kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_ocimem:the_kernel_nios2_gen2_0_cpu_nios2_ocimem\|kernel_nios2_gen2_0_cpu_ociram_sp_ram_module:kernel_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated " "Elaborating entity \"altsyncram_4a31\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_nios2_ocimem:the_kernel_nios2_gen2_0_cpu_nios2_ocimem\|kernel_nios2_gen2_0_cpu_ociram_sp_ram_module:kernel_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_debug_slave_wrapper kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_debug_slave_wrapper:the_kernel_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"kernel_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_debug_slave_wrapper:the_kernel_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "the_kernel_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 3798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_debug_slave_tck kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_debug_slave_wrapper:the_kernel_nios2_gen2_0_cpu_debug_slave_wrapper\|kernel_nios2_gen2_0_cpu_debug_slave_tck:the_kernel_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"kernel_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_debug_slave_wrapper:the_kernel_nios2_gen2_0_cpu_debug_slave_wrapper\|kernel_nios2_gen2_0_cpu_debug_slave_tck:the_kernel_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_kernel_nios2_gen2_0_cpu_debug_slave_tck" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_nios2_gen2_0_cpu_debug_slave_sysclk kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_debug_slave_wrapper:the_kernel_nios2_gen2_0_cpu_debug_slave_wrapper\|kernel_nios2_gen2_0_cpu_debug_slave_sysclk:the_kernel_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"kernel_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_debug_slave_wrapper:the_kernel_nios2_gen2_0_cpu_debug_slave_wrapper\|kernel_nios2_gen2_0_cpu_debug_slave_sysclk:the_kernel_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_kernel_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_debug_slave_wrapper:the_kernel_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_debug_slave_wrapper:the_kernel_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_wrapper.v" "kernel_nios2_gen2_0_cpu_debug_slave_phy" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_debug_slave_wrapper:the_kernel_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_debug_slave_wrapper:the_kernel_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531377578683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_debug_slave_wrapper:the_kernel_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_debug_slave_wrapper:the_kernel_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578684 ""}  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531377578684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_debug_slave_wrapper:the_kernel_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_debug_slave_wrapper:the_kernel_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578688 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_debug_slave_wrapper:the_kernel_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_debug_slave_wrapper:the_kernel_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_debug_slave_wrapper:the_kernel_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_debug_slave_wrapper:the_kernel_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_debug_slave_wrapper:the_kernel_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_debug_slave_wrapper:the_kernel_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_debug_slave_wrapper:the_kernel_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"kernel:u0\|kernel_nios2_gen2_0:nios2_gen2_0\|kernel_nios2_gen2_0_cpu:cpu\|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci\|kernel_nios2_gen2_0_cpu_debug_slave_wrapper:the_kernel_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:kernel_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_sysid_qsys_0 kernel:u0\|kernel_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"kernel_sysid_qsys_0\" for hierarchy \"kernel:u0\|kernel_sysid_qsys_0:sysid_qsys_0\"" {  } { { "kernel/synthesis/kernel.v" "sysid_qsys_0" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/kernel.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0 kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"kernel_mm_interconnect_0\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\"" {  } { { "kernel/synthesis/kernel.v" "mm_interconnect_0" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/kernel.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377578887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd1602_demo_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd1602_demo_0_avalon_slave_0_translator\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "lcd1602_demo_0_avalon_slave_0_translator" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "kernel/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rsp_fifo" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_router kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router:router " "Elaborating entity \"kernel_mm_interconnect_0_router\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router:router\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "router" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_router_default_decode kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router:router\|kernel_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"kernel_mm_interconnect_0_router_default_decode\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router:router\|kernel_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_router_001 kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"kernel_mm_interconnect_0_router_001\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_001:router_001\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "router_001" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_router_001_default_decode kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_001:router_001\|kernel_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"kernel_mm_interconnect_0_router_001_default_decode\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_001:router_001\|kernel_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_router_002 kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"kernel_mm_interconnect_0_router_002\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_002:router_002\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "router_002" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 1962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_router_002_default_decode kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_002:router_002\|kernel_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"kernel_mm_interconnect_0_router_002_default_decode\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_002:router_002\|kernel_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_router_006 kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"kernel_mm_interconnect_0_router_006\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_006:router_006\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "router_006" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 2026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_router_006_default_decode kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_006:router_006\|kernel_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"kernel_mm_interconnect_0_router_006_default_decode\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_router_006:router_006\|kernel_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_limiter" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_cmd_demux kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"kernel_mm_interconnect_0_cmd_demux\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "cmd_demux" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 2139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_cmd_demux_001 kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"kernel_mm_interconnect_0_cmd_demux_001\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 2162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_cmd_mux kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"kernel_mm_interconnect_0_cmd_mux\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "cmd_mux" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 2179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_cmd_mux_004 kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"kernel_mm_interconnect_0_cmd_mux_004\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "cmd_mux_004" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 2253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_cmd_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "kernel/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_rsp_demux kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"kernel_mm_interconnect_0_rsp_demux\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "rsp_demux" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 2293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_rsp_demux_004 kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"kernel_mm_interconnect_0_rsp_demux_004\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "rsp_demux_004" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 2367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_rsp_mux kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"kernel_mm_interconnect_0_rsp_mux\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "rsp_mux" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 2437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "kernel/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_rsp_mux_001 kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"kernel_mm_interconnect_0_rsp_mux_001\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 2460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_avalon_st_adapter kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"kernel_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0.v" 2489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0 kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"kernel:u0\|kernel_mm_interconnect_0:mm_interconnect_0\|kernel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|kernel_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_irq_mapper kernel:u0\|kernel_irq_mapper:irq_mapper " "Elaborating entity \"kernel_irq_mapper\" for hierarchy \"kernel:u0\|kernel_irq_mapper:irq_mapper\"" {  } { { "kernel/synthesis/kernel.v" "irq_mapper" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/kernel.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller kernel:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"kernel:u0\|altera_reset_controller:rst_controller\"" {  } { { "kernel/synthesis/kernel.v" "rst_controller" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/kernel.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer kernel:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"kernel:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "kernel/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer kernel:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"kernel:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "kernel/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:SEG7_LUT_8_inst " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:SEG7_LUT_8_inst\"" {  } { { "advanced_nios.v" "SEG7_LUT_8_inst" { Text "E:/FPGA/Advanced_Experiment/advanced_nios.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:SEG7_LUT_8_inst\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:SEG7_LUT_8_inst\|SEG7_LUT:u0\"" {  } { { "SEG7_driver/SEG7_LUT_8.v" "u0" { Text "E:/FPGA/Advanced_Experiment/SEG7_driver/SEG7_LUT_8.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377579872 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "rdaddress kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component 17 7 " "Port \"rdaddress\" on the entity instantiation of \"kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 2875 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1531377582282 "|Advanced_Nios|kernel:u0|kernel_nios2_gen2_0:nios2_gen2_0|kernel_nios2_gen2_0_cpu:cpu|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci|kernel_nios2_gen2_0_cpu_nios2_oci_im:the_kernel_nios2_gen2_0_cpu_nios2_oci_im|kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module:kernel_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_kernel_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_kernel_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" "the_kernel_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "E:/FPGA/Advanced_Experiment/kernel/synthesis/submodules/kernel_nios2_gen2_0_cpu.v" 3598 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1531377582286 "|Advanced_Nios|kernel:u0|kernel_nios2_gen2_0:nios2_gen2_0|kernel_nios2_gen2_0_cpu:cpu|kernel_nios2_gen2_0_cpu_nios2_oci:the_kernel_nios2_gen2_0_cpu_nios2_oci|kernel_nios2_gen2_0_cpu_nios2_oci_itrace:the_kernel_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "seg7_0_conduit_end_0_export u0 " "Port \"seg7_0_conduit_end_0_export\" does not exist in macrofunction \"u0\"" {  } { { "advanced_nios.v" "u0" { Text "E:/FPGA/Advanced_Experiment/advanced_nios.v" 236 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531377582423 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1531377582739 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/Advanced_Experiment/Advanced_Nios.map.smsg " "Generated suppressed messages file E:/FPGA/Advanced_Experiment/Advanced_Nios.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1531377583571 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 31 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5022 " "Peak virtual memory: 5022 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531377586505 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 12 14:39:46 2018 " "Processing ended: Thu Jul 12 14:39:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531377586505 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531377586505 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531377586505 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531377586505 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 31 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 31 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531377592235 ""}
