module d_ff(clk, rst, din, dout);
input clk, rst, din;
output dout;
reg dout;
always @ (posedge clk)
	begin
	if (rst)
	dout<=1'b0;
	else
	dout<=din;
	end
endmodule
