{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1610018732547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610018732548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan  7 12:25:32 2021 " "Processing started: Thu Jan  7 12:25:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610018732548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1610018732548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv-cpu -c riscv-cpu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv-cpu -c riscv-cpu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1610018732548 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1610018732709 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1610018732709 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(22) " "Verilog HDL warning at ALU.v(22): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/ALU.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1610018738479 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(30) " "Verilog HDL warning at ALU.v(30): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/ALU.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1610018738479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610018738481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610018738481 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE10_LITE_Golden_Top.v(144) " "Verilog HDL warning at DE10_LITE_Golden_Top.v(144): extended using \"x\" or \"z\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/DE10_LITE_Golden_Top.v" 144 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1610018738481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_LITE_Golden_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file DE10_LITE_Golden_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610018738481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610018738481 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(21) " "Verilog HDL warning at RegisterFile.v(21): extended using \"x\" or \"z\"" {  } { { "RegisterFile.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/RegisterFile.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1610018738482 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(27) " "Verilog HDL warning at RegisterFile.v(27): extended using \"x\" or \"z\"" {  } { { "RegisterFile.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/RegisterFile.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1610018738482 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(28) " "Verilog HDL warning at RegisterFile.v(28): extended using \"x\" or \"z\"" {  } { { "RegisterFile.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/RegisterFile.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1610018738482 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(33) " "Verilog HDL warning at RegisterFile.v(33): extended using \"x\" or \"z\"" {  } { { "RegisterFile.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/RegisterFile.v" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1610018738482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610018738482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610018738482 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RiscVCore.v(164) " "Verilog HDL warning at RiscVCore.v(164): extended using \"x\" or \"z\"" {  } { { "RiscVCore.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/RiscVCore.v" 164 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1610018738483 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RiscVCore.v(165) " "Verilog HDL warning at RiscVCore.v(165): extended using \"x\" or \"z\"" {  } { { "RiscVCore.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/RiscVCore.v" 165 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1610018738483 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RiscVCore.v(166) " "Verilog HDL warning at RiscVCore.v(166): extended using \"x\" or \"z\"" {  } { { "RiscVCore.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/RiscVCore.v" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1610018738483 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RiscVCore.v(167) " "Verilog HDL warning at RiscVCore.v(167): extended using \"x\" or \"z\"" {  } { { "RiscVCore.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/RiscVCore.v" 167 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1610018738483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RiscVCore.v 1 1 " "Found 1 design units, including 1 entities, in source file RiscVCore.v" { { "Info" "ISGN_ENTITY_NAME" "1 RiscVCore " "Found entity 1: RiscVCore" {  } { { "RiscVCore.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/RiscVCore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610018738483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610018738483 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ProgramCounter.v(20) " "Verilog HDL warning at ProgramCounter.v(20): extended using \"x\" or \"z\"" {  } { { "ProgramCounter.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/ProgramCounter.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1610018738483 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ProgramCounter.v(21) " "Verilog HDL warning at ProgramCounter.v(21): extended using \"x\" or \"z\"" {  } { { "ProgramCounter.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/ProgramCounter.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1610018738483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610018738483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610018738483 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Register.v(21) " "Verilog HDL warning at Register.v(21): extended using \"x\" or \"z\"" {  } { { "Register.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/Register.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1610018738484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register.v 1 1 " "Found 1 design units, including 1 entities, in source file Register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610018738484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610018738484 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type InstructionDecoder.v(5) " "Verilog HDL Declaration warning at InstructionDecoder.v(5): \"type\" is SystemVerilog-2005 keyword" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 5 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1610018738484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionDecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionDecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Found entity 1: InstructionDecoder" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610018738485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610018738485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ClockDivider.v 1 1 " "Found 1 design units, including 1 entities, in source file ClockDivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/ClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610018738486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610018738486 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type InstructionExtractor.v(10) " "Verilog HDL Declaration warning at InstructionExtractor.v(10): \"type\" is SystemVerilog-2005 keyword" {  } { { "InstructionExtractor.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionExtractor.v" 10 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1610018738486 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type InstructionExtractor.v(22) " "Verilog HDL Declaration warning at InstructionExtractor.v(22): \"type\" is SystemVerilog-2005 keyword" {  } { { "InstructionExtractor.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionExtractor.v" 22 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1610018738486 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "InstructionExtractor.v(29) " "Verilog HDL warning at InstructionExtractor.v(29): extended using \"x\" or \"z\"" {  } { { "InstructionExtractor.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionExtractor.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1610018738486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionExtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionExtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionExtractor " "Found entity 1: InstructionExtractor" {  } { { "InstructionExtractor.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionExtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610018738487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610018738487 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 BranchTester.v(14) " "Verilog HDL Expression warning at BranchTester.v(14): truncated literal to match 2 bits" {  } { { "BranchTester.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/BranchTester.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1610018738487 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 BranchTester.v(15) " "Verilog HDL Expression warning at BranchTester.v(15): truncated literal to match 2 bits" {  } { { "BranchTester.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/BranchTester.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1610018738487 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 BranchTester.v(16) " "Verilog HDL Expression warning at BranchTester.v(16): truncated literal to match 2 bits" {  } { { "BranchTester.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/BranchTester.v" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1610018738487 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 BranchTester.v(17) " "Verilog HDL Expression warning at BranchTester.v(17): truncated literal to match 2 bits" {  } { { "BranchTester.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/BranchTester.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1610018738487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BranchTester.v 1 1 " "Found 1 design units, including 1 entities, in source file BranchTester.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchTester " "Found entity 1: BranchTester" {  } { { "BranchTester.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/BranchTester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610018738487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610018738487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing.v 1 1 " "Found 1 design units, including 1 entities, in source file testing.v" { { "Info" "ISGN_ENTITY_NAME" "1 testing " "Found entity 1: testing" {  } { { "testing.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/testing.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610018738488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610018738488 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MemoryController.v(52) " "Verilog HDL warning at MemoryController.v(52): extended using \"x\" or \"z\"" {  } { { "MemoryController.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/MemoryController.v" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1610018738488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryController.v 1 1 " "Found 1 design units, including 1 entities, in source file MemoryController.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "MemoryController.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/MemoryController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610018738489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610018738489 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SignExtender.v(18) " "Verilog HDL warning at SignExtender.v(18): extended using \"x\" or \"z\"" {  } { { "SignExtender.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/SignExtender.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1610018738489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtender.v 1 1 " "Found 1 design units, including 1 entities, in source file SignExtender.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "SignExtender.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/SignExtender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610018738489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610018738489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testing " "Elaborating entity \"testing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1610018738530 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "base_clk testing.v(6) " "Verilog HDL Always Construct warning at testing.v(6): inferring latch(es) for variable \"base_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "testing.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/testing.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1610018738531 "|testing"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_clk testing.v(6) " "Inferred latch for \"base_clk\" at testing.v(6)" {  } { { "testing.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/testing.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738531 "|testing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RiscVCore RiscVCore:cpu " "Elaborating entity \"RiscVCore\" for hierarchy \"RiscVCore:cpu\"" {  } { { "testing.v" "cpu" { Text "/home/benni/Schule/sfz/riscv-cpu/testing.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1610018738532 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "branch_taken RiscVCore.v(35) " "Verilog HDL warning at RiscVCore.v(35): object branch_taken used but never assigned" {  } { { "RiscVCore.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/RiscVCore.v" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1610018738533 "|testing|RiscVCore:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RiscVCore.v(177) " "Verilog HDL assignment warning at RiscVCore.v(177): truncated value with size 32 to match size of target (3)" {  } { { "RiscVCore.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/RiscVCore.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1610018738536 "|testing|RiscVCore:cpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "branch_taken 0 RiscVCore.v(35) " "Net \"branch_taken\" at RiscVCore.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "RiscVCore.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/RiscVCore.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1610018738536 "|testing|RiscVCore:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionExtractor RiscVCore:cpu\|InstructionExtractor:ie " "Elaborating entity \"InstructionExtractor\" for hierarchy \"RiscVCore:cpu\|InstructionExtractor:ie\"" {  } { { "RiscVCore.v" "ie" { Text "/home/benni/Schule/sfz/riscv-cpu/RiscVCore.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1610018738546 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstructionExtractor.v(34) " "Verilog HDL assignment warning at InstructionExtractor.v(34): truncated value with size 32 to match size of target (3)" {  } { { "InstructionExtractor.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionExtractor.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1610018738547 "|testing|RiscVCore:cpu|InstructionExtractor:ie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstructionExtractor.v(36) " "Verilog HDL assignment warning at InstructionExtractor.v(36): truncated value with size 32 to match size of target (3)" {  } { { "InstructionExtractor.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionExtractor.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1610018738547 "|testing|RiscVCore:cpu|InstructionExtractor:ie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstructionExtractor.v(37) " "Verilog HDL assignment warning at InstructionExtractor.v(37): truncated value with size 32 to match size of target (3)" {  } { { "InstructionExtractor.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionExtractor.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1610018738547 "|testing|RiscVCore:cpu|InstructionExtractor:ie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstructionExtractor.v(39) " "Verilog HDL assignment warning at InstructionExtractor.v(39): truncated value with size 32 to match size of target (3)" {  } { { "InstructionExtractor.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionExtractor.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1610018738547 "|testing|RiscVCore:cpu|InstructionExtractor:ie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstructionExtractor.v(40) " "Verilog HDL assignment warning at InstructionExtractor.v(40): truncated value with size 32 to match size of target (3)" {  } { { "InstructionExtractor.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionExtractor.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1610018738547 "|testing|RiscVCore:cpu|InstructionExtractor:ie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstructionExtractor.v(42) " "Verilog HDL assignment warning at InstructionExtractor.v(42): truncated value with size 32 to match size of target (3)" {  } { { "InstructionExtractor.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionExtractor.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1610018738547 "|testing|RiscVCore:cpu|InstructionExtractor:ie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstructionExtractor.v(43) " "Verilog HDL assignment warning at InstructionExtractor.v(43): truncated value with size 32 to match size of target (3)" {  } { { "InstructionExtractor.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionExtractor.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1610018738547 "|testing|RiscVCore:cpu|InstructionExtractor:ie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstructionExtractor.v(45) " "Verilog HDL assignment warning at InstructionExtractor.v(45): truncated value with size 32 to match size of target (3)" {  } { { "InstructionExtractor.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionExtractor.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1610018738547 "|testing|RiscVCore:cpu|InstructionExtractor:ie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstructionExtractor.v(47) " "Verilog HDL assignment warning at InstructionExtractor.v(47): truncated value with size 32 to match size of target (3)" {  } { { "InstructionExtractor.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionExtractor.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1610018738547 "|testing|RiscVCore:cpu|InstructionExtractor:ie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstructionExtractor.v(49) " "Verilog HDL assignment warning at InstructionExtractor.v(49): truncated value with size 32 to match size of target (3)" {  } { { "InstructionExtractor.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionExtractor.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1610018738547 "|testing|RiscVCore:cpu|InstructionExtractor:ie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstructionExtractor.v(51) " "Verilog HDL assignment warning at InstructionExtractor.v(51): truncated value with size 32 to match size of target (3)" {  } { { "InstructionExtractor.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionExtractor.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1610018738547 "|testing|RiscVCore:cpu|InstructionExtractor:ie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstructionExtractor.v(52) " "Verilog HDL assignment warning at InstructionExtractor.v(52): truncated value with size 32 to match size of target (3)" {  } { { "InstructionExtractor.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionExtractor.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1610018738547 "|testing|RiscVCore:cpu|InstructionExtractor:ie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstructionExtractor.v(54) " "Verilog HDL assignment warning at InstructionExtractor.v(54): truncated value with size 32 to match size of target (3)" {  } { { "InstructionExtractor.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionExtractor.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1610018738547 "|testing|RiscVCore:cpu|InstructionExtractor:ie"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecoder RiscVCore:cpu\|InstructionDecoder:id " "Elaborating entity \"InstructionDecoder\" for hierarchy \"RiscVCore:cpu\|InstructionDecoder:id\"" {  } { { "RiscVCore.v" "id" { Text "/home/benni/Schule/sfz/riscv-cpu/RiscVCore.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1610018738547 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "InstructionDecoder.v(45) " "Verilog HDL error at InstructionDecoder.v(45): constant value overflow" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 45 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Design Software" 0 -1 1610018738548 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "InstructionDecoder.v(46) " "Verilog HDL error at InstructionDecoder.v(46): constant value overflow" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 46 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Design Software" 0 -1 1610018738548 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "InstructionDecoder.v(49) " "Verilog HDL error at InstructionDecoder.v(49): constant value overflow" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 49 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Design Software" 0 -1 1610018738548 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "InstructionDecoder.v(51) " "Verilog HDL error at InstructionDecoder.v(51): constant value overflow" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 51 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Design Software" 0 -1 1610018738548 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "InstructionDecoder.v(53) " "Verilog HDL error at InstructionDecoder.v(53): constant value overflow" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 53 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Design Software" 0 -1 1610018738548 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "InstructionDecoder.v(47) " "Verilog HDL Case Statement warning at InstructionDecoder.v(47): incomplete case statement has no default case item" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 47 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1610018738549 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "InstructionDecoder.v(79) " "Verilog HDL error at InstructionDecoder.v(79): constant value overflow" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 79 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Design Software" 0 -1 1610018738550 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "InstructionDecoder.v(71) " "Verilog HDL Case Statement warning at InstructionDecoder.v(71): incomplete case statement has no default case item" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 71 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1610018738550 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "InstructionDecoder.v(40) " "Verilog HDL Case Statement warning at InstructionDecoder.v(40): incomplete case statement has no default case item" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1610018738550 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_word InstructionDecoder.v(40) " "Verilog HDL Always Construct warning at InstructionDecoder.v(40): inferring latch(es) for variable \"control_word\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1610018738550 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_word\[0\] InstructionDecoder.v(40) " "Inferred latch for \"control_word\[0\]\" at InstructionDecoder.v(40)" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738552 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_word\[1\] InstructionDecoder.v(40) " "Inferred latch for \"control_word\[1\]\" at InstructionDecoder.v(40)" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738552 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_word\[2\] InstructionDecoder.v(40) " "Inferred latch for \"control_word\[2\]\" at InstructionDecoder.v(40)" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738552 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_word\[3\] InstructionDecoder.v(40) " "Inferred latch for \"control_word\[3\]\" at InstructionDecoder.v(40)" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738552 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_word\[4\] InstructionDecoder.v(40) " "Inferred latch for \"control_word\[4\]\" at InstructionDecoder.v(40)" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738552 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_word\[5\] InstructionDecoder.v(40) " "Inferred latch for \"control_word\[5\]\" at InstructionDecoder.v(40)" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738552 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_word\[6\] InstructionDecoder.v(40) " "Inferred latch for \"control_word\[6\]\" at InstructionDecoder.v(40)" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738552 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_word\[7\] InstructionDecoder.v(40) " "Inferred latch for \"control_word\[7\]\" at InstructionDecoder.v(40)" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738553 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_word\[8\] InstructionDecoder.v(40) " "Inferred latch for \"control_word\[8\]\" at InstructionDecoder.v(40)" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738553 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_word\[9\] InstructionDecoder.v(40) " "Inferred latch for \"control_word\[9\]\" at InstructionDecoder.v(40)" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738553 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_word\[10\] InstructionDecoder.v(40) " "Inferred latch for \"control_word\[10\]\" at InstructionDecoder.v(40)" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738553 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_word\[11\] InstructionDecoder.v(40) " "Inferred latch for \"control_word\[11\]\" at InstructionDecoder.v(40)" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738553 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_word\[12\] InstructionDecoder.v(40) " "Inferred latch for \"control_word\[12\]\" at InstructionDecoder.v(40)" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738553 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_word\[13\] InstructionDecoder.v(40) " "Inferred latch for \"control_word\[13\]\" at InstructionDecoder.v(40)" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738553 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_word\[14\] InstructionDecoder.v(40) " "Inferred latch for \"control_word\[14\]\" at InstructionDecoder.v(40)" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738553 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_word\[15\] InstructionDecoder.v(40) " "Inferred latch for \"control_word\[15\]\" at InstructionDecoder.v(40)" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738553 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_word\[16\] InstructionDecoder.v(40) " "Inferred latch for \"control_word\[16\]\" at InstructionDecoder.v(40)" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738553 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_word\[17\] InstructionDecoder.v(40) " "Inferred latch for \"control_word\[17\]\" at InstructionDecoder.v(40)" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738553 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_word\[18\] InstructionDecoder.v(40) " "Inferred latch for \"control_word\[18\]\" at InstructionDecoder.v(40)" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738553 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_word\[20\] InstructionDecoder.v(40) " "Inferred latch for \"control_word\[20\]\" at InstructionDecoder.v(40)" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738553 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_word\[21\] InstructionDecoder.v(40) " "Inferred latch for \"control_word\[21\]\" at InstructionDecoder.v(40)" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738553 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_word\[22\] InstructionDecoder.v(40) " "Inferred latch for \"control_word\[22\]\" at InstructionDecoder.v(40)" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738553 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_word\[23\] InstructionDecoder.v(40) " "Inferred latch for \"control_word\[23\]\" at InstructionDecoder.v(40)" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738554 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_word\[24\] InstructionDecoder.v(40) " "Inferred latch for \"control_word\[24\]\" at InstructionDecoder.v(40)" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738554 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_word\[25\] InstructionDecoder.v(40) " "Inferred latch for \"control_word\[25\]\" at InstructionDecoder.v(40)" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738554 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_word\[30\] InstructionDecoder.v(40) " "Inferred latch for \"control_word\[30\]\" at InstructionDecoder.v(40)" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738554 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_word\[31\] InstructionDecoder.v(40) " "Inferred latch for \"control_word\[31\]\" at InstructionDecoder.v(40)" {  } { { "InstructionDecoder.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1610018738554 "|testing|RiscVCore:cpu|InstructionDecoder:id"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchTester RiscVCore:cpu\|InstructionDecoder:id\|BranchTester:bt " "Elaborating entity \"BranchTester\" for hierarchy \"RiscVCore:cpu\|InstructionDecoder:id\|BranchTester:bt\"" {  } { { "InstructionDecoder.v" "bt" { Text "/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1610018738560 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "BranchTester.v(14) " "Verilog HDL Case Statement warning at BranchTester.v(14): case item expression covers a value already covered by a previous case item" {  } { { "BranchTester.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/BranchTester.v" 14 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1610018738560 "|testing|RiscVCore:cpu|InstructionDecoder:id|BranchTester:bt"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "BranchTester.v(15) " "Verilog HDL Case Statement warning at BranchTester.v(15): case item expression covers a value already covered by a previous case item" {  } { { "BranchTester.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/BranchTester.v" 15 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1610018738560 "|testing|RiscVCore:cpu|InstructionDecoder:id|BranchTester:bt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU RiscVCore:cpu\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"RiscVCore:cpu\|ALU:alu\"" {  } { { "RiscVCore.v" "alu" { Text "/home/benni/Schule/sfz/riscv-cpu/RiscVCore.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1610018738561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RiscVCore:cpu\|RegisterFile:rf " "Elaborating entity \"RegisterFile\" for hierarchy \"RiscVCore:cpu\|RegisterFile:rf\"" {  } { { "RiscVCore.v" "rf" { Text "/home/benni/Schule/sfz/riscv-cpu/RiscVCore.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1610018738562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter RiscVCore:cpu\|ProgramCounter:pc " "Elaborating entity \"ProgramCounter\" for hierarchy \"RiscVCore:cpu\|ProgramCounter:pc\"" {  } { { "RiscVCore.v" "pc" { Text "/home/benni/Schule/sfz/riscv-cpu/RiscVCore.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1610018738568 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 ProgramCounter.v(17) " "Verilog HDL assignment warning at ProgramCounter.v(17): truncated value with size 32 to match size of target (30)" {  } { { "ProgramCounter.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/ProgramCounter.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1610018738569 "|testing|RiscVCore:cpu|ProgramCounter:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RiscVCore:cpu\|Register:ir " "Elaborating entity \"Register\" for hierarchy \"RiscVCore:cpu\|Register:ir\"" {  } { { "RiscVCore.v" "ir" { Text "/home/benni/Schule/sfz/riscv-cpu/RiscVCore.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1610018738569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RiscVCore:cpu\|Register:mar " "Elaborating entity \"Register\" for hierarchy \"RiscVCore:cpu\|Register:mar\"" {  } { { "RiscVCore.v" "mar" { Text "/home/benni/Schule/sfz/riscv-cpu/RiscVCore.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1610018738570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender RiscVCore:cpu\|SignExtender:se " "Elaborating entity \"SignExtender\" for hierarchy \"RiscVCore:cpu\|SignExtender:se\"" {  } { { "RiscVCore.v" "se" { Text "/home/benni/Schule/sfz/riscv-cpu/RiscVCore.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1610018738571 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SignExtender.v(11) " "Verilog HDL Case Statement information at SignExtender.v(11): all case item expressions in this case statement are onehot" {  } { { "SignExtender.v" "" { Text "/home/benni/Schule/sfz/riscv-cpu/SignExtender.v" 11 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1610018738572 "|testing|RiscVCore:cpu|SignExtender:se"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryController MemoryController:memctrl " "Elaborating entity \"MemoryController\" for hierarchy \"MemoryController:memctrl\"" {  } { { "testing.v" "memctrl" { Text "/home/benni/Schule/sfz/riscv-cpu/testing.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1610018738572 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ram " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ram\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1610018753961 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1610018756153 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/benni/Schule/sfz/riscv-cpu/output_files/riscv-cpu.map.smsg " "Generated suppressed messages file /home/benni/Schule/sfz/riscv-cpu/output_files/riscv-cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1610018756168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "819 " "Peak virtual memory: 819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610018756174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan  7 12:25:56 2021 " "Processing ended: Thu Jan  7 12:25:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610018756174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610018756174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610018756174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1610018756174 ""}
