irq_set_chip_and_handler	,	F_27
handler	,	V_27
ENOMEM	,	V_74
irq_set_chained_handler	,	F_29
ep93xx_gpio_irq_mask	,	F_20
IRQ_NOREQUEST	,	V_37
gpio_int_unmasked	,	V_7
set_config	,	V_66
EP93XX_GPIO_B_INT_STATUS	,	V_20
IRQ_EP93XX_GPIO2MUX	,	V_41
gpio_int_debounce	,	V_12
debounce	,	V_52
bank	,	V_60
dev	,	V_57
enable	,	V_10
irq_desc	,	V_14
pinconf_to_config_param	,	F_31
ARRAY_SIZE	,	F_43
int_debounce_register_offset	,	V_13
IRQ_TYPE_LEVEL_LOW	,	V_33
gpio_irq	,	V_19
IRQ_EP93XX_GPIO5MUX	,	V_44
ep93xx_gpio_update_int_params	,	F_1
bgpio_init	,	F_35
IRQ_TYPE_LEVEL_HIGH	,	V_31
irq_set_handler_locked	,	F_25
GFP_KERNEL	,	V_73
device	,	V_56
irq_data	,	V_22
status	,	V_16
pinconf_to_config_argument	,	F_32
irqd_get_trigger_type	,	F_18
IRQ_EP93XX_GPIO7MUX	,	V_46
handle_level_irq	,	V_32
gpio_direction_input	,	F_23
IRQ_EP93XX_GPIO4MUX	,	V_43
irq_to_gpio	,	F_7
IRQ_TYPE_EDGE_BOTH	,	V_24
ep93xx_gpio_f_irq_handler	,	F_14
ENOTSUPP	,	V_54
chip	,	V_48
devm_ioremap_resource	,	F_40
d	,	V_23
err	,	V_63
ep93xx_gpio_irq_ack	,	F_17
irq	,	V_9
i	,	V_17
port_f_idx	,	V_21
ep93xx_gpio_probe	,	F_37
eoi_register_offset	,	V_25
IRQ_TYPE_EDGE_RISING	,	V_28
ep93xx_gpio_irq_mask_ack	,	F_19
EINVAL	,	V_34
ep93xx_gpio_to_irq	,	F_33
__init	,	T_4
config	,	V_50
platform_device	,	V_68
data	,	V_61
__iomem	,	T_3
gpio_get_value	,	F_24
ep93xx_gpio_int_debounce	,	F_6
int_type1_register_offset	,	V_6
dir	,	V_62
devm_gpiochip_add_data	,	F_36
IRQ_TYPE_EDGE_FALLING	,	V_30
gpio_to_irq	,	F_10
ep93xx_gpio_init_irq	,	F_26
pdev	,	V_69
port_mask	,	V_11
ep93xx_gpio_init	,	F_45
u32	,	T_2
ep93xx_gpio_add_bank	,	F_34
ep93xx_gpio	,	V_70
to_irq	,	V_67
res	,	V_72
EP93XX_GPIO_LINE_MAX_IRQ	,	V_35
offset	,	V_49
resource	,	V_71
ep93xx_gpio_irq_unmask	,	F_21
IRQ_EP93XX_GPIO_AB	,	V_38
platform_driver_register	,	F_46
IRQ_EP93XX_GPIO1MUX	,	V_40
IRQ_EP93XX_GPIO6MUX	,	V_45
irq_clear_status_flags	,	F_28
PTR_ERR	,	F_42
port	,	V_1
ep93xx_gpio_ab_irq_handler	,	F_8
generic_handle_irq	,	F_12
platform_get_resource	,	F_39
ep93xx_gpio_bank	,	V_59
desc	,	V_15
has_debounce	,	V_65
devm_kzalloc	,	F_38
gpio_int_type1	,	V_5
BUG_ON	,	F_2
ep93xx_gpio_set_config	,	F_30
EP93XX_GPIO_LINE_F	,	F_16
ep93xx_gpio_banks	,	V_76
gpio_int_type2	,	V_3
IRQ_EP93XX_GPIO0MUX	,	V_39
EP93XX_GPIO_A_INT_STATUS	,	V_18
EP93XX_GPIO_LINE_A	,	F_11
EP93XX_GPIO_LINE_B	,	F_13
int_type2_register_offset	,	V_4
gc	,	V_55
IORESOURCE_MEM	,	V_75
ep93xx_gpio_driver	,	V_77
handle_edge_irq	,	V_29
gpio_int_enabled	,	V_8
"Unable to add gpio bank %s\n"	,	L_1
int_en_register_offset	,	V_2
PIN_CONFIG_INPUT_DEBOUNCE	,	V_53
dev_warn	,	F_44
writeb	,	F_5
label	,	V_64
ep93xx_gpio_irq_chip	,	V_36
mmio_base	,	V_58
IRQ_EP93XX_GPIO3MUX	,	V_42
gpio_chip	,	V_47
irq_desc_get_irq	,	F_15
ep93xx_gpio_irq_type	,	F_22
writeb_relaxed	,	F_3
readb	,	F_9
irq_flow_handler_t	,	T_1
EP93XX_GPIO_REG	,	F_4
gpio	,	V_26
base	,	V_51
IS_ERR	,	F_41
