Warning (10268): Verilog HDL information at ControlUnit.v(7): always construct contains both blocking and non-blocking assignments File: F:/intelFPGA_lite/18.1/MicroProcessor/ControlUnit.v Line: 7
