=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\phi4_14b_0shot_temp0.0\Prob140_fsm_hdlc/Prob140_fsm_hdlc_sample01 results\phi4_14b_0shot_temp0.0\Prob140_fsm_hdlc/Prob140_fsm_hdlc_sample01.sv dataset_code-complete-iccad2023/Prob140_fsm_hdlc_test.sv dataset_code-complete-iccad2023/Prob140_fsm_hdlc_ref.sv
Return code: 0

--- stdout ---


--- stderr ---


=== Test Execution (FIXED) ===
Command: vvp results\phi4_14b_0shot_temp0.0\Prob140_fsm_hdlc/Prob140_fsm_hdlc_sample01
Return code: 0

--- stdout ---
VCD info: dumpfile wave.vcd opened for output.
Hint: Output 'disc' has 108 mismatches. First mismatch occurred at time 40.
Hint: Output 'flag' has 8 mismatches. First mismatch occurred at time 1550.
Hint: Output 'err' has 241 mismatches. First mismatch occurred at time 70.
Hint: Total mismatched samples is 329 out of 801 samples

Simulation finished at 4006 ps
Mismatches: 329 in 801 samples


--- stderr ---
