* Z:\mnt\design.r\spice\examples\ADM7171-3.3.asc
C2 N001 0 1n
V1 IN 0 3.8
Rload OUT 0 6
C1 OUT 0 4.7µ Rser=1.5m
? Missing component
.tran 5m startup
.lib ADM7171.sub
.backanno
.end
