#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Mar 22 00:28:37 2024
# Process ID: 18691
# Current directory: /home/ubuntu/casper/zrf16_project/rfdc_awg
# Command line: vivado
# Log file: /home/ubuntu/casper/zrf16_project/rfdc_awg/vivado.log
# Journal file: /home/ubuntu/casper/zrf16_project/rfdc_awg/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ubuntu/casper/zrf16_project/rfdc_awg/rfdc_awg/myproj/myproj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/casper/zrf16_project/rfdc_awg/rfdc_awg/sysgen'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 7630.598 ; gain = 107.277 ; free physical = 43262 ; free virtual = 49921
open_bd_design {/home/ubuntu/casper/zrf16_project/rfdc_awg/rfdc_awg/myproj/myproj.srcs/sources_1/bd/zrf16_49dr_bd/zrf16_49dr_bd.bd}
Reading block design file </home/ubuntu/casper/zrf16_project/rfdc_awg/rfdc_awg/myproj/myproj.srcs/sources_1/bd/zrf16_49dr_bd/zrf16_49dr_bd.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - mpsoc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_proto_conv
Adding component instance block -- xilinx.com:ip:usp_rf_data_converter:2.5 - usp_rf_data_converter_0
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc0_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac1_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac2_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac3_clk' frequency is set to 307200000
Successfully read diagram <zrf16_49dr_bd> from block design file </home/ubuntu/casper/zrf16_project/rfdc_awg/rfdc_awg/myproj/myproj.srcs/sources_1/bd/zrf16_49dr_bd/zrf16_49dr_bd.bd>
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.ADC0_Multi_Tile_Sync {true}] [get_bd_cells usp_rf_data_converter_0]
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc0_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac1_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac2_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac3_clk' frequency is set to 307200000
endgroup
save_bd_design
Wrote  : </home/ubuntu/casper/zrf16_project/rfdc_awg/rfdc_awg/myproj/myproj.srcs/sources_1/bd/zrf16_49dr_bd/zrf16_49dr_bd.bd> 
Wrote  : </home/ubuntu/casper/zrf16_project/rfdc_awg/rfdc_awg/myproj/myproj.srcs/sources_1/bd/zrf16_49dr_bd/ui/bd_de9be3e2.ui> 
reset_run zrf16_49dr_bd_usp_rf_data_converter_0_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 8
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_proto_conv/S_AXI(0) and /mpsoc/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_proto_conv/S_AXI(0) and /mpsoc/M_AXI_HPM0_FPD(16)
Wrote  : </home/ubuntu/casper/zrf16_project/rfdc_awg/rfdc_awg/myproj/myproj.srcs/sources_1/bd/zrf16_49dr_bd/zrf16_49dr_bd.bd> 
VHDL Output written to : /home/ubuntu/casper/zrf16_project/rfdc_awg/rfdc_awg/myproj/myproj.gen/sources_1/bd/zrf16_49dr_bd/synth/zrf16_49dr_bd.vhd
VHDL Output written to : /home/ubuntu/casper/zrf16_project/rfdc_awg/rfdc_awg/myproj/myproj.gen/sources_1/bd/zrf16_49dr_bd/sim/zrf16_49dr_bd.vhd
VHDL Output written to : /home/ubuntu/casper/zrf16_project/rfdc_awg/rfdc_awg/myproj/myproj.gen/sources_1/bd/zrf16_49dr_bd/hdl/zrf16_49dr_bd_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block usp_rf_data_converter_0 .
Exporting to file /home/ubuntu/casper/zrf16_project/rfdc_awg/rfdc_awg/myproj/myproj.gen/sources_1/bd/zrf16_49dr_bd/hw_handoff/zrf16_49dr_bd.hwh
Generated Block Design Tcl file /home/ubuntu/casper/zrf16_project/rfdc_awg/rfdc_awg/myproj/myproj.gen/sources_1/bd/zrf16_49dr_bd/hw_handoff/zrf16_49dr_bd_bd.tcl
Generated Hardware Definition File /home/ubuntu/casper/zrf16_project/rfdc_awg/rfdc_awg/myproj/myproj.gen/sources_1/bd/zrf16_49dr_bd/synth/zrf16_49dr_bd.hwdef
[Fri Mar 22 00:31:35 2024] Launched zrf16_49dr_bd_usp_rf_data_converter_0_0_synth_1, synth_1...
Run output will be captured here:
zrf16_49dr_bd_usp_rf_data_converter_0_0_synth_1: /home/ubuntu/casper/zrf16_project/rfdc_awg/rfdc_awg/myproj/myproj.runs/zrf16_49dr_bd_usp_rf_data_converter_0_0_synth_1/runme.log
synth_1: /home/ubuntu/casper/zrf16_project/rfdc_awg/rfdc_awg/myproj/myproj.runs/synth_1/runme.log
[Fri Mar 22 00:31:35 2024] Launched impl_1...
Run output will be captured here: /home/ubuntu/casper/zrf16_project/rfdc_awg/rfdc_awg/myproj/myproj.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 9158.859 ; gain = 35.969 ; free physical = 41036 ; free virtual = 47485
reset_run impl_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 22 00:36:14 2024...
