 16  0:
  1    [%1.copy.1] <- "ADDiu %1.copy.1, $0, 1" <- []
  1    [%200.copy.1] <- "ADDiu %200.copy.1, $0, 200" <- []
  1    [%464.copy.2] <- "ADDiu %464.copy.2, $0, 464" <- []
  1    [%61.copy.2] <- "ADDiu %61.copy.2, $0, 61" <- []
  1    [] <- "SW $r0, 4($%cinfo)" <- [%null.copy.1, %cinfo]
  1    [] <- "BEQ $%61.copy.2, $%version, 12" <- [%61.copy.2, %version]
  8  3:
  1    [%10.copy.2] <- "ADDiu %10.copy.2, $0, 10" <- []
  1    [%5] <- "LW %5, 0(%cinfo)" <- [%cinfo]
  1    [] <- "SW $%10.copy.2, 20($%5)" <- [%10.copy.2, %5]
  1    [] <- "SW $%61.copy.2, 24($%5)" <- [%61.copy.2, %5]
  1    [] <- "SW $%version, 28($%5)" <- [%version, %5]
  1    [%10] <- "LW %10, 0(%5)" <- [%5]
  1    [] <- "CALL %10" <- [%cinfo, %10]
 16  12:
  1    [] <- "BEQ $%464.copy.2, $%structsize, ..preheader.preheader_crit_edge" <- [%464.copy.2, %structsize]
  8  14:
  1    [%19.copy.1] <- "ADDiu %19.copy.1, $0, 19" <- []
  1    [%16] <- "LW %16, 0(%cinfo)" <- [%cinfo]
  1    [] <- "SW $%19.copy.1, 20($%16)" <- [%19.copy.1, %16]
  1    [] <- "SW $%464.copy.2, 24($%16)" <- [%464.copy.2, %16]
  1    [] <- "SW $%structsize, 28($%16)" <- [%structsize, %16]
  1    [%21] <- "LW %21, 0(%16)" <- [%16]
  1    [] <- "CALL %21" <- [%cinfo, %21]
  8  ..preheader.preheader_crit_edge:
 16  .preheader.preheader:
  1    [%24] <- "LW %24, 0(%cinfo)" <- [%cinfo]
  1    [] <- "SW %24, 0(%cinfo)" <- [%24, %cinfo]
  1    [] <- "SW $%1.copy.1, 12($%cinfo)" <- [%1.copy.1, %cinfo]
  1    [] <- "CALL jinit_memory_mgr" <- [%cinfo]
  1    [] <- "SW $r0, 8($%cinfo)" <- [%null.copy.1, %cinfo]
  1    [] <- "SW $r0, 20($%cinfo)" <- [%null.copy.1, %cinfo]
  1    [] <- "CALL jinit_marker_reader" <- [%cinfo]
  1    [] <- "CALL jinit_input_controller" <- [%cinfo]
  1    [] <- "SW $%200.copy.1, 16($%cinfo)" <- [%200.copy.1, %cinfo]
  1    [] <- "Ret" <- []
