Protel Design System Design Rule Check
PCB File : C:\Users\zhang\Desktop\ËÄÐýÒí\sixuanyi.PcbDoc
Date     : 2017/8/5
Time     : 16:18:16

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=30mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (2.829mil < 10mil) Between Pad 22pf-2(3489.999mil,2315mil) on Bottom Layer And Pad 8MHZ-2(3545mil,2255mil) on Multi-Layer [Bottom Solder] Mask Sliver [2.829mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad 22pf-1(3549.999mil,2315mil) on Bottom Layer And Pad 8MHZ-2(3545mil,2255mil) on Multi-Layer [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad 22pf-2(3354.999mil,2315mil) on Bottom Layer And Pad 8MHZ-1(3345mil,2255mil) on Multi-Layer [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-2(3374.685mil,2420mil) on Top Layer And Pad U1-1(3355mil,2420mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-3(3394.37mil,2420mil) on Top Layer And Pad U1-2(3374.685mil,2420mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-4(3414.055mil,2420mil) on Top Layer And Pad U1-3(3394.37mil,2420mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-5(3433.74mil,2420mil) on Top Layer And Pad U1-4(3414.055mil,2420mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-6(3453.425mil,2420mil) on Top Layer And Pad U1-5(3433.74mil,2420mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-7(3473.11mil,2420mil) on Top Layer And Pad U1-6(3453.425mil,2420mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-8(3492.795mil,2420mil) on Top Layer And Pad U1-7(3473.11mil,2420mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-9(3512.48mil,2420mil) on Top Layer And Pad U1-8(3492.795mil,2420mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-10(3532.165mil,2420mil) on Top Layer And Pad U1-9(3512.48mil,2420mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-11(3551.85mil,2420mil) on Top Layer And Pad U1-10(3532.165mil,2420mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.85mil < 10mil) Between Via (3560mil,2355mil) from Top Layer to Bottom Layer And Pad U1-11(3551.85mil,2420mil) on Top Layer [Top Solder] Mask Sliver [3.85mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-12(3571.535mil,2420mil) on Top Layer And Pad U1-11(3551.85mil,2420mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.031mil < 10mil) Between Via (3560mil,2355mil) from Top Layer to Bottom Layer And Pad U1-12(3571.535mil,2420mil) on Top Layer [Top Solder] Mask Sliver [4.031mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.991mil < 10mil) Between Via (3590mil,2360mil) from Top Layer to Bottom Layer And Pad U1-12(3571.535mil,2420mil) on Top Layer [Top Solder] Mask Sliver [1.991mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-13(3591.22mil,2420mil) on Top Layer And Pad U1-12(3571.535mil,2420mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-14(3610.905mil,2420mil) on Top Layer And Pad U1-13(3591.22mil,2420mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.56mil < 10mil) Between Via (3590mil,2360mil) from Top Layer to Bottom Layer And Pad U1-14(3610.905mil,2420mil) on Top Layer [Top Solder] Mask Sliver [3.56mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-15(3630.59mil,2420mil) on Top Layer And Pad U1-14(3610.905mil,2420mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-16(3650.275mil,2420mil) on Top Layer And Pad U1-15(3630.59mil,2420mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-18(3717.204mil,2506.614mil) on Top Layer And Pad U1-17(3717.204mil,2486.929mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-19(3717.204mil,2526.299mil) on Top Layer And Pad U1-18(3717.204mil,2506.614mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-20(3717.204mil,2545.984mil) on Top Layer And Pad U1-19(3717.204mil,2526.299mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-21(3717.204mil,2565.669mil) on Top Layer And Pad U1-20(3717.204mil,2545.984mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-22(3717.204mil,2585.354mil) on Top Layer And Pad U1-21(3717.204mil,2565.669mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-23(3717.204mil,2605.039mil) on Top Layer And Pad U1-22(3717.204mil,2585.354mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-24(3717.204mil,2624.724mil) on Top Layer And Pad U1-23(3717.204mil,2605.039mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-25(3717.204mil,2644.409mil) on Top Layer And Pad U1-24(3717.204mil,2624.724mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-26(3717.204mil,2664.094mil) on Top Layer And Pad U1-25(3717.204mil,2644.409mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-27(3717.204mil,2683.779mil) on Top Layer And Pad U1-26(3717.204mil,2664.094mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-28(3717.204mil,2703.464mil) on Top Layer And Pad U1-27(3717.204mil,2683.779mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-29(3717.204mil,2723.149mil) on Top Layer And Pad U1-28(3717.204mil,2703.464mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-30(3717.204mil,2742.834mil) on Top Layer And Pad U1-29(3717.204mil,2723.149mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-31(3717.204mil,2762.519mil) on Top Layer And Pad U1-30(3717.204mil,2742.834mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-32(3717.204mil,2782.204mil) on Top Layer And Pad U1-31(3717.204mil,2762.519mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-34(3630.59mil,2849.133mil) on Top Layer And Pad U1-33(3650.275mil,2849.133mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-35(3610.905mil,2849.133mil) on Top Layer And Pad U1-34(3630.59mil,2849.133mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-36(3591.22mil,2849.133mil) on Top Layer And Pad U1-35(3610.905mil,2849.133mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-37(3571.535mil,2849.133mil) on Top Layer And Pad U1-36(3591.22mil,2849.133mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-38(3551.85mil,2849.133mil) on Top Layer And Pad U1-37(3571.535mil,2849.133mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-39(3532.165mil,2849.133mil) on Top Layer And Pad U1-38(3551.85mil,2849.133mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-40(3512.48mil,2849.133mil) on Top Layer And Pad U1-39(3532.165mil,2849.133mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-41(3492.795mil,2849.133mil) on Top Layer And Pad U1-40(3512.48mil,2849.133mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.101mil < 10mil) Between Via (3480mil,2915mil) from Top Layer to Bottom Layer And Pad U1-41(3492.795mil,2849.133mil) on Top Layer [Top Solder] Mask Sliver [5.101mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-42(3473.11mil,2849.133mil) on Top Layer And Pad U1-41(3492.795mil,2849.133mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.717mil < 10mil) Between Via (3480mil,2915mil) from Top Layer to Bottom Layer And Pad U1-42(3473.11mil,2849.133mil) on Top Layer [Top Solder] Mask Sliver [4.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-43(3453.425mil,2849.133mil) on Top Layer And Pad U1-42(3473.11mil,2849.133mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-44(3433.74mil,2849.133mil) on Top Layer And Pad U1-43(3453.425mil,2849.133mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-45(3414.055mil,2849.133mil) on Top Layer And Pad U1-44(3433.74mil,2849.133mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-46(3394.37mil,2849.133mil) on Top Layer And Pad U1-45(3414.055mil,2849.133mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-47(3374.685mil,2849.133mil) on Top Layer And Pad U1-46(3394.37mil,2849.133mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-48(3355mil,2849.133mil) on Top Layer And Pad U1-47(3374.685mil,2849.133mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-50(3288.071mil,2762.519mil) on Top Layer And Pad U1-49(3288.071mil,2782.204mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-51(3288.071mil,2742.834mil) on Top Layer And Pad U1-50(3288.071mil,2762.519mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-52(3288.071mil,2723.149mil) on Top Layer And Pad U1-51(3288.071mil,2742.834mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-53(3288.071mil,2703.464mil) on Top Layer And Pad U1-52(3288.071mil,2723.149mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-54(3288.071mil,2683.779mil) on Top Layer And Pad U1-53(3288.071mil,2703.464mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-55(3288.071mil,2664.094mil) on Top Layer And Pad U1-54(3288.071mil,2683.779mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-56(3288.071mil,2644.409mil) on Top Layer And Pad U1-55(3288.071mil,2664.094mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-57(3288.071mil,2624.724mil) on Top Layer And Pad U1-56(3288.071mil,2644.409mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-58(3288.071mil,2605.039mil) on Top Layer And Pad U1-57(3288.071mil,2624.724mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-59(3288.071mil,2585.354mil) on Top Layer And Pad U1-58(3288.071mil,2605.039mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-60(3288.071mil,2565.669mil) on Top Layer And Pad U1-59(3288.071mil,2585.354mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-61(3288.071mil,2545.984mil) on Top Layer And Pad U1-60(3288.071mil,2565.669mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-62(3288.071mil,2526.299mil) on Top Layer And Pad U1-61(3288.071mil,2545.984mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-63(3288.071mil,2506.614mil) on Top Layer And Pad U1-62(3288.071mil,2526.299mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-64(3288.071mil,2486.929mil) on Top Layer And Pad U1-63(3288.071mil,2506.614mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad LTC4054-2(3917.323mil,3705.001mil) on Top Layer And Pad LTC4054-1(3917.323mil,3667.598mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.747mil < 10mil) Between Pad LTC4054-3(3917.323mil,3742.401mil) on Top Layer And Pad LTC4054-2(3917.323mil,3705.001mil) on Top Layer [Top Solder] Mask Sliver [7.747mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad USB-4(4684.055mil,3013.189mil) on Top Layer And Pad USB-5(4684.055mil,2981.693mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad USB-3(4684.055mil,3044.685mil) on Top Layer And Pad USB-4(4684.055mil,3013.189mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad USB-2(4684.055mil,3076.181mil) on Top Layer And Pad USB-3(4684.055mil,3044.685mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad USB-1(4684.055mil,3107.677mil) on Top Layer And Pad USB-2(4684.055mil,3076.181mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad lm27313-2(4560.001mil,3622.677mil) on Top Layer And Pad lm27313-1(4522.598mil,3622.677mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.747mil < 10mil) Between Pad lm27313-3(4597.401mil,3622.677mil) on Top Layer And Pad lm27313-2(4560.001mil,3622.677mil) on Top Layer [Top Solder] Mask Sliver [7.747mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.657mil < 10mil) Between Via (4230mil,3150mil) from Top Layer to Bottom Layer And Pad 1K-2(4230.064mil,3107.501mil) on Top Layer [Top Solder] Mask Sliver [9.657mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.157mil < 10mil) Between Via (4420mil,3660mil) from Top Layer to Bottom Layer And Pad R2-1(4434.999mil,3705mil) on Top Layer [Top Solder] Mask Sliver [7.157mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.396mil < 10mil) Between Via (3805mil,3175mil) from Top Layer to Bottom Layer And Pad U2-4(3864.173mil,3194.567mil) on Top Layer [Top Solder] Mask Sliver [6.396mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.663mil < 10mil) Between Via (3805mil,3175mil) from Top Layer to Bottom Layer And Pad U2-5(3864.173mil,3168.976mil) on Top Layer [Top Solder] Mask Sliver [0.663mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.405mil < 10mil) Between Via (4200mil,3185mil) from Top Layer to Bottom Layer And Pad U2-25(4135.827mil,3194.567mil) on Top Layer [Top Solder] Mask Sliver [6.405mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.813mil < 10mil) Between Via (4200mil,3185mil) from Top Layer to Bottom Layer And Pad U2-24(4135.827mil,3168.976mil) on Top Layer [Top Solder] Mask Sliver [8.813mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.157mil < 10mil) Between Via (4325mil,2785mil) from Top Layer to Bottom Layer And Pad 10k-1(4338.001mil,2745mil) on Top Layer [Top Solder] Mask Sliver [7.157mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.052mil < 10mil) Between Via (4455mil,3331.843mil) from Top Layer to Bottom Layer And Pad AMS1117_3.3-4(4394.968mil,3259.937mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.052mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.157mil < 10mil) Between Via (3560mil,2355mil) from Top Layer to Bottom Layer And Pad 22pf-1(3549.999mil,2315mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.157mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.732mil < 10mil) Between Via (4295mil,3615mil) from Top Layer to Bottom Layer And Pad rt9193-1(4292.323mil,3652.402mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad rt9193-2(4292.323mil,3614.999mil) on Bottom Layer And Pad rt9193-1(4292.323mil,3652.402mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.33mil < 10mil) Between Via (4290mil,3580mil) from Top Layer to Bottom Layer And Pad rt9193-2(4292.323mil,3614.999mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.33mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.747mil < 10mil) Between Pad rt9193-3(4292.323mil,3577.599mil) on Bottom Layer And Pad rt9193-2(4292.323mil,3614.999mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.747mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.732mil < 10mil) Between Via (4295mil,3615mil) from Top Layer to Bottom Layer And Pad rt9193-3(4292.323mil,3577.599mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.889mil < 10mil) Between Via (4165mil,2750mil) from Top Layer to Bottom Layer And Pad Designator41-13(4205.59mil,2782mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.89mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.67mil < 10mil) Between Via (4295mil,3615mil) from Top Layer to Bottom Layer And Via (4290mil,3580mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.67mil] / [Bottom Solder] Mask Sliver [7.67mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.729mil < 10mil) Between Via (3590mil,2360mil) from Top Layer to Bottom Layer And Via (3560mil,2355mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.729mil] / [Bottom Solder] Mask Sliver [2.729mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.47mil < 10mil) Between Via (3480mil,2915mil) from Top Layer to Bottom Layer And Via (3455mil,2930mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.47mil] / [Bottom Solder] Mask Sliver [1.47mil]
Rule Violations :95

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (3926.181mil,3644.961mil) on Top Overlay And Pad LTC4054-1(3917.323mil,3667.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (4499.961mil,3613.819mil) on Top Overlay And Pad lm27313-1(4522.598mil,3622.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (4301.181mil,3675.039mil) on Bottom Overlay And Pad rt9193-1(4292.323mil,3652.402mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3576.141mil,2285mil)(3576.141mil,2345mil) on Bottom Overlay And Pad 8MHZ-2(3545mil,2255mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3463.857mil,2285mil)(3576.141mil,2285mil) on Bottom Overlay And Pad 8MHZ-2(3545mil,2255mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3328.857mil,2284.96mil)(3328.857mil,2345mil) on Bottom Overlay And Pad 8MHZ-1(3345mil,2255mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3328.857mil,2285mil)(3441.141mil,2285mil) on Bottom Overlay And Pad 8MHZ-1(3345mil,2255mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "104" (4550mil,3825mil) on Bottom Overlay And Pad P_usb-1(4515mil,3855mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (3748.857mil,2210mil)(3748.857mil,2270.04mil) on Top Overlay And Pad C6-2(3774.999mil,2240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3748.857mil,2210mil)(3861.141mil,2210mil) on Top Overlay And Pad C6-2(3774.999mil,2240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3748.857mil,2270mil)(3861.141mil,2270mil) on Top Overlay And Pad C6-2(3774.999mil,2240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (3861.141mil,2270mil)(3861.141mil,2210mil) on Top Overlay And Pad C6-1(3834.999mil,2240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3748.857mil,2210mil)(3861.141mil,2210mil) on Top Overlay And Pad C6-1(3834.999mil,2240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3748.857mil,2270mil)(3861.141mil,2270mil) on Top Overlay And Pad C6-1(3834.999mil,2240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (3748.857mil,2295mil)(3748.857mil,2355.04mil) on Top Overlay And Pad R3-2(3774.999mil,2325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3748.857mil,2295mil)(3861.141mil,2295mil) on Top Overlay And Pad R3-2(3774.999mil,2325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3748.857mil,2355mil)(3861.141mil,2355mil) on Top Overlay And Pad R3-2(3774.999mil,2325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (3861.141mil,2355mil)(3861.141mil,2295mil) on Top Overlay And Pad R3-1(3834.999mil,2325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3748.857mil,2295mil)(3861.141mil,2295mil) on Top Overlay And Pad R3-1(3834.999mil,2325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3748.857mil,2355mil)(3861.141mil,2355mil) on Top Overlay And Pad R3-1(3834.999mil,2325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.42mil < 10mil) Between Text "nrf" (3917mil,2219mil) on Top Overlay And Pad R3-1(3834.999mil,2325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.42mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4690mil,3323.859mil)(4690mil,3436.143mil) on Top Overlay And Pad RLEDS0-2(4720mil,3410.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4750mil,3323.859mil)(4750mil,3436.143mil) on Top Overlay And Pad RLEDS0-2(4720mil,3410.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (4690mil,3436.143mil)(4750.04mil,3436.143mil) on Top Overlay And Pad RLEDS0-2(4720mil,3410.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4690mil,3323.859mil)(4690mil,3436.143mil) on Top Overlay And Pad RLEDS0-1(4720mil,3350.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4750mil,3323.859mil)(4750mil,3436.143mil) on Top Overlay And Pad RLEDS0-1(4720mil,3350.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (4690mil,3323.859mil)(4750mil,3323.859mil) on Top Overlay And Pad RLEDS0-1(4720mil,3350.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (2493.857mil,4255mil)(2493.857mil,4315.04mil) on Top Overlay And Pad RLED3-2(2519.999mil,4285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (2493.857mil,4315mil)(2606.141mil,4315mil) on Top Overlay And Pad RLED3-2(2519.999mil,4285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (2493.857mil,4255mil)(2606.141mil,4255mil) on Top Overlay And Pad RLED3-2(2519.999mil,4285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (2606.141mil,4315mil)(2606.141mil,4255mil) on Top Overlay And Pad RLED3-1(2579.999mil,4285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (2493.857mil,4315mil)(2606.141mil,4315mil) on Top Overlay And Pad RLED3-1(2579.999mil,4285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (2493.857mil,4255mil)(2606.141mil,4255mil) on Top Overlay And Pad RLED3-1(2579.999mil,4285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (2531.143mil,4354.96mil)(2531.143mil,4415mil) on Top Overlay And Pad LED3-2(2505.001mil,4385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (2418.859mil,4355mil)(2531.143mil,4355mil) on Top Overlay And Pad LED3-2(2505.001mil,4385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (2418.859mil,4415mil)(2531.143mil,4415mil) on Top Overlay And Pad LED3-2(2505.001mil,4385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.588mil < 10mil) Between Text "RLED3" (2420mil,4355mil) on Top Overlay And Pad LED3-2(2505.001mil,4385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.588mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (2418.859mil,4415mil)(2418.859mil,4355mil) on Top Overlay And Pad LED3-1(2445.001mil,4385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (2418.859mil,4355mil)(2531.143mil,4355mil) on Top Overlay And Pad LED3-1(2445.001mil,4385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (2418.859mil,4415mil)(2531.143mil,4415mil) on Top Overlay And Pad LED3-1(2445.001mil,4385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "RLED3" (2420mil,4355mil) on Top Overlay And Pad LED3-1(2445.001mil,4385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (5251.143mil,4244.96mil)(5251.143mil,4305mil) on Top Overlay And Pad RLED2-2(5225.001mil,4275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (5138.859mil,4245mil)(5251.143mil,4245mil) on Top Overlay And Pad RLED2-2(5225.001mil,4275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (5138.859mil,4305mil)(5251.143mil,4305mil) on Top Overlay And Pad RLED2-2(5225.001mil,4275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (5138.859mil,4305mil)(5138.859mil,4245mil) on Top Overlay And Pad RLED2-1(5165.001mil,4275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (5138.859mil,4245mil)(5251.143mil,4245mil) on Top Overlay And Pad RLED2-1(5165.001mil,4275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (5138.859mil,4305mil)(5251.143mil,4305mil) on Top Overlay And Pad RLED2-1(5165.001mil,4275mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (5223.857mil,4345mil)(5223.857mil,4405.04mil) on Top Overlay And Pad LED2-2(5249.999mil,4375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (5223.857mil,4345mil)(5336.141mil,4345mil) on Top Overlay And Pad LED2-2(5249.999mil,4375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "RLED2" (5180mil,4330mil) on Top Overlay And Pad LED2-2(5249.999mil,4375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (5223.857mil,4405mil)(5336.141mil,4405mil) on Top Overlay And Pad LED2-2(5249.999mil,4375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (5336.141mil,4405mil)(5336.141mil,4345mil) on Top Overlay And Pad LED2-1(5309.999mil,4375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (5223.857mil,4345mil)(5336.141mil,4345mil) on Top Overlay And Pad LED2-1(5309.999mil,4375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "RLED2" (5180mil,4330mil) on Top Overlay And Pad LED2-1(5309.999mil,4375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (5223.857mil,4405mil)(5336.141mil,4405mil) on Top Overlay And Pad LED2-1(5309.999mil,4375mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (4100.001mil,3409.936mil)(4125.001mil,3409.936mil) on Top Overlay And Pad 1.65k-2(4102.501mil,3429.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (4100.001mil,3449.936mil)(4125.001mil,3449.936mil) on Top Overlay And Pad 1.65k-2(4102.501mil,3429.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4125.001mil,3409.936mil)(4125.001mil,3449.936mil) on Top Overlay And Pad 1.65k-2(4102.501mil,3429.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.482mil < 10mil) Between Area Fill (4060.019mil,3424.963mil) (4090.019mil,3434.963mil) on Top Overlay And Pad 1.65k-2(4102.501mil,3429.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.564mil < 10mil) Between Track (4025.001mil,3409.936mil)(4050.001mil,3409.936mil) on Top Overlay And Pad 1.65k-1(4048.001mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.564mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.436mil < 10mil) Between Track (4025.001mil,3449.936mil)(4050.001mil,3449.936mil) on Top Overlay And Pad 1.65k-1(4048.001mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.436mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (4025.001mil,3409.936mil)(4025.001mil,3449.936mil) on Top Overlay And Pad 1.65k-1(4048.001mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.018mil < 10mil) Between Area Fill (4060.019mil,3424.963mil) (4090.019mil,3434.963mil) on Top Overlay And Pad 1.65k-1(4048.001mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "1.65k" (3785mil,3420mil) on Top Overlay And Pad 1.65k-1(4048.001mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (5191.143mil,1714.96mil)(5191.143mil,1775mil) on Top Overlay And Pad RLED1-2(5165.001mil,1745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "LED1" (5175mil,1660mil) on Top Overlay And Pad RLED1-2(5165.001mil,1745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (5078.859mil,1715mil)(5191.143mil,1715mil) on Top Overlay And Pad RLED1-2(5165.001mil,1745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (5078.859mil,1775mil)(5191.143mil,1775mil) on Top Overlay And Pad RLED1-2(5165.001mil,1745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (5078.859mil,1775mil)(5078.859mil,1715mil) on Top Overlay And Pad RLED1-1(5105.001mil,1745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (5078.859mil,1715mil)(5191.143mil,1715mil) on Top Overlay And Pad RLED1-1(5105.001mil,1745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (5078.859mil,1775mil)(5191.143mil,1775mil) on Top Overlay And Pad RLED1-1(5105.001mil,1745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (5331.143mil,1589.96mil)(5331.143mil,1650mil) on Top Overlay And Pad LED1-2(5305.001mil,1620mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (5218.859mil,1590mil)(5331.143mil,1590mil) on Top Overlay And Pad LED1-2(5305.001mil,1620mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (5218.859mil,1650mil)(5331.143mil,1650mil) on Top Overlay And Pad LED1-2(5305.001mil,1620mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (5218.859mil,1650mil)(5218.859mil,1590mil) on Top Overlay And Pad LED1-1(5245.001mil,1620mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (5218.859mil,1590mil)(5331.143mil,1590mil) on Top Overlay And Pad LED1-1(5245.001mil,1620mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (5218.859mil,1650mil)(5331.143mil,1650mil) on Top Overlay And Pad LED1-1(5245.001mil,1620mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (2583.857mil,1670mil)(2583.857mil,1730.04mil) on Top Overlay And Pad RLED0-2(2609.999mil,1700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (2583.857mil,1670mil)(2696.141mil,1670mil) on Top Overlay And Pad RLED0-2(2609.999mil,1700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (2583.857mil,1730mil)(2696.141mil,1730mil) on Top Overlay And Pad RLED0-2(2609.999mil,1700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (2696.141mil,1730mil)(2696.141mil,1670mil) on Top Overlay And Pad RLED0-1(2669.999mil,1700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (2583.857mil,1670mil)(2696.141mil,1670mil) on Top Overlay And Pad RLED0-1(2669.999mil,1700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (2583.857mil,1730mil)(2696.141mil,1730mil) on Top Overlay And Pad RLED0-1(2669.999mil,1700mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (2576.143mil,1584.96mil)(2576.143mil,1645mil) on Top Overlay And Pad LED0-2(2550.001mil,1615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (2463.859mil,1585mil)(2576.143mil,1585mil) on Top Overlay And Pad LED0-2(2550.001mil,1615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (2463.859mil,1645mil)(2576.143mil,1645mil) on Top Overlay And Pad LED0-2(2550.001mil,1615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (2463.859mil,1645mil)(2463.859mil,1585mil) on Top Overlay And Pad LED0-1(2490.001mil,1615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (2463.859mil,1585mil)(2576.143mil,1585mil) on Top Overlay And Pad LED0-1(2490.001mil,1615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (2463.859mil,1645mil)(2576.143mil,1645mil) on Top Overlay And Pad LED0-1(2490.001mil,1615mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (3910.433mil,3643.976mil)(3910.433mil,3645.945mil) on Top Overlay And Pad LTC4054-1(3917.323mil,3667.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (3839.567mil,3643.976mil)(3910.433mil,3643.976mil) on Top Overlay And Pad LTC4054-1(3917.323mil,3667.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (3910.433mil,3764.055mil)(3910.433mil,3766.024mil) on Top Overlay And Pad LTC4054-3(3917.323mil,3742.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (3839.567mil,3766.024mil)(3910.433mil,3766.024mil) on Top Overlay And Pad LTC4054-3(3917.323mil,3742.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (3839.567mil,3764.055mil)(3839.567mil,3766.024mil) on Top Overlay And Pad LTC4054-4(3832.677mil,3742.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (3839.567mil,3766.024mil)(3910.433mil,3766.024mil) on Top Overlay And Pad LTC4054-4(3832.677mil,3742.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (3839.567mil,3643.976mil)(3839.567mil,3645.945mil) on Top Overlay And Pad LTC4054-5(3832.677mil,3667.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (3839.567mil,3643.976mil)(3910.433mil,3643.976mil) on Top Overlay And Pad LTC4054-5(3832.677mil,3667.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "10k" (4280mil,2790mil) on Top Overlay And Pad USB-(4457.677mil,2863.583mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "LED" (4488mil,2802mil) on Top Overlay And Pad USB-(4457.677mil,2863.583mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "LED" (4488mil,2802mil) on Top Overlay And Pad USB-(4674.213mil,2863.583mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (4235.064mil,2965.001mil)(4235.064mil,2990.001mil) on Top Overlay And Pad 104-2(4255.064mil,2967.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.482mil < 10mil) Between Area Fill (4240.037mil,2935.019mil) (4270.037mil,2945.019mil) on Top Overlay And Pad 104-2(4255.064mil,2967.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (4275.064mil,2965.001mil)(4275.064mil,2990.001mil) on Top Overlay And Pad 104-2(4255.064mil,2967.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4235.064mil,2990.001mil)(4275.064mil,2990.001mil) on Top Overlay And Pad 104-2(4255.064mil,2967.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.436mil < 10mil) Between Track (4235.064mil,2890.001mil)(4235.064mil,2915.001mil) on Top Overlay And Pad 104-1(4255mil,2913.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.436mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.564mil < 10mil) Between Track (4275.064mil,2890.001mil)(4275.064mil,2915.001mil) on Top Overlay And Pad 104-1(4255mil,2913.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.564mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.018mil < 10mil) Between Area Fill (4240.037mil,2935.019mil) (4270.037mil,2945.019mil) on Top Overlay And Pad 104-1(4255mil,2913.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (4235.064mil,2890.001mil)(4275.064mil,2890.001mil) on Top Overlay And Pad 104-1(4255mil,2913.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (4498.976mil,3629.567mil)(4500.945mil,3629.567mil) on Top Overlay And Pad lm27313-1(4522.598mil,3622.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (4498.976mil,3629.567mil)(4498.976mil,3700.433mil) on Top Overlay And Pad lm27313-1(4522.598mil,3622.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.408mil < 10mil) Between Text "10u" (4350mil,3575mil) on Top Overlay And Pad lm27313-1(4522.598mil,3622.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.408mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (4619.055mil,3629.567mil)(4621.024mil,3629.567mil) on Top Overlay And Pad lm27313-3(4597.401mil,3622.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (4621.024mil,3629.567mil)(4621.024mil,3700.433mil) on Top Overlay And Pad lm27313-3(4597.401mil,3622.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (4619.055mil,3700.433mil)(4621.024mil,3700.433mil) on Top Overlay And Pad lm27313-4(4597.401mil,3707.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (4621.024mil,3629.567mil)(4621.024mil,3700.433mil) on Top Overlay And Pad lm27313-4(4597.401mil,3707.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (4498.976mil,3700.433mil)(4500.945mil,3700.433mil) on Top Overlay And Pad lm27313-5(4522.599mil,3707.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (4498.976mil,3629.567mil)(4498.976mil,3700.433mil) on Top Overlay And Pad lm27313-5(4522.599mil,3707.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R2" (4460mil,3735mil) on Top Overlay And Pad lm27313-5(4522.599mil,3707.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (4626.143mil,3509.96mil)(4626.143mil,3570mil) on Top Overlay And Pad 10K-2(4600.001mil,3540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "10K" (4605mil,3475mil) on Top Overlay And Pad 10K-2(4600.001mil,3540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4513.859mil,3510mil)(4626.143mil,3510mil) on Top Overlay And Pad 10K-2(4600.001mil,3540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4513.859mil,3570mil)(4626.143mil,3570mil) on Top Overlay And Pad 10K-2(4600.001mil,3540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (4513.859mil,3570mil)(4513.859mil,3510mil) on Top Overlay And Pad 10K-1(4540.001mil,3540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4513.859mil,3510mil)(4626.143mil,3510mil) on Top Overlay And Pad 10K-1(4540.001mil,3540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4513.859mil,3570mil)(4626.143mil,3570mil) on Top Overlay And Pad 10K-1(4540.001mil,3540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (4210.064mil,3105.001mil)(4210.064mil,3130.001mil) on Top Overlay And Pad 1K-2(4230.064mil,3107.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (4250.064mil,3105.001mil)(4250.064mil,3130.001mil) on Top Overlay And Pad 1K-2(4230.064mil,3107.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.482mil < 10mil) Between Area Fill (4215.037mil,3075.019mil) (4245.037mil,3085.019mil) on Top Overlay And Pad 1K-2(4230.064mil,3107.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4210.064mil,3130.001mil)(4250.064mil,3130.001mil) on Top Overlay And Pad 1K-2(4230.064mil,3107.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.436mil < 10mil) Between Track (4210.064mil,3030.001mil)(4210.064mil,3055.001mil) on Top Overlay And Pad 1K-1(4230mil,3053.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.436mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.564mil < 10mil) Between Track (4250.064mil,3030.001mil)(4250.064mil,3055.001mil) on Top Overlay And Pad 1K-1(4230mil,3053.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.564mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (4210.064mil,3030.001mil)(4250.064mil,3030.001mil) on Top Overlay And Pad 1K-1(4230mil,3053.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.018mil < 10mil) Between Area Fill (4215.037mil,3075.019mil) (4245.037mil,3085.019mil) on Top Overlay And Pad 1K-1(4230mil,3053.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (4450.001mil,3309.936mil)(4475.001mil,3309.936mil) on Top Overlay And Pad 1K-2(4452.501mil,3329.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4475.001mil,3309.936mil)(4475.001mil,3349.936mil) on Top Overlay And Pad 1K-2(4452.501mil,3329.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (4450.001mil,3349.936mil)(4475.001mil,3349.936mil) on Top Overlay And Pad 1K-2(4452.501mil,3329.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.482mil < 10mil) Between Area Fill (4410.019mil,3324.964mil) (4440.019mil,3334.964mil) on Top Overlay And Pad 1K-2(4452.501mil,3329.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (4375.001mil,3309.936mil)(4375.001mil,3349.936mil) on Top Overlay And Pad 1K-1(4398.001mil,3330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.018mil < 10mil) Between Area Fill (4410.019mil,3324.964mil) (4440.019mil,3334.964mil) on Top Overlay And Pad 1K-1(4398.001mil,3330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.436mil < 10mil) Between Track (4375.001mil,3349.936mil)(4400.001mil,3349.936mil) on Top Overlay And Pad 1K-1(4398.001mil,3330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.436mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.564mil < 10mil) Between Track (4375.001mil,3309.936mil)(4400.001mil,3309.936mil) on Top Overlay And Pad 1K-1(4398.001mil,3330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.564mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4555mil,3368.859mil)(4555mil,3481.143mil) on Top Overlay And Pad 220p-2(4585mil,3455.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4615mil,3368.859mil)(4615mil,3481.143mil) on Top Overlay And Pad 220p-2(4585mil,3455.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (4555mil,3481.143mil)(4615.04mil,3481.143mil) on Top Overlay And Pad 220p-2(4585mil,3455.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "10K" (4605mil,3475mil) on Top Overlay And Pad 220p-2(4585mil,3455.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.259mil < 10mil) Between Text "220p" (4540mil,3345mil) on Top Overlay And Pad 220p-2(4585mil,3455.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.259mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4555mil,3368.859mil)(4555mil,3481.143mil) on Top Overlay And Pad 220p-1(4585mil,3395.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4615mil,3368.859mil)(4615mil,3481.143mil) on Top Overlay And Pad 220p-1(4585mil,3395.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (4555mil,3368.859mil)(4615mil,3368.859mil) on Top Overlay And Pad 220p-1(4585mil,3395.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4420mil,3448.857mil)(4420mil,3561.141mil) on Top Overlay And Pad 10u-2(4450mil,3474.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (4419.96mil,3448.857mil)(4480mil,3448.857mil) on Top Overlay And Pad 10u-2(4450mil,3474.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4480mil,3448.857mil)(4480mil,3561.141mil) on Top Overlay And Pad 10u-2(4450mil,3474.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4420mil,3448.857mil)(4420mil,3561.141mil) on Top Overlay And Pad 10u-1(4450mil,3534.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (4420mil,3561.141mil)(4480mil,3561.141mil) on Top Overlay And Pad 10u-1(4450mil,3534.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4480mil,3448.857mil)(4480mil,3561.141mil) on Top Overlay And Pad 10u-1(4450mil,3534.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (4324.96mil,3443.857mil)(4385mil,3443.857mil) on Top Overlay And Pad 104-2(4355mil,3469.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4325mil,3443.857mil)(4325mil,3556.141mil) on Top Overlay And Pad 104-2(4355mil,3469.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4385mil,3443.857mil)(4385mil,3556.141mil) on Top Overlay And Pad 104-2(4355mil,3469.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (4325mil,3556.141mil)(4385mil,3556.141mil) on Top Overlay And Pad 104-1(4355mil,3529.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4325mil,3443.857mil)(4325mil,3556.141mil) on Top Overlay And Pad 104-1(4355mil,3529.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4385mil,3443.857mil)(4385mil,3556.141mil) on Top Overlay And Pad 104-1(4355mil,3529.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (4348.857mil,3675mil)(4348.857mil,3735.04mil) on Top Overlay And Pad R2-2(4374.999mil,3705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4348.857mil,3675mil)(4461.141mil,3675mil) on Top Overlay And Pad R2-2(4374.999mil,3705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4348.857mil,3735mil)(4461.141mil,3735mil) on Top Overlay And Pad R2-2(4374.999mil,3705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (4461.141mil,3735mil)(4461.141mil,3675mil) on Top Overlay And Pad R2-1(4434.999mil,3705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4348.857mil,3675mil)(4461.141mil,3675mil) on Top Overlay And Pad R2-1(4434.999mil,3705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4348.857mil,3735mil)(4461.141mil,3735mil) on Top Overlay And Pad R2-1(4434.999mil,3705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.731mil < 10mil) Between Text "R2" (4460mil,3735mil) on Top Overlay And Pad R2-1(4434.999mil,3705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.731mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.388mil < 10mil) Between Track (4759.055mil,2213.78mil)(4759.055mil,2251mil) on Top Overlay And Pad nrf-8(4709.055mil,2275.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.388mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.247mil < 10mil) Between Track (4191.424mil,3300.064mil)(4191.464mil,3300.064mil) on Top Overlay And Pad D1-2(4222.96mil,3335.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (4254.968mil,3335.064mil)(4269.968mil,3315.064mil) on Top Overlay And Pad D1-2(4222.96mil,3335.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (4254.968mil,3335.064mil)(4269.968mil,3355.064mil) on Top Overlay And Pad D1-2(4222.96mil,3335.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (4191.464mil,3300.064mil)(4191.464mil,3370.064mil) on Top Overlay And Pad D1-2(4222.96mil,3335.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (4191.464mil,3300.064mil)(4341.464mil,3300.064mil) on Top Overlay And Pad D1-2(4222.96mil,3335.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (4191.464mil,3370.064mil)(4341.464mil,3370.064mil) on Top Overlay And Pad D1-2(4222.96mil,3335.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (4254.968mil,3335.064mil)(4269.968mil,3315.064mil) on Top Overlay And Pad D1-1(4309.968mil,3335.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (4254.968mil,3335.064mil)(4269.968mil,3355.064mil) on Top Overlay And Pad D1-1(4309.968mil,3335.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (4269.968mil,3315.064mil)(4269.968mil,3355.064mil) on Top Overlay And Pad D1-1(4309.968mil,3335.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (4341.464mil,3300.064mil)(4341.464mil,3335.064mil) on Top Overlay And Pad D1-1(4309.968mil,3335.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (4341.464mil,3370.064mil)(4341.464mil,3335.064mil) on Top Overlay And Pad D1-1(4309.968mil,3335.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (4191.464mil,3300.064mil)(4341.464mil,3300.064mil) on Top Overlay And Pad D1-1(4309.968mil,3335.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (4191.464mil,3370.064mil)(4341.464mil,3370.064mil) on Top Overlay And Pad D1-1(4309.968mil,3335.064mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Area Fill (4120mil,2804.936mil) (4150mil,2814.936mil) on Top Overlay And Pad 1K-2(4162.5mil,2809.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4185mil,2789.936mil)(4185mil,2829.936mil) on Top Overlay And Pad 1K-2(4162.5mil,2809.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4160mil,2789.936mil)(4185mil,2789.936mil) on Top Overlay And Pad 1K-2(4162.5mil,2809.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4160mil,2829.936mil)(4185mil,2829.936mil) on Top Overlay And Pad 1K-2(4162.5mil,2809.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4085mil,2789.936mil)(4110mil,2789.936mil) on Top Overlay And Pad 1K-1(4108mil,2810mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4085mil,2829.936mil)(4110mil,2829.936mil) on Top Overlay And Pad 1K-1(4108mil,2810mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4085mil,2829.936mil)(4085mil,2789.936mil) on Top Overlay And Pad 1K-1(4108mil,2810mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Area Fill (4120mil,2804.936mil) (4150mil,2814.936mil) on Top Overlay And Pad 1K-1(4108mil,2810mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Area Fill (4120mil,2744.936mil) (4150mil,2754.936mil) on Top Overlay And Pad 1K-2(4162.5mil,2749.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4185mil,2729.936mil)(4185mil,2769.936mil) on Top Overlay And Pad 1K-2(4162.5mil,2749.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4160mil,2729.936mil)(4185mil,2729.936mil) on Top Overlay And Pad 1K-2(4162.5mil,2749.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4160mil,2769.936mil)(4185mil,2769.936mil) on Top Overlay And Pad 1K-2(4162.5mil,2749.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4085mil,2769.936mil)(4110mil,2769.936mil) on Top Overlay And Pad 1K-1(4108mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4085mil,2769.936mil)(4085mil,2729.936mil) on Top Overlay And Pad 1K-1(4108mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4085mil,2729.936mil)(4110mil,2729.936mil) on Top Overlay And Pad 1K-1(4108mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Area Fill (4120mil,2744.936mil) (4150mil,2754.936mil) on Top Overlay And Pad 1K-1(4108mil,2750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4155mil,3478.859mil)(4155mil,3591.143mil) on Top Overlay And Pad 22nf-2(4185mil,3565.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4215mil,3478.859mil)(4215mil,3591.143mil) on Top Overlay And Pad 22nf-2(4185mil,3565.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (4155mil,3591.143mil)(4215.04mil,3591.143mil) on Top Overlay And Pad 22nf-2(4185mil,3565.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (4306.143mil,3614.96mil)(4306.143mil,3675mil) on Top Overlay And Pad 1uf-2(4280.001mil,3645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4193.859mil,3615mil)(4306.143mil,3615mil) on Top Overlay And Pad 1uf-2(4280.001mil,3645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4193.859mil,3675mil)(4306.143mil,3675mil) on Top Overlay And Pad 1uf-2(4280.001mil,3645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (4193.859mil,3675mil)(4193.859mil,3615mil) on Top Overlay And Pad 1uf-1(4220.001mil,3645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4193.859mil,3615mil)(4306.143mil,3615mil) on Top Overlay And Pad 1uf-1(4220.001mil,3645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4193.859mil,3675mil)(4306.143mil,3675mil) on Top Overlay And Pad 1uf-1(4220.001mil,3645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.482mil < 10mil) Between Area Fill (4350.019mil,2739.963mil) (4380.019mil,2749.963mil) on Top Overlay And Pad 10k-2(4392.501mil,2744.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4415.001mil,2724.936mil)(4415.001mil,2764.936mil) on Top Overlay And Pad 10k-2(4392.501mil,2744.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (4390.001mil,2724.936mil)(4415.001mil,2724.936mil) on Top Overlay And Pad 10k-2(4392.501mil,2744.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (4390.001mil,2764.936mil)(4415.001mil,2764.936mil) on Top Overlay And Pad 10k-2(4392.501mil,2744.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (4315.001mil,2724.936mil)(4315.001mil,2764.936mil) on Top Overlay And Pad 10k-1(4338.001mil,2745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.018mil < 10mil) Between Area Fill (4350.019mil,2739.963mil) (4380.019mil,2749.963mil) on Top Overlay And Pad 10k-1(4338.001mil,2745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.436mil < 10mil) Between Track (4315.001mil,2764.936mil)(4340.001mil,2764.936mil) on Top Overlay And Pad 10k-1(4338.001mil,2745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.436mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.564mil < 10mil) Between Track (4315.001mil,2724.936mil)(4340.001mil,2724.936mil) on Top Overlay And Pad 10k-1(4338.001mil,2745mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.564mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.482mil < 10mil) Between Area Fill (4515.019mil,2724.963mil) (4545.019mil,2734.963mil) on Top Overlay And Pad LED-2(4557.501mil,2729.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4580.001mil,2709.936mil)(4580.001mil,2749.936mil) on Top Overlay And Pad LED-2(4557.501mil,2729.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (4555.001mil,2709.936mil)(4580.001mil,2709.936mil) on Top Overlay And Pad LED-2(4557.501mil,2729.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (4555.001mil,2749.936mil)(4580.001mil,2749.936mil) on Top Overlay And Pad LED-2(4557.501mil,2729.936mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.018mil < 10mil) Between Area Fill (4515.019mil,2724.963mil) (4545.019mil,2734.963mil) on Top Overlay And Pad LED-1(4503.001mil,2730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.564mil < 10mil) Between Track (4480.001mil,2709.936mil)(4505.001mil,2709.936mil) on Top Overlay And Pad LED-1(4503.001mil,2730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.564mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.436mil < 10mil) Between Track (4480.001mil,2749.936mil)(4505.001mil,2749.936mil) on Top Overlay And Pad LED-1(4503.001mil,2730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.436mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (4480.001mil,2709.936mil)(4480.001mil,2749.936mil) on Top Overlay And Pad LED-1(4503.001mil,2730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4340.968mil,3272.936mil)(4360.968mil,3312.936mil) on Bottom Overlay And Pad AMS1117_3.3-4(4394.968mil,3259.937mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4420.968mil,3312.936mil)(4460.968mil,3272.936mil) on Bottom Overlay And Pad AMS1117_3.3-4(4394.968mil,3259.937mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mil < 10mil) Between Track (4260.968mil,3252.936mil)(4340.968mil,3272.936mil) on Bottom Overlay And Pad AMS1117_3.3-4(4394.968mil,3259.937mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4360.968mil,3312.936mil)(4420.968mil,3312.936mil) on Bottom Overlay And Pad AMS1117_3.3-4(4394.968mil,3259.937mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (3463.857mil,2284.96mil)(3463.857mil,2345mil) on Bottom Overlay And Pad 22pf-2(3489.999mil,2315mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3463.857mil,2285mil)(3576.141mil,2285mil) on Bottom Overlay And Pad 22pf-2(3489.999mil,2315mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3463.857mil,2345mil)(3576.141mil,2345mil) on Bottom Overlay And Pad 22pf-2(3489.999mil,2315mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (3576.141mil,2285mil)(3576.141mil,2345mil) on Bottom Overlay And Pad 22pf-1(3549.999mil,2315mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3463.857mil,2285mil)(3576.141mil,2285mil) on Bottom Overlay And Pad 22pf-1(3549.999mil,2315mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3463.857mil,2345mil)(3576.141mil,2345mil) on Bottom Overlay And Pad 22pf-1(3549.999mil,2315mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (3328.857mil,2284.96mil)(3328.857mil,2345mil) on Bottom Overlay And Pad 22pf-2(3354.999mil,2315mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3328.857mil,2285mil)(3441.141mil,2285mil) on Bottom Overlay And Pad 22pf-2(3354.999mil,2315mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3328.857mil,2345mil)(3441.141mil,2345mil) on Bottom Overlay And Pad 22pf-2(3354.999mil,2315mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3328.857mil,2285mil)(3441.141mil,2285mil) on Bottom Overlay And Pad 22pf-1(3414.999mil,2315mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3328.857mil,2345mil)(3441.141mil,2345mil) on Bottom Overlay And Pad 22pf-1(3414.999mil,2315mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (3441.141mil,2285mil)(3441.141mil,2345mil) on Bottom Overlay And Pad 22pf-1(3414.999mil,2315mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (3461.143mil,2735mil)(3461.143mil,2795.04mil) on Bottom Overlay And Pad CQ1-2(3435.001mil,2765mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3348.859mil,2795mil)(3461.143mil,2795mil) on Bottom Overlay And Pad CQ1-2(3435.001mil,2765mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3348.859mil,2735mil)(3461.143mil,2735mil) on Bottom Overlay And Pad CQ1-2(3435.001mil,2765mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (3348.859mil,2735mil)(3348.859mil,2795mil) on Bottom Overlay And Pad CQ1-1(3375.001mil,2765mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3348.859mil,2795mil)(3461.143mil,2795mil) on Bottom Overlay And Pad CQ1-1(3375.001mil,2765mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3348.859mil,2735mil)(3461.143mil,2735mil) on Bottom Overlay And Pad CQ1-1(3375.001mil,2765mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3590mil,2591.141mil)(3590mil,2478.857mil) on Bottom Overlay And Pad CQ2-2(3620mil,2504.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3650mil,2478.857mil)(3650mil,2591.141mil) on Bottom Overlay And Pad CQ2-2(3620mil,2504.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (3590mil,2478.857mil)(3650.04mil,2478.857mil) on Bottom Overlay And Pad CQ2-2(3620mil,2504.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3590mil,2591.141mil)(3590mil,2478.857mil) on Bottom Overlay And Pad CQ2-1(3620mil,2564.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3650mil,2478.857mil)(3650mil,2591.141mil) on Bottom Overlay And Pad CQ2-1(3620mil,2564.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (3590mil,2591.141mil)(3650mil,2591.141mil) on Bottom Overlay And Pad CQ2-1(3620mil,2564.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3660mil,2688.857mil)(3660mil,2801.141mil) on Bottom Overlay And Pad CQ3-2(3630mil,2714.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (3600mil,2688.857mil)(3660.04mil,2688.857mil) on Bottom Overlay And Pad CQ3-2(3630mil,2714.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3600mil,2801.141mil)(3600mil,2688.857mil) on Bottom Overlay And Pad CQ3-2(3630mil,2714.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3660mil,2688.857mil)(3660mil,2801.141mil) on Bottom Overlay And Pad CQ3-1(3630mil,2774.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3600mil,2801.141mil)(3600mil,2688.857mil) on Bottom Overlay And Pad CQ3-1(3630mil,2774.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (3600mil,2801.141mil)(3660mil,2801.141mil) on Bottom Overlay And Pad CQ3-1(3630mil,2774.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3420mil,2591.143mil)(3420mil,2478.859mil) on Bottom Overlay And Pad CQ4-2(3390mil,2565.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (3359.96mil,2591.143mil)(3420mil,2591.143mil) on Bottom Overlay And Pad CQ4-2(3390mil,2565.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3360mil,2478.859mil)(3360mil,2591.143mil) on Bottom Overlay And Pad CQ4-2(3390mil,2565.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3420mil,2591.143mil)(3420mil,2478.859mil) on Bottom Overlay And Pad CQ4-1(3390mil,2505.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (3360mil,2478.859mil)(3360mil,2591.143mil) on Bottom Overlay And Pad CQ4-1(3390mil,2505.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (3360mil,2478.859mil)(3420mil,2478.859mil) on Bottom Overlay And Pad CQ4-1(3390mil,2505.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (3935.064mil,3079.968mil)(3955.064mil,3064.968mil) on Bottom Overlay And Pad D3-2(3955.064mil,3032.96mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (3955.064mil,3064.968mil)(3975.064mil,3079.968mil) on Bottom Overlay And Pad D3-2(3955.064mil,3032.96mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3990.064mil,3001.464mil)(3990.064mil,3151.464mil) on Bottom Overlay And Pad D3-2(3955.064mil,3032.96mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (3920.064mil,3001.464mil)(3990.064mil,3001.464mil) on Bottom Overlay And Pad D3-2(3955.064mil,3032.96mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.247mil < 10mil) Between Track (3920.064mil,3001.424mil)(3920.064mil,3001.464mil) on Bottom Overlay And Pad D3-2(3955.064mil,3032.96mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3920.064mil,3001.464mil)(3920.064mil,3151.464mil) on Bottom Overlay And Pad D3-2(3955.064mil,3032.96mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (3935.064mil,3079.968mil)(3955.064mil,3064.968mil) on Bottom Overlay And Pad D3-1(3955.064mil,3119.968mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (3955.064mil,3064.968mil)(3975.064mil,3079.968mil) on Bottom Overlay And Pad D3-1(3955.064mil,3119.968mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (3935.064mil,3079.968mil)(3975.064mil,3079.968mil) on Bottom Overlay And Pad D3-1(3955.064mil,3119.968mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (3955.064mil,3151.464mil)(3990.064mil,3151.464mil) on Bottom Overlay And Pad D3-1(3955.064mil,3119.968mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3990.064mil,3001.464mil)(3990.064mil,3151.464mil) on Bottom Overlay And Pad D3-1(3955.064mil,3119.968mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (3920.064mil,3151.464mil)(3955.064mil,3151.464mil) on Bottom Overlay And Pad D3-1(3955.064mil,3119.968mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3920.064mil,3001.464mil)(3920.064mil,3151.464mil) on Bottom Overlay And Pad D3-1(3955.064mil,3119.968mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.247mil < 10mil) Between Track (4010.064mil,3001.424mil)(4010.064mil,3001.464mil) on Bottom Overlay And Pad D2-2(4045.064mil,3032.96mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (4025.064mil,3079.968mil)(4045.064mil,3064.968mil) on Bottom Overlay And Pad D2-2(4045.064mil,3032.96mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.949mil < 10mil) Between Track (4045.064mil,3064.968mil)(4065.064mil,3079.968mil) on Bottom Overlay And Pad D2-2(4045.064mil,3032.96mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (4010.064mil,3001.464mil)(4010.064mil,3151.464mil) on Bottom Overlay And Pad D2-2(4045.064mil,3032.96mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (4010.064mil,3001.464mil)(4080.064mil,3001.464mil) on Bottom Overlay And Pad D2-2(4045.064mil,3032.96mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (4080.064mil,3001.464mil)(4080.064mil,3151.464mil) on Bottom Overlay And Pad D2-2(4045.064mil,3032.96mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (4025.064mil,3079.968mil)(4045.064mil,3064.968mil) on Bottom Overlay And Pad D2-1(4045.064mil,3119.968mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (4045.064mil,3064.968mil)(4065.064mil,3079.968mil) on Bottom Overlay And Pad D2-1(4045.064mil,3119.968mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Track (4025.064mil,3079.968mil)(4065.064mil,3079.968mil) on Bottom Overlay And Pad D2-1(4045.064mil,3119.968mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (4010.064mil,3151.464mil)(4045.064mil,3151.464mil) on Bottom Overlay And Pad D2-1(4045.064mil,3119.968mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (4010.064mil,3001.464mil)(4010.064mil,3151.464mil) on Bottom Overlay And Pad D2-1(4045.064mil,3119.968mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.437mil < 10mil) Between Track (4045.064mil,3151.464mil)(4080.064mil,3151.464mil) on Bottom Overlay And Pad D2-1(4045.064mil,3119.968mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (4080.064mil,3001.464mil)(4080.064mil,3151.464mil) on Bottom Overlay And Pad D2-1(4045.064mil,3119.968mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (3929.936mil,3250.001mil)(3929.936mil,3275.001mil) on Bottom Overlay And Pad 1K-2(3949.936mil,3252.501mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3929.936mil,3275.001mil)(3969.936mil,3275.001mil) on Bottom Overlay And Pad 1K-2(3949.936mil,3252.501mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (3969.936mil,3250.001mil)(3969.936mil,3275.001mil) on Bottom Overlay And Pad 1K-2(3949.936mil,3252.501mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.482mil < 10mil) Between Area Fill (3934.963mil,3220.019mil) (3964.963mil,3230.019mil) on Bottom Overlay And Pad 1K-2(3949.936mil,3252.501mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3929.936mil,3175.001mil)(3969.936mil,3175.001mil) on Bottom Overlay And Pad 1K-1(3950mil,3198.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.018mil < 10mil) Between Area Fill (3934.963mil,3220.019mil) (3964.963mil,3230.019mil) on Bottom Overlay And Pad 1K-1(3950mil,3198.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.436mil < 10mil) Between Track (3969.936mil,3175.001mil)(3969.936mil,3200.001mil) on Bottom Overlay And Pad 1K-1(3950mil,3198.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.436mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.564mil < 10mil) Between Track (3929.936mil,3175.001mil)(3929.936mil,3200.001mil) on Bottom Overlay And Pad 1K-1(3950mil,3198.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.564mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.482mil < 10mil) Between Area Fill (4004.963mil,3225.019mil) (4034.963mil,3235.019mil) on Bottom Overlay And Pad 1K-2(4019.936mil,3257.501mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (4039.936mil,3255.001mil)(4039.936mil,3280.001mil) on Bottom Overlay And Pad 1K-2(4019.936mil,3257.501mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (3999.936mil,3255.001mil)(3999.936mil,3280.001mil) on Bottom Overlay And Pad 1K-2(4019.936mil,3257.501mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3999.936mil,3280.001mil)(4039.936mil,3280.001mil) on Bottom Overlay And Pad 1K-2(4019.936mil,3257.501mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.018mil < 10mil) Between Area Fill (4004.963mil,3225.019mil) (4034.963mil,3235.019mil) on Bottom Overlay And Pad 1K-1(4020mil,3203.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.436mil < 10mil) Between Track (4039.936mil,3180.001mil)(4039.936mil,3205.001mil) on Bottom Overlay And Pad 1K-1(4020mil,3203.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.436mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3999.936mil,3180.001mil)(4039.936mil,3180.001mil) on Bottom Overlay And Pad 1K-1(4020mil,3203.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.564mil < 10mil) Between Track (3999.936mil,3180.001mil)(3999.936mil,3205.001mil) on Bottom Overlay And Pad 1K-1(4020mil,3203.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.564mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (4569.999mil,3674.936mil)(4594.999mil,3674.936mil) on Bottom Overlay And Pad 10uf-2(4592.499mil,3694.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (4569.999mil,3714.936mil)(4594.999mil,3714.936mil) on Bottom Overlay And Pad 10uf-2(4592.499mil,3694.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4569.999mil,3674.936mil)(4569.999mil,3714.936mil) on Bottom Overlay And Pad 10uf-2(4592.499mil,3694.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.482mil < 10mil) Between Area Fill (4604.981mil,3689.963mil) (4634.981mil,3699.963mil) on Bottom Overlay And Pad 10uf-2(4592.499mil,3694.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.564mil < 10mil) Between Track (4644.999mil,3674.936mil)(4669.999mil,3674.936mil) on Bottom Overlay And Pad 10uf-1(4646.999mil,3695mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.564mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.436mil < 10mil) Between Track (4644.999mil,3714.936mil)(4669.999mil,3714.936mil) on Bottom Overlay And Pad 10uf-1(4646.999mil,3695mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.436mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.018mil < 10mil) Between Area Fill (4604.981mil,3689.963mil) (4634.981mil,3699.963mil) on Bottom Overlay And Pad 10uf-1(4646.999mil,3695mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (4669.999mil,3674.936mil)(4669.999mil,3714.936mil) on Bottom Overlay And Pad 10uf-1(4646.999mil,3695mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (4574.999mil,3739.936mil)(4599.999mil,3739.936mil) on Bottom Overlay And Pad 104-2(4597.499mil,3759.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (4574.999mil,3779.936mil)(4599.999mil,3779.936mil) on Bottom Overlay And Pad 104-2(4597.499mil,3759.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4574.999mil,3739.936mil)(4574.999mil,3779.936mil) on Bottom Overlay And Pad 104-2(4597.499mil,3759.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.482mil < 10mil) Between Area Fill (4609.981mil,3754.963mil) (4639.981mil,3764.963mil) on Bottom Overlay And Pad 104-2(4597.499mil,3759.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.564mil < 10mil) Between Track (4649.999mil,3739.936mil)(4674.999mil,3739.936mil) on Bottom Overlay And Pad 104-1(4651.999mil,3760mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.564mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.436mil < 10mil) Between Track (4649.999mil,3779.936mil)(4674.999mil,3779.936mil) on Bottom Overlay And Pad 104-1(4651.999mil,3760mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.436mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.018mil < 10mil) Between Area Fill (4609.981mil,3754.963mil) (4639.981mil,3764.963mil) on Bottom Overlay And Pad 104-1(4651.999mil,3760mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (4674.999mil,3739.936mil)(4674.999mil,3779.936mil) on Bottom Overlay And Pad 104-1(4651.999mil,3760mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "104" (4550mil,3825mil) on Bottom Overlay And Pad D0-1(4440mil,3693.583mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "rt9193" (4070mil,3525mil) on Bottom Overlay And Pad D0-2(4440mil,3516.417mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (4285.433mil,3674.055mil)(4285.433mil,3676.024mil) on Bottom Overlay And Pad rt9193-1(4292.323mil,3652.402mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (4214.567mil,3676.024mil)(4285.433mil,3676.024mil) on Bottom Overlay And Pad rt9193-1(4292.323mil,3652.402mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (4285.433mil,3553.976mil)(4285.433mil,3555.945mil) on Bottom Overlay And Pad rt9193-3(4292.323mil,3577.599mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (4214.567mil,3553.976mil)(4285.433mil,3553.976mil) on Bottom Overlay And Pad rt9193-3(4292.323mil,3577.599mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (4214.567mil,3553.976mil)(4214.567mil,3555.945mil) on Bottom Overlay And Pad rt9193-4(4207.677mil,3577.599mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (4214.567mil,3553.976mil)(4285.433mil,3553.976mil) on Bottom Overlay And Pad rt9193-4(4207.677mil,3577.599mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (4214.567mil,3674.055mil)(4214.567mil,3676.024mil) on Bottom Overlay And Pad rt9193-5(4207.677mil,3652.401mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (4214.567mil,3676.024mil)(4285.433mil,3676.024mil) on Bottom Overlay And Pad rt9193-5(4207.677mil,3652.401mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (3684.999mil,3769.936mil)(3709.999mil,3769.936mil) on Bottom Overlay And Pad 10uf-2(3707.499mil,3789.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3684.999mil,3769.936mil)(3684.999mil,3809.936mil) on Bottom Overlay And Pad 10uf-2(3707.499mil,3789.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (3684.999mil,3809.936mil)(3709.999mil,3809.936mil) on Bottom Overlay And Pad 10uf-2(3707.499mil,3789.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.482mil < 10mil) Between Area Fill (3719.981mil,3784.963mil) (3749.981mil,3794.963mil) on Bottom Overlay And Pad 10uf-2(3707.499mil,3789.936mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.018mil < 10mil) Between Area Fill (3719.981mil,3784.963mil) (3749.981mil,3794.963mil) on Bottom Overlay And Pad 10uf-1(3761.999mil,3790mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3784.999mil,3769.936mil)(3784.999mil,3809.936mil) on Bottom Overlay And Pad 10uf-1(3761.999mil,3790mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.436mil < 10mil) Between Track (3759.999mil,3809.936mil)(3784.999mil,3809.936mil) on Bottom Overlay And Pad 10uf-1(3761.999mil,3790mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.436mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.564mil < 10mil) Between Track (3759.999mil,3769.936mil)(3784.999mil,3769.936mil) on Bottom Overlay And Pad 10uf-1(3761.999mil,3790mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.564mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.482mil < 10mil) Between Area Fill (3920.037mil,3619.981mil) (3950.037mil,3629.981mil) on Bottom Overlay And Pad 100-2(3935.064mil,3597.499mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.482mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (3915.064mil,3574.999mil)(3915.064mil,3599.999mil) on Bottom Overlay And Pad 100-2(3935.064mil,3597.499mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Track (3955.064mil,3574.999mil)(3955.064mil,3599.999mil) on Bottom Overlay And Pad 100-2(3935.064mil,3597.499mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3915.064mil,3574.999mil)(3955.064mil,3574.999mil) on Bottom Overlay And Pad 100-2(3935.064mil,3597.499mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.436mil < 10mil) Between Track (3915.064mil,3649.999mil)(3915.064mil,3674.999mil) on Bottom Overlay And Pad 100-1(3935mil,3651.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.436mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.564mil < 10mil) Between Track (3955.064mil,3649.999mil)(3955.064mil,3674.999mil) on Bottom Overlay And Pad 100-1(3935mil,3651.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.564mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.018mil < 10mil) Between Area Fill (3920.037mil,3619.981mil) (3950.037mil,3629.981mil) on Bottom Overlay And Pad 100-1(3935mil,3651.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Track (3915.064mil,3674.999mil)(3955.064mil,3674.999mil) on Bottom Overlay And Pad 100-1(3935mil,3651.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4845.064mil,3935mil)(4845.064mil,3960mil) on Bottom Overlay And Pad R6-2(4865.064mil,3957.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4885.064mil,3935mil)(4885.064mil,3960mil) on Bottom Overlay And Pad R6-2(4865.064mil,3957.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4845.064mil,3935mil)(4885.064mil,3935mil) on Bottom Overlay And Pad R6-2(4865.064mil,3957.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Area Fill (4850.064mil,3980mil) (4880.064mil,3990mil) on Bottom Overlay And Pad R6-2(4865.064mil,3957.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4845.064mil,4010mil)(4845.064mil,4035mil) on Bottom Overlay And Pad R6-1(4865mil,4012mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4885.064mil,4010mil)(4885.064mil,4035mil) on Bottom Overlay And Pad R6-1(4865mil,4012mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Area Fill (4850.064mil,3980mil) (4880.064mil,3990mil) on Bottom Overlay And Pad R6-1(4865mil,4012mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4845.064mil,4035mil)(4885.064mil,4035mil) on Bottom Overlay And Pad R6-1(4865mil,4012mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (2930.064mil,3950mil)(2930.064mil,3975mil) on Bottom Overlay And Pad R7-1(2910mil,3952mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (2890.064mil,3975mil)(2930.064mil,3975mil) on Bottom Overlay And Pad R7-1(2910mil,3952mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (2890.064mil,3950mil)(2890.064mil,3975mil) on Bottom Overlay And Pad R7-1(2910mil,3952mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Area Fill (2895.064mil,3920mil) (2925.064mil,3930mil) on Bottom Overlay And Pad R7-1(2910mil,3952mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (2890.064mil,3875mil)(2890.064mil,3900mil) on Bottom Overlay And Pad R7-2(2910.064mil,3897.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (2890.064mil,3875mil)(2930.064mil,3875mil) on Bottom Overlay And Pad R7-2(2910.064mil,3897.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (2930.064mil,3875mil)(2930.064mil,3900mil) on Bottom Overlay And Pad R7-2(2910.064mil,3897.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Area Fill (2895.064mil,3920mil) (2925.064mil,3930mil) on Bottom Overlay And Pad R7-2(2910.064mil,3897.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (2935.064mil,2010mil)(2935.064mil,2035mil) on Bottom Overlay And Pad R4-2(2955.064mil,2032.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (2975.064mil,2010mil)(2975.064mil,2035mil) on Bottom Overlay And Pad R4-2(2955.064mil,2032.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (2935.064mil,2010mil)(2975.064mil,2010mil) on Bottom Overlay And Pad R4-2(2955.064mil,2032.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Area Fill (2940.064mil,2055mil) (2970.064mil,2065mil) on Bottom Overlay And Pad R4-2(2955.064mil,2032.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (2935.064mil,2085mil)(2935.064mil,2110mil) on Bottom Overlay And Pad R4-1(2955mil,2087mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (2975.064mil,2085mil)(2975.064mil,2110mil) on Bottom Overlay And Pad R4-1(2955mil,2087mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Area Fill (2940.064mil,2055mil) (2970.064mil,2065mil) on Bottom Overlay And Pad R4-1(2955mil,2087mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (2935.064mil,2110mil)(2975.064mil,2110mil) on Bottom Overlay And Pad R4-1(2955mil,2087mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.936mil < 10mil) Between Track (4770.064mil,2105mil)(4770.064mil,2130mil) on Bottom Overlay And Pad R5-1(4790mil,2107mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.064mil < 10mil) Between Track (4810.064mil,2105mil)(4810.064mil,2130mil) on Bottom Overlay And Pad R5-1(4790mil,2107mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4770.064mil,2130mil)(4810.064mil,2130mil) on Bottom Overlay And Pad R5-1(4790mil,2107mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Area Fill (4775.064mil,2075mil) (4805.064mil,2085mil) on Bottom Overlay And Pad R5-1(4790mil,2107mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4770.064mil,2030mil)(4770.064mil,2055mil) on Bottom Overlay And Pad R5-2(4790.064mil,2052.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4810.064mil,2030mil)(4810.064mil,2055mil) on Bottom Overlay And Pad R5-2(4790.064mil,2052.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Track (4770.064mil,2030mil)(4810.064mil,2030mil) on Bottom Overlay And Pad R5-2(4790.064mil,2052.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Area Fill (4775.064mil,2075mil) (4805.064mil,2085mil) on Bottom Overlay And Pad R5-2(4790.064mil,2052.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4710mil,3641.141mil)(4710mil,3528.857mil) on Bottom Overlay And Pad LS0-2(4740mil,3554.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4770mil,3528.857mil)(4770mil,3641.141mil) on Bottom Overlay And Pad LS0-2(4740mil,3554.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (4710mil,3528.857mil)(4770.04mil,3528.857mil) on Bottom Overlay And Pad LS0-2(4740mil,3554.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "LS0" (4650mil,3545mil) on Bottom Overlay And Pad LS0-2(4740mil,3554.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4710mil,3641.141mil)(4710mil,3528.857mil) on Bottom Overlay And Pad LS0-1(4740mil,3614.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Track (4770mil,3528.857mil)(4770mil,3641.141mil) on Bottom Overlay And Pad LS0-1(4740mil,3614.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Track (4710mil,3641.141mil)(4770mil,3641.141mil) on Bottom Overlay And Pad LS0-1(4740mil,3614.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.65mil < 10mil) Between Text "10uf" (4750mil,3830mil) on Bottom Overlay And Pad LS0-1(4740mil,3614.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.65mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.684mil < 10mil) Between Track (3930mil,2732mil)(4405mil,2732mil) on Bottom Overlay And Pad Designator41-16(4382.755mil,2782mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.684mil < 10mil) Between Track (3930mil,2732mil)(4405mil,2732mil) on Bottom Overlay And Pad Designator41-15(4323.7mil,2782mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.684mil < 10mil) Between Track (3930mil,2732mil)(4405mil,2732mil) on Bottom Overlay And Pad Designator41-14(4264.645mil,2782mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.684mil < 10mil) Between Track (3930mil,2732mil)(4405mil,2732mil) on Bottom Overlay And Pad Designator41-13(4205.59mil,2782mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.684mil < 10mil) Between Track (3930mil,2732mil)(4405mil,2732mil) on Bottom Overlay And Pad Designator41-12(4146.535mil,2782mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.684mil < 10mil) Between Track (3930mil,2732mil)(4405mil,2732mil) on Bottom Overlay And Pad Designator41-11(4087.48mil,2782mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.684mil < 10mil) Between Track (3930mil,2732mil)(4405mil,2732mil) on Bottom Overlay And Pad Designator41-10(4028.425mil,2782mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.684mil < 10mil) Between Track (3930mil,2732mil)(4405mil,2732mil) on Bottom Overlay And Pad Designator41-9(3969.37mil,2782mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.684mil < 10mil) Between Track (3930mil,2300mil)(4405mil,2300mil) on Bottom Overlay And Pad Designator41-8(3969.37mil,2250mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.684mil < 10mil) Between Track (3930mil,2300mil)(4405mil,2300mil) on Bottom Overlay And Pad Designator41-7(4028.425mil,2250mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.684mil < 10mil) Between Track (3930mil,2300mil)(4405mil,2300mil) on Bottom Overlay And Pad Designator41-6(4087.48mil,2250mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.684mil < 10mil) Between Track (3930mil,2300mil)(4405mil,2300mil) on Bottom Overlay And Pad Designator41-5(4146.535mil,2250mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.684mil < 10mil) Between Track (3930mil,2300mil)(4405mil,2300mil) on Bottom Overlay And Pad Designator41-4(4205.59mil,2250mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.684mil < 10mil) Between Track (3930mil,2300mil)(4405mil,2300mil) on Bottom Overlay And Pad Designator41-3(4264.645mil,2250mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.684mil < 10mil) Between Track (3930mil,2300mil)(4405mil,2300mil) on Bottom Overlay And Pad Designator41-2(4323.7mil,2250mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.684mil < 10mil) Between Track (3930mil,2300mil)(4405mil,2300mil) on Bottom Overlay And Pad Designator41-1(4382.755mil,2250mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.684mil]
Rule Violations :403

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (1.445mil < 10mil) Between Text "8MHZ" (3065mil,2280mil) on Top Overlay And Arc (3355.5mil,2254.5mil) on Top Overlay Silk Text to Silk Clearance [1.445mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "10u" (4350mil,3575mil) on Top Overlay And Arc (4499.961mil,3613.819mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :2

Processing Rule : Silk primitive without silk layer
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:01