./testbench.v
./stream_asyn_fifo_xlx.v
-y ../../RTL/
-y ../../Behavior/

-y C:\Xilinx/12.4/ISE_DS/ISE/verilog/src/unisims/
-y C:\Xilinx/12.4/ISE_DS/ISE/verilog/src/XilinxCoreLib/
+libext+.v

//+define+PATTERN="./dpram_8_16_head_0.inc"
