
_programs/RTOSI_TP/out/RTOSI_TP.elf:     file format elf32-littlearm
_programs/RTOSI_TP/out/RTOSI_TP.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a000c39

Program Header:
0x70000001 off    0x00016090 vaddr 0x1a006090 paddr 0x1a006090 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x000000b4 memsz 0x00002c58 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00006098 memsz 0x00006098 flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a006098 align 2**16
         filesz 0x0000013c memsz 0x0000013c flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000608c  1a000000  1a000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000013c  10000000  1a006098  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  0002013c  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  0002013c  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  0002013c  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  0002013c  2**2
                  CONTENTS
  6 .bss          00002b1c  1000013c  1000013c  0000013c  2**2
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  0002013c  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  0002013c  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  0002013c  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  0002013c  2**2
                  CONTENTS
 11 .init_array   00000004  1a00608c  1a00608c  0001608c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a006090  1a006090  00016090  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  0002013c  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  0002013c  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  0002013c  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  0002013c  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  0002013c  2**2
                  CONTENTS
 18 .noinit       00000000  10002c58  10002c58  0002013c  2**2
                  CONTENTS
 19 .debug_info   00039f89  00000000  00000000  0002013c  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 0000716c  00000000  00000000  0005a0c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    0000faae  00000000  00000000  00061231  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_aranges 00001230  00000000  00000000  00070cdf  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_ranges 00001468  00000000  00000000  00071f0f  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macro  00011941  00000000  00000000  00073377  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_line   00021296  00000000  00000000  00084cb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_str    00031792  00000000  00000000  000a5f4e  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .comment      00000068  00000000  00000000  000d76e0  2**0
                  CONTENTS, READONLY
 28 .ARM.attributes 00000032  00000000  00000000  000d7748  2**0
                  CONTENTS, READONLY
 29 .debug_frame  000036cc  00000000  00000000  000d777c  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
1000013c l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a00608c l    d  .init_array	00000000 .init_array
1a006090 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10002c58 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 sapi_uart.c
1a003d88 l     F .text	000000c8 uartProcessIRQ
10002b78 l     O .bss	00000004 rxIsrCallbackUART0
10002b7c l     O .bss	00000004 rxIsrCallbackUART0Params
10002b80 l     O .bss	00000004 rxIsrCallbackUART2
10002b84 l     O .bss	00000004 rxIsrCallbackUART2Params
10002b88 l     O .bss	00000004 rxIsrCallbackUART3
10002b8c l     O .bss	00000004 rxIsrCallbackUART3Params
10002b90 l     O .bss	00000004 txIsrCallbackUART0
10002b94 l     O .bss	00000004 txIsrCallbackUART0Params
10002b98 l     O .bss	00000004 txIsrCallbackUART2
10002b9c l     O .bss	00000004 txIsrCallbackUART2Params
10002ba0 l     O .bss	00000004 txIsrCallbackUART3
10002ba4 l     O .bss	00000004 txIsrCallbackUART3Params
1a005ec0 l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 uart_driver.c
00000000 l    df *ABS*	00000000 irq_button_handler.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 userTasks.c
00000000 l    df *ABS*	00000000 system.c
1000013c l     O .bss	00000004 heap_end.5864
00000000 l    df *ABS*	00000000 heap_1.c
10000144 l     O .bss	00002000 ucHeap
10000140 l     O .bss	00000004 pucAlignedHeap.11524
10002144 l     O .bss	00000004 xNextFreeByte
00000000 l    df *ABS*	00000000 queue.c
1a000e12 l     F .text	00000012 prvGetDisinheritPriorityAfterTimeout
1a000e24 l     F .text	0000001e prvIsQueueFull
1a000e42 l     F .text	0000001a prvIsQueueEmpty
1a000e5c l     F .text	00000076 prvCopyDataToQueue
1a000ed2 l     F .text	00000024 prvCopyDataFromQueue
1a000ef6 l     F .text	0000006e prvUnlockQueue
1a000fe8 l     F .text	00000022 prvInitialiseNewQueue
1a00126c l     F .text	00000018 prvInitialiseMutex
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 static_provider.c
10002148 l     O .bss	00000168 uxIdleTaskStack.10813
100022b0 l     O .bss	000005a0 uxTimerTaskStack.10820
10002850 l     O .bss	00000060 xIdleTaskTCB.10812
100028b0 l     O .bss	00000060 xTimerTaskTCB.10819
00000000 l    df *ABS*	00000000 hooks.c
00000000 l    df *ABS*	00000000 tasks.c
1a001964 l     F .text	0000002c prvResetNextTaskUnblockTime
1a001990 l     F .text	00000090 prvInitialiseNewTask
1a001a20 l     F .text	00000068 prvInitialiseTaskLists
1a001a88 l     F .text	000000ac prvAddNewTaskToReadyList
1a001b34 l     F .text	00000038 prvDeleteTCB
1a001b6c l     F .text	0000004c prvCheckTasksWaitingTermination
1a001bb8 l     F .text	00000028 prvIdleTask
1a001be0 l     F .text	00000098 prvAddCurrentTaskToDelayedList
10002914 l     O .bss	00000004 pxDelayedTaskList
10002918 l     O .bss	00000004 pxOverflowDelayedTaskList
1000291c l     O .bss	0000008c pxReadyTasksLists
100029a8 l     O .bss	00000004 uxCurrentNumberOfTasks
100029ac l     O .bss	00000004 uxDeletedTasksWaitingCleanUp
100029b0 l     O .bss	00000004 uxPendedTicks
100029b4 l     O .bss	00000004 uxSchedulerSuspended
100029b8 l     O .bss	00000004 uxTaskNumber
100029bc l     O .bss	00000004 uxTopReadyPriority
100029c0 l     O .bss	00000014 xDelayedTaskList1
100029d4 l     O .bss	00000014 xDelayedTaskList2
100029e8 l     O .bss	00000004 xNextTaskUnblockTime
100029ec l     O .bss	00000004 xNumOfOverflows
100029f0 l     O .bss	00000014 xPendingReadyList
10002a04 l     O .bss	00000004 xSchedulerRunning
10002a08 l     O .bss	00000014 xSuspendedTaskList
10002a1c l     O .bss	00000014 xTasksWaitingTermination
10002a30 l     O .bss	00000004 xTickCount
10002a34 l     O .bss	00000004 xYieldPending
00000000 l    df *ABS*	00000000 timers.c
1a002534 l     F .text	00000020 prvGetNextExpireTime
1a002554 l     F .text	00000048 prvInsertTimerInActiveList
1a00259c l     F .text	00000070 prvCheckForValidListAndQueue
1a002950 l     F .text	00000016 prvTimerTask
1a0026dc l     F .text	00000078 prvSwitchTimerLists
1a002754 l     F .text	0000002c prvSampleTimeNow
1a002780 l     F .text	00000060 prvProcessExpiredTimer
1a0027e0 l     F .text	00000074 prvProcessTimerOrBlockTask
1a002854 l     F .text	000000fc prvProcessReceivedCommands
10002a38 l     O .bss	00000004 pxCurrentTimerList
10002a3c l     O .bss	00000004 pxOverflowTimerList
10002a40 l     O .bss	000000a0 ucStaticTimerQueueStorage.11914
10002ae0 l     O .bss	00000014 xActiveTimerList1
10002af4 l     O .bss	00000014 xActiveTimerList2
10002b08 l     O .bss	00000004 xLastTime.11863
10002b0c l     O .bss	00000050 xStaticTimerQueue.11913
10002b5c l     O .bss	00000004 xTimerQueue
10002b60 l     O .bss	00000004 xTimerTaskHandle
00000000 l    df *ABS*	00000000 port.c
1a002968 l     F .text	00000040 prvTaskExitError
1a0029a8 l     F .text	00000022 prvPortStartFirstTask
1a0029d0 l     F .text	0000000e vPortEnableVFP
1a002a30 l       .text	00000000 pxCurrentTCBConst2
1a002b10 l       .text	00000000 pxCurrentTCBConst
10002b64 l     O .bss	00000001 ucMaxSysCallPriority
10002b68 l     O .bss	00000004 ulMaxPRIGROUPValue
10000054 l     O .data	00000004 uxCriticalNesting
00000000 l    df *ABS*	00000000 freertos_cm_support.c
00000000 l    df *ABS*	00000000 board.c
1a002d04 l     F .text	00000044 Board_LED_Init
1a002d48 l     F .text	00000040 Board_TEC_Init
1a002d88 l     F .text	00000040 Board_GPIO_Init
1a002dc8 l     F .text	00000030 Board_ADC_Init
1a002df8 l     F .text	00000038 Board_SPI_Init
1a002e30 l     F .text	00000024 Board_I2C_Init
1a005d4c l     O .text	00000008 GpioButtons
1a005d54 l     O .text	0000000c GpioLeds
1a005d60 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 board_sysinit.c
1a005d78 l     O .text	00000004 InitClkStates
1a005d7c l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a002fa4 l     F .text	0000002c Chip_UART_GetIndex
1a005df0 l     O .text	00000008 UART_BClock
1a005df8 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a003140 l     F .text	00000014 Chip_ADC_GetClockIndex
1a003154 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a003208 l     F .text	000000a0 pll_calc_divs
1a0032a8 l     F .text	0000010c pll_get_frac
1a0033b4 l     F .text	0000004c Chip_Clock_FindBaseClock
1a003628 l     F .text	00000022 Chip_Clock_GetDivRate
10002b70 l     O .bss	00000008 audio_usb_pll_freq
1a005e0c l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a005e78 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 i2cm_18xx_43xx.c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a003a34 l     F .text	00000014 Chip_SSP_GetClockIndex
1a003a48 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000058 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000090 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_i2c.c
1a004040 l     F .text	00000030 i2cHardwareInit
1a004070 l     F .text	00000040 i2cHardwareWrite
00000000 l    df *ABS*	00000000 sapi_timer.c
1a0040d6 l     F .text	00000002 errorOcurred
1a0040d8 l     F .text	00000002 doNothing
10000094 l     O .data	00000040 timer_dd
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a0041e4 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_usb_device.c
10002ba8 l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_delay.c
00000000 l    df *ABS*	00000000 sapi_lcd.c
1a004570 l     F .text	00000038 pcf8574TGpioPortWrite
1a0045a8 l     F .text	00000028 pcf8574TGpioWrite
1a0045d0 l     F .text	00000008 lcdPinSet
1a0045d8 l     F .text	0000002e lcdSendNibble
1a004606 l     F .text	0000001c lcdEnablePulse
1a004624 l     F .text	0000002c pcf8574TGpioPortInit
1a004650 l     F .text	00000018 pcf8574TInit
10002bac l     O .bss	0000000a lcd
10002bb6 l     O .bss	00000001 pcf8574TGpioPortDirections
10002bb7 l     O .bss	00000001 pcf8574TGpioPortValue
100000d4 l     O .data	00000001 pcf8574TI2cAddress
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
1a004c90 l     F .text	00000048 std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 lock.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
1a005044 l     F .text	0000002e __sfputc_r
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcat.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 impure.c
100000dc l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a006090 l       .init_array	00000000 __init_array_end
1a00608c l       .bss_RAM5	00000000 __preinit_array_end
1a00608c l       .init_array	00000000 __init_array_start
1a00608c l       .bss_RAM5	00000000 __preinit_array_start
1a00344c g     F .text	0000001c Chip_Clock_GetDividerSource
1a000cd8 g     F .text	00000012 _isatty_r
1a003a00 g     F .text	0000000e Chip_I2CM_Xfer
1a00562c g     F .text	000000dc _puts_r
10002bc0 g     O .bss	00000018 tec_config
1a00415c g     F .text	00000044 TIMER2_IRQHandler
1a003f9c g     F .text	00000014 uartRxRead
1a0040b0 g     F .text	0000000e i2cInit
1a000cea g     F .text	0000000a _lseek_r
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a002a78 g     F .text	0000002c vPortExitCritical
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a0055fc g     F .text	00000030 printf
1a002eea g     F .text	00000008 __stdio_init
10002c4c g     O .bss	00000001 __lock___atexit_recursive_mutex
1a005772 g     F .text	00000024 __sseek
1a004d40 g     F .text	00000070 __sinit
1a0057c0 g     F .text	000000a4 __swbuf_r
1a000478 g     F .text	0000003c enable_buttons_interrupt
1a00017a  w    F .text	00000002 HardFault_Handler
1a0017f0 g     F .text	00000052 vQueueWaitForMessageRestricted
1a003b08 g     F .text	00000120 handleMasterXferState
1a004ce4 g     F .text	0000002c __sfmoreglue
1a000000 g       *ABS*	00000000 __vectors_start__
1a0031fa g     F .text	0000000c Chip_ADC_SetResolution
1a005abc g     F .text	0000000c __malloc_unlock
1a002b14 g     F .text	0000002c SysTick_Handler
1a003024 g     F .text	00000040 Chip_UART_SetBaud
10002c4d g     O .bss	00000001 __lock___arc4random_mutex
1a000c34  w    F .text	00000002 initialise_monitor_handles
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a002e8c g     F .text	0000001c Board_UARTGetChar
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a002ab0 g     F .text	00000064 PendSV_Handler
1a00129a g     F .text	000000ce xQueueGenericSendFromISR
1a000178  w    F .text	00000002 NMI_Handler
1a006098 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a0006b4 g     F .text	00000054 GPIO5_IRQHandler
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
10002910 g     O .bss	00000004 pxCurrentTCB
1a000cce g     F .text	0000000a _fstat_r
53ff6c56 g       *ABS*	00000000 __valid_user_code_checksum
1a006098 g       .ARM.exidx	00000000 _etext
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a00073c g     F .text	000000fc tecla_task
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a002220 g     F .text	00000018 vTaskInternalSetTimeOutState
1a0041a0 g     F .text	00000044 TIMER3_IRQHandler
1a0036ca g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001bc g     F .text	0000000a UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
10000000 g     O .data	0000000b lcd_text_t
1a002b78 g     F .text	00000110 xPortStartScheduler
1a004ec6 g     F .text	0000001c memcpy
1a00212c g     F .text	00000030 vTaskPlaceOnEventList
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a004cd8 g     F .text	0000000c _cleanup_r
1a002b40  w    F .text	00000038 vPortSetupTimerInterrupt
1a003cb4 g     F .text	00000030 Chip_I2C_MasterStateHandler
1a004808 g     F .text	00000000 .hidden __aeabi_uldivmod
10002c58 g       .noinit	00000000 _noinit
1a005708 g     F .text	00000010 puts
1000000c g     O .data	0000001e rele_code_t
1a000dfc g     F .text	00000016 vPortFree
10002bd8 g     O .bss	00000001 tec_save
10002c44 g     O .bss	00000004 SystemCoreClock
1a002fd0 g     F .text	00000054 Chip_UART_Init
1a001578 g     F .text	000001a4 xQueueSemaphoreTake
1a000bec g     F .text	00000048 system_task
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a002c88 g     F .text	0000005c vPortValidateInterruptPriority
1a000180  w    F .text	00000002 UsageFault_Handler
1a003748 g     F .text	0000004c Chip_Clock_GetRate
1a00185e g     F .text	00000016 vListInsertEnd
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a002f2c g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a003c84 g     F .text	00000030 Chip_I2C_SetMasterEventHandler
1a004838 g     F .text	000002d0 .hidden __udivmoddi4
1a000d6c g     F .text	00000020 _sbrk_r
1a005d48 g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a000cf4 g     F .text	0000004e _read_r
1a001858 g     F .text	00000006 vListInitialiseItem
1a000564 g     F .text	00000054 GPIO1_IRQHandler
1a00141c g     F .text	0000015c xQueueReceive
10002c04 g     O .bss	00000040 xQueueRegistry
1a004732 g     F .text	00000014 lcdCursorSet
1a0018e8 g     F .text	00000018 vApplicationGetTimerTaskMemory
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a006090 g       .ARM.exidx	00000000 __exidx_start
10002c4e g     O .bss	00000001 __lock___env_recursive_mutex
1a0002fc g     O .text	00000004 CRP_WORD
10002c4f g     O .bss	00000001 __lock___sinit_recursive_mutex
1a006054 g     O .text	00000004 _global_impure_ptr
10002bdc g     O .bss	00000014 uart_struct
1a004e78 g     F .text	00000048 __libc_init_array
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a000d8c g     F .text	00000070 pvPortMalloc
1a002ea8 g     F .text	00000030 Board_Init
10002bf0 g     O .bss	00000004 led_queue
1a000cc2  w    F .text	00000002 _init
1a001842 g     F .text	00000016 vListInitialise
1a0003c0 g     F .text	000000b8 IRQ_handler_Init
1a000114 g       .text	00000000 __data_section_table
1a001df4 g     F .text	0000000c xTaskGetTickCount
1a0010ec g     F .text	00000180 xQueueGenericSend
1a0001ba  w    F .text	00000002 RTC_IRQHandler
10002c58 g       .bss	00000000 _ebss
1a0040dc g     F .text	00000040 TIMER0_IRQHandler
1a000c38 g     F .text	00000088 Reset_Handler
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a003a0e g     F .text	00000024 Chip_I2CM_XferBlocking
1a003c4c g     F .text	00000038 Chip_I2C_SetClockRate
1a0023a4 g     F .text	000000b4 xTaskPriorityDisinherit
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a003400 g     F .text	0000004c Chip_Clock_EnableCrystal
10002c50 g     O .bss	00000001 __lock___malloc_recursive_mutex
10008000 g       *ABS*	00000000 __top_RamLoc32
1a002194 g     F .text	0000008c xTaskRemoveFromEventList
1a00192c  w    F .text	0000001c vApplicationMallocFailedHook
1a00018a g     F .text	0000001e data_init
1a000b4c g     F .text	000000a0 led_task
1a00579e g     F .text	00000020 strcat
10002bf4 g     O .bss	00000008 system_access
1a00411c g     F .text	00000040 TIMER1_IRQHandler
1a005ff4 g     O .text	00000020 __sf_fake_stderr
1a003c28 g     F .text	00000024 Chip_I2C_Init
1a004ec4 g     F .text	00000002 __retarget_lock_release_recursive
1a00402c g     F .text	0000000a UART2_IRQHandler
1a0035bc g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a005f08 g     O .text	000000e6 gpioPinsInit
1a0004b4 g     F .text	0000005c disable_buttons_interrupt
1a003e50 g     F .text	00000090 uartInterrupt
1a001900  w    F .text	0000002c vAssertCalled
1a002518 g     F .text	0000001c pvTaskIncrementMutexHeldCount
1a003a60 g     F .text	00000012 Chip_SSP_SetClockRate
1a005072 g     F .text	00000024 __sfputs_r
1a0005b8 g     F .text	00000054 GPIO2_IRQHandler
1a004d10 g     F .text	0000000c __sfp_lock_acquire
1a005a10 g     F .text	00000000 memchr
1a002238 g     F .text	00000084 xTaskCheckForTimeOut
1a004ef4 g     F .text	0000009c _free_r
1a0036a4 g     F .text	00000026 Chip_Clock_GetBaseClock
1a0022e8 g     F .text	000000bc xTaskPriorityInherit
1a00475c g     F .text	00000010 lcdClearAndHome
1a00476c g     F .text	0000009c lcdInit
1000013c g       .bss	00000000 _bss
1a0031c8 g     F .text	00000032 Chip_ADC_SetSampleRate
10002b6c g     O .bss	00000004 freeRtosInterruptCallback
1a001de4 g     F .text	00000010 vTaskSuspendAll
10002bfc g     O .bss	00000004 lcd_queue
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a003a72 g     F .text	0000003e Chip_SSP_SetBitRate
1a0018a8 g     F .text	00000026 uxListRemove
1a003a32 g     F .text	00000002 Chip_GPIO_Init
1a005d74 g     O .text	00000004 OscRateIn
1a0044b8 g     F .text	0000005a delayInaccurateMs
1a003fb0 g     F .text	0000007c uartInit
1a001c78 g     F .text	00000072 xTaskCreateStatic
10002c58 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a002060 g     F .text	000000cc vTaskSwitchContext
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a0046a0 g     F .text	00000030 lcdData
1a00100a g     F .text	00000092 xQueueGenericCreateStatic
1a00215c g     F .text	00000038 vTaskPlaceOnEventListRestricted
1a000178 g       .text	00000000 __bss_section_table_end
1a000cc4 g     F .text	0000000a _close_r
1a004218 g     F .text	000001ac gpioInit
1a0018d0 g     F .text	00000018 vApplicationGetIdleTaskMemory
1a002670 g     F .text	0000006c xTimerGenericCommand
1a005864 g     F .text	000000dc __swsetup_r
1a001948  w    F .text	0000001c vApplicationStackOverflowHook
1a004b08  w    F .text	00000002 .hidden __aeabi_ldiv0
1a004db0 g     F .text	0000008c __sfp
1a004668 g     F .text	00000038 lcdCommand
1a000398 g     F .text	00000028 uart_cofig
1a004d34 g     F .text	0000000c __sinit_lock_release
1a005718 g     F .text	00000022 __sread
1a004430 g     F .text	0000001c USB0_IRQHandler
1a00060c g     F .text	00000054 GPIO3_IRQHandler
1a005ab0 g     F .text	0000000c __malloc_lock
1a002e78 g     F .text	00000014 Board_UARTPutChar
1a003ce4 g     F .text	00000018 Chip_I2C_IsStateChanged
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a004c18 g     F .text	00000078 _fflush_r
1a006014 g     O .text	00000020 __sf_fake_stdin
1a003468 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a004ec2 g     F .text	00000002 __retarget_lock_acquire_recursive
1a004ee2 g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a000708 g     F .text	00000034 main
1a004ec0 g     F .text	00000002 __retarget_lock_init_recursive
1a0001ba  w    F .text	00000002 WDT_IRQHandler
1a001874 g     F .text	00000034 vListInsert
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a002a10 g     F .text	00000024 SVC_Handler
1a005796 g     F .text	00000008 __sclose
1a00260c g     F .text	00000064 xTimerCreateTimerTask
1a004f90 g     F .text	000000b4 _malloc_r
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a0036d8 g     F .text	0000003c Chip_Clock_EnableOpts
1a002ee2 g     F .text	00000008 __stdio_getchar
1a00171c g     F .text	000000ac xQueueReceiveFromISR
1a00109c g     F .text	0000004e xQueueGenericCreate
1a003484 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a00353c g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a003d34 g     F .text	00000038 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a0043c4 g     F .text	0000006a gpioWrite
1a000cc0  w    F .text	00000002 _fini
1a0055fc g     F .text	00000030 iprintf
1a001f18 g     F .text	000000fc xTaskResumeAll
1a001d50 g     F .text	00000094 vTaskStartScheduler
1a003188 g     F .text	00000040 Chip_ADC_Init
1a000300 g     F .text	00000098 functionRX
10002c48 g     O .bss	00000004 g_pUsbApi
1a002ef4 g     F .text	00000038 Board_SetupMuxing
1a0046d0 g     F .text	00000050 lcdGoToXY
1a003064 g     F .text	000000dc Chip_UART_SetBaudFDR
1a000d42 g     F .text	00000028 _write_r
1a0001ba  w    F .text	00000002 ETH_IRQHandler
1a0052e8 g     F .text	000000ea _printf_common
1a000aa4 g     F .text	000000a8 system_status
100000d8 g     O .data	00000004 _impure_ptr
1a004b0c g     F .text	0000010c __sflush_r
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a004746 g     F .text	00000016 lcdSendStringRaw
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
1a003900 g     F .text	00000100 Chip_I2CM_XferHandler
10000000 g       .data	00000000 _data
1a0022bc g     F .text	0000000c vTaskMissedYield
10002c58 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a003ab0 g     F .text	00000038 Chip_SSP_Init
1a0008e8 g     F .text	0000003c first_init
1a003cfc g     F .text	00000038 Chip_I2C_EventHandlerPolling
1a0017c8 g     F .text	00000028 vQueueAddToRegistry
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a001e00 g     F .text	00000118 xTaskIncrementTick
1a005940 g     F .text	00000048 __swhatbuf_r
1a002ce4 g     F .text	00000020 DAC_IRQHandler
1a0040be g     F .text	00000018 i2cWrite
1a002e54 g     F .text	00000024 Board_Debug_Init
1a002ed8 g     F .text	0000000a __stdio_putchar
1a000f64 g     F .text	00000084 xQueueGenericReset
1000013c g       .data	00000000 _edata
1a003ae8 g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
10002c51 g     O .bss	00000001 __lock___at_quick_exit_mutex
1a001cea g     F .text	00000066 xTaskCreate
1a0037a8 g     F .text	00000158 Chip_SetupCoreClock
1a00573a g     F .text	00000038 __swrite
1a000510 g     F .text	00000054 GPIO0_IRQHandler
1a005098 g     F .text	00000250 _vfiprintf_r
1a000000 g     O .text	00000040 g_pfnVectors
1a004e3c g     F .text	0000003c _fwalk_reent
1a003794 g     F .text	00000014 SystemCoreClockUpdate
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a002014 g     F .text	0000004c vTaskDelay
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a004d1c g     F .text	0000000c __sfp_lock_release
1a004720 g     F .text	00000012 lcdClear
1a006034 g     O .text	00000020 __sf_fake_stdout
1a0022c8 g     F .text	00000020 xTaskGetSchedulerState
1a004512 g     F .text	0000005c delayInaccurateUs
1a002458 g     F .text	000000c0 vTaskPriorityDisinheritAfterTimeout
1a004b08  w    F .text	00000002 .hidden __aeabi_idiv0
1a003ee0 g     F .text	000000bc uartCallbackSet
1a00017e  w    F .text	00000002 BusFault_Handler
10002c52 g     O .bss	00000001 __lock___dd_hash_mutex
1a005988 g     F .text	00000080 __smakebuf_r
10002c53 g     O .bss	00000001 __lock___tz_mutex
1a0029e4 g     F .text	0000002c pxPortInitialiseStack
1a0053d4 g     F .text	00000228 _printf_i
1a003714 g     F .text	00000034 Chip_Clock_Enable
1a004036 g     F .text	0000000a UART3_IRQHandler
1a000838 g     F .text	000000b0 lcd_task
10002bbc g     O .bss	00000004 __malloc_sbrk_start
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a00444c g     F .text	0000006c boardInit
1a002a34 g     F .text	00000044 vPortEnterCritical
10002c00 g     O .bss	00000001 flank_capture
1a000924 g     F .text	00000180 _task_init
10002bb8 g     O .bss	00000004 __malloc_free_list
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a005098 g     F .text	00000250 _vfprintf_r
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1000002c g     O .data	00000028 rele_state_t
1a001284 g     F .text	00000016 xQueueCreateMutex
1a00364c g     F .text	00000058 Chip_Clock_SetBaseClock
1a003d6c g     F .text	0000001c cyclesCounterInit
1a000660 g     F .text	00000054 GPIO4_IRQHandler
10002c54 g     O .bss	00000001 __lock___sfp_recursive_mutex
1a001368 g     F .text	000000b2 xQueueGiveFromISR
1a004d28 g     F .text	0000000c __sinit_lock_acquire
1a002f98 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 39 0c 00 1a 79 01 00 1a 7b 01 00 1a     ....9...y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a 56 6c ff 53     }...........Vl.S
	...
1a00002c:	11 2a 00 1a 85 01 00 1a 00 00 00 00 b1 2a 00 1a     .*...........*..
1a00003c:	15 2b 00 1a                                         .+..

1a000040 <g_pfnVendorVectors>:
1a000040:	e5 2c 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     .,..............
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	31 44 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     1D..............
1a000070:	dd 40 00 1a 1d 41 00 1a 5d 41 00 1a a1 41 00 1a     .@...A..]A...A..
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bd 01 00 1a bb 01 00 1a 2d 40 00 1a 37 40 00 1a     ........-@..7@..
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	11 05 00 1a 65 05 00 1a b9 05 00 1a 0d 06 00 1a     ....e...........
1a0000d0:	61 06 00 1a b5 06 00 1a bb 01 00 1a bb 01 00 1a     a...............
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a006098 	.word	0x1a006098
1a000118:	10000000 	.word	0x10000000
1a00011c:	0000013c 	.word	0x0000013c
1a000120:	1a006098 	.word	0x1a006098
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a006098 	.word	0x1a006098
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a006098 	.word	0x1a006098
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a006098 	.word	0x1a006098
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	1000013c 	.word	0x1000013c
1a000154:	00002b1c 	.word	0x00002b1c
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
    }
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
    }
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
    }
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
    }
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
    }
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
    }
1a000182:	e7fe      	b.n	1a000182 <UsageFault_Handler+0x2>

1a000184 <DebugMon_Handler>:
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
    }
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
    }
1a000186:	e7fe      	b.n	1a000186 <DebugMon_Handler+0x2>
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
    }
1a000188:	e7fe      	b.n	1a000188 <DebugMon_Handler+0x4>

1a00018a <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000192:	f850 4b04 	ldr.w	r4, [r0], #4
1a000196:	f841 4b04 	str.w	r4, [r1], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019a:	3304      	adds	r3, #4
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	428b      	cmp	r3, r1
1a0001ac:	d204      	bcs.n	1a0001b8 <bss_init+0x10>
        *pulDest++ = 0;
1a0001ae:	2200      	movs	r2, #0
1a0001b0:	f840 2b04 	str.w	r2, [r0], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	3304      	adds	r3, #4
1a0001b6:	e7f8      	b.n	1a0001aa <bss_init+0x2>
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
    }
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>

1a0001bc <UART0_IRQHandler>:
__attribute__ ((section(".after_vectors")))

// UART0 (GPIO1 y GPIO2 or RS485/Profibus)
// 0x28 0x000000A0 - Handler for ISR UART0 (IRQ 24)
void UART0_IRQHandler(void)
{
1a0001bc:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_GPIO );
1a0001be:	2000      	movs	r0, #0
1a0001c0:	f003 fde2 	bl	1a003d88 <uartProcessIRQ>
}
1a0001c4:	bd08      	pop	{r3, pc}
1a0001c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fe:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000202:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000206:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000212:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000216:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000222:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000226:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000232:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000236:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000242:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000246:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000252:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000256:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000262:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000266:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000272:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000276:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000282:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000286:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000292:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000296:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002aa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ae:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ba:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002be:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002fa:	Address 0x000000001a0002fa is out of bounds.


1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <functionRX>:
	return TRUE;

}

void functionRX( void *param )
{
1a000300:	b510      	push	{r4, lr}
1a000302:	b082      	sub	sp, #8
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
1a000304:	2100      	movs	r1, #0
1a000306:	9101      	str	r1, [sp, #4]

	/* Se abre seccion critica para lectura de bytes recibidos */
	xSemaphoreTakeFromISR( uart_struct.uart_mutex, &xHigherPriorityTaskWoken );
1a000308:	4c1e      	ldr	r4, [pc, #120]	; (1a000384 <functionRX+0x84>)
1a00030a:	aa01      	add	r2, sp, #4
1a00030c:	68a0      	ldr	r0, [r4, #8]
1a00030e:	f001 fa05 	bl	1a00171c <xQueueReceiveFromISR>

	char c = uartRxRead( uart_struct.uart_value );
1a000312:	7820      	ldrb	r0, [r4, #0]
1a000314:	f003 fe42 	bl	1a003f9c <uartRxRead>

	/* Verifica que hay un llamado entrante */
	if(c == uart_struct.byte_ring){
1a000318:	7c23      	ldrb	r3, [r4, #16]
1a00031a:	4283      	cmp	r3, r0
1a00031c:	d010      	beq.n	1a000340 <functionRX+0x40>
			//xQueueSendFromISR(lcd_queue, &tec_save, &xHigherPriorityTaskWoken);
			xSemaphoreGiveFromISR( system_access.sem_system, &xHigherPriorityTaskWoken);
		}
	}

	xSemaphoreGiveFromISR( uart_struct.uart_mutex, &xHigherPriorityTaskWoken);
1a00031e:	a901      	add	r1, sp, #4
1a000320:	4b18      	ldr	r3, [pc, #96]	; (1a000384 <functionRX+0x84>)
1a000322:	6898      	ldr	r0, [r3, #8]
1a000324:	f001 f820 	bl	1a001368 <xQueueGiveFromISR>
	/* Se cierra seccion critica para lectura de bytes recibidos */

	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
1a000328:	9b01      	ldr	r3, [sp, #4]
1a00032a:	b13b      	cbz	r3, 1a00033c <functionRX+0x3c>
1a00032c:	4b16      	ldr	r3, [pc, #88]	; (1a000388 <functionRX+0x88>)
1a00032e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000332:	601a      	str	r2, [r3, #0]
1a000334:	f3bf 8f4f 	dsb	sy
1a000338:	f3bf 8f6f 	isb	sy
}
1a00033c:	b002      	add	sp, #8
1a00033e:	bd10      	pop	{r4, pc}
		if(c == 'R')
1a000340:	2852      	cmp	r0, #82	; 0x52
1a000342:	d013      	beq.n	1a00036c <functionRX+0x6c>
		if(c == 'I')
1a000344:	2849      	cmp	r0, #73	; 0x49
1a000346:	d014      	beq.n	1a000372 <functionRX+0x72>
		if(c == 'N')
1a000348:	284e      	cmp	r0, #78	; 0x4e
1a00034a:	d016      	beq.n	1a00037a <functionRX+0x7a>
		if(c == 'G'){
1a00034c:	2847      	cmp	r0, #71	; 0x47
1a00034e:	d1e6      	bne.n	1a00031e <functionRX+0x1e>
			uart_struct.byte_ring = '\0';
1a000350:	2300      	movs	r3, #0
1a000352:	4a0c      	ldr	r2, [pc, #48]	; (1a000384 <functionRX+0x84>)
1a000354:	7413      	strb	r3, [r2, #16]
			tec_save.str_button = Tecla1;
1a000356:	4a0d      	ldr	r2, [pc, #52]	; (1a00038c <functionRX+0x8c>)
1a000358:	7013      	strb	r3, [r2, #0]
			printf( "Sistema activado\r\n" );
1a00035a:	480d      	ldr	r0, [pc, #52]	; (1a000390 <functionRX+0x90>)
1a00035c:	f005 f9d4 	bl	1a005708 <puts>
			xSemaphoreGiveFromISR( system_access.sem_system, &xHigherPriorityTaskWoken);
1a000360:	a901      	add	r1, sp, #4
1a000362:	4b0c      	ldr	r3, [pc, #48]	; (1a000394 <functionRX+0x94>)
1a000364:	6818      	ldr	r0, [r3, #0]
1a000366:	f000 ffff 	bl	1a001368 <xQueueGiveFromISR>
1a00036a:	e7d8      	b.n	1a00031e <functionRX+0x1e>
			uart_struct.byte_ring = 'I';
1a00036c:	2249      	movs	r2, #73	; 0x49
1a00036e:	7422      	strb	r2, [r4, #16]
1a000370:	e7e8      	b.n	1a000344 <functionRX+0x44>
			uart_struct.byte_ring = 'N';
1a000372:	4b04      	ldr	r3, [pc, #16]	; (1a000384 <functionRX+0x84>)
1a000374:	224e      	movs	r2, #78	; 0x4e
1a000376:	741a      	strb	r2, [r3, #16]
1a000378:	e7e6      	b.n	1a000348 <functionRX+0x48>
			uart_struct.byte_ring = 'G';
1a00037a:	4b02      	ldr	r3, [pc, #8]	; (1a000384 <functionRX+0x84>)
1a00037c:	2247      	movs	r2, #71	; 0x47
1a00037e:	741a      	strb	r2, [r3, #16]
1a000380:	e7e4      	b.n	1a00034c <functionRX+0x4c>
1a000382:	bf00      	nop
1a000384:	10002bdc 	.word	0x10002bdc
1a000388:	e000ed04 	.word	0xe000ed04
1a00038c:	10002bd8 	.word	0x10002bd8
1a000390:	1a005ac8 	.word	0x1a005ac8
1a000394:	10002bf4 	.word	0x10002bf4

1a000398 <uart_cofig>:
bool_t uart_cofig( uart_drive_t *uart_drive ){
1a000398:	b510      	push	{r4, lr}
1a00039a:	4604      	mov	r4, r0
	uartConfig(uart_drive->uart_value, uart_drive->baud_rate);
1a00039c:	6841      	ldr	r1, [r0, #4]
1a00039e:	7800      	ldrb	r0, [r0, #0]
1a0003a0:	f003 fe06 	bl	1a003fb0 <uartInit>
	uartCallbackSet(uart_drive->uart_value, UART_RECEIVE, functionRX, NULL);
1a0003a4:	2300      	movs	r3, #0
1a0003a6:	4a05      	ldr	r2, [pc, #20]	; (1a0003bc <uart_cofig+0x24>)
1a0003a8:	4619      	mov	r1, r3
1a0003aa:	7820      	ldrb	r0, [r4, #0]
1a0003ac:	f003 fd98 	bl	1a003ee0 <uartCallbackSet>
	uartInterrupt(uart_drive->uart_value, TRUE);
1a0003b0:	2101      	movs	r1, #1
1a0003b2:	7820      	ldrb	r0, [r4, #0]
1a0003b4:	f003 fd4c 	bl	1a003e50 <uartInterrupt>
}
1a0003b8:	2001      	movs	r0, #1
1a0003ba:	bd10      	pop	{r4, pc}
1a0003bc:	1a000301 	.word	0x1a000301

1a0003c0 <IRQ_handler_Init>:
 */
STATIC INLINE void Chip_SCU_GPIOIntPinSel(uint8_t PortSel, uint8_t PortNum, uint8_t PinNum)
{
	int32_t of = (PortSel & 3) << 3;
	uint32_t val = (((PortNum & 0x7) << 5) | (PinNum & 0x1F)) << of;
	LPC_SCU->PINTSEL[PortSel >> 2] = (LPC_SCU->PINTSEL[PortSel >> 2] & ~(0xFF << of)) | val;
1a0003c0:	4a2b      	ldr	r2, [pc, #172]	; (1a000470 <IRQ_handler_Init+0xb0>)
1a0003c2:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
1a0003c6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a0003ca:	f043 0304 	orr.w	r3, r3, #4
1a0003ce:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
 * @param	pins	: Pins (ORed value of PININTCH*)
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_SetPinModeEdge(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->ISEL &= ~pins;
1a0003d2:	4b28      	ldr	r3, [pc, #160]	; (1a000474 <IRQ_handler_Init+0xb4>)
1a0003d4:	6819      	ldr	r1, [r3, #0]
1a0003d6:	f021 0101 	bic.w	r1, r1, #1
1a0003da:	6019      	str	r1, [r3, #0]
 * @param	pins	: Pins to enable (ORed value of PININTCH*)
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_EnableIntLow(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->SIENF = pins;
1a0003dc:	2101      	movs	r1, #1
1a0003de:	6159      	str	r1, [r3, #20]
1a0003e0:	f8d2 1e00 	ldr.w	r1, [r2, #3584]	; 0xe00
1a0003e4:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
1a0003e8:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
1a0003ec:	f8c2 1e00 	str.w	r1, [r2, #3584]	; 0xe00
	pPININT->ISEL &= ~pins;
1a0003f0:	6819      	ldr	r1, [r3, #0]
1a0003f2:	f021 0102 	bic.w	r1, r1, #2
1a0003f6:	6019      	str	r1, [r3, #0]
	pPININT->SIENR = pins;
1a0003f8:	2102      	movs	r1, #2
1a0003fa:	6099      	str	r1, [r3, #8]
1a0003fc:	f8d2 1e00 	ldr.w	r1, [r2, #3584]	; 0xe00
1a000400:	f421 017f 	bic.w	r1, r1, #16711680	; 0xff0000
1a000404:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
1a000408:	f8c2 1e00 	str.w	r1, [r2, #3584]	; 0xe00
	pPININT->ISEL &= ~pins;
1a00040c:	6819      	ldr	r1, [r3, #0]
1a00040e:	f021 0104 	bic.w	r1, r1, #4
1a000412:	6019      	str	r1, [r3, #0]
	pPININT->SIENF = pins;
1a000414:	2104      	movs	r1, #4
1a000416:	6159      	str	r1, [r3, #20]
1a000418:	f8d2 1e00 	ldr.w	r1, [r2, #3584]	; 0xe00
1a00041c:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
1a000420:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
1a000424:	f8c2 1e00 	str.w	r1, [r2, #3584]	; 0xe00
	pPININT->ISEL &= ~pins;
1a000428:	6819      	ldr	r1, [r3, #0]
1a00042a:	f021 0108 	bic.w	r1, r1, #8
1a00042e:	6019      	str	r1, [r3, #0]
	pPININT->SIENR = pins;
1a000430:	2108      	movs	r1, #8
1a000432:	6099      	str	r1, [r3, #8]
1a000434:	f8d2 1e04 	ldr.w	r1, [r2, #3588]	; 0xe04
1a000438:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
1a00043c:	f041 0109 	orr.w	r1, r1, #9
1a000440:	f8c2 1e04 	str.w	r1, [r2, #3588]	; 0xe04
	pPININT->ISEL &= ~pins;
1a000444:	6819      	ldr	r1, [r3, #0]
1a000446:	f021 0110 	bic.w	r1, r1, #16
1a00044a:	6019      	str	r1, [r3, #0]
	pPININT->SIENF = pins;
1a00044c:	2110      	movs	r1, #16
1a00044e:	6159      	str	r1, [r3, #20]
1a000450:	f8d2 1e04 	ldr.w	r1, [r2, #3588]	; 0xe04
1a000454:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
1a000458:	f441 6110 	orr.w	r1, r1, #2304	; 0x900
1a00045c:	f8c2 1e04 	str.w	r1, [r2, #3588]	; 0xe04
	pPININT->ISEL &= ~pins;
1a000460:	681a      	ldr	r2, [r3, #0]
1a000462:	f022 0220 	bic.w	r2, r2, #32
1a000466:	601a      	str	r2, [r3, #0]
	pPININT->SIENR = pins;
1a000468:	2220      	movs	r2, #32
1a00046a:	609a      	str	r2, [r3, #8]
	Chip_SCU_GPIOIntPinSel(5, 0, 9);
	Chip_PININT_SetPinModeEdge(LPC_GPIO_PIN_INT, PININTCH5);
	Chip_PININT_EnableIntHigh(LPC_GPIO_PIN_INT, PININTCH5);


}
1a00046c:	4770      	bx	lr
1a00046e:	bf00      	nop
1a000470:	40086000 	.word	0x40086000
1a000474:	40087000 	.word	0x40087000

1a000478 <enable_buttons_interrupt>:
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a000478:	4b0d      	ldr	r3, [pc, #52]	; (1a0004b0 <enable_buttons_interrupt+0x38>)
1a00047a:	22a0      	movs	r2, #160	; 0xa0
1a00047c:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a000480:	2101      	movs	r1, #1
1a000482:	6059      	str	r1, [r3, #4]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a000484:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a000488:	2102      	movs	r1, #2
1a00048a:	6059      	str	r1, [r3, #4]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a00048c:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a000490:	2104      	movs	r1, #4
1a000492:	6059      	str	r1, [r3, #4]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a000494:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a000498:	2108      	movs	r1, #8
1a00049a:	6059      	str	r1, [r3, #4]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a00049c:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a0004a0:	2110      	movs	r1, #16
1a0004a2:	6059      	str	r1, [r3, #4]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a0004a4:	f883 2325 	strb.w	r2, [r3, #805]	; 0x325
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a0004a8:	2220      	movs	r2, #32
1a0004aa:	605a      	str	r2, [r3, #4]
	NVIC_SetPriority(PIN_INT4_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY);
	NVIC_EnableIRQ(PIN_INT4_IRQn);
	NVIC_SetPriority(PIN_INT5_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY);
	NVIC_EnableIRQ(PIN_INT5_IRQn);

}
1a0004ac:	4770      	bx	lr
1a0004ae:	bf00      	nop
1a0004b0:	e000e100 	.word	0xe000e100

1a0004b4 <disable_buttons_interrupt>:
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a0004b4:	4b15      	ldr	r3, [pc, #84]	; (1a00050c <disable_buttons_interrupt+0x58>)
1a0004b6:	2201      	movs	r2, #1
1a0004b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
1a0004bc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
1a0004c0:	f3bf 8f6f 	isb	sy
1a0004c4:	2202      	movs	r2, #2
1a0004c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
1a0004ca:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
1a0004ce:	f3bf 8f6f 	isb	sy
1a0004d2:	2204      	movs	r2, #4
1a0004d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
1a0004d8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
1a0004dc:	f3bf 8f6f 	isb	sy
1a0004e0:	2208      	movs	r2, #8
1a0004e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
1a0004e6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
1a0004ea:	f3bf 8f6f 	isb	sy
1a0004ee:	2210      	movs	r2, #16
1a0004f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
1a0004f4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
1a0004f8:	f3bf 8f6f 	isb	sy
1a0004fc:	2220      	movs	r2, #32
1a0004fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
1a000502:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
1a000506:	f3bf 8f6f 	isb	sy
	NVIC_DisableIRQ(PIN_INT1_IRQn);
	NVIC_DisableIRQ(PIN_INT2_IRQn);
	NVIC_DisableIRQ(PIN_INT3_IRQn);
	NVIC_DisableIRQ(PIN_INT4_IRQn);
	NVIC_DisableIRQ(PIN_INT5_IRQn);
}
1a00050a:	4770      	bx	lr
1a00050c:	e000e100 	.word	0xe000e100

1a000510 <GPIO0_IRQHandler>:

//Handler de interrupciones
void GPIO0_IRQHandler(void){
1a000510:	b500      	push	{lr}
1a000512:	b083      	sub	sp, #12


	BaseType_t xHigherPriorityTaskWoken = pdFALSE; //Comenzamos definiendo la variable
1a000514:	2300      	movs	r3, #0
1a000516:	9301      	str	r3, [sp, #4]
 * @param	pPININT	: The base address of Pin interrupt block
 * @return	PININT states (bit n = high) with a latched rise state detected
 */
STATIC INLINE uint32_t Chip_PININT_GetFallStates(LPC_PIN_INT_T *pPININT)
{
	return pPININT->FALL;
1a000518:	4b0f      	ldr	r3, [pc, #60]	; (1a000558 <GPIO0_IRQHandler+0x48>)
1a00051a:	6a1b      	ldr	r3, [r3, #32]

	if (Chip_PININT_GetFallStates(LPC_GPIO_PIN_INT) & PININTCH0){ //Verificamos que la interrupcin es la esperada
1a00051c:	f013 0f01 	tst.w	r3, #1
1a000520:	d10c      	bne.n	1a00053c <GPIO0_IRQHandler+0x2c>
		//codigo a ejecutar si ocurri la interrupcin
		button_control button_capture;
		button_capture.flank = FALLING;
		xQueueSendFromISR( tec_config[0].queue_button, &button_capture, &xHigherPriorityTaskWoken );
	}
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
1a000522:	9b01      	ldr	r3, [sp, #4]
1a000524:	b13b      	cbz	r3, 1a000536 <GPIO0_IRQHandler+0x26>
1a000526:	4b0d      	ldr	r3, [pc, #52]	; (1a00055c <GPIO0_IRQHandler+0x4c>)
1a000528:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00052c:	601a      	str	r2, [r3, #0]
1a00052e:	f3bf 8f4f 	dsb	sy
1a000532:	f3bf 8f6f 	isb	sy
}
1a000536:	b003      	add	sp, #12
1a000538:	f85d fb04 	ldr.w	pc, [sp], #4
 * @param	pins	: Pin interrupts to clear (ORed value of PININTCH*)
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_ClearIntStatus(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->IST = pins;
1a00053c:	4b06      	ldr	r3, [pc, #24]	; (1a000558 <GPIO0_IRQHandler+0x48>)
1a00053e:	2201      	movs	r2, #1
1a000540:	625a      	str	r2, [r3, #36]	; 0x24
		button_capture.flank = FALLING;
1a000542:	2302      	movs	r3, #2
1a000544:	f88d 3000 	strb.w	r3, [sp]
		xQueueSendFromISR( tec_config[0].queue_button, &button_capture, &xHigherPriorityTaskWoken );
1a000548:	2300      	movs	r3, #0
1a00054a:	aa01      	add	r2, sp, #4
1a00054c:	4669      	mov	r1, sp
1a00054e:	4804      	ldr	r0, [pc, #16]	; (1a000560 <GPIO0_IRQHandler+0x50>)
1a000550:	6840      	ldr	r0, [r0, #4]
1a000552:	f000 fea2 	bl	1a00129a <xQueueGenericSendFromISR>
1a000556:	e7e4      	b.n	1a000522 <GPIO0_IRQHandler+0x12>
1a000558:	40087000 	.word	0x40087000
1a00055c:	e000ed04 	.word	0xe000ed04
1a000560:	10002bc0 	.word	0x10002bc0

1a000564 <GPIO1_IRQHandler>:

void GPIO1_IRQHandler(void){
1a000564:	b500      	push	{lr}
1a000566:	b083      	sub	sp, #12
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
1a000568:	2300      	movs	r3, #0
1a00056a:	9301      	str	r3, [sp, #4]
	return pPININT->RISE;
1a00056c:	4b0f      	ldr	r3, [pc, #60]	; (1a0005ac <GPIO1_IRQHandler+0x48>)
1a00056e:	69db      	ldr	r3, [r3, #28]

	if (Chip_PININT_GetRiseStates(LPC_GPIO_PIN_INT) & PININTCH1){
1a000570:	f013 0f02 	tst.w	r3, #2
1a000574:	d10c      	bne.n	1a000590 <GPIO1_IRQHandler+0x2c>
		//codigo a ejecutar si ocurri la interrupcin
		button_control button_capture;
		button_capture.flank = RISING;
		xQueueSendFromISR( tec_config[0].queue_button, &button_capture, &xHigherPriorityTaskWoken );
	}
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
1a000576:	9b01      	ldr	r3, [sp, #4]
1a000578:	b13b      	cbz	r3, 1a00058a <GPIO1_IRQHandler+0x26>
1a00057a:	4b0d      	ldr	r3, [pc, #52]	; (1a0005b0 <GPIO1_IRQHandler+0x4c>)
1a00057c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000580:	601a      	str	r2, [r3, #0]
1a000582:	f3bf 8f4f 	dsb	sy
1a000586:	f3bf 8f6f 	isb	sy
}
1a00058a:	b003      	add	sp, #12
1a00058c:	f85d fb04 	ldr.w	pc, [sp], #4
	pPININT->IST = pins;
1a000590:	4b06      	ldr	r3, [pc, #24]	; (1a0005ac <GPIO1_IRQHandler+0x48>)
1a000592:	2202      	movs	r2, #2
1a000594:	625a      	str	r2, [r3, #36]	; 0x24
		button_capture.flank = RISING;
1a000596:	2304      	movs	r3, #4
1a000598:	f88d 3000 	strb.w	r3, [sp]
		xQueueSendFromISR( tec_config[0].queue_button, &button_capture, &xHigherPriorityTaskWoken );
1a00059c:	2300      	movs	r3, #0
1a00059e:	aa01      	add	r2, sp, #4
1a0005a0:	4669      	mov	r1, sp
1a0005a2:	4804      	ldr	r0, [pc, #16]	; (1a0005b4 <GPIO1_IRQHandler+0x50>)
1a0005a4:	6840      	ldr	r0, [r0, #4]
1a0005a6:	f000 fe78 	bl	1a00129a <xQueueGenericSendFromISR>
1a0005aa:	e7e4      	b.n	1a000576 <GPIO1_IRQHandler+0x12>
1a0005ac:	40087000 	.word	0x40087000
1a0005b0:	e000ed04 	.word	0xe000ed04
1a0005b4:	10002bc0 	.word	0x10002bc0

1a0005b8 <GPIO2_IRQHandler>:


void GPIO2_IRQHandler(void){
1a0005b8:	b500      	push	{lr}
1a0005ba:	b083      	sub	sp, #12
	BaseType_t xHigherPriorityTaskWoken = pdFALSE; //Comenzamos definiendo la variable
1a0005bc:	2300      	movs	r3, #0
1a0005be:	9301      	str	r3, [sp, #4]
	return pPININT->FALL;
1a0005c0:	4b0f      	ldr	r3, [pc, #60]	; (1a000600 <GPIO2_IRQHandler+0x48>)
1a0005c2:	6a1b      	ldr	r3, [r3, #32]


	if (Chip_PININT_GetFallStates(LPC_GPIO_PIN_INT) & PININTCH2){ //Verificamos que la interrupcin es la esperada
1a0005c4:	f013 0f04 	tst.w	r3, #4
1a0005c8:	d10c      	bne.n	1a0005e4 <GPIO2_IRQHandler+0x2c>
		button_control button_capture;
		button_capture.flank = FALLING;
		xQueueSendFromISR( tec_config[Tecla2].queue_button, &button_capture, &xHigherPriorityTaskWoken );
	}

	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
1a0005ca:	9b01      	ldr	r3, [sp, #4]
1a0005cc:	b13b      	cbz	r3, 1a0005de <GPIO2_IRQHandler+0x26>
1a0005ce:	4b0d      	ldr	r3, [pc, #52]	; (1a000604 <GPIO2_IRQHandler+0x4c>)
1a0005d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0005d4:	601a      	str	r2, [r3, #0]
1a0005d6:	f3bf 8f4f 	dsb	sy
1a0005da:	f3bf 8f6f 	isb	sy
}
1a0005de:	b003      	add	sp, #12
1a0005e0:	f85d fb04 	ldr.w	pc, [sp], #4
	pPININT->IST = pins;
1a0005e4:	4b06      	ldr	r3, [pc, #24]	; (1a000600 <GPIO2_IRQHandler+0x48>)
1a0005e6:	2204      	movs	r2, #4
1a0005e8:	625a      	str	r2, [r3, #36]	; 0x24
		button_capture.flank = FALLING;
1a0005ea:	2302      	movs	r3, #2
1a0005ec:	f88d 3000 	strb.w	r3, [sp]
		xQueueSendFromISR( tec_config[Tecla2].queue_button, &button_capture, &xHigherPriorityTaskWoken );
1a0005f0:	2300      	movs	r3, #0
1a0005f2:	446a      	add	r2, sp
1a0005f4:	4669      	mov	r1, sp
1a0005f6:	4804      	ldr	r0, [pc, #16]	; (1a000608 <GPIO2_IRQHandler+0x50>)
1a0005f8:	68c0      	ldr	r0, [r0, #12]
1a0005fa:	f000 fe4e 	bl	1a00129a <xQueueGenericSendFromISR>
1a0005fe:	e7e4      	b.n	1a0005ca <GPIO2_IRQHandler+0x12>
1a000600:	40087000 	.word	0x40087000
1a000604:	e000ed04 	.word	0xe000ed04
1a000608:	10002bc0 	.word	0x10002bc0

1a00060c <GPIO3_IRQHandler>:

void GPIO3_IRQHandler(void){
1a00060c:	b500      	push	{lr}
1a00060e:	b083      	sub	sp, #12
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
1a000610:	2300      	movs	r3, #0
1a000612:	9301      	str	r3, [sp, #4]
	return pPININT->RISE;
1a000614:	4b0f      	ldr	r3, [pc, #60]	; (1a000654 <GPIO3_IRQHandler+0x48>)
1a000616:	69db      	ldr	r3, [r3, #28]

	if (Chip_PININT_GetRiseStates(LPC_GPIO_PIN_INT) & PININTCH3){
1a000618:	f013 0f08 	tst.w	r3, #8
1a00061c:	d10c      	bne.n	1a000638 <GPIO3_IRQHandler+0x2c>
		//codigo a ejecutar si ocurri la interrupcin
		button_control button_capture;
		button_capture.flank = RISING;
		xQueueSendFromISR( tec_config[Tecla2].queue_button, &button_capture, &xHigherPriorityTaskWoken );
	}
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
1a00061e:	9b01      	ldr	r3, [sp, #4]
1a000620:	b13b      	cbz	r3, 1a000632 <GPIO3_IRQHandler+0x26>
1a000622:	4b0d      	ldr	r3, [pc, #52]	; (1a000658 <GPIO3_IRQHandler+0x4c>)
1a000624:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000628:	601a      	str	r2, [r3, #0]
1a00062a:	f3bf 8f4f 	dsb	sy
1a00062e:	f3bf 8f6f 	isb	sy
}
1a000632:	b003      	add	sp, #12
1a000634:	f85d fb04 	ldr.w	pc, [sp], #4
	pPININT->IST = pins;
1a000638:	4b06      	ldr	r3, [pc, #24]	; (1a000654 <GPIO3_IRQHandler+0x48>)
1a00063a:	2208      	movs	r2, #8
1a00063c:	625a      	str	r2, [r3, #36]	; 0x24
		button_capture.flank = RISING;
1a00063e:	2304      	movs	r3, #4
1a000640:	f88d 3000 	strb.w	r3, [sp]
		xQueueSendFromISR( tec_config[Tecla2].queue_button, &button_capture, &xHigherPriorityTaskWoken );
1a000644:	2300      	movs	r3, #0
1a000646:	aa01      	add	r2, sp, #4
1a000648:	4669      	mov	r1, sp
1a00064a:	4804      	ldr	r0, [pc, #16]	; (1a00065c <GPIO3_IRQHandler+0x50>)
1a00064c:	68c0      	ldr	r0, [r0, #12]
1a00064e:	f000 fe24 	bl	1a00129a <xQueueGenericSendFromISR>
1a000652:	e7e4      	b.n	1a00061e <GPIO3_IRQHandler+0x12>
1a000654:	40087000 	.word	0x40087000
1a000658:	e000ed04 	.word	0xe000ed04
1a00065c:	10002bc0 	.word	0x10002bc0

1a000660 <GPIO4_IRQHandler>:

void GPIO4_IRQHandler(void){
1a000660:	b500      	push	{lr}
1a000662:	b083      	sub	sp, #12
	BaseType_t xHigherPriorityTaskWoken = pdFALSE; //Comenzamos definiendo la variable
1a000664:	2300      	movs	r3, #0
1a000666:	9301      	str	r3, [sp, #4]
	return pPININT->FALL;
1a000668:	4b0f      	ldr	r3, [pc, #60]	; (1a0006a8 <GPIO4_IRQHandler+0x48>)
1a00066a:	6a1b      	ldr	r3, [r3, #32]


	if (Chip_PININT_GetFallStates(LPC_GPIO_PIN_INT) & PININTCH4){ //Verificamos que la interrupcin es la esperada
1a00066c:	f013 0f10 	tst.w	r3, #16
1a000670:	d10c      	bne.n	1a00068c <GPIO4_IRQHandler+0x2c>
		button_control button_capture;
		button_capture.flank = FALLING;
		xQueueSendFromISR( tec_config[Tecla3].queue_button, &button_capture, &xHigherPriorityTaskWoken );
	}

	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
1a000672:	9b01      	ldr	r3, [sp, #4]
1a000674:	b13b      	cbz	r3, 1a000686 <GPIO4_IRQHandler+0x26>
1a000676:	4b0d      	ldr	r3, [pc, #52]	; (1a0006ac <GPIO4_IRQHandler+0x4c>)
1a000678:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00067c:	601a      	str	r2, [r3, #0]
1a00067e:	f3bf 8f4f 	dsb	sy
1a000682:	f3bf 8f6f 	isb	sy
}
1a000686:	b003      	add	sp, #12
1a000688:	f85d fb04 	ldr.w	pc, [sp], #4
	pPININT->IST = pins;
1a00068c:	4b06      	ldr	r3, [pc, #24]	; (1a0006a8 <GPIO4_IRQHandler+0x48>)
1a00068e:	2210      	movs	r2, #16
1a000690:	625a      	str	r2, [r3, #36]	; 0x24
		button_capture.flank = FALLING;
1a000692:	2302      	movs	r3, #2
1a000694:	f88d 3000 	strb.w	r3, [sp]
		xQueueSendFromISR( tec_config[Tecla3].queue_button, &button_capture, &xHigherPriorityTaskWoken );
1a000698:	2300      	movs	r3, #0
1a00069a:	aa01      	add	r2, sp, #4
1a00069c:	4669      	mov	r1, sp
1a00069e:	4804      	ldr	r0, [pc, #16]	; (1a0006b0 <GPIO4_IRQHandler+0x50>)
1a0006a0:	6940      	ldr	r0, [r0, #20]
1a0006a2:	f000 fdfa 	bl	1a00129a <xQueueGenericSendFromISR>
1a0006a6:	e7e4      	b.n	1a000672 <GPIO4_IRQHandler+0x12>
1a0006a8:	40087000 	.word	0x40087000
1a0006ac:	e000ed04 	.word	0xe000ed04
1a0006b0:	10002bc0 	.word	0x10002bc0

1a0006b4 <GPIO5_IRQHandler>:

void GPIO5_IRQHandler(void){
1a0006b4:	b500      	push	{lr}
1a0006b6:	b083      	sub	sp, #12
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
1a0006b8:	2300      	movs	r3, #0
1a0006ba:	9301      	str	r3, [sp, #4]
	return pPININT->RISE;
1a0006bc:	4b0f      	ldr	r3, [pc, #60]	; (1a0006fc <GPIO5_IRQHandler+0x48>)
1a0006be:	69db      	ldr	r3, [r3, #28]

	if (Chip_PININT_GetRiseStates(LPC_GPIO_PIN_INT) & PININTCH5){
1a0006c0:	f013 0f20 	tst.w	r3, #32
1a0006c4:	d10c      	bne.n	1a0006e0 <GPIO5_IRQHandler+0x2c>
		//codigo a ejecutar si ocurri la interrupcin
		button_control button_capture;
		button_capture.flank = RISING;
		xQueueSendFromISR( tec_config[Tecla3].queue_button, &button_capture, &xHigherPriorityTaskWoken );
	}
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
1a0006c6:	9b01      	ldr	r3, [sp, #4]
1a0006c8:	b13b      	cbz	r3, 1a0006da <GPIO5_IRQHandler+0x26>
1a0006ca:	4b0d      	ldr	r3, [pc, #52]	; (1a000700 <GPIO5_IRQHandler+0x4c>)
1a0006cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0006d0:	601a      	str	r2, [r3, #0]
1a0006d2:	f3bf 8f4f 	dsb	sy
1a0006d6:	f3bf 8f6f 	isb	sy
}
1a0006da:	b003      	add	sp, #12
1a0006dc:	f85d fb04 	ldr.w	pc, [sp], #4
	pPININT->IST = pins;
1a0006e0:	4b06      	ldr	r3, [pc, #24]	; (1a0006fc <GPIO5_IRQHandler+0x48>)
1a0006e2:	2220      	movs	r2, #32
1a0006e4:	625a      	str	r2, [r3, #36]	; 0x24
		button_capture.flank = RISING;
1a0006e6:	2304      	movs	r3, #4
1a0006e8:	f88d 3000 	strb.w	r3, [sp]
		xQueueSendFromISR( tec_config[Tecla3].queue_button, &button_capture, &xHigherPriorityTaskWoken );
1a0006ec:	2300      	movs	r3, #0
1a0006ee:	aa01      	add	r2, sp, #4
1a0006f0:	4669      	mov	r1, sp
1a0006f2:	4804      	ldr	r0, [pc, #16]	; (1a000704 <GPIO5_IRQHandler+0x50>)
1a0006f4:	6940      	ldr	r0, [r0, #20]
1a0006f6:	f000 fdd0 	bl	1a00129a <xQueueGenericSendFromISR>
1a0006fa:	e7e4      	b.n	1a0006c6 <GPIO5_IRQHandler+0x12>
1a0006fc:	40087000 	.word	0x40087000
1a000700:	e000ed04 	.word	0xe000ed04
1a000704:	10002bc0 	.word	0x10002bc0

1a000708 <main>:
/*=====[Definitions of private global variables]=============================*/

/*=====[Main function, program entry point after power on or reset]==========*/

int main( void )
{
1a000708:	b508      	push	{r3, lr}
	boardInit();
1a00070a:	f003 fe9f 	bl	1a00444c <boardInit>

	uart_struct.uart_value = UART_232;
1a00070e:	4809      	ldr	r0, [pc, #36]	; (1a000734 <main+0x2c>)
1a000710:	2305      	movs	r3, #5
1a000712:	7003      	strb	r3, [r0, #0]
	uart_struct.baud_rate = 115200;
1a000714:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
1a000718:	6043      	str	r3, [r0, #4]
	uart_struct.byte_ring = 'R';
1a00071a:	2352      	movs	r3, #82	; 0x52
1a00071c:	7403      	strb	r3, [r0, #16]

	uart_cofig( &uart_struct );
1a00071e:	f7ff fe3b 	bl	1a000398 <uart_cofig>

	/* Configuracion de interrupciones */
	IRQ_handler_Init();
1a000722:	f7ff fe4d 	bl	1a0003c0 <IRQ_handler_Init>

	_task_init( tec_config );
1a000726:	4804      	ldr	r0, [pc, #16]	; (1a000738 <main+0x30>)
1a000728:	f000 f8fc 	bl	1a000924 <_task_init>

	vTaskStartScheduler(); // Initialize scheduler
1a00072c:	f001 fb10 	bl	1a001d50 <vTaskStartScheduler>

	while( true ); // If reach heare it means that the scheduler could not start
1a000730:	e7fe      	b.n	1a000730 <main+0x28>
1a000732:	bf00      	nop
1a000734:	10002bdc 	.word	0x10002bdc
1a000738:	10002bc0 	.word	0x10002bc0

1a00073c <tecla_task>:
	printf("Sistema iniciado\r\n");

}


void tecla_task(void* taskParmPt){
1a00073c:	b510      	push	{r4, lr}
1a00073e:	b082      	sub	sp, #8
1a000740:	4604      	mov	r4, r0

	button_str_t* tecla_select; //Me preparo para recibir la direccin de la estructura y copiarla en una varibale local
	tecla_select = (button_str_t*) taskParmPt;
	tecla_select->state_button = UP;
1a000742:	2301      	movs	r3, #1
1a000744:	7043      	strb	r3, [r0, #1]

	read_tecla tec_saved;
	tec_saved.str_button = tecla_select->str_button;
1a000746:	7803      	ldrb	r3, [r0, #0]
1a000748:	f88d 3004 	strb.w	r3, [sp, #4]
1a00074c:	e003      	b.n	1a000756 <tecla_task+0x1a>
			if (xQueueReceive(tecla_select->queue_button, &button_pressed, portMAX_DELAY)){

				switch (tecla_select->state_button){

				case UP:
					if(button_pressed.flank == FALLING){ //Ac adentro est el pseudo estado Falling
1a00074e:	f89d 3000 	ldrb.w	r3, [sp]
1a000752:	2b02      	cmp	r3, #2
1a000754:	d013      	beq.n	1a00077e <tecla_task+0x42>
		if(system_access.system_flag == TRUE){
1a000756:	4b32      	ldr	r3, [pc, #200]	; (1a000820 <tecla_task+0xe4>)
1a000758:	791b      	ldrb	r3, [r3, #4]
1a00075a:	2b01      	cmp	r3, #1
1a00075c:	d1fb      	bne.n	1a000756 <tecla_task+0x1a>
			if (xQueueReceive(tecla_select->queue_button, &button_pressed, portMAX_DELAY)){
1a00075e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a000762:	4669      	mov	r1, sp
1a000764:	6860      	ldr	r0, [r4, #4]
1a000766:	f000 fe59 	bl	1a00141c <xQueueReceive>
1a00076a:	2800      	cmp	r0, #0
1a00076c:	d0f3      	beq.n	1a000756 <tecla_task+0x1a>
				switch (tecla_select->state_button){
1a00076e:	7863      	ldrb	r3, [r4, #1]
1a000770:	2b01      	cmp	r3, #1
1a000772:	d0ec      	beq.n	1a00074e <tecla_task+0x12>
1a000774:	2b03      	cmp	r3, #3
1a000776:	d01e      	beq.n	1a0007b6 <tecla_task+0x7a>
						}
					}
					break;

				default:
					tecla_select->state_button = UP;
1a000778:	2301      	movs	r3, #1
1a00077a:	7063      	strb	r3, [r4, #1]
					break;
1a00077c:	e7eb      	b.n	1a000756 <tecla_task+0x1a>
						if (pdFALSE == (xQueueReceive(tecla_select->queue_button, &button_pressed, (ANTIREBOTE_MS / portTICK_RATE_MS)))){
1a00077e:	2214      	movs	r2, #20
1a000780:	4669      	mov	r1, sp
1a000782:	6860      	ldr	r0, [r4, #4]
1a000784:	f000 fe4a 	bl	1a00141c <xQueueReceive>
1a000788:	2800      	cmp	r0, #0
1a00078a:	d1e4      	bne.n	1a000756 <tecla_task+0x1a>
							tecla_select->state_button = DOWN;
1a00078c:	2303      	movs	r3, #3
1a00078e:	7063      	strb	r3, [r4, #1]
							if (pdTRUE == xSemaphoreTake( uart_struct.uart_mutex, portMAX_DELAY)){
1a000790:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a000794:	4b23      	ldr	r3, [pc, #140]	; (1a000824 <tecla_task+0xe8>)
1a000796:	6898      	ldr	r0, [r3, #8]
1a000798:	f000 feee 	bl	1a001578 <xQueueSemaphoreTake>
1a00079c:	2801      	cmp	r0, #1
1a00079e:	d1da      	bne.n	1a000756 <tecla_task+0x1a>
								printf("Se capturo una pulsacion\r\n");
1a0007a0:	4821      	ldr	r0, [pc, #132]	; (1a000828 <tecla_task+0xec>)
1a0007a2:	f004 ffb1 	bl	1a005708 <puts>
								xSemaphoreGive( uart_struct.uart_mutex );
1a0007a6:	2300      	movs	r3, #0
1a0007a8:	461a      	mov	r2, r3
1a0007aa:	4619      	mov	r1, r3
1a0007ac:	481d      	ldr	r0, [pc, #116]	; (1a000824 <tecla_task+0xe8>)
1a0007ae:	6880      	ldr	r0, [r0, #8]
1a0007b0:	f000 fc9c 	bl	1a0010ec <xQueueGenericSend>
1a0007b4:	e7cf      	b.n	1a000756 <tecla_task+0x1a>
					if(button_pressed.flank == RISING){ //Ac adentro est el pseudo estado Rising
1a0007b6:	f89d 3000 	ldrb.w	r3, [sp]
1a0007ba:	2b04      	cmp	r3, #4
1a0007bc:	d1cb      	bne.n	1a000756 <tecla_task+0x1a>
						if (pdFALSE == (xQueueReceive(tecla_select->queue_button, &button_pressed, (ANTIREBOTE_MS / portTICK_RATE_MS)))){
1a0007be:	2214      	movs	r2, #20
1a0007c0:	4669      	mov	r1, sp
1a0007c2:	6860      	ldr	r0, [r4, #4]
1a0007c4:	f000 fe2a 	bl	1a00141c <xQueueReceive>
1a0007c8:	2800      	cmp	r0, #0
1a0007ca:	d1c4      	bne.n	1a000756 <tecla_task+0x1a>
							tecla_select->state_button = UP;
1a0007cc:	2301      	movs	r3, #1
1a0007ce:	7063      	strb	r3, [r4, #1]
							if (pdTRUE == xSemaphoreTake( uart_struct.uart_mutex, portMAX_DELAY)){
1a0007d0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a0007d4:	4b13      	ldr	r3, [pc, #76]	; (1a000824 <tecla_task+0xe8>)
1a0007d6:	6898      	ldr	r0, [r3, #8]
1a0007d8:	f000 fece 	bl	1a001578 <xQueueSemaphoreTake>
1a0007dc:	2801      	cmp	r0, #1
1a0007de:	d010      	beq.n	1a000802 <tecla_task+0xc6>
							xQueueSend(led_queue, &tec_saved, portMAX_DELAY);
1a0007e0:	2300      	movs	r3, #0
1a0007e2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a0007e6:	a901      	add	r1, sp, #4
1a0007e8:	4810      	ldr	r0, [pc, #64]	; (1a00082c <tecla_task+0xf0>)
1a0007ea:	6800      	ldr	r0, [r0, #0]
1a0007ec:	f000 fc7e 	bl	1a0010ec <xQueueGenericSend>
							xQueueSend(lcd_queue, &tec_saved, portMAX_DELAY);
1a0007f0:	2300      	movs	r3, #0
1a0007f2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a0007f6:	a901      	add	r1, sp, #4
1a0007f8:	480d      	ldr	r0, [pc, #52]	; (1a000830 <tecla_task+0xf4>)
1a0007fa:	6800      	ldr	r0, [r0, #0]
1a0007fc:	f000 fc76 	bl	1a0010ec <xQueueGenericSend>
1a000800:	e7a9      	b.n	1a000756 <tecla_task+0x1a>
								printf("Lectura completada en la tecla %d\r\n", tec_saved.str_button+1);
1a000802:	f89d 1004 	ldrb.w	r1, [sp, #4]
1a000806:	3101      	adds	r1, #1
1a000808:	480a      	ldr	r0, [pc, #40]	; (1a000834 <tecla_task+0xf8>)
1a00080a:	f004 fef7 	bl	1a0055fc <iprintf>
								xSemaphoreGive( uart_struct.uart_mutex );
1a00080e:	2300      	movs	r3, #0
1a000810:	461a      	mov	r2, r3
1a000812:	4619      	mov	r1, r3
1a000814:	4803      	ldr	r0, [pc, #12]	; (1a000824 <tecla_task+0xe8>)
1a000816:	6880      	ldr	r0, [r0, #8]
1a000818:	f000 fc68 	bl	1a0010ec <xQueueGenericSend>
1a00081c:	e7e0      	b.n	1a0007e0 <tecla_task+0xa4>
1a00081e:	bf00      	nop
1a000820:	10002bf4 	.word	0x10002bf4
1a000824:	10002bdc 	.word	0x10002bdc
1a000828:	1a005c3c 	.word	0x1a005c3c
1a00082c:	10002bf0 	.word	0x10002bf0
1a000830:	10002bfc 	.word	0x10002bfc
1a000834:	1a005c58 	.word	0x1a005c58

1a000838 <lcd_task>:
	}

}

// Implementacion de funcion de la tarea LCD 16x2
void lcd_task( void* taskParmPtr ){
1a000838:	b500      	push	{lr}
1a00083a:	b083      	sub	sp, #12

	i2cInit( I2C0, 100000 );
1a00083c:	4923      	ldr	r1, [pc, #140]	; (1a0008cc <lcd_task+0x94>)
1a00083e:	2000      	movs	r0, #0
1a000840:	f003 fc36 	bl	1a0040b0 <i2cInit>

	// Inicializar LCD de 16x2 (caracteres x lineas) con cada caracter de 5x8 pixeles
	lcdInit( 16, 2, 5, 8 );
1a000844:	2308      	movs	r3, #8
1a000846:	2205      	movs	r2, #5
1a000848:	2102      	movs	r1, #2
1a00084a:	2010      	movs	r0, #16
1a00084c:	f003 ff8e 	bl	1a00476c <lcdInit>

	lcdCursorSet( LCD_CURSOR_OFF );
1a000850:	2000      	movs	r0, #0
1a000852:	f003 ff6e 	bl	1a004732 <lcdCursorSet>
	lcdClear();
1a000856:	f003 ff63 	bl	1a004720 <lcdClear>
	gpioMap_t Led_Map[CANT_LEDS] = {LEDR,LED1,LED2,LED3};

	while (TRUE){

		//Espero evento de Lectura completada
		if (xQueueReceive(lcd_queue, &tec_save, portMAX_DELAY)){
1a00085a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a00085e:	491c      	ldr	r1, [pc, #112]	; (1a0008d0 <lcd_task+0x98>)
1a000860:	4b1c      	ldr	r3, [pc, #112]	; (1a0008d4 <lcd_task+0x9c>)
1a000862:	6818      	ldr	r0, [r3, #0]
1a000864:	f000 fdda 	bl	1a00141c <xQueueReceive>
1a000868:	2800      	cmp	r0, #0
1a00086a:	d0f6      	beq.n	1a00085a <lcd_task+0x22>

			/* Seccion critica para imprimir en LCD */
			if (pdTRUE == xSemaphoreTake( uart_struct.uart_mutex, portMAX_DELAY)){
1a00086c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a000870:	4b19      	ldr	r3, [pc, #100]	; (1a0008d8 <lcd_task+0xa0>)
1a000872:	6898      	ldr	r0, [r3, #8]
1a000874:	f000 fe80 	bl	1a001578 <xQueueSemaphoreTake>
1a000878:	2801      	cmp	r0, #1
1a00087a:	d1ee      	bne.n	1a00085a <lcd_task+0x22>

				char lcd2[] = "acceso ";
1a00087c:	4b17      	ldr	r3, [pc, #92]	; (1a0008dc <lcd_task+0xa4>)
1a00087e:	466c      	mov	r4, sp
1a000880:	e893 0003 	ldmia.w	r3, {r0, r1}
1a000884:	e884 0003 	stmia.w	r4, {r0, r1}

				strcat(lcd2, rele_state_t[tec_save.str_button]);
1a000888:	4b11      	ldr	r3, [pc, #68]	; (1a0008d0 <lcd_task+0x98>)
1a00088a:	781b      	ldrb	r3, [r3, #0]
1a00088c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a000890:	005a      	lsls	r2, r3, #1
1a000892:	4913      	ldr	r1, [pc, #76]	; (1a0008e0 <lcd_task+0xa8>)
1a000894:	4411      	add	r1, r2
1a000896:	4620      	mov	r0, r4
1a000898:	f004 ff81 	bl	1a00579e <strcat>

				lcdClear();
1a00089c:	f003 ff40 	bl	1a004720 <lcdClear>
				lcdGoToXY( 0, 0 ); // Poner cursor en 0, 0
1a0008a0:	2100      	movs	r1, #0
1a0008a2:	4608      	mov	r0, r1
1a0008a4:	f003 ff14 	bl	1a0046d0 <lcdGoToXY>
				lcdSendStringRaw( lcd_text_t );
1a0008a8:	480e      	ldr	r0, [pc, #56]	; (1a0008e4 <lcd_task+0xac>)
1a0008aa:	f003 ff4c 	bl	1a004746 <lcdSendStringRaw>
				lcdGoToXY( 0, 1 );
1a0008ae:	2101      	movs	r1, #1
1a0008b0:	2000      	movs	r0, #0
1a0008b2:	f003 ff0d 	bl	1a0046d0 <lcdGoToXY>
				lcdSendStringRaw( lcd2 );
1a0008b6:	4620      	mov	r0, r4
1a0008b8:	f003 ff45 	bl	1a004746 <lcdSendStringRaw>

				xSemaphoreGive( uart_struct.uart_mutex );
1a0008bc:	2300      	movs	r3, #0
1a0008be:	461a      	mov	r2, r3
1a0008c0:	4619      	mov	r1, r3
1a0008c2:	4805      	ldr	r0, [pc, #20]	; (1a0008d8 <lcd_task+0xa0>)
1a0008c4:	6880      	ldr	r0, [r0, #8]
1a0008c6:	f000 fc11 	bl	1a0010ec <xQueueGenericSend>
1a0008ca:	e7c6      	b.n	1a00085a <lcd_task+0x22>
1a0008cc:	000186a0 	.word	0x000186a0
1a0008d0:	10002bd8 	.word	0x10002bd8
1a0008d4:	10002bfc 	.word	0x10002bfc
1a0008d8:	10002bdc 	.word	0x10002bdc
1a0008dc:	1a005c0c 	.word	0x1a005c0c
1a0008e0:	1000002c 	.word	0x1000002c
1a0008e4:	10000000 	.word	0x10000000

1a0008e8 <first_init>:
void first_init(void){
1a0008e8:	b510      	push	{r4, lr}
1a0008ea:	b082      	sub	sp, #8
	_init_state.str_button = Tecla2;
1a0008ec:	2401      	movs	r4, #1
1a0008ee:	f88d 4004 	strb.w	r4, [sp, #4]
	gpioWrite(LED1, ON);
1a0008f2:	4621      	mov	r1, r4
1a0008f4:	202b      	movs	r0, #43	; 0x2b
1a0008f6:	f003 fd65 	bl	1a0043c4 <gpioWrite>
	gpioWrite(GPIO8, ON);
1a0008fa:	4621      	mov	r1, r4
1a0008fc:	200b      	movs	r0, #11
1a0008fe:	f003 fd61 	bl	1a0043c4 <gpioWrite>
	xQueueSend(lcd_queue, &_init_state, portMAX_DELAY);
1a000902:	2300      	movs	r3, #0
1a000904:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a000908:	a901      	add	r1, sp, #4
1a00090a:	4804      	ldr	r0, [pc, #16]	; (1a00091c <first_init+0x34>)
1a00090c:	6800      	ldr	r0, [r0, #0]
1a00090e:	f000 fbed 	bl	1a0010ec <xQueueGenericSend>
	printf("Sistema iniciado\r\n");
1a000912:	4803      	ldr	r0, [pc, #12]	; (1a000920 <first_init+0x38>)
1a000914:	f004 fef8 	bl	1a005708 <puts>
}
1a000918:	b002      	add	sp, #8
1a00091a:	bd10      	pop	{r4, pc}
1a00091c:	10002bfc 	.word	0x10002bfc
1a000920:	1a005bf8 	.word	0x1a005bf8

1a000924 <_task_init>:
void _task_init( button_str_t * tec_str_config ){
1a000924:	b570      	push	{r4, r5, r6, lr}
1a000926:	b082      	sub	sp, #8
1a000928:	4606      	mov	r6, r0
	gpioInit(GPIO8, GPIO_OUTPUT);
1a00092a:	2101      	movs	r1, #1
1a00092c:	200b      	movs	r0, #11
1a00092e:	f003 fc73 	bl	1a004218 <gpioInit>
	for (i = CANT_TECLAS ; i-- ; i >= 0) {
1a000932:	2203      	movs	r2, #3
1a000934:	e000      	b.n	1a000938 <_task_init+0x14>
void _task_init( button_str_t * tec_str_config ){
1a000936:	4622      	mov	r2, r4
	for (i = CANT_TECLAS ; i-- ; i >= 0) {
1a000938:	1e53      	subs	r3, r2, #1
1a00093a:	b2db      	uxtb	r3, r3
1a00093c:	b25c      	sxtb	r4, r3
1a00093e:	b17a      	cbz	r2, 1a000960 <_task_init+0x3c>
		tec_str_config[i].str_button = i;
1a000940:	eb06 05c4 	add.w	r5, r6, r4, lsl #3
1a000944:	f806 3034 	strb.w	r3, [r6, r4, lsl #3]
		if (NULL == (tec_str_config[i].queue_button = xQueueCreate(5,sizeof(tec_str_config)))){
1a000948:	2200      	movs	r2, #0
1a00094a:	2104      	movs	r1, #4
1a00094c:	2005      	movs	r0, #5
1a00094e:	f000 fba5 	bl	1a00109c <xQueueGenericCreate>
1a000952:	6068      	str	r0, [r5, #4]
1a000954:	2800      	cmp	r0, #0
1a000956:	d1ee      	bne.n	1a000936 <_task_init+0x12>
			printf("No se crearon queue para teclas\r\n");
1a000958:	483d      	ldr	r0, [pc, #244]	; (1a000a50 <_task_init+0x12c>)
1a00095a:	f004 fed5 	bl	1a005708 <puts>
1a00095e:	e7ea      	b.n	1a000936 <_task_init+0x12>
	for(uint8_t i = 0; i < CANT_TECLAS; i++){
1a000960:	2400      	movs	r4, #0
1a000962:	e005      	b.n	1a000970 <_task_init+0x4c>
			printf("Tarea TEC%d  creada\r\n", i+1);
1a000964:	1c61      	adds	r1, r4, #1
1a000966:	483b      	ldr	r0, [pc, #236]	; (1a000a54 <_task_init+0x130>)
1a000968:	f004 fe48 	bl	1a0055fc <iprintf>
	for(uint8_t i = 0; i < CANT_TECLAS; i++){
1a00096c:	3401      	adds	r4, #1
1a00096e:	b2e4      	uxtb	r4, r4
1a000970:	2c02      	cmp	r4, #2
1a000972:	d80d      	bhi.n	1a000990 <_task_init+0x6c>
		xErrorHandler = xTaskCreate(tecla_task,
1a000974:	2300      	movs	r3, #0
1a000976:	9301      	str	r3, [sp, #4]
1a000978:	2301      	movs	r3, #1
1a00097a:	9300      	str	r3, [sp, #0]
1a00097c:	eb06 03c4 	add.w	r3, r6, r4, lsl #3
1a000980:	22b4      	movs	r2, #180	; 0xb4
1a000982:	4935      	ldr	r1, [pc, #212]	; (1a000a58 <_task_init+0x134>)
1a000984:	4835      	ldr	r0, [pc, #212]	; (1a000a5c <_task_init+0x138>)
1a000986:	f001 f9b0 	bl	1a001cea <xTaskCreate>
		if(xErrorHandler == pdPASS){
1a00098a:	2801      	cmp	r0, #1
1a00098c:	d1ee      	bne.n	1a00096c <_task_init+0x48>
1a00098e:	e7e9      	b.n	1a000964 <_task_init+0x40>
	xErrorHandler = xTaskCreate(led_task,
1a000990:	2300      	movs	r3, #0
1a000992:	9301      	str	r3, [sp, #4]
1a000994:	2201      	movs	r2, #1
1a000996:	9200      	str	r2, [sp, #0]
1a000998:	22b4      	movs	r2, #180	; 0xb4
1a00099a:	4931      	ldr	r1, [pc, #196]	; (1a000a60 <_task_init+0x13c>)
1a00099c:	4831      	ldr	r0, [pc, #196]	; (1a000a64 <_task_init+0x140>)
1a00099e:	f001 f9a4 	bl	1a001cea <xTaskCreate>
	if(xErrorHandler == pdPASS){
1a0009a2:	2801      	cmp	r0, #1
1a0009a4:	d037      	beq.n	1a000a16 <_task_init+0xf2>
	xErrorHandler = xTaskCreate(system_task,
1a0009a6:	2300      	movs	r3, #0
1a0009a8:	9301      	str	r3, [sp, #4]
1a0009aa:	2201      	movs	r2, #1
1a0009ac:	9200      	str	r2, [sp, #0]
1a0009ae:	22b4      	movs	r2, #180	; 0xb4
1a0009b0:	492d      	ldr	r1, [pc, #180]	; (1a000a68 <_task_init+0x144>)
1a0009b2:	482e      	ldr	r0, [pc, #184]	; (1a000a6c <_task_init+0x148>)
1a0009b4:	f001 f999 	bl	1a001cea <xTaskCreate>
	if(xErrorHandler == pdPASS){
1a0009b8:	2801      	cmp	r0, #1
1a0009ba:	d030      	beq.n	1a000a1e <_task_init+0xfa>
	xErrorHandler = xTaskCreate(lcd_task,
1a0009bc:	2300      	movs	r3, #0
1a0009be:	9301      	str	r3, [sp, #4]
1a0009c0:	2201      	movs	r2, #1
1a0009c2:	9200      	str	r2, [sp, #0]
1a0009c4:	22b4      	movs	r2, #180	; 0xb4
1a0009c6:	492a      	ldr	r1, [pc, #168]	; (1a000a70 <_task_init+0x14c>)
1a0009c8:	482a      	ldr	r0, [pc, #168]	; (1a000a74 <_task_init+0x150>)
1a0009ca:	f001 f98e 	bl	1a001cea <xTaskCreate>
	if(xErrorHandler == pdPASS){
1a0009ce:	2801      	cmp	r0, #1
1a0009d0:	d029      	beq.n	1a000a26 <_task_init+0x102>
	if (NULL == (lcd_queue = xQueueCreate(3,sizeof(read_tecla)))){
1a0009d2:	2200      	movs	r2, #0
1a0009d4:	2101      	movs	r1, #1
1a0009d6:	2003      	movs	r0, #3
1a0009d8:	f000 fb60 	bl	1a00109c <xQueueGenericCreate>
1a0009dc:	4b26      	ldr	r3, [pc, #152]	; (1a000a78 <_task_init+0x154>)
1a0009de:	6018      	str	r0, [r3, #0]
1a0009e0:	b328      	cbz	r0, 1a000a2e <_task_init+0x10a>
	if (NULL == (led_queue = xQueueCreate(3,sizeof(read_tecla)))){
1a0009e2:	2200      	movs	r2, #0
1a0009e4:	2101      	movs	r1, #1
1a0009e6:	2003      	movs	r0, #3
1a0009e8:	f000 fb58 	bl	1a00109c <xQueueGenericCreate>
1a0009ec:	4b23      	ldr	r3, [pc, #140]	; (1a000a7c <_task_init+0x158>)
1a0009ee:	6018      	str	r0, [r3, #0]
1a0009f0:	b308      	cbz	r0, 1a000a36 <_task_init+0x112>
	if (NULL == (system_access.sem_system = xSemaphoreCreateBinary())){
1a0009f2:	2203      	movs	r2, #3
1a0009f4:	2100      	movs	r1, #0
1a0009f6:	2001      	movs	r0, #1
1a0009f8:	f000 fb50 	bl	1a00109c <xQueueGenericCreate>
1a0009fc:	4b20      	ldr	r3, [pc, #128]	; (1a000a80 <_task_init+0x15c>)
1a0009fe:	6018      	str	r0, [r3, #0]
1a000a00:	b1e8      	cbz	r0, 1a000a3e <_task_init+0x11a>
	if (NULL == (uart_struct.uart_mutex = xSemaphoreCreateMutex())){
1a000a02:	2001      	movs	r0, #1
1a000a04:	f000 fc3e 	bl	1a001284 <xQueueCreateMutex>
1a000a08:	4b1e      	ldr	r3, [pc, #120]	; (1a000a84 <_task_init+0x160>)
1a000a0a:	6098      	str	r0, [r3, #8]
1a000a0c:	b1d8      	cbz	r0, 1a000a46 <_task_init+0x122>
	first_init();
1a000a0e:	f7ff ff6b 	bl	1a0008e8 <first_init>
}
1a000a12:	b002      	add	sp, #8
1a000a14:	bd70      	pop	{r4, r5, r6, pc}
		printf("Tarea led creada\r\n");
1a000a16:	481c      	ldr	r0, [pc, #112]	; (1a000a88 <_task_init+0x164>)
1a000a18:	f004 fe76 	bl	1a005708 <puts>
1a000a1c:	e7c3      	b.n	1a0009a6 <_task_init+0x82>
		printf("Tarea system creada\r\n");
1a000a1e:	481b      	ldr	r0, [pc, #108]	; (1a000a8c <_task_init+0x168>)
1a000a20:	f004 fe72 	bl	1a005708 <puts>
1a000a24:	e7ca      	b.n	1a0009bc <_task_init+0x98>
		printf("Tarea lcd creada\r\n");
1a000a26:	481a      	ldr	r0, [pc, #104]	; (1a000a90 <_task_init+0x16c>)
1a000a28:	f004 fe6e 	bl	1a005708 <puts>
1a000a2c:	e7d1      	b.n	1a0009d2 <_task_init+0xae>
		printf("Error al crear queue LCD\r\n");
1a000a2e:	4819      	ldr	r0, [pc, #100]	; (1a000a94 <_task_init+0x170>)
1a000a30:	f004 fe6a 	bl	1a005708 <puts>
1a000a34:	e7d5      	b.n	1a0009e2 <_task_init+0xbe>
		printf("Error al crear queue led\r\n");
1a000a36:	4818      	ldr	r0, [pc, #96]	; (1a000a98 <_task_init+0x174>)
1a000a38:	f004 fe66 	bl	1a005708 <puts>
1a000a3c:	e7d9      	b.n	1a0009f2 <_task_init+0xce>
		printf("Error al crear semaforo led\r\n");
1a000a3e:	4817      	ldr	r0, [pc, #92]	; (1a000a9c <_task_init+0x178>)
1a000a40:	f004 fe62 	bl	1a005708 <puts>
1a000a44:	e7dd      	b.n	1a000a02 <_task_init+0xde>
		printf("Error al crear mutex\r\n");
1a000a46:	4816      	ldr	r0, [pc, #88]	; (1a000aa0 <_task_init+0x17c>)
1a000a48:	f004 fe5e 	bl	1a005708 <puts>
1a000a4c:	e7df      	b.n	1a000a0e <_task_init+0xea>
1a000a4e:	bf00      	nop
1a000a50:	1a005adc 	.word	0x1a005adc
1a000a54:	1a005b0c 	.word	0x1a005b0c
1a000a58:	1a005b00 	.word	0x1a005b00
1a000a5c:	1a00073d 	.word	0x1a00073d
1a000a60:	1a005b24 	.word	0x1a005b24
1a000a64:	1a000b4d 	.word	0x1a000b4d
1a000a68:	1a005b44 	.word	0x1a005b44
1a000a6c:	1a000bed 	.word	0x1a000bed
1a000a70:	1a005b68 	.word	0x1a005b68
1a000a74:	1a000839 	.word	0x1a000839
1a000a78:	10002bfc 	.word	0x10002bfc
1a000a7c:	10002bf0 	.word	0x10002bf0
1a000a80:	10002bf4 	.word	0x10002bf4
1a000a84:	10002bdc 	.word	0x10002bdc
1a000a88:	1a005b30 	.word	0x1a005b30
1a000a8c:	1a005b50 	.word	0x1a005b50
1a000a90:	1a005b74 	.word	0x1a005b74
1a000a94:	1a005b88 	.word	0x1a005b88
1a000a98:	1a005ba4 	.word	0x1a005ba4
1a000a9c:	1a005bc0 	.word	0x1a005bc0
1a000aa0:	1a005be0 	.word	0x1a005be0

1a000aa4 <system_status>:
			/* Fin seccion critica para imprimir en LCD */
		}
	}
}

void system_status(system_control_t *system_access){
1a000aa4:	b510      	push	{r4, lr}
1a000aa6:	4604      	mov	r4, r0

	switch(system_access->system_status){
1a000aa8:	7943      	ldrb	r3, [r0, #5]
1a000aaa:	2b03      	cmp	r3, #3
1a000aac:	d809      	bhi.n	1a000ac2 <system_status+0x1e>
1a000aae:	e8df f003 	tbb	[pc, r3]
1a000ab2:	0902      	.short	0x0902
1a000ab4:	2e16      	.short	0x2e16
	case ACTIVATED:
		gpioWrite(LED3, ON);
1a000ab6:	2101      	movs	r1, #1
1a000ab8:	202d      	movs	r0, #45	; 0x2d
1a000aba:	f003 fc83 	bl	1a0043c4 <gpioWrite>
		/* Habilita interrupciones de teclas */
		enable_buttons_interrupt();
1a000abe:	f7ff fcdb 	bl	1a000478 <enable_buttons_interrupt>
		disable_buttons_interrupt();
		break;
	default:
		break;
	}
}
1a000ac2:	bd10      	pop	{r4, pc}
		gpioWrite(LEDB, ON);
1a000ac4:	2101      	movs	r1, #1
1a000ac6:	202a      	movs	r0, #42	; 0x2a
1a000ac8:	f003 fc7c 	bl	1a0043c4 <gpioWrite>
		gpioWrite(LED1, OFF);
1a000acc:	2100      	movs	r1, #0
1a000ace:	202b      	movs	r0, #43	; 0x2b
1a000ad0:	f003 fc78 	bl	1a0043c4 <gpioWrite>
		gpioWrite(GPIO8, OFF);
1a000ad4:	2100      	movs	r1, #0
1a000ad6:	200b      	movs	r0, #11
1a000ad8:	f003 fc74 	bl	1a0043c4 <gpioWrite>
		break;
1a000adc:	e7f1      	b.n	1a000ac2 <system_status+0x1e>
		gpioWrite(LEDB, OFF);
1a000ade:	2100      	movs	r1, #0
1a000ae0:	202a      	movs	r0, #42	; 0x2a
1a000ae2:	f003 fc6f 	bl	1a0043c4 <gpioWrite>
		gpioWrite(LED1, ON);
1a000ae6:	2101      	movs	r1, #1
1a000ae8:	202b      	movs	r0, #43	; 0x2b
1a000aea:	f003 fc6b 	bl	1a0043c4 <gpioWrite>
		gpioWrite(LED3, OFF);
1a000aee:	2100      	movs	r1, #0
1a000af0:	202d      	movs	r0, #45	; 0x2d
1a000af2:	f003 fc67 	bl	1a0043c4 <gpioWrite>
		gpioWrite(GPIO8, ON);
1a000af6:	2101      	movs	r1, #1
1a000af8:	200b      	movs	r0, #11
1a000afa:	f003 fc63 	bl	1a0043c4 <gpioWrite>
		system_access->system_flag = FALSE;
1a000afe:	2300      	movs	r3, #0
1a000b00:	7123      	strb	r3, [r4, #4]
		uart_struct.byte_ring = 'R';
1a000b02:	4b11      	ldr	r3, [pc, #68]	; (1a000b48 <system_status+0xa4>)
1a000b04:	2252      	movs	r2, #82	; 0x52
1a000b06:	741a      	strb	r2, [r3, #16]
		disable_buttons_interrupt();
1a000b08:	f7ff fcd4 	bl	1a0004b4 <disable_buttons_interrupt>
		break;
1a000b0c:	e7d9      	b.n	1a000ac2 <system_status+0x1e>
		gpioWrite(LED1, OFF);
1a000b0e:	2100      	movs	r1, #0
1a000b10:	202b      	movs	r0, #43	; 0x2b
1a000b12:	f003 fc57 	bl	1a0043c4 <gpioWrite>
		gpioWrite(LEDB, OFF);
1a000b16:	2100      	movs	r1, #0
1a000b18:	202a      	movs	r0, #42	; 0x2a
1a000b1a:	f003 fc53 	bl	1a0043c4 <gpioWrite>
		gpioWrite(LED2, ON);
1a000b1e:	2101      	movs	r1, #1
1a000b20:	202c      	movs	r0, #44	; 0x2c
1a000b22:	f003 fc4f 	bl	1a0043c4 <gpioWrite>
		gpioWrite(LED3, OFF);
1a000b26:	2100      	movs	r1, #0
1a000b28:	202d      	movs	r0, #45	; 0x2d
1a000b2a:	f003 fc4b 	bl	1a0043c4 <gpioWrite>
		gpioWrite(GPIO8, ON);
1a000b2e:	2101      	movs	r1, #1
1a000b30:	200b      	movs	r0, #11
1a000b32:	f003 fc47 	bl	1a0043c4 <gpioWrite>
		system_access->system_flag = FALSE;
1a000b36:	2300      	movs	r3, #0
1a000b38:	7123      	strb	r3, [r4, #4]
		uart_struct.byte_ring = 'R';
1a000b3a:	4b03      	ldr	r3, [pc, #12]	; (1a000b48 <system_status+0xa4>)
1a000b3c:	2252      	movs	r2, #82	; 0x52
1a000b3e:	741a      	strb	r2, [r3, #16]
		disable_buttons_interrupt();
1a000b40:	f7ff fcb8 	bl	1a0004b4 <disable_buttons_interrupt>
}
1a000b44:	e7bd      	b.n	1a000ac2 <system_status+0x1e>
1a000b46:	bf00      	nop
1a000b48:	10002bdc 	.word	0x10002bdc

1a000b4c <led_task>:
void led_task(void* taskParmPt){
1a000b4c:	b500      	push	{lr}
1a000b4e:	b083      	sub	sp, #12
1a000b50:	e019      	b.n	1a000b86 <led_task+0x3a>
				printf("El codigo de acceso es %s. Sistema %s\r\n", rele_code_t[read_led.str_button], rele_state_t[read_led.str_button]);
1a000b52:	f89d 2004 	ldrb.w	r2, [sp, #4]
1a000b56:	0093      	lsls	r3, r2, #2
1a000b58:	1898      	adds	r0, r3, r2
1a000b5a:	0041      	lsls	r1, r0, #1
1a000b5c:	460a      	mov	r2, r1
1a000b5e:	4b1d      	ldr	r3, [pc, #116]	; (1a000bd4 <led_task+0x88>)
1a000b60:	441a      	add	r2, r3
1a000b62:	4b1d      	ldr	r3, [pc, #116]	; (1a000bd8 <led_task+0x8c>)
1a000b64:	4419      	add	r1, r3
1a000b66:	481d      	ldr	r0, [pc, #116]	; (1a000bdc <led_task+0x90>)
1a000b68:	f004 fd48 	bl	1a0055fc <iprintf>
				xSemaphoreGive( uart_struct.uart_mutex );
1a000b6c:	2300      	movs	r3, #0
1a000b6e:	461a      	mov	r2, r3
1a000b70:	4619      	mov	r1, r3
1a000b72:	481b      	ldr	r0, [pc, #108]	; (1a000be0 <led_task+0x94>)
1a000b74:	6880      	ldr	r0, [r0, #8]
1a000b76:	f000 fab9 	bl	1a0010ec <xQueueGenericSend>
1a000b7a:	e015      	b.n	1a000ba8 <led_task+0x5c>
				system_access.system_status = OPEN;
1a000b7c:	4819      	ldr	r0, [pc, #100]	; (1a000be4 <led_task+0x98>)
1a000b7e:	2301      	movs	r3, #1
1a000b80:	7143      	strb	r3, [r0, #5]
				system_status(&system_access);
1a000b82:	f7ff ff8f 	bl	1a000aa4 <system_status>
		if (xQueueReceive(led_queue, &read_led, portMAX_DELAY)){
1a000b86:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a000b8a:	a901      	add	r1, sp, #4
1a000b8c:	4b16      	ldr	r3, [pc, #88]	; (1a000be8 <led_task+0x9c>)
1a000b8e:	6818      	ldr	r0, [r3, #0]
1a000b90:	f000 fc44 	bl	1a00141c <xQueueReceive>
1a000b94:	2800      	cmp	r0, #0
1a000b96:	d0f6      	beq.n	1a000b86 <led_task+0x3a>
			if (pdTRUE == xSemaphoreTake( uart_struct.uart_mutex , portMAX_DELAY)){
1a000b98:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a000b9c:	4b10      	ldr	r3, [pc, #64]	; (1a000be0 <led_task+0x94>)
1a000b9e:	6898      	ldr	r0, [r3, #8]
1a000ba0:	f000 fcea 	bl	1a001578 <xQueueSemaphoreTake>
1a000ba4:	2801      	cmp	r0, #1
1a000ba6:	d0d4      	beq.n	1a000b52 <led_task+0x6>
			switch(read_led.str_button){
1a000ba8:	f89d 3004 	ldrb.w	r3, [sp, #4]
1a000bac:	2b01      	cmp	r3, #1
1a000bae:	d00a      	beq.n	1a000bc6 <led_task+0x7a>
1a000bb0:	b25a      	sxtb	r2, r3
1a000bb2:	2a00      	cmp	r2, #0
1a000bb4:	d0e2      	beq.n	1a000b7c <led_task+0x30>
1a000bb6:	2b02      	cmp	r3, #2
1a000bb8:	d1e5      	bne.n	1a000b86 <led_task+0x3a>
				system_access.system_status = WRONG;
1a000bba:	480a      	ldr	r0, [pc, #40]	; (1a000be4 <led_task+0x98>)
1a000bbc:	2303      	movs	r3, #3
1a000bbe:	7143      	strb	r3, [r0, #5]
				system_status(&system_access);
1a000bc0:	f7ff ff70 	bl	1a000aa4 <system_status>
				break;
1a000bc4:	e7df      	b.n	1a000b86 <led_task+0x3a>
				system_access.system_status = CLOSED;
1a000bc6:	4807      	ldr	r0, [pc, #28]	; (1a000be4 <led_task+0x98>)
1a000bc8:	2302      	movs	r3, #2
1a000bca:	7143      	strb	r3, [r0, #5]
				system_status(&system_access);
1a000bcc:	f7ff ff6a 	bl	1a000aa4 <system_status>
				break;
1a000bd0:	e7d9      	b.n	1a000b86 <led_task+0x3a>
1a000bd2:	bf00      	nop
1a000bd4:	1000002c 	.word	0x1000002c
1a000bd8:	1000000c 	.word	0x1000000c
1a000bdc:	1a005c14 	.word	0x1a005c14
1a000be0:	10002bdc 	.word	0x10002bdc
1a000be4:	10002bf4 	.word	0x10002bf4
1a000be8:	10002bf0 	.word	0x10002bf0

1a000bec <system_task>:
void system_task(void* taskParmPt){
1a000bec:	b500      	push	{lr}
1a000bee:	b083      	sub	sp, #12
		xSemaphoreTake( system_access.sem_system, portMAX_DELAY );
1a000bf0:	4c0e      	ldr	r4, [pc, #56]	; (1a000c2c <system_task+0x40>)
1a000bf2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a000bf6:	6820      	ldr	r0, [r4, #0]
1a000bf8:	f000 fcbe 	bl	1a001578 <xQueueSemaphoreTake>
		tec_init.str_button = 3;
1a000bfc:	2303      	movs	r3, #3
1a000bfe:	f88d 3004 	strb.w	r3, [sp, #4]
		xQueueSend(lcd_queue, &tec_init, portMAX_DELAY);
1a000c02:	2300      	movs	r3, #0
1a000c04:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a000c08:	a901      	add	r1, sp, #4
1a000c0a:	4809      	ldr	r0, [pc, #36]	; (1a000c30 <system_task+0x44>)
1a000c0c:	6800      	ldr	r0, [r0, #0]
1a000c0e:	f000 fa6d 	bl	1a0010ec <xQueueGenericSend>
		system_access.system_flag = TRUE;
1a000c12:	2301      	movs	r3, #1
1a000c14:	7123      	strb	r3, [r4, #4]
		system_access.system_status = ACTIVATED;
1a000c16:	2300      	movs	r3, #0
1a000c18:	7163      	strb	r3, [r4, #5]
		system_status(&system_access);
1a000c1a:	4620      	mov	r0, r4
1a000c1c:	f7ff ff42 	bl	1a000aa4 <system_status>
		vTaskDelay(1000/portTICK_RATE_MS);
1a000c20:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
1a000c24:	f001 f9f6 	bl	1a002014 <vTaskDelay>
1a000c28:	e7e2      	b.n	1a000bf0 <system_task+0x4>
1a000c2a:	bf00      	nop
1a000c2c:	10002bf4 	.word	0x10002bf4
1a000c30:	10002bfc 	.word	0x10002bfc

1a000c34 <initialise_monitor_handles>:
}
1a000c34:	4770      	bx	lr
1a000c36:	Address 0x000000001a000c36 is out of bounds.


1a000c38 <Reset_Handler>:
void Reset_Handler(void) {
1a000c38:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a000c3a:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a000c3c:	4b19      	ldr	r3, [pc, #100]	; (1a000ca4 <Reset_Handler+0x6c>)
1a000c3e:	4a1a      	ldr	r2, [pc, #104]	; (1a000ca8 <Reset_Handler+0x70>)
1a000c40:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a000c42:	3304      	adds	r3, #4
1a000c44:	4a19      	ldr	r2, [pc, #100]	; (1a000cac <Reset_Handler+0x74>)
1a000c46:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000c48:	2300      	movs	r3, #0
1a000c4a:	e005      	b.n	1a000c58 <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a000c4c:	4a18      	ldr	r2, [pc, #96]	; (1a000cb0 <Reset_Handler+0x78>)
1a000c4e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a000c52:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000c56:	3301      	adds	r3, #1
1a000c58:	2b07      	cmp	r3, #7
1a000c5a:	d9f7      	bls.n	1a000c4c <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a000c5c:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a000c5e:	4b15      	ldr	r3, [pc, #84]	; (1a000cb4 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a000c60:	e007      	b.n	1a000c72 <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a000c62:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a000c66:	689a      	ldr	r2, [r3, #8]
1a000c68:	6859      	ldr	r1, [r3, #4]
1a000c6a:	6818      	ldr	r0, [r3, #0]
1a000c6c:	f7ff fa8d 	bl	1a00018a <data_init>
        SectionLen = *SectionTableAddr++;
1a000c70:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a000c72:	4a11      	ldr	r2, [pc, #68]	; (1a000cb8 <Reset_Handler+0x80>)
1a000c74:	4293      	cmp	r3, r2
1a000c76:	d3f4      	bcc.n	1a000c62 <Reset_Handler+0x2a>
1a000c78:	e006      	b.n	1a000c88 <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a000c7a:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a000c7c:	6859      	ldr	r1, [r3, #4]
1a000c7e:	f854 0b08 	ldr.w	r0, [r4], #8
1a000c82:	f7ff fa91 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
1a000c86:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a000c88:	4a0c      	ldr	r2, [pc, #48]	; (1a000cbc <Reset_Handler+0x84>)
1a000c8a:	4293      	cmp	r3, r2
1a000c8c:	d3f5      	bcc.n	1a000c7a <Reset_Handler+0x42>
    SystemInit();
1a000c8e:	f003 f851 	bl	1a003d34 <SystemInit>
    __libc_init_array();
1a000c92:	f004 f8f1 	bl	1a004e78 <__libc_init_array>
    initialise_monitor_handles();
1a000c96:	f7ff ffcd 	bl	1a000c34 <initialise_monitor_handles>
    main();
1a000c9a:	f7ff fd35 	bl	1a000708 <main>
        __asm__ volatile("wfi");
1a000c9e:	bf30      	wfi
1a000ca0:	e7fd      	b.n	1a000c9e <Reset_Handler+0x66>
1a000ca2:	bf00      	nop
1a000ca4:	40053100 	.word	0x40053100
1a000ca8:	10df1000 	.word	0x10df1000
1a000cac:	01dff7ff 	.word	0x01dff7ff
1a000cb0:	e000e280 	.word	0xe000e280
1a000cb4:	1a000114 	.word	0x1a000114
1a000cb8:	1a000150 	.word	0x1a000150
1a000cbc:	1a000178 	.word	0x1a000178

1a000cc0 <_fini>:
void _fini(void) {}
1a000cc0:	4770      	bx	lr

1a000cc2 <_init>:
void _init(void) {}
1a000cc2:	4770      	bx	lr

1a000cc4 <_close_r>:
   (void) __params__;
}

USED int _close_r(struct _reent *r, int fd) {
   UNUSED(fd);
   SET_ERR(EBADF);
1a000cc4:	2309      	movs	r3, #9
1a000cc6:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000cc8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000ccc:	4770      	bx	lr

1a000cce <_fstat_r>:
}

USED int _fstat_r(struct _reent *r, int fd, struct stat *st) {
   UNUSED(fd);
   UNUSED(st);
   SET_ERR(ENOSYS);
1a000cce:	2358      	movs	r3, #88	; 0x58
1a000cd0:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000cd2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000cd6:	4770      	bx	lr

1a000cd8 <_isatty_r>:
   UNUSED(r);
   return 1;
}

USED int _isatty_r(struct _reent *r, int fd) {
   switch (fd) {
1a000cd8:	2902      	cmp	r1, #2
1a000cda:	d904      	bls.n	1a000ce6 <_isatty_r+0xe>
   case 0:
   case 1:
   case 2:
       return 1;
   default:
       SET_ERR(EBADF);
1a000cdc:	2309      	movs	r3, #9
1a000cde:	6003      	str	r3, [r0, #0]
       return -1;
1a000ce0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000ce4:	4770      	bx	lr
       return 1;
1a000ce6:	2001      	movs	r0, #1
   }
}
1a000ce8:	4770      	bx	lr

1a000cea <_lseek_r>:

USED _off_t _lseek_r(struct _reent *r, int fd, _off_t off, int w) {
   UNUSED(fd);
   UNUSED(off);
   UNUSED(w);
   SET_ERR(ENOSYS);
1a000cea:	2358      	movs	r3, #88	; 0x58
1a000cec:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000cee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000cf2:	4770      	bx	lr

1a000cf4 <_read_r>:
   }
}
*/
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
  size_t i = 0;
  switch (fd) {
1a000cf4:	2902      	cmp	r1, #2
1a000cf6:	d81f      	bhi.n	1a000d38 <_read_r+0x44>
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
1a000cf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000cfc:	461d      	mov	r5, r3
1a000cfe:	4617      	mov	r7, r2
1a000d00:	4606      	mov	r6, r0
  size_t i = 0;
1a000d02:	2400      	movs	r4, #0
  case 0:
  case 1:
  case 2:
      while( i < n ){
1a000d04:	42ac      	cmp	r4, r5
1a000d06:	d211      	bcs.n	1a000d2c <_read_r+0x38>
         int c = __stdio_getchar();
1a000d08:	f002 f8eb 	bl	1a002ee2 <__stdio_getchar>
         if( c != -1 ){
1a000d0c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a000d10:	d0f8      	beq.n	1a000d04 <_read_r+0x10>
            ((char*) b)[i++] = (char) c;
1a000d12:	f104 0801 	add.w	r8, r4, #1
1a000d16:	5538      	strb	r0, [r7, r4]
            if( c == '\r' || c == '\n' ){
1a000d18:	280d      	cmp	r0, #13
1a000d1a:	d003      	beq.n	1a000d24 <_read_r+0x30>
1a000d1c:	280a      	cmp	r0, #10
1a000d1e:	d001      	beq.n	1a000d24 <_read_r+0x30>
            ((char*) b)[i++] = (char) c;
1a000d20:	4644      	mov	r4, r8
1a000d22:	e7ef      	b.n	1a000d04 <_read_r+0x10>
               // read anotherone to prevent \r\n
               (void) __stdio_getchar();
1a000d24:	f002 f8dd 	bl	1a002ee2 <__stdio_getchar>
               return i;
1a000d28:	4640      	mov	r0, r8
1a000d2a:	e003      	b.n	1a000d34 <_read_r+0x40>
            }
         }
      }
      SET_ERR(ENODEV);
1a000d2c:	2313      	movs	r3, #19
1a000d2e:	6033      	str	r3, [r6, #0]
      return -1;
1a000d30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  default:
      SET_ERR(ENODEV);
      return -1;
  }
}
1a000d34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_ERR(ENODEV);
1a000d38:	2313      	movs	r3, #19
1a000d3a:	6003      	str	r3, [r0, #0]
      return -1;
1a000d3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a000d40:	4770      	bx	lr

1a000d42 <_write_r>:
   return -1;
}

USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
   size_t i;
   switch (fd) {
1a000d42:	2902      	cmp	r1, #2
1a000d44:	d80c      	bhi.n	1a000d60 <_write_r+0x1e>
USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
1a000d46:	b570      	push	{r4, r5, r6, lr}
1a000d48:	461d      	mov	r5, r3
1a000d4a:	4616      	mov	r6, r2
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
1a000d4c:	2400      	movs	r4, #0
1a000d4e:	42ac      	cmp	r4, r5
1a000d50:	d204      	bcs.n	1a000d5c <_write_r+0x1a>
           __stdio_putchar(((char*) b)[i]);
1a000d52:	5d30      	ldrb	r0, [r6, r4]
1a000d54:	f002 f8c0 	bl	1a002ed8 <__stdio_putchar>
       for (i = 0; i < n; i++)
1a000d58:	3401      	adds	r4, #1
1a000d5a:	e7f8      	b.n	1a000d4e <_write_r+0xc>
       return n;
1a000d5c:	4628      	mov	r0, r5
   default:
       SET_ERR(ENODEV);
       return -1;
   }
}
1a000d5e:	bd70      	pop	{r4, r5, r6, pc}
       SET_ERR(ENODEV);
1a000d60:	2313      	movs	r3, #19
1a000d62:	6003      	str	r3, [r0, #0]
       return -1;
1a000d64:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a000d68:	4770      	bx	lr
1a000d6a:	Address 0x000000001a000d6a is out of bounds.


1a000d6c <_sbrk_r>:

USED void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a000d6c:	4b05      	ldr	r3, [pc, #20]	; (1a000d84 <_sbrk_r+0x18>)
1a000d6e:	681b      	ldr	r3, [r3, #0]
1a000d70:	b123      	cbz	r3, 1a000d7c <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a000d72:	4b04      	ldr	r3, [pc, #16]	; (1a000d84 <_sbrk_r+0x18>)
1a000d74:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a000d76:	4401      	add	r1, r0
1a000d78:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a000d7a:	4770      	bx	lr
       heap_end = &_pvHeapStart;
1a000d7c:	4b01      	ldr	r3, [pc, #4]	; (1a000d84 <_sbrk_r+0x18>)
1a000d7e:	4a02      	ldr	r2, [pc, #8]	; (1a000d88 <_sbrk_r+0x1c>)
1a000d80:	601a      	str	r2, [r3, #0]
1a000d82:	e7f6      	b.n	1a000d72 <_sbrk_r+0x6>
1a000d84:	1000013c 	.word	0x1000013c
1a000d88:	10002c58 	.word	0x10002c58

1a000d8c <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
1a000d8c:	b538      	push	{r3, r4, r5, lr}
1a000d8e:	4604      	mov	r4, r0
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
1a000d90:	f010 0f07 	tst.w	r0, #7
1a000d94:	d002      	beq.n	1a000d9c <pvPortMalloc+0x10>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
1a000d96:	f020 0407 	bic.w	r4, r0, #7
1a000d9a:	3408      	adds	r4, #8
		}
	}
	#endif

	vTaskSuspendAll();
1a000d9c:	f001 f822 	bl	1a001de4 <vTaskSuspendAll>
	{
		if( pucAlignedHeap == NULL )
1a000da0:	4b13      	ldr	r3, [pc, #76]	; (1a000df0 <pvPortMalloc+0x64>)
1a000da2:	681b      	ldr	r3, [r3, #0]
1a000da4:	b17b      	cbz	r3, 1a000dc6 <pvPortMalloc+0x3a>
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
1a000da6:	4b13      	ldr	r3, [pc, #76]	; (1a000df4 <pvPortMalloc+0x68>)
1a000da8:	681b      	ldr	r3, [r3, #0]
1a000daa:	441c      	add	r4, r3
1a000dac:	f641 72f7 	movw	r2, #8183	; 0x1ff7
1a000db0:	4294      	cmp	r4, r2
1a000db2:	d80e      	bhi.n	1a000dd2 <pvPortMalloc+0x46>
1a000db4:	42a3      	cmp	r3, r4
1a000db6:	d310      	bcc.n	1a000dda <pvPortMalloc+0x4e>
			xNextFreeByte += xWantedSize;
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
1a000db8:	f001 f8ae 	bl	1a001f18 <xTaskResumeAll>
void *pvReturn = NULL;
1a000dbc:	2500      	movs	r5, #0
	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
1a000dbe:	f000 fdb5 	bl	1a00192c <vApplicationMallocFailedHook>
		}
	}
	#endif

	return pvReturn;
}
1a000dc2:	4628      	mov	r0, r5
1a000dc4:	bd38      	pop	{r3, r4, r5, pc}
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
1a000dc6:	4b0c      	ldr	r3, [pc, #48]	; (1a000df8 <pvPortMalloc+0x6c>)
1a000dc8:	f023 0307 	bic.w	r3, r3, #7
1a000dcc:	4a08      	ldr	r2, [pc, #32]	; (1a000df0 <pvPortMalloc+0x64>)
1a000dce:	6013      	str	r3, [r2, #0]
1a000dd0:	e7e9      	b.n	1a000da6 <pvPortMalloc+0x1a>
	( void ) xTaskResumeAll();
1a000dd2:	f001 f8a1 	bl	1a001f18 <xTaskResumeAll>
void *pvReturn = NULL;
1a000dd6:	2500      	movs	r5, #0
1a000dd8:	e7f1      	b.n	1a000dbe <pvPortMalloc+0x32>
			pvReturn = pucAlignedHeap + xNextFreeByte;
1a000dda:	4a05      	ldr	r2, [pc, #20]	; (1a000df0 <pvPortMalloc+0x64>)
1a000ddc:	6815      	ldr	r5, [r2, #0]
1a000dde:	441d      	add	r5, r3
			xNextFreeByte += xWantedSize;
1a000de0:	4b04      	ldr	r3, [pc, #16]	; (1a000df4 <pvPortMalloc+0x68>)
1a000de2:	601c      	str	r4, [r3, #0]
	( void ) xTaskResumeAll();
1a000de4:	f001 f898 	bl	1a001f18 <xTaskResumeAll>
		if( pvReturn == NULL )
1a000de8:	2d00      	cmp	r5, #0
1a000dea:	d1ea      	bne.n	1a000dc2 <pvPortMalloc+0x36>
1a000dec:	e7e7      	b.n	1a000dbe <pvPortMalloc+0x32>
1a000dee:	bf00      	nop
1a000df0:	10000140 	.word	0x10000140
1a000df4:	10002144 	.word	0x10002144
1a000df8:	1000014c 	.word	0x1000014c

1a000dfc <vPortFree>:
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
1a000dfc:	b140      	cbz	r0, 1a000e10 <vPortFree+0x14>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a000dfe:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000e02:	f383 8811 	msr	BASEPRI, r3
1a000e06:	f3bf 8f6f 	isb	sy
1a000e0a:	f3bf 8f4f 	dsb	sy
1a000e0e:	e7fe      	b.n	1a000e0e <vPortFree+0x12>
}
1a000e10:	4770      	bx	lr

1a000e12 <prvGetDisinheritPriorityAfterTimeout>:
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
1a000e12:	6a43      	ldr	r3, [r0, #36]	; 0x24
1a000e14:	b123      	cbz	r3, 1a000e20 <prvGetDisinheritPriorityAfterTimeout+0xe>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
1a000e16:	6b03      	ldr	r3, [r0, #48]	; 0x30
1a000e18:	6818      	ldr	r0, [r3, #0]
1a000e1a:	f1c0 0007 	rsb	r0, r0, #7
1a000e1e:	4770      	bx	lr
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
1a000e20:	2000      	movs	r0, #0
		}

		return uxHighestPriorityOfWaitingTasks;
	}
1a000e22:	4770      	bx	lr

1a000e24 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
1a000e24:	b510      	push	{r4, lr}
1a000e26:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
1a000e28:	f001 fe04 	bl	1a002a34 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
1a000e2c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a000e2e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000e30:	429a      	cmp	r2, r3
1a000e32:	d004      	beq.n	1a000e3e <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
1a000e34:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
1a000e36:	f001 fe1f 	bl	1a002a78 <vPortExitCritical>

	return xReturn;
}
1a000e3a:	4620      	mov	r0, r4
1a000e3c:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
1a000e3e:	2401      	movs	r4, #1
1a000e40:	e7f9      	b.n	1a000e36 <prvIsQueueFull+0x12>

1a000e42 <prvIsQueueEmpty>:
{
1a000e42:	b510      	push	{r4, lr}
1a000e44:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a000e46:	f001 fdf5 	bl	1a002a34 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
1a000e4a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a000e4c:	b923      	cbnz	r3, 1a000e58 <prvIsQueueEmpty+0x16>
			xReturn = pdTRUE;
1a000e4e:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
1a000e50:	f001 fe12 	bl	1a002a78 <vPortExitCritical>
}
1a000e54:	4620      	mov	r0, r4
1a000e56:	bd10      	pop	{r4, pc}
			xReturn = pdFALSE;
1a000e58:	2400      	movs	r4, #0
1a000e5a:	e7f9      	b.n	1a000e50 <prvIsQueueEmpty+0xe>

1a000e5c <prvCopyDataToQueue>:
{
1a000e5c:	b570      	push	{r4, r5, r6, lr}
1a000e5e:	4604      	mov	r4, r0
1a000e60:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a000e62:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
1a000e64:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a000e66:	b95a      	cbnz	r2, 1a000e80 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a000e68:	6803      	ldr	r3, [r0, #0]
1a000e6a:	b11b      	cbz	r3, 1a000e74 <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
1a000e6c:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
1a000e6e:	3501      	adds	r5, #1
1a000e70:	63a5      	str	r5, [r4, #56]	; 0x38
}
1a000e72:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
1a000e74:	6840      	ldr	r0, [r0, #4]
1a000e76:	f001 fa95 	bl	1a0023a4 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
1a000e7a:	2300      	movs	r3, #0
1a000e7c:	6063      	str	r3, [r4, #4]
1a000e7e:	e7f6      	b.n	1a000e6e <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
1a000e80:	b96e      	cbnz	r6, 1a000e9e <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
1a000e82:	6880      	ldr	r0, [r0, #8]
1a000e84:	f004 f81f 	bl	1a004ec6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
1a000e88:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a000e8a:	68a3      	ldr	r3, [r4, #8]
1a000e8c:	4413      	add	r3, r2
1a000e8e:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a000e90:	6862      	ldr	r2, [r4, #4]
1a000e92:	4293      	cmp	r3, r2
1a000e94:	d319      	bcc.n	1a000eca <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
1a000e96:	6823      	ldr	r3, [r4, #0]
1a000e98:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
1a000e9a:	2000      	movs	r0, #0
1a000e9c:	e7e7      	b.n	1a000e6e <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000e9e:	68c0      	ldr	r0, [r0, #12]
1a000ea0:	f004 f811 	bl	1a004ec6 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
1a000ea4:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a000ea6:	4252      	negs	r2, r2
1a000ea8:	68e3      	ldr	r3, [r4, #12]
1a000eaa:	4413      	add	r3, r2
1a000eac:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a000eae:	6821      	ldr	r1, [r4, #0]
1a000eb0:	428b      	cmp	r3, r1
1a000eb2:	d202      	bcs.n	1a000eba <prvCopyDataToQueue+0x5e>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
1a000eb4:	6863      	ldr	r3, [r4, #4]
1a000eb6:	441a      	add	r2, r3
1a000eb8:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
1a000eba:	2e02      	cmp	r6, #2
1a000ebc:	d001      	beq.n	1a000ec2 <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
1a000ebe:	2000      	movs	r0, #0
1a000ec0:	e7d5      	b.n	1a000e6e <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a000ec2:	b125      	cbz	r5, 1a000ece <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
1a000ec4:	3d01      	subs	r5, #1
BaseType_t xReturn = pdFALSE;
1a000ec6:	2000      	movs	r0, #0
1a000ec8:	e7d1      	b.n	1a000e6e <prvCopyDataToQueue+0x12>
1a000eca:	2000      	movs	r0, #0
1a000ecc:	e7cf      	b.n	1a000e6e <prvCopyDataToQueue+0x12>
1a000ece:	2000      	movs	r0, #0
1a000ed0:	e7cd      	b.n	1a000e6e <prvCopyDataToQueue+0x12>

1a000ed2 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
1a000ed2:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a000ed4:	b172      	cbz	r2, 1a000ef4 <prvCopyDataFromQueue+0x22>
{
1a000ed6:	b510      	push	{r4, lr}
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
1a000ed8:	68c3      	ldr	r3, [r0, #12]
1a000eda:	4413      	add	r3, r2
1a000edc:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
1a000ede:	6844      	ldr	r4, [r0, #4]
1a000ee0:	42a3      	cmp	r3, r4
1a000ee2:	d301      	bcc.n	1a000ee8 <prvCopyDataFromQueue+0x16>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
1a000ee4:	6803      	ldr	r3, [r0, #0]
1a000ee6:	60c3      	str	r3, [r0, #12]
1a000ee8:	460c      	mov	r4, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
1a000eea:	68c1      	ldr	r1, [r0, #12]
1a000eec:	4620      	mov	r0, r4
1a000eee:	f003 ffea 	bl	1a004ec6 <memcpy>
}
1a000ef2:	bd10      	pop	{r4, pc}
1a000ef4:	4770      	bx	lr

1a000ef6 <prvUnlockQueue>:
{
1a000ef6:	b538      	push	{r3, r4, r5, lr}
1a000ef8:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
1a000efa:	f001 fd9b 	bl	1a002a34 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
1a000efe:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
1a000f02:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a000f04:	e003      	b.n	1a000f0e <prvUnlockQueue+0x18>
						vTaskMissedYield();
1a000f06:	f001 f9d9 	bl	1a0022bc <vTaskMissedYield>
			--cTxLock;
1a000f0a:	3c01      	subs	r4, #1
1a000f0c:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a000f0e:	2c00      	cmp	r4, #0
1a000f10:	dd08      	ble.n	1a000f24 <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000f12:	6a6b      	ldr	r3, [r5, #36]	; 0x24
1a000f14:	b133      	cbz	r3, 1a000f24 <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000f16:	f105 0024 	add.w	r0, r5, #36	; 0x24
1a000f1a:	f001 f93b 	bl	1a002194 <xTaskRemoveFromEventList>
1a000f1e:	2800      	cmp	r0, #0
1a000f20:	d0f3      	beq.n	1a000f0a <prvUnlockQueue+0x14>
1a000f22:	e7f0      	b.n	1a000f06 <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
1a000f24:	23ff      	movs	r3, #255	; 0xff
1a000f26:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
1a000f2a:	f001 fda5 	bl	1a002a78 <vPortExitCritical>
	taskENTER_CRITICAL();
1a000f2e:	f001 fd81 	bl	1a002a34 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
1a000f32:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
1a000f36:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a000f38:	e003      	b.n	1a000f42 <prvUnlockQueue+0x4c>
					vTaskMissedYield();
1a000f3a:	f001 f9bf 	bl	1a0022bc <vTaskMissedYield>
				--cRxLock;
1a000f3e:	3c01      	subs	r4, #1
1a000f40:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a000f42:	2c00      	cmp	r4, #0
1a000f44:	dd08      	ble.n	1a000f58 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000f46:	692b      	ldr	r3, [r5, #16]
1a000f48:	b133      	cbz	r3, 1a000f58 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000f4a:	f105 0010 	add.w	r0, r5, #16
1a000f4e:	f001 f921 	bl	1a002194 <xTaskRemoveFromEventList>
1a000f52:	2800      	cmp	r0, #0
1a000f54:	d0f3      	beq.n	1a000f3e <prvUnlockQueue+0x48>
1a000f56:	e7f0      	b.n	1a000f3a <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
1a000f58:	23ff      	movs	r3, #255	; 0xff
1a000f5a:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
1a000f5e:	f001 fd8b 	bl	1a002a78 <vPortExitCritical>
}
1a000f62:	bd38      	pop	{r3, r4, r5, pc}

1a000f64 <xQueueGenericReset>:
{
1a000f64:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
1a000f66:	b1e0      	cbz	r0, 1a000fa2 <xQueueGenericReset+0x3e>
1a000f68:	4604      	mov	r4, r0
1a000f6a:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
1a000f6c:	f001 fd62 	bl	1a002a34 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
1a000f70:	6821      	ldr	r1, [r4, #0]
1a000f72:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a000f74:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a000f76:	fb03 1002 	mla	r0, r3, r2, r1
1a000f7a:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
1a000f7c:	2000      	movs	r0, #0
1a000f7e:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
1a000f80:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
1a000f82:	3a01      	subs	r2, #1
1a000f84:	fb02 1303 	mla	r3, r2, r3, r1
1a000f88:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
1a000f8a:	23ff      	movs	r3, #255	; 0xff
1a000f8c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
1a000f90:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
1a000f94:	b9ed      	cbnz	r5, 1a000fd2 <xQueueGenericReset+0x6e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000f96:	6923      	ldr	r3, [r4, #16]
1a000f98:	b963      	cbnz	r3, 1a000fb4 <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
1a000f9a:	f001 fd6d 	bl	1a002a78 <vPortExitCritical>
}
1a000f9e:	2001      	movs	r0, #1
1a000fa0:	bd38      	pop	{r3, r4, r5, pc}
1a000fa2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000fa6:	f383 8811 	msr	BASEPRI, r3
1a000faa:	f3bf 8f6f 	isb	sy
1a000fae:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
1a000fb2:	e7fe      	b.n	1a000fb2 <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000fb4:	f104 0010 	add.w	r0, r4, #16
1a000fb8:	f001 f8ec 	bl	1a002194 <xTaskRemoveFromEventList>
1a000fbc:	2800      	cmp	r0, #0
1a000fbe:	d0ec      	beq.n	1a000f9a <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
1a000fc0:	4b08      	ldr	r3, [pc, #32]	; (1a000fe4 <xQueueGenericReset+0x80>)
1a000fc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000fc6:	601a      	str	r2, [r3, #0]
1a000fc8:	f3bf 8f4f 	dsb	sy
1a000fcc:	f3bf 8f6f 	isb	sy
1a000fd0:	e7e3      	b.n	1a000f9a <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
1a000fd2:	f104 0010 	add.w	r0, r4, #16
1a000fd6:	f000 fc34 	bl	1a001842 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
1a000fda:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000fde:	f000 fc30 	bl	1a001842 <vListInitialise>
1a000fe2:	e7da      	b.n	1a000f9a <xQueueGenericReset+0x36>
1a000fe4:	e000ed04 	.word	0xe000ed04

1a000fe8 <prvInitialiseNewQueue>:
{
1a000fe8:	b538      	push	{r3, r4, r5, lr}
1a000fea:	461d      	mov	r5, r3
1a000fec:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
1a000fee:	460b      	mov	r3, r1
1a000ff0:	b949      	cbnz	r1, 1a001006 <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
1a000ff2:	6024      	str	r4, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
1a000ff4:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
1a000ff6:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
1a000ff8:	2101      	movs	r1, #1
1a000ffa:	4620      	mov	r0, r4
1a000ffc:	f7ff ffb2 	bl	1a000f64 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
1a001000:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
}
1a001004:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
1a001006:	6022      	str	r2, [r4, #0]
1a001008:	e7f4      	b.n	1a000ff4 <prvInitialiseNewQueue+0xc>

1a00100a <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a00100a:	b940      	cbnz	r0, 1a00101e <xQueueGenericCreateStatic+0x14>
1a00100c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001010:	f383 8811 	msr	BASEPRI, r3
1a001014:	f3bf 8f6f 	isb	sy
1a001018:	f3bf 8f4f 	dsb	sy
1a00101c:	e7fe      	b.n	1a00101c <xQueueGenericCreateStatic+0x12>
	{
1a00101e:	b510      	push	{r4, lr}
1a001020:	b084      	sub	sp, #16
1a001022:	4604      	mov	r4, r0
		configASSERT( pxStaticQueue != NULL );
1a001024:	b153      	cbz	r3, 1a00103c <xQueueGenericCreateStatic+0x32>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
1a001026:	b192      	cbz	r2, 1a00104e <xQueueGenericCreateStatic+0x44>
1a001028:	b989      	cbnz	r1, 1a00104e <xQueueGenericCreateStatic+0x44>
1a00102a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00102e:	f383 8811 	msr	BASEPRI, r3
1a001032:	f3bf 8f6f 	isb	sy
1a001036:	f3bf 8f4f 	dsb	sy
1a00103a:	e7fe      	b.n	1a00103a <xQueueGenericCreateStatic+0x30>
1a00103c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001040:	f383 8811 	msr	BASEPRI, r3
1a001044:	f3bf 8f6f 	isb	sy
1a001048:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
1a00104c:	e7fe      	b.n	1a00104c <xQueueGenericCreateStatic+0x42>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
1a00104e:	b16a      	cbz	r2, 1a00106c <xQueueGenericCreateStatic+0x62>
			volatile size_t xSize = sizeof( StaticQueue_t );
1a001050:	2050      	movs	r0, #80	; 0x50
1a001052:	9003      	str	r0, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
1a001054:	9803      	ldr	r0, [sp, #12]
1a001056:	2850      	cmp	r0, #80	; 0x50
1a001058:	d013      	beq.n	1a001082 <xQueueGenericCreateStatic+0x78>
1a00105a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00105e:	f383 8811 	msr	BASEPRI, r3
1a001062:	f3bf 8f6f 	isb	sy
1a001066:	f3bf 8f4f 	dsb	sy
1a00106a:	e7fe      	b.n	1a00106a <xQueueGenericCreateStatic+0x60>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
1a00106c:	2900      	cmp	r1, #0
1a00106e:	d0ef      	beq.n	1a001050 <xQueueGenericCreateStatic+0x46>
1a001070:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001074:	f383 8811 	msr	BASEPRI, r3
1a001078:	f3bf 8f6f 	isb	sy
1a00107c:	f3bf 8f4f 	dsb	sy
1a001080:	e7fe      	b.n	1a001080 <xQueueGenericCreateStatic+0x76>
1a001082:	4620      	mov	r0, r4
1a001084:	461c      	mov	r4, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
1a001086:	2301      	movs	r3, #1
1a001088:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a00108c:	9400      	str	r4, [sp, #0]
1a00108e:	f89d 3018 	ldrb.w	r3, [sp, #24]
1a001092:	f7ff ffa9 	bl	1a000fe8 <prvInitialiseNewQueue>
	}
1a001096:	4620      	mov	r0, r4
1a001098:	b004      	add	sp, #16
1a00109a:	bd10      	pop	{r4, pc}

1a00109c <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a00109c:	b940      	cbnz	r0, 1a0010b0 <xQueueGenericCreate+0x14>
1a00109e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0010a2:	f383 8811 	msr	BASEPRI, r3
1a0010a6:	f3bf 8f6f 	isb	sy
1a0010aa:	f3bf 8f4f 	dsb	sy
1a0010ae:	e7fe      	b.n	1a0010ae <xQueueGenericCreate+0x12>
	{
1a0010b0:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0010b2:	b083      	sub	sp, #12
1a0010b4:	4606      	mov	r6, r0
		if( uxItemSize == ( UBaseType_t ) 0 )
1a0010b6:	b1b1      	cbz	r1, 1a0010e6 <xQueueGenericCreate+0x4a>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0010b8:	fb01 f000 	mul.w	r0, r1, r0
1a0010bc:	4617      	mov	r7, r2
1a0010be:	460c      	mov	r4, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
1a0010c0:	3050      	adds	r0, #80	; 0x50
1a0010c2:	f7ff fe63 	bl	1a000d8c <pvPortMalloc>
		if( pxNewQueue != NULL )
1a0010c6:	4605      	mov	r5, r0
1a0010c8:	b150      	cbz	r0, 1a0010e0 <xQueueGenericCreate+0x44>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
1a0010ca:	2300      	movs	r3, #0
1a0010cc:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a0010d0:	9000      	str	r0, [sp, #0]
1a0010d2:	463b      	mov	r3, r7
1a0010d4:	f100 0250 	add.w	r2, r0, #80	; 0x50
1a0010d8:	4621      	mov	r1, r4
1a0010da:	4630      	mov	r0, r6
1a0010dc:	f7ff ff84 	bl	1a000fe8 <prvInitialiseNewQueue>
	}
1a0010e0:	4628      	mov	r0, r5
1a0010e2:	b003      	add	sp, #12
1a0010e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
			xQueueSizeInBytes = ( size_t ) 0;
1a0010e6:	2000      	movs	r0, #0
1a0010e8:	e7e8      	b.n	1a0010bc <xQueueGenericCreate+0x20>
1a0010ea:	Address 0x000000001a0010ea is out of bounds.


1a0010ec <xQueueGenericSend>:
{
1a0010ec:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0010ee:	b085      	sub	sp, #20
1a0010f0:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
1a0010f2:	b178      	cbz	r0, 1a001114 <xQueueGenericSend+0x28>
1a0010f4:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a0010f6:	b1b1      	cbz	r1, 1a001126 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a0010f8:	2b02      	cmp	r3, #2
1a0010fa:	d120      	bne.n	1a00113e <xQueueGenericSend+0x52>
1a0010fc:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a0010fe:	2a01      	cmp	r2, #1
1a001100:	d01d      	beq.n	1a00113e <xQueueGenericSend+0x52>
1a001102:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001106:	f383 8811 	msr	BASEPRI, r3
1a00110a:	f3bf 8f6f 	isb	sy
1a00110e:	f3bf 8f4f 	dsb	sy
1a001112:	e7fe      	b.n	1a001112 <xQueueGenericSend+0x26>
1a001114:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001118:	f383 8811 	msr	BASEPRI, r3
1a00111c:	f3bf 8f6f 	isb	sy
1a001120:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
1a001124:	e7fe      	b.n	1a001124 <xQueueGenericSend+0x38>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a001126:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a001128:	2a00      	cmp	r2, #0
1a00112a:	d0e5      	beq.n	1a0010f8 <xQueueGenericSend+0xc>
1a00112c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001130:	f383 8811 	msr	BASEPRI, r3
1a001134:	f3bf 8f6f 	isb	sy
1a001138:	f3bf 8f4f 	dsb	sy
1a00113c:	e7fe      	b.n	1a00113c <xQueueGenericSend+0x50>
1a00113e:	461e      	mov	r6, r3
1a001140:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a001142:	f001 f8c1 	bl	1a0022c8 <xTaskGetSchedulerState>
1a001146:	b950      	cbnz	r0, 1a00115e <xQueueGenericSend+0x72>
1a001148:	9b01      	ldr	r3, [sp, #4]
1a00114a:	b153      	cbz	r3, 1a001162 <xQueueGenericSend+0x76>
1a00114c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001150:	f383 8811 	msr	BASEPRI, r3
1a001154:	f3bf 8f6f 	isb	sy
1a001158:	f3bf 8f4f 	dsb	sy
1a00115c:	e7fe      	b.n	1a00115c <xQueueGenericSend+0x70>
1a00115e:	2500      	movs	r5, #0
1a001160:	e03b      	b.n	1a0011da <xQueueGenericSend+0xee>
1a001162:	2500      	movs	r5, #0
1a001164:	e039      	b.n	1a0011da <xQueueGenericSend+0xee>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a001166:	4632      	mov	r2, r6
1a001168:	4639      	mov	r1, r7
1a00116a:	4620      	mov	r0, r4
1a00116c:	f7ff fe76 	bl	1a000e5c <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a001170:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001172:	b96b      	cbnz	r3, 1a001190 <xQueueGenericSend+0xa4>
					else if( xYieldRequired != pdFALSE )
1a001174:	b138      	cbz	r0, 1a001186 <xQueueGenericSend+0x9a>
						queueYIELD_IF_USING_PREEMPTION();
1a001176:	4b3c      	ldr	r3, [pc, #240]	; (1a001268 <xQueueGenericSend+0x17c>)
1a001178:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00117c:	601a      	str	r2, [r3, #0]
1a00117e:	f3bf 8f4f 	dsb	sy
1a001182:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
1a001186:	f001 fc77 	bl	1a002a78 <vPortExitCritical>
				return pdPASS;
1a00118a:	2001      	movs	r0, #1
}
1a00118c:	b005      	add	sp, #20
1a00118e:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a001190:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a001194:	f000 fffe 	bl	1a002194 <xTaskRemoveFromEventList>
1a001198:	2800      	cmp	r0, #0
1a00119a:	d0f4      	beq.n	1a001186 <xQueueGenericSend+0x9a>
							queueYIELD_IF_USING_PREEMPTION();
1a00119c:	4b32      	ldr	r3, [pc, #200]	; (1a001268 <xQueueGenericSend+0x17c>)
1a00119e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0011a2:	601a      	str	r2, [r3, #0]
1a0011a4:	f3bf 8f4f 	dsb	sy
1a0011a8:	f3bf 8f6f 	isb	sy
1a0011ac:	e7eb      	b.n	1a001186 <xQueueGenericSend+0x9a>
					taskEXIT_CRITICAL();
1a0011ae:	f001 fc63 	bl	1a002a78 <vPortExitCritical>
					return errQUEUE_FULL;
1a0011b2:	2000      	movs	r0, #0
1a0011b4:	e7ea      	b.n	1a00118c <xQueueGenericSend+0xa0>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a0011b6:	a802      	add	r0, sp, #8
1a0011b8:	f001 f832 	bl	1a002220 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a0011bc:	2501      	movs	r5, #1
1a0011be:	e019      	b.n	1a0011f4 <xQueueGenericSend+0x108>
		prvLockQueue( pxQueue );
1a0011c0:	2300      	movs	r3, #0
1a0011c2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a0011c6:	e021      	b.n	1a00120c <xQueueGenericSend+0x120>
1a0011c8:	2300      	movs	r3, #0
1a0011ca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a0011ce:	e023      	b.n	1a001218 <xQueueGenericSend+0x12c>
				prvUnlockQueue( pxQueue );
1a0011d0:	4620      	mov	r0, r4
1a0011d2:	f7ff fe90 	bl	1a000ef6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a0011d6:	f000 fe9f 	bl	1a001f18 <xTaskResumeAll>
		taskENTER_CRITICAL();
1a0011da:	f001 fc2b 	bl	1a002a34 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a0011de:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a0011e0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a0011e2:	429a      	cmp	r2, r3
1a0011e4:	d3bf      	bcc.n	1a001166 <xQueueGenericSend+0x7a>
1a0011e6:	2e02      	cmp	r6, #2
1a0011e8:	d0bd      	beq.n	1a001166 <xQueueGenericSend+0x7a>
				if( xTicksToWait == ( TickType_t ) 0 )
1a0011ea:	9b01      	ldr	r3, [sp, #4]
1a0011ec:	2b00      	cmp	r3, #0
1a0011ee:	d0de      	beq.n	1a0011ae <xQueueGenericSend+0xc2>
				else if( xEntryTimeSet == pdFALSE )
1a0011f0:	2d00      	cmp	r5, #0
1a0011f2:	d0e0      	beq.n	1a0011b6 <xQueueGenericSend+0xca>
		taskEXIT_CRITICAL();
1a0011f4:	f001 fc40 	bl	1a002a78 <vPortExitCritical>
		vTaskSuspendAll();
1a0011f8:	f000 fdf4 	bl	1a001de4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a0011fc:	f001 fc1a 	bl	1a002a34 <vPortEnterCritical>
1a001200:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a001204:	b25b      	sxtb	r3, r3
1a001206:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a00120a:	d0d9      	beq.n	1a0011c0 <xQueueGenericSend+0xd4>
1a00120c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a001210:	b25b      	sxtb	r3, r3
1a001212:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a001216:	d0d7      	beq.n	1a0011c8 <xQueueGenericSend+0xdc>
1a001218:	f001 fc2e 	bl	1a002a78 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a00121c:	a901      	add	r1, sp, #4
1a00121e:	a802      	add	r0, sp, #8
1a001220:	f001 f80a 	bl	1a002238 <xTaskCheckForTimeOut>
1a001224:	b9c8      	cbnz	r0, 1a00125a <xQueueGenericSend+0x16e>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
1a001226:	4620      	mov	r0, r4
1a001228:	f7ff fdfc 	bl	1a000e24 <prvIsQueueFull>
1a00122c:	2800      	cmp	r0, #0
1a00122e:	d0cf      	beq.n	1a0011d0 <xQueueGenericSend+0xe4>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
1a001230:	9901      	ldr	r1, [sp, #4]
1a001232:	f104 0010 	add.w	r0, r4, #16
1a001236:	f000 ff79 	bl	1a00212c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a00123a:	4620      	mov	r0, r4
1a00123c:	f7ff fe5b 	bl	1a000ef6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a001240:	f000 fe6a 	bl	1a001f18 <xTaskResumeAll>
1a001244:	2800      	cmp	r0, #0
1a001246:	d1c8      	bne.n	1a0011da <xQueueGenericSend+0xee>
					portYIELD_WITHIN_API();
1a001248:	4b07      	ldr	r3, [pc, #28]	; (1a001268 <xQueueGenericSend+0x17c>)
1a00124a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00124e:	601a      	str	r2, [r3, #0]
1a001250:	f3bf 8f4f 	dsb	sy
1a001254:	f3bf 8f6f 	isb	sy
1a001258:	e7bf      	b.n	1a0011da <xQueueGenericSend+0xee>
			prvUnlockQueue( pxQueue );
1a00125a:	4620      	mov	r0, r4
1a00125c:	f7ff fe4b 	bl	1a000ef6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a001260:	f000 fe5a 	bl	1a001f18 <xTaskResumeAll>
			return errQUEUE_FULL;
1a001264:	2000      	movs	r0, #0
1a001266:	e791      	b.n	1a00118c <xQueueGenericSend+0xa0>
1a001268:	e000ed04 	.word	0xe000ed04

1a00126c <prvInitialiseMutex>:
		if( pxNewQueue != NULL )
1a00126c:	b148      	cbz	r0, 1a001282 <prvInitialiseMutex+0x16>
	{
1a00126e:	b508      	push	{r3, lr}
			pxNewQueue->pxMutexHolder = NULL;
1a001270:	2100      	movs	r1, #0
1a001272:	6041      	str	r1, [r0, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
1a001274:	6001      	str	r1, [r0, #0]
			pxNewQueue->u.uxRecursiveCallCount = 0;
1a001276:	60c1      	str	r1, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
1a001278:	460b      	mov	r3, r1
1a00127a:	460a      	mov	r2, r1
1a00127c:	f7ff ff36 	bl	1a0010ec <xQueueGenericSend>
	}
1a001280:	bd08      	pop	{r3, pc}
1a001282:	4770      	bx	lr

1a001284 <xQueueCreateMutex>:
	{
1a001284:	b510      	push	{r4, lr}
		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
1a001286:	4602      	mov	r2, r0
1a001288:	2100      	movs	r1, #0
1a00128a:	2001      	movs	r0, #1
1a00128c:	f7ff ff06 	bl	1a00109c <xQueueGenericCreate>
1a001290:	4604      	mov	r4, r0
		prvInitialiseMutex( pxNewQueue );
1a001292:	f7ff ffeb 	bl	1a00126c <prvInitialiseMutex>
	}
1a001296:	4620      	mov	r0, r4
1a001298:	bd10      	pop	{r4, pc}

1a00129a <xQueueGenericSendFromISR>:
{
1a00129a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
1a00129e:	b178      	cbz	r0, 1a0012c0 <xQueueGenericSendFromISR+0x26>
1a0012a0:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a0012a2:	b1b1      	cbz	r1, 1a0012d2 <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a0012a4:	2b02      	cmp	r3, #2
1a0012a6:	d120      	bne.n	1a0012ea <xQueueGenericSendFromISR+0x50>
1a0012a8:	6be0      	ldr	r0, [r4, #60]	; 0x3c
1a0012aa:	2801      	cmp	r0, #1
1a0012ac:	d01d      	beq.n	1a0012ea <xQueueGenericSendFromISR+0x50>
1a0012ae:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0012b2:	f383 8811 	msr	BASEPRI, r3
1a0012b6:	f3bf 8f6f 	isb	sy
1a0012ba:	f3bf 8f4f 	dsb	sy
1a0012be:	e7fe      	b.n	1a0012be <xQueueGenericSendFromISR+0x24>
1a0012c0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0012c4:	f383 8811 	msr	BASEPRI, r3
1a0012c8:	f3bf 8f6f 	isb	sy
1a0012cc:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
1a0012d0:	e7fe      	b.n	1a0012d0 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a0012d2:	6c00      	ldr	r0, [r0, #64]	; 0x40
1a0012d4:	2800      	cmp	r0, #0
1a0012d6:	d0e5      	beq.n	1a0012a4 <xQueueGenericSendFromISR+0xa>
1a0012d8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0012dc:	f383 8811 	msr	BASEPRI, r3
1a0012e0:	f3bf 8f6f 	isb	sy
1a0012e4:	f3bf 8f4f 	dsb	sy
1a0012e8:	e7fe      	b.n	1a0012e8 <xQueueGenericSendFromISR+0x4e>
1a0012ea:	461f      	mov	r7, r3
1a0012ec:	4690      	mov	r8, r2
1a0012ee:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a0012f0:	f001 fcca 	bl	1a002c88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
1a0012f4:	f3ef 8611 	mrs	r6, BASEPRI
1a0012f8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0012fc:	f383 8811 	msr	BASEPRI, r3
1a001300:	f3bf 8f6f 	isb	sy
1a001304:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a001308:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a00130a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a00130c:	429a      	cmp	r2, r3
1a00130e:	d306      	bcc.n	1a00131e <xQueueGenericSendFromISR+0x84>
1a001310:	2f02      	cmp	r7, #2
1a001312:	d004      	beq.n	1a00131e <xQueueGenericSendFromISR+0x84>
			xReturn = errQUEUE_FULL;
1a001314:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a001316:	f386 8811 	msr	BASEPRI, r6
}
1a00131a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
1a00131e:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
1a001322:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a001324:	463a      	mov	r2, r7
1a001326:	4649      	mov	r1, r9
1a001328:	4620      	mov	r0, r4
1a00132a:	f7ff fd97 	bl	1a000e5c <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
1a00132e:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a001332:	d005      	beq.n	1a001340 <xQueueGenericSendFromISR+0xa6>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
1a001334:	1c6b      	adds	r3, r5, #1
1a001336:	b25b      	sxtb	r3, r3
1a001338:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
1a00133c:	2001      	movs	r0, #1
1a00133e:	e7ea      	b.n	1a001316 <xQueueGenericSendFromISR+0x7c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a001340:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001342:	b90b      	cbnz	r3, 1a001348 <xQueueGenericSendFromISR+0xae>
			xReturn = pdPASS;
1a001344:	2001      	movs	r0, #1
1a001346:	e7e6      	b.n	1a001316 <xQueueGenericSendFromISR+0x7c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a001348:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a00134c:	f000 ff22 	bl	1a002194 <xTaskRemoveFromEventList>
1a001350:	b130      	cbz	r0, 1a001360 <xQueueGenericSendFromISR+0xc6>
							if( pxHigherPriorityTaskWoken != NULL )
1a001352:	f1b8 0f00 	cmp.w	r8, #0
1a001356:	d005      	beq.n	1a001364 <xQueueGenericSendFromISR+0xca>
								*pxHigherPriorityTaskWoken = pdTRUE;
1a001358:	2001      	movs	r0, #1
1a00135a:	f8c8 0000 	str.w	r0, [r8]
1a00135e:	e7da      	b.n	1a001316 <xQueueGenericSendFromISR+0x7c>
			xReturn = pdPASS;
1a001360:	2001      	movs	r0, #1
1a001362:	e7d8      	b.n	1a001316 <xQueueGenericSendFromISR+0x7c>
1a001364:	2001      	movs	r0, #1
1a001366:	e7d6      	b.n	1a001316 <xQueueGenericSendFromISR+0x7c>

1a001368 <xQueueGiveFromISR>:
	configASSERT( pxQueue );
1a001368:	b160      	cbz	r0, 1a001384 <xQueueGiveFromISR+0x1c>
{
1a00136a:	b570      	push	{r4, r5, r6, lr}
1a00136c:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
1a00136e:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a001370:	b18b      	cbz	r3, 1a001396 <xQueueGiveFromISR+0x2e>
	__asm volatile
1a001372:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001376:	f383 8811 	msr	BASEPRI, r3
1a00137a:	f3bf 8f6f 	isb	sy
1a00137e:	f3bf 8f4f 	dsb	sy
1a001382:	e7fe      	b.n	1a001382 <xQueueGiveFromISR+0x1a>
1a001384:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001388:	f383 8811 	msr	BASEPRI, r3
1a00138c:	f3bf 8f6f 	isb	sy
1a001390:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
1a001394:	e7fe      	b.n	1a001394 <xQueueGiveFromISR+0x2c>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
1a001396:	6803      	ldr	r3, [r0, #0]
1a001398:	b1f3      	cbz	r3, 1a0013d8 <xQueueGiveFromISR+0x70>
1a00139a:	460e      	mov	r6, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a00139c:	f001 fc74 	bl	1a002c88 <vPortValidateInterruptPriority>
	__asm volatile
1a0013a0:	f3ef 8511 	mrs	r5, BASEPRI
1a0013a4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0013a8:	f383 8811 	msr	BASEPRI, r3
1a0013ac:	f3bf 8f6f 	isb	sy
1a0013b0:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a0013b4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
1a0013b6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a0013b8:	4293      	cmp	r3, r2
1a0013ba:	d926      	bls.n	1a00140a <xQueueGiveFromISR+0xa2>
			const int8_t cTxLock = pxQueue->cTxLock;
1a0013bc:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a0013c0:	b25b      	sxtb	r3, r3
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
1a0013c2:	3201      	adds	r2, #1
1a0013c4:	63a2      	str	r2, [r4, #56]	; 0x38
			if( cTxLock == queueUNLOCKED )
1a0013c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a0013ca:	d011      	beq.n	1a0013f0 <xQueueGiveFromISR+0x88>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
1a0013cc:	3301      	adds	r3, #1
1a0013ce:	b25b      	sxtb	r3, r3
1a0013d0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
1a0013d4:	2001      	movs	r0, #1
1a0013d6:	e019      	b.n	1a00140c <xQueueGiveFromISR+0xa4>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
1a0013d8:	6843      	ldr	r3, [r0, #4]
1a0013da:	2b00      	cmp	r3, #0
1a0013dc:	d0dd      	beq.n	1a00139a <xQueueGiveFromISR+0x32>
	__asm volatile
1a0013de:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0013e2:	f383 8811 	msr	BASEPRI, r3
1a0013e6:	f3bf 8f6f 	isb	sy
1a0013ea:	f3bf 8f4f 	dsb	sy
1a0013ee:	e7fe      	b.n	1a0013ee <xQueueGiveFromISR+0x86>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a0013f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a0013f2:	b90b      	cbnz	r3, 1a0013f8 <xQueueGiveFromISR+0x90>
			xReturn = pdPASS;
1a0013f4:	2001      	movs	r0, #1
1a0013f6:	e009      	b.n	1a00140c <xQueueGiveFromISR+0xa4>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a0013f8:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a0013fc:	f000 feca 	bl	1a002194 <xTaskRemoveFromEventList>
1a001400:	b138      	cbz	r0, 1a001412 <xQueueGiveFromISR+0xaa>
							if( pxHigherPriorityTaskWoken != NULL )
1a001402:	b146      	cbz	r6, 1a001416 <xQueueGiveFromISR+0xae>
								*pxHigherPriorityTaskWoken = pdTRUE;
1a001404:	2001      	movs	r0, #1
1a001406:	6030      	str	r0, [r6, #0]
1a001408:	e000      	b.n	1a00140c <xQueueGiveFromISR+0xa4>
			xReturn = errQUEUE_FULL;
1a00140a:	2000      	movs	r0, #0
	__asm volatile
1a00140c:	f385 8811 	msr	BASEPRI, r5
}
1a001410:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = pdPASS;
1a001412:	2001      	movs	r0, #1
1a001414:	e7fa      	b.n	1a00140c <xQueueGiveFromISR+0xa4>
1a001416:	2001      	movs	r0, #1
1a001418:	e7f8      	b.n	1a00140c <xQueueGiveFromISR+0xa4>
1a00141a:	Address 0x000000001a00141a is out of bounds.


1a00141c <xQueueReceive>:
{
1a00141c:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00141e:	b085      	sub	sp, #20
1a001420:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
1a001422:	b180      	cbz	r0, 1a001446 <xQueueReceive+0x2a>
1a001424:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a001426:	b1b9      	cbz	r1, 1a001458 <xQueueReceive+0x3c>
1a001428:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a00142a:	f000 ff4d 	bl	1a0022c8 <xTaskGetSchedulerState>
1a00142e:	b9f8      	cbnz	r0, 1a001470 <xQueueReceive+0x54>
1a001430:	9b01      	ldr	r3, [sp, #4]
1a001432:	b1fb      	cbz	r3, 1a001474 <xQueueReceive+0x58>
	__asm volatile
1a001434:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001438:	f383 8811 	msr	BASEPRI, r3
1a00143c:	f3bf 8f6f 	isb	sy
1a001440:	f3bf 8f4f 	dsb	sy
1a001444:	e7fe      	b.n	1a001444 <xQueueReceive+0x28>
1a001446:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00144a:	f383 8811 	msr	BASEPRI, r3
1a00144e:	f3bf 8f6f 	isb	sy
1a001452:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
1a001456:	e7fe      	b.n	1a001456 <xQueueReceive+0x3a>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a001458:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a00145a:	2b00      	cmp	r3, #0
1a00145c:	d0e4      	beq.n	1a001428 <xQueueReceive+0xc>
1a00145e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001462:	f383 8811 	msr	BASEPRI, r3
1a001466:	f3bf 8f6f 	isb	sy
1a00146a:	f3bf 8f4f 	dsb	sy
1a00146e:	e7fe      	b.n	1a00146e <xQueueReceive+0x52>
1a001470:	2600      	movs	r6, #0
1a001472:	e03e      	b.n	1a0014f2 <xQueueReceive+0xd6>
1a001474:	2600      	movs	r6, #0
1a001476:	e03c      	b.n	1a0014f2 <xQueueReceive+0xd6>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
1a001478:	4639      	mov	r1, r7
1a00147a:	4620      	mov	r0, r4
1a00147c:	f7ff fd29 	bl	1a000ed2 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
1a001480:	3d01      	subs	r5, #1
1a001482:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a001484:	6923      	ldr	r3, [r4, #16]
1a001486:	b923      	cbnz	r3, 1a001492 <xQueueReceive+0x76>
				taskEXIT_CRITICAL();
1a001488:	f001 faf6 	bl	1a002a78 <vPortExitCritical>
				return pdPASS;
1a00148c:	2001      	movs	r0, #1
}
1a00148e:	b005      	add	sp, #20
1a001490:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a001492:	f104 0010 	add.w	r0, r4, #16
1a001496:	f000 fe7d 	bl	1a002194 <xTaskRemoveFromEventList>
1a00149a:	2800      	cmp	r0, #0
1a00149c:	d0f4      	beq.n	1a001488 <xQueueReceive+0x6c>
						queueYIELD_IF_USING_PREEMPTION();
1a00149e:	4b35      	ldr	r3, [pc, #212]	; (1a001574 <xQueueReceive+0x158>)
1a0014a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0014a4:	601a      	str	r2, [r3, #0]
1a0014a6:	f3bf 8f4f 	dsb	sy
1a0014aa:	f3bf 8f6f 	isb	sy
1a0014ae:	e7eb      	b.n	1a001488 <xQueueReceive+0x6c>
					taskEXIT_CRITICAL();
1a0014b0:	f001 fae2 	bl	1a002a78 <vPortExitCritical>
					return errQUEUE_EMPTY;
1a0014b4:	2000      	movs	r0, #0
1a0014b6:	e7ea      	b.n	1a00148e <xQueueReceive+0x72>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a0014b8:	a802      	add	r0, sp, #8
1a0014ba:	f000 feb1 	bl	1a002220 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a0014be:	2601      	movs	r6, #1
1a0014c0:	e021      	b.n	1a001506 <xQueueReceive+0xea>
		prvLockQueue( pxQueue );
1a0014c2:	2300      	movs	r3, #0
1a0014c4:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a0014c8:	e029      	b.n	1a00151e <xQueueReceive+0x102>
1a0014ca:	2300      	movs	r3, #0
1a0014cc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a0014d0:	e02b      	b.n	1a00152a <xQueueReceive+0x10e>
				prvUnlockQueue( pxQueue );
1a0014d2:	4620      	mov	r0, r4
1a0014d4:	f7ff fd0f 	bl	1a000ef6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a0014d8:	f000 fd1e 	bl	1a001f18 <xTaskResumeAll>
1a0014dc:	e009      	b.n	1a0014f2 <xQueueReceive+0xd6>
			prvUnlockQueue( pxQueue );
1a0014de:	4620      	mov	r0, r4
1a0014e0:	f7ff fd09 	bl	1a000ef6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a0014e4:	f000 fd18 	bl	1a001f18 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a0014e8:	4620      	mov	r0, r4
1a0014ea:	f7ff fcaa 	bl	1a000e42 <prvIsQueueEmpty>
1a0014ee:	2800      	cmp	r0, #0
1a0014f0:	d13d      	bne.n	1a00156e <xQueueReceive+0x152>
		taskENTER_CRITICAL();
1a0014f2:	f001 fa9f 	bl	1a002a34 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a0014f6:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a0014f8:	2d00      	cmp	r5, #0
1a0014fa:	d1bd      	bne.n	1a001478 <xQueueReceive+0x5c>
				if( xTicksToWait == ( TickType_t ) 0 )
1a0014fc:	9b01      	ldr	r3, [sp, #4]
1a0014fe:	2b00      	cmp	r3, #0
1a001500:	d0d6      	beq.n	1a0014b0 <xQueueReceive+0x94>
				else if( xEntryTimeSet == pdFALSE )
1a001502:	2e00      	cmp	r6, #0
1a001504:	d0d8      	beq.n	1a0014b8 <xQueueReceive+0x9c>
		taskEXIT_CRITICAL();
1a001506:	f001 fab7 	bl	1a002a78 <vPortExitCritical>
		vTaskSuspendAll();
1a00150a:	f000 fc6b 	bl	1a001de4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a00150e:	f001 fa91 	bl	1a002a34 <vPortEnterCritical>
1a001512:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a001516:	b25b      	sxtb	r3, r3
1a001518:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a00151c:	d0d1      	beq.n	1a0014c2 <xQueueReceive+0xa6>
1a00151e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a001522:	b25b      	sxtb	r3, r3
1a001524:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a001528:	d0cf      	beq.n	1a0014ca <xQueueReceive+0xae>
1a00152a:	f001 faa5 	bl	1a002a78 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a00152e:	a901      	add	r1, sp, #4
1a001530:	a802      	add	r0, sp, #8
1a001532:	f000 fe81 	bl	1a002238 <xTaskCheckForTimeOut>
1a001536:	2800      	cmp	r0, #0
1a001538:	d1d1      	bne.n	1a0014de <xQueueReceive+0xc2>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a00153a:	4620      	mov	r0, r4
1a00153c:	f7ff fc81 	bl	1a000e42 <prvIsQueueEmpty>
1a001540:	2800      	cmp	r0, #0
1a001542:	d0c6      	beq.n	1a0014d2 <xQueueReceive+0xb6>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a001544:	9901      	ldr	r1, [sp, #4]
1a001546:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a00154a:	f000 fdef 	bl	1a00212c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a00154e:	4620      	mov	r0, r4
1a001550:	f7ff fcd1 	bl	1a000ef6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a001554:	f000 fce0 	bl	1a001f18 <xTaskResumeAll>
1a001558:	2800      	cmp	r0, #0
1a00155a:	d1ca      	bne.n	1a0014f2 <xQueueReceive+0xd6>
					portYIELD_WITHIN_API();
1a00155c:	4b05      	ldr	r3, [pc, #20]	; (1a001574 <xQueueReceive+0x158>)
1a00155e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001562:	601a      	str	r2, [r3, #0]
1a001564:	f3bf 8f4f 	dsb	sy
1a001568:	f3bf 8f6f 	isb	sy
1a00156c:	e7c1      	b.n	1a0014f2 <xQueueReceive+0xd6>
				return errQUEUE_EMPTY;
1a00156e:	2000      	movs	r0, #0
1a001570:	e78d      	b.n	1a00148e <xQueueReceive+0x72>
1a001572:	bf00      	nop
1a001574:	e000ed04 	.word	0xe000ed04

1a001578 <xQueueSemaphoreTake>:
{
1a001578:	b570      	push	{r4, r5, r6, lr}
1a00157a:	b084      	sub	sp, #16
1a00157c:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
1a00157e:	b158      	cbz	r0, 1a001598 <xQueueSemaphoreTake+0x20>
1a001580:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
1a001582:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a001584:	b18b      	cbz	r3, 1a0015aa <xQueueSemaphoreTake+0x32>
1a001586:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00158a:	f383 8811 	msr	BASEPRI, r3
1a00158e:	f3bf 8f6f 	isb	sy
1a001592:	f3bf 8f4f 	dsb	sy
1a001596:	e7fe      	b.n	1a001596 <xQueueSemaphoreTake+0x1e>
1a001598:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00159c:	f383 8811 	msr	BASEPRI, r3
1a0015a0:	f3bf 8f6f 	isb	sy
1a0015a4:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
1a0015a8:	e7fe      	b.n	1a0015a8 <xQueueSemaphoreTake+0x30>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a0015aa:	f000 fe8d 	bl	1a0022c8 <xTaskGetSchedulerState>
1a0015ae:	b950      	cbnz	r0, 1a0015c6 <xQueueSemaphoreTake+0x4e>
1a0015b0:	9b01      	ldr	r3, [sp, #4]
1a0015b2:	b15b      	cbz	r3, 1a0015cc <xQueueSemaphoreTake+0x54>
1a0015b4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0015b8:	f383 8811 	msr	BASEPRI, r3
1a0015bc:	f3bf 8f6f 	isb	sy
1a0015c0:	f3bf 8f4f 	dsb	sy
1a0015c4:	e7fe      	b.n	1a0015c4 <xQueueSemaphoreTake+0x4c>
1a0015c6:	2500      	movs	r5, #0
1a0015c8:	462e      	mov	r6, r5
1a0015ca:	e054      	b.n	1a001676 <xQueueSemaphoreTake+0xfe>
1a0015cc:	2500      	movs	r5, #0
1a0015ce:	462e      	mov	r6, r5
1a0015d0:	e051      	b.n	1a001676 <xQueueSemaphoreTake+0xfe>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
1a0015d2:	3b01      	subs	r3, #1
1a0015d4:	63a3      	str	r3, [r4, #56]	; 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a0015d6:	6823      	ldr	r3, [r4, #0]
1a0015d8:	b13b      	cbz	r3, 1a0015ea <xQueueSemaphoreTake+0x72>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a0015da:	6923      	ldr	r3, [r4, #16]
1a0015dc:	b94b      	cbnz	r3, 1a0015f2 <xQueueSemaphoreTake+0x7a>
				taskEXIT_CRITICAL();
1a0015de:	f001 fa4b 	bl	1a002a78 <vPortExitCritical>
				return pdPASS;
1a0015e2:	2501      	movs	r5, #1
}
1a0015e4:	4628      	mov	r0, r5
1a0015e6:	b004      	add	sp, #16
1a0015e8:	bd70      	pop	{r4, r5, r6, pc}
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
1a0015ea:	f000 ff95 	bl	1a002518 <pvTaskIncrementMutexHeldCount>
1a0015ee:	6060      	str	r0, [r4, #4]
1a0015f0:	e7f3      	b.n	1a0015da <xQueueSemaphoreTake+0x62>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a0015f2:	f104 0010 	add.w	r0, r4, #16
1a0015f6:	f000 fdcd 	bl	1a002194 <xTaskRemoveFromEventList>
1a0015fa:	2800      	cmp	r0, #0
1a0015fc:	d0ef      	beq.n	1a0015de <xQueueSemaphoreTake+0x66>
						queueYIELD_IF_USING_PREEMPTION();
1a0015fe:	4b46      	ldr	r3, [pc, #280]	; (1a001718 <xQueueSemaphoreTake+0x1a0>)
1a001600:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001604:	601a      	str	r2, [r3, #0]
1a001606:	f3bf 8f4f 	dsb	sy
1a00160a:	f3bf 8f6f 	isb	sy
1a00160e:	e7e6      	b.n	1a0015de <xQueueSemaphoreTake+0x66>
						configASSERT( xInheritanceOccurred == pdFALSE );
1a001610:	b145      	cbz	r5, 1a001624 <xQueueSemaphoreTake+0xac>
1a001612:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001616:	f383 8811 	msr	BASEPRI, r3
1a00161a:	f3bf 8f6f 	isb	sy
1a00161e:	f3bf 8f4f 	dsb	sy
1a001622:	e7fe      	b.n	1a001622 <xQueueSemaphoreTake+0xaa>
					taskEXIT_CRITICAL();
1a001624:	f001 fa28 	bl	1a002a78 <vPortExitCritical>
					return errQUEUE_EMPTY;
1a001628:	e7dc      	b.n	1a0015e4 <xQueueSemaphoreTake+0x6c>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a00162a:	a802      	add	r0, sp, #8
1a00162c:	f000 fdf8 	bl	1a002220 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a001630:	2601      	movs	r6, #1
1a001632:	e02a      	b.n	1a00168a <xQueueSemaphoreTake+0x112>
		prvLockQueue( pxQueue );
1a001634:	2300      	movs	r3, #0
1a001636:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a00163a:	e032      	b.n	1a0016a2 <xQueueSemaphoreTake+0x12a>
1a00163c:	2300      	movs	r3, #0
1a00163e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a001642:	e034      	b.n	1a0016ae <xQueueSemaphoreTake+0x136>
						taskENTER_CRITICAL();
1a001644:	f001 f9f6 	bl	1a002a34 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
1a001648:	6860      	ldr	r0, [r4, #4]
1a00164a:	f000 fe4d 	bl	1a0022e8 <xTaskPriorityInherit>
1a00164e:	4605      	mov	r5, r0
						taskEXIT_CRITICAL();
1a001650:	f001 fa12 	bl	1a002a78 <vPortExitCritical>
1a001654:	e03b      	b.n	1a0016ce <xQueueSemaphoreTake+0x156>
				prvUnlockQueue( pxQueue );
1a001656:	4620      	mov	r0, r4
1a001658:	f7ff fc4d 	bl	1a000ef6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a00165c:	f000 fc5c 	bl	1a001f18 <xTaskResumeAll>
1a001660:	e009      	b.n	1a001676 <xQueueSemaphoreTake+0xfe>
			prvUnlockQueue( pxQueue );
1a001662:	4620      	mov	r0, r4
1a001664:	f7ff fc47 	bl	1a000ef6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a001668:	f000 fc56 	bl	1a001f18 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a00166c:	4620      	mov	r0, r4
1a00166e:	f7ff fbe8 	bl	1a000e42 <prvIsQueueEmpty>
1a001672:	2800      	cmp	r0, #0
1a001674:	d140      	bne.n	1a0016f8 <xQueueSemaphoreTake+0x180>
		taskENTER_CRITICAL();
1a001676:	f001 f9dd 	bl	1a002a34 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
1a00167a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
1a00167c:	2b00      	cmp	r3, #0
1a00167e:	d1a8      	bne.n	1a0015d2 <xQueueSemaphoreTake+0x5a>
				if( xTicksToWait == ( TickType_t ) 0 )
1a001680:	9b01      	ldr	r3, [sp, #4]
1a001682:	2b00      	cmp	r3, #0
1a001684:	d0c4      	beq.n	1a001610 <xQueueSemaphoreTake+0x98>
				else if( xEntryTimeSet == pdFALSE )
1a001686:	2e00      	cmp	r6, #0
1a001688:	d0cf      	beq.n	1a00162a <xQueueSemaphoreTake+0xb2>
		taskEXIT_CRITICAL();
1a00168a:	f001 f9f5 	bl	1a002a78 <vPortExitCritical>
		vTaskSuspendAll();
1a00168e:	f000 fba9 	bl	1a001de4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a001692:	f001 f9cf 	bl	1a002a34 <vPortEnterCritical>
1a001696:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a00169a:	b25b      	sxtb	r3, r3
1a00169c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a0016a0:	d0c8      	beq.n	1a001634 <xQueueSemaphoreTake+0xbc>
1a0016a2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a0016a6:	b25b      	sxtb	r3, r3
1a0016a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a0016ac:	d0c6      	beq.n	1a00163c <xQueueSemaphoreTake+0xc4>
1a0016ae:	f001 f9e3 	bl	1a002a78 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a0016b2:	a901      	add	r1, sp, #4
1a0016b4:	a802      	add	r0, sp, #8
1a0016b6:	f000 fdbf 	bl	1a002238 <xTaskCheckForTimeOut>
1a0016ba:	2800      	cmp	r0, #0
1a0016bc:	d1d1      	bne.n	1a001662 <xQueueSemaphoreTake+0xea>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a0016be:	4620      	mov	r0, r4
1a0016c0:	f7ff fbbf 	bl	1a000e42 <prvIsQueueEmpty>
1a0016c4:	2800      	cmp	r0, #0
1a0016c6:	d0c6      	beq.n	1a001656 <xQueueSemaphoreTake+0xde>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a0016c8:	6823      	ldr	r3, [r4, #0]
1a0016ca:	2b00      	cmp	r3, #0
1a0016cc:	d0ba      	beq.n	1a001644 <xQueueSemaphoreTake+0xcc>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a0016ce:	9901      	ldr	r1, [sp, #4]
1a0016d0:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a0016d4:	f000 fd2a 	bl	1a00212c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a0016d8:	4620      	mov	r0, r4
1a0016da:	f7ff fc0c 	bl	1a000ef6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a0016de:	f000 fc1b 	bl	1a001f18 <xTaskResumeAll>
1a0016e2:	2800      	cmp	r0, #0
1a0016e4:	d1c7      	bne.n	1a001676 <xQueueSemaphoreTake+0xfe>
					portYIELD_WITHIN_API();
1a0016e6:	4b0c      	ldr	r3, [pc, #48]	; (1a001718 <xQueueSemaphoreTake+0x1a0>)
1a0016e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0016ec:	601a      	str	r2, [r3, #0]
1a0016ee:	f3bf 8f4f 	dsb	sy
1a0016f2:	f3bf 8f6f 	isb	sy
1a0016f6:	e7be      	b.n	1a001676 <xQueueSemaphoreTake+0xfe>
					if( xInheritanceOccurred != pdFALSE )
1a0016f8:	b90d      	cbnz	r5, 1a0016fe <xQueueSemaphoreTake+0x186>
				return errQUEUE_EMPTY;
1a0016fa:	2500      	movs	r5, #0
1a0016fc:	e772      	b.n	1a0015e4 <xQueueSemaphoreTake+0x6c>
						taskENTER_CRITICAL();
1a0016fe:	f001 f999 	bl	1a002a34 <vPortEnterCritical>
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
1a001702:	4620      	mov	r0, r4
1a001704:	f7ff fb85 	bl	1a000e12 <prvGetDisinheritPriorityAfterTimeout>
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
1a001708:	4601      	mov	r1, r0
1a00170a:	6860      	ldr	r0, [r4, #4]
1a00170c:	f000 fea4 	bl	1a002458 <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
1a001710:	f001 f9b2 	bl	1a002a78 <vPortExitCritical>
1a001714:	e7f1      	b.n	1a0016fa <xQueueSemaphoreTake+0x182>
1a001716:	bf00      	nop
1a001718:	e000ed04 	.word	0xe000ed04

1a00171c <xQueueReceiveFromISR>:
{
1a00171c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
1a001720:	b1c8      	cbz	r0, 1a001756 <xQueueReceiveFromISR+0x3a>
1a001722:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a001724:	b301      	cbz	r1, 1a001768 <xQueueReceiveFromISR+0x4c>
1a001726:	4617      	mov	r7, r2
1a001728:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a00172a:	f001 faad 	bl	1a002c88 <vPortValidateInterruptPriority>
	__asm volatile
1a00172e:	f3ef 8611 	mrs	r6, BASEPRI
1a001732:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001736:	f383 8811 	msr	BASEPRI, r3
1a00173a:	f3bf 8f6f 	isb	sy
1a00173e:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a001742:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a001746:	f1b8 0f00 	cmp.w	r8, #0
1a00174a:	d119      	bne.n	1a001780 <xQueueReceiveFromISR+0x64>
			xReturn = pdFAIL;
1a00174c:	2000      	movs	r0, #0
	__asm volatile
1a00174e:	f386 8811 	msr	BASEPRI, r6
}
1a001752:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	__asm volatile
1a001756:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00175a:	f383 8811 	msr	BASEPRI, r3
1a00175e:	f3bf 8f6f 	isb	sy
1a001762:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
1a001766:	e7fe      	b.n	1a001766 <xQueueReceiveFromISR+0x4a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a001768:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a00176a:	2b00      	cmp	r3, #0
1a00176c:	d0db      	beq.n	1a001726 <xQueueReceiveFromISR+0xa>
1a00176e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001772:	f383 8811 	msr	BASEPRI, r3
1a001776:	f3bf 8f6f 	isb	sy
1a00177a:	f3bf 8f4f 	dsb	sy
1a00177e:	e7fe      	b.n	1a00177e <xQueueReceiveFromISR+0x62>
			const int8_t cRxLock = pxQueue->cRxLock;
1a001780:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
1a001784:	b26d      	sxtb	r5, r5
			prvCopyDataFromQueue( pxQueue, pvBuffer );
1a001786:	4649      	mov	r1, r9
1a001788:	4620      	mov	r0, r4
1a00178a:	f7ff fba2 	bl	1a000ed2 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
1a00178e:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
1a001792:	63a3      	str	r3, [r4, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
1a001794:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a001798:	d005      	beq.n	1a0017a6 <xQueueReceiveFromISR+0x8a>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
1a00179a:	1c6b      	adds	r3, r5, #1
1a00179c:	b25b      	sxtb	r3, r3
1a00179e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
			xReturn = pdPASS;
1a0017a2:	2001      	movs	r0, #1
1a0017a4:	e7d3      	b.n	1a00174e <xQueueReceiveFromISR+0x32>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a0017a6:	6923      	ldr	r3, [r4, #16]
1a0017a8:	b90b      	cbnz	r3, 1a0017ae <xQueueReceiveFromISR+0x92>
			xReturn = pdPASS;
1a0017aa:	2001      	movs	r0, #1
1a0017ac:	e7cf      	b.n	1a00174e <xQueueReceiveFromISR+0x32>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a0017ae:	f104 0010 	add.w	r0, r4, #16
1a0017b2:	f000 fcef 	bl	1a002194 <xTaskRemoveFromEventList>
1a0017b6:	b118      	cbz	r0, 1a0017c0 <xQueueReceiveFromISR+0xa4>
						if( pxHigherPriorityTaskWoken != NULL )
1a0017b8:	b127      	cbz	r7, 1a0017c4 <xQueueReceiveFromISR+0xa8>
							*pxHigherPriorityTaskWoken = pdTRUE;
1a0017ba:	2001      	movs	r0, #1
1a0017bc:	6038      	str	r0, [r7, #0]
1a0017be:	e7c6      	b.n	1a00174e <xQueueReceiveFromISR+0x32>
			xReturn = pdPASS;
1a0017c0:	2001      	movs	r0, #1
1a0017c2:	e7c4      	b.n	1a00174e <xQueueReceiveFromISR+0x32>
1a0017c4:	2001      	movs	r0, #1
1a0017c6:	e7c2      	b.n	1a00174e <xQueueReceiveFromISR+0x32>

1a0017c8 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a0017c8:	2300      	movs	r3, #0
1a0017ca:	2b07      	cmp	r3, #7
1a0017cc:	d80c      	bhi.n	1a0017e8 <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
1a0017ce:	4a07      	ldr	r2, [pc, #28]	; (1a0017ec <vQueueAddToRegistry+0x24>)
1a0017d0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
1a0017d4:	b10a      	cbz	r2, 1a0017da <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a0017d6:	3301      	adds	r3, #1
1a0017d8:	e7f7      	b.n	1a0017ca <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
1a0017da:	4a04      	ldr	r2, [pc, #16]	; (1a0017ec <vQueueAddToRegistry+0x24>)
1a0017dc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
1a0017e0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
1a0017e4:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
1a0017e6:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
1a0017e8:	4770      	bx	lr
1a0017ea:	bf00      	nop
1a0017ec:	10002c04 	.word	0x10002c04

1a0017f0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
1a0017f0:	b570      	push	{r4, r5, r6, lr}
1a0017f2:	4604      	mov	r4, r0
1a0017f4:	460d      	mov	r5, r1
1a0017f6:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
1a0017f8:	f001 f91c 	bl	1a002a34 <vPortEnterCritical>
1a0017fc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a001800:	b25b      	sxtb	r3, r3
1a001802:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a001806:	d00d      	beq.n	1a001824 <vQueueWaitForMessageRestricted+0x34>
1a001808:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a00180c:	b25b      	sxtb	r3, r3
1a00180e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a001812:	d00b      	beq.n	1a00182c <vQueueWaitForMessageRestricted+0x3c>
1a001814:	f001 f930 	bl	1a002a78 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
1a001818:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a00181a:	b15b      	cbz	r3, 1a001834 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
1a00181c:	4620      	mov	r0, r4
1a00181e:	f7ff fb6a 	bl	1a000ef6 <prvUnlockQueue>
	}
1a001822:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
1a001824:	2300      	movs	r3, #0
1a001826:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a00182a:	e7ed      	b.n	1a001808 <vQueueWaitForMessageRestricted+0x18>
1a00182c:	2300      	movs	r3, #0
1a00182e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a001832:	e7ef      	b.n	1a001814 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
1a001834:	4632      	mov	r2, r6
1a001836:	4629      	mov	r1, r5
1a001838:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a00183c:	f000 fc8e 	bl	1a00215c <vTaskPlaceOnEventListRestricted>
1a001840:	e7ec      	b.n	1a00181c <vQueueWaitForMessageRestricted+0x2c>

1a001842 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001842:	f100 0308 	add.w	r3, r0, #8
1a001846:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
1a001848:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a00184c:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a00184e:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001850:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
1a001852:	2300      	movs	r3, #0
1a001854:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
1a001856:	4770      	bx	lr

1a001858 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
1a001858:	2300      	movs	r3, #0
1a00185a:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
1a00185c:	4770      	bx	lr

1a00185e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
1a00185e:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
1a001860:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
1a001862:	689a      	ldr	r2, [r3, #8]
1a001864:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
1a001866:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
1a001868:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a00186a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a00186c:	6803      	ldr	r3, [r0, #0]
1a00186e:	3301      	adds	r3, #1
1a001870:	6003      	str	r3, [r0, #0]
}
1a001872:	4770      	bx	lr

1a001874 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
1a001874:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
1a001876:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
1a001878:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a00187c:	d002      	beq.n	1a001884 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a00187e:	f100 0208 	add.w	r2, r0, #8
1a001882:	e002      	b.n	1a00188a <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
1a001884:	6902      	ldr	r2, [r0, #16]
1a001886:	e004      	b.n	1a001892 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001888:	461a      	mov	r2, r3
1a00188a:	6853      	ldr	r3, [r2, #4]
1a00188c:	681c      	ldr	r4, [r3, #0]
1a00188e:	42ac      	cmp	r4, r5
1a001890:	d9fa      	bls.n	1a001888 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
1a001892:	6853      	ldr	r3, [r2, #4]
1a001894:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
1a001896:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
1a001898:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
1a00189a:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a00189c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a00189e:	6803      	ldr	r3, [r0, #0]
1a0018a0:	3301      	adds	r3, #1
1a0018a2:	6003      	str	r3, [r0, #0]
}
1a0018a4:	bc30      	pop	{r4, r5}
1a0018a6:	4770      	bx	lr

1a0018a8 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
1a0018a8:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
1a0018aa:	6841      	ldr	r1, [r0, #4]
1a0018ac:	6882      	ldr	r2, [r0, #8]
1a0018ae:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
1a0018b0:	6841      	ldr	r1, [r0, #4]
1a0018b2:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
1a0018b4:	685a      	ldr	r2, [r3, #4]
1a0018b6:	4282      	cmp	r2, r0
1a0018b8:	d006      	beq.n	1a0018c8 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
1a0018ba:	2200      	movs	r2, #0
1a0018bc:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
1a0018be:	681a      	ldr	r2, [r3, #0]
1a0018c0:	3a01      	subs	r2, #1
1a0018c2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
1a0018c4:	6818      	ldr	r0, [r3, #0]
}
1a0018c6:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
1a0018c8:	6882      	ldr	r2, [r0, #8]
1a0018ca:	605a      	str	r2, [r3, #4]
1a0018cc:	e7f5      	b.n	1a0018ba <uxListRemove+0x12>
1a0018ce:	Address 0x000000001a0018ce is out of bounds.


1a0018d0 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCB;
static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

    /* Pass out a pointer to the StaticTask_t structure in which the Idle task's
    state will be stored. */
    *ppxIdleTaskTCBBuffer = &xIdleTaskTCB;
1a0018d0:	4b03      	ldr	r3, [pc, #12]	; (1a0018e0 <vApplicationGetIdleTaskMemory+0x10>)
1a0018d2:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Idle task's stack. */
    *ppxIdleTaskStackBuffer = uxIdleTaskStack;
1a0018d4:	4b03      	ldr	r3, [pc, #12]	; (1a0018e4 <vApplicationGetIdleTaskMemory+0x14>)
1a0018d6:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxIdleTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configMINIMAL_STACK_SIZE is specified in words, not bytes. */
    *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
1a0018d8:	235a      	movs	r3, #90	; 0x5a
1a0018da:	6013      	str	r3, [r2, #0]
}
1a0018dc:	4770      	bx	lr
1a0018de:	bf00      	nop
1a0018e0:	10002850 	.word	0x10002850
1a0018e4:	10002148 	.word	0x10002148

1a0018e8 <vApplicationGetTimerTaskMemory>:
static StaticTask_t xTimerTaskTCB;
static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

    /* Pass out a pointer to the StaticTask_t structure in which the Timer
    task's state will be stored. */
    *ppxTimerTaskTCBBuffer = &xTimerTaskTCB;
1a0018e8:	4b03      	ldr	r3, [pc, #12]	; (1a0018f8 <vApplicationGetTimerTaskMemory+0x10>)
1a0018ea:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Timer task's stack. */
    *ppxTimerTaskStackBuffer = uxTimerTaskStack;
1a0018ec:	4b03      	ldr	r3, [pc, #12]	; (1a0018fc <vApplicationGetTimerTaskMemory+0x14>)
1a0018ee:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxTimerTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configTIMER_TASK_STACK_DEPTH is specified in words, not bytes. */
    *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
1a0018f0:	f44f 73b4 	mov.w	r3, #360	; 0x168
1a0018f4:	6013      	str	r3, [r2, #0]
1a0018f6:	4770      	bx	lr
1a0018f8:	100028b0 	.word	0x100028b0
1a0018fc:	100022b0 	.word	0x100022b0

1a001900 <vAssertCalled>:
#include <task.h>

#define WEAK __attribute__ ((weak))

WEAK void vAssertCalled( uint32_t ulLine, const char * const pcFile )
{
1a001900:	b510      	push	{r4, lr}
1a001902:	b082      	sub	sp, #8
1a001904:	460c      	mov	r4, r1
// The following two variables are just to ensure the parameters are not
// optimised away and therefore unavailable when viewed in the debugger.
   volatile uint32_t ulLineNumber = ulLine, ulSetNonZeroInDebuggerToReturn = 0;
1a001906:	9001      	str	r0, [sp, #4]
1a001908:	2300      	movs	r3, #0
1a00190a:	9300      	str	r3, [sp, #0]
   volatile const char * const pcFileName = pcFile;

   taskENTER_CRITICAL();
1a00190c:	f001 f892 	bl	1a002a34 <vPortEnterCritical>
   {
      printf( "\r\nvAssertCalled()\r\n   LLine Number = %d\r\n   File Name = %s\r\n\r\n",
1a001910:	9901      	ldr	r1, [sp, #4]
1a001912:	4622      	mov	r2, r4
1a001914:	4804      	ldr	r0, [pc, #16]	; (1a001928 <vAssertCalled+0x28>)
1a001916:	f003 fe71 	bl	1a0055fc <iprintf>
              ulLineNumber, pcFileName ); // @Eric
      while( ulSetNonZeroInDebuggerToReturn == 0 ) {
1a00191a:	9b00      	ldr	r3, [sp, #0]
1a00191c:	2b00      	cmp	r3, #0
1a00191e:	d0fc      	beq.n	1a00191a <vAssertCalled+0x1a>
         // If you want to set out of this function in the debugger to see
         // the assert() location then set ulSetNonZeroInDebuggerToReturn to a
         // non-zero value.
      }
   }
   taskEXIT_CRITICAL();
1a001920:	f001 f8aa 	bl	1a002a78 <vPortExitCritical>

//   printf( "Stop in a while(1)\r\n\r\n" ); // @Eric
//   while(1); // @Eric
}
1a001924:	b002      	add	sp, #8
1a001926:	bd10      	pop	{r4, pc}
1a001928:	1a005cf0 	.word	0x1a005cf0

1a00192c <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/

WEAK void vApplicationMallocFailedHook( void )
{
1a00192c:	b508      	push	{r3, lr}
   // parts of the demo application.  If heap_1.c, heap_2.c or heap_4.c are used,
   // then the size of the heap available to pvPortMalloc() is defined by
   // configTOTAL_HEAP_SIZE in FreeRTOSConfig.h, and the xPortGetFreeHeapSize()
   // API function can be used to query the size of free heap space that remains.
   // More information is provided in the book text.
   printf( "Application Malloc Failed Hook!\r\n" );
1a00192e:	4804      	ldr	r0, [pc, #16]	; (1a001940 <vApplicationMallocFailedHook+0x14>)
1a001930:	f003 feea 	bl	1a005708 <puts>
   vAssertCalled( __LINE__, __FILE__ );
1a001934:	4903      	ldr	r1, [pc, #12]	; (1a001944 <vApplicationMallocFailedHook+0x18>)
1a001936:	202c      	movs	r0, #44	; 0x2c
1a001938:	f7ff ffe2 	bl	1a001900 <vAssertCalled>
}
1a00193c:	bd08      	pop	{r3, pc}
1a00193e:	bf00      	nop
1a001940:	1a005c7c 	.word	0x1a005c7c
1a001944:	1a005ca0 	.word	0x1a005ca0

1a001948 <vApplicationStackOverflowHook>:
}
#endif /* 0 */
/*-----------------------------------------------------------*/

WEAK void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
1a001948:	b508      	push	{r3, lr}

   // Run time stack overflow checking is performed if
   // configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   // called if a stack overflow is detected. More information is provided in the
   // book text.
   printf( "\r\nApplication Stack Overflow!! on Task: %s\r\n", (char*)pcTaskName );
1a00194a:	4804      	ldr	r0, [pc, #16]	; (1a00195c <vApplicationStackOverflowHook+0x14>)
1a00194c:	f003 fe56 	bl	1a0055fc <iprintf>
   vAssertCalled( __LINE__, __FILE__ );
1a001950:	4903      	ldr	r1, [pc, #12]	; (1a001960 <vApplicationStackOverflowHook+0x18>)
1a001952:	2050      	movs	r0, #80	; 0x50
1a001954:	f7ff ffd4 	bl	1a001900 <vAssertCalled>
}
1a001958:	bd08      	pop	{r3, pc}
1a00195a:	bf00      	nop
1a00195c:	1a005cc0 	.word	0x1a005cc0
1a001960:	1a005ca0 	.word	0x1a005ca0

1a001964 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a001964:	4b08      	ldr	r3, [pc, #32]	; (1a001988 <prvResetNextTaskUnblockTime+0x24>)
1a001966:	681b      	ldr	r3, [r3, #0]
1a001968:	681b      	ldr	r3, [r3, #0]
1a00196a:	b923      	cbnz	r3, 1a001976 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
1a00196c:	4b07      	ldr	r3, [pc, #28]	; (1a00198c <prvResetNextTaskUnblockTime+0x28>)
1a00196e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a001972:	601a      	str	r2, [r3, #0]
1a001974:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a001976:	4b04      	ldr	r3, [pc, #16]	; (1a001988 <prvResetNextTaskUnblockTime+0x24>)
1a001978:	681b      	ldr	r3, [r3, #0]
1a00197a:	68db      	ldr	r3, [r3, #12]
1a00197c:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
1a00197e:	685a      	ldr	r2, [r3, #4]
1a001980:	4b02      	ldr	r3, [pc, #8]	; (1a00198c <prvResetNextTaskUnblockTime+0x28>)
1a001982:	601a      	str	r2, [r3, #0]
	}
}
1a001984:	4770      	bx	lr
1a001986:	bf00      	nop
1a001988:	10002914 	.word	0x10002914
1a00198c:	100029e8 	.word	0x100029e8

1a001990 <prvInitialiseNewTask>:
{
1a001990:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a001994:	4681      	mov	r9, r0
1a001996:	460d      	mov	r5, r1
1a001998:	4617      	mov	r7, r2
1a00199a:	469a      	mov	sl, r3
1a00199c:	9e08      	ldr	r6, [sp, #32]
1a00199e:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
1a0019a2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
1a0019a4:	0092      	lsls	r2, r2, #2
1a0019a6:	21a5      	movs	r1, #165	; 0xa5
1a0019a8:	6b20      	ldr	r0, [r4, #48]	; 0x30
1a0019aa:	f003 fa9a 	bl	1a004ee2 <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
1a0019ae:	6b23      	ldr	r3, [r4, #48]	; 0x30
1a0019b0:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
1a0019b4:	3a01      	subs	r2, #1
1a0019b6:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
1a0019ba:	f027 0707 	bic.w	r7, r7, #7
			pxNewTCB->pxEndOfStack = pxTopOfStack;
1a0019be:	6467      	str	r7, [r4, #68]	; 0x44
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a0019c0:	2300      	movs	r3, #0
1a0019c2:	2b0f      	cmp	r3, #15
1a0019c4:	d806      	bhi.n	1a0019d4 <prvInitialiseNewTask+0x44>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
1a0019c6:	5cea      	ldrb	r2, [r5, r3]
1a0019c8:	18e1      	adds	r1, r4, r3
1a0019ca:	f881 2034 	strb.w	r2, [r1, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
1a0019ce:	b10a      	cbz	r2, 1a0019d4 <prvInitialiseNewTask+0x44>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a0019d0:	3301      	adds	r3, #1
1a0019d2:	e7f6      	b.n	1a0019c2 <prvInitialiseNewTask+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
1a0019d4:	2300      	movs	r3, #0
1a0019d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
1a0019da:	2e06      	cmp	r6, #6
1a0019dc:	d900      	bls.n	1a0019e0 <prvInitialiseNewTask+0x50>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
1a0019de:	2606      	movs	r6, #6
	pxNewTCB->uxPriority = uxPriority;
1a0019e0:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
1a0019e2:	6526      	str	r6, [r4, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
1a0019e4:	2500      	movs	r5, #0
1a0019e6:	6565      	str	r5, [r4, #84]	; 0x54
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
1a0019e8:	1d20      	adds	r0, r4, #4
1a0019ea:	f7ff ff35 	bl	1a001858 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
1a0019ee:	f104 0018 	add.w	r0, r4, #24
1a0019f2:	f7ff ff31 	bl	1a001858 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
1a0019f6:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0019f8:	f1c6 0607 	rsb	r6, r6, #7
1a0019fc:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
1a0019fe:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
1a001a00:	65a5      	str	r5, [r4, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
1a001a02:	f884 505c 	strb.w	r5, [r4, #92]	; 0x5c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
1a001a06:	4652      	mov	r2, sl
1a001a08:	4649      	mov	r1, r9
1a001a0a:	4638      	mov	r0, r7
1a001a0c:	f000 ffea 	bl	1a0029e4 <pxPortInitialiseStack>
1a001a10:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
1a001a12:	f1b8 0f00 	cmp.w	r8, #0
1a001a16:	d001      	beq.n	1a001a1c <prvInitialiseNewTask+0x8c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
1a001a18:	f8c8 4000 	str.w	r4, [r8]
}
1a001a1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

1a001a20 <prvInitialiseTaskLists>:
{
1a001a20:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a001a22:	2400      	movs	r4, #0
1a001a24:	2c06      	cmp	r4, #6
1a001a26:	d808      	bhi.n	1a001a3a <prvInitialiseTaskLists+0x1a>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
1a001a28:	eb04 0284 	add.w	r2, r4, r4, lsl #2
1a001a2c:	0093      	lsls	r3, r2, #2
1a001a2e:	480e      	ldr	r0, [pc, #56]	; (1a001a68 <prvInitialiseTaskLists+0x48>)
1a001a30:	4418      	add	r0, r3
1a001a32:	f7ff ff06 	bl	1a001842 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a001a36:	3401      	adds	r4, #1
1a001a38:	e7f4      	b.n	1a001a24 <prvInitialiseTaskLists+0x4>
	vListInitialise( &xDelayedTaskList1 );
1a001a3a:	4d0c      	ldr	r5, [pc, #48]	; (1a001a6c <prvInitialiseTaskLists+0x4c>)
1a001a3c:	4628      	mov	r0, r5
1a001a3e:	f7ff ff00 	bl	1a001842 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
1a001a42:	4c0b      	ldr	r4, [pc, #44]	; (1a001a70 <prvInitialiseTaskLists+0x50>)
1a001a44:	4620      	mov	r0, r4
1a001a46:	f7ff fefc 	bl	1a001842 <vListInitialise>
	vListInitialise( &xPendingReadyList );
1a001a4a:	480a      	ldr	r0, [pc, #40]	; (1a001a74 <prvInitialiseTaskLists+0x54>)
1a001a4c:	f7ff fef9 	bl	1a001842 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
1a001a50:	4809      	ldr	r0, [pc, #36]	; (1a001a78 <prvInitialiseTaskLists+0x58>)
1a001a52:	f7ff fef6 	bl	1a001842 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
1a001a56:	4809      	ldr	r0, [pc, #36]	; (1a001a7c <prvInitialiseTaskLists+0x5c>)
1a001a58:	f7ff fef3 	bl	1a001842 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
1a001a5c:	4b08      	ldr	r3, [pc, #32]	; (1a001a80 <prvInitialiseTaskLists+0x60>)
1a001a5e:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
1a001a60:	4b08      	ldr	r3, [pc, #32]	; (1a001a84 <prvInitialiseTaskLists+0x64>)
1a001a62:	601c      	str	r4, [r3, #0]
}
1a001a64:	bd38      	pop	{r3, r4, r5, pc}
1a001a66:	bf00      	nop
1a001a68:	1000291c 	.word	0x1000291c
1a001a6c:	100029c0 	.word	0x100029c0
1a001a70:	100029d4 	.word	0x100029d4
1a001a74:	100029f0 	.word	0x100029f0
1a001a78:	10002a1c 	.word	0x10002a1c
1a001a7c:	10002a08 	.word	0x10002a08
1a001a80:	10002914 	.word	0x10002914
1a001a84:	10002918 	.word	0x10002918

1a001a88 <prvAddNewTaskToReadyList>:
{
1a001a88:	b510      	push	{r4, lr}
1a001a8a:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a001a8c:	f000 ffd2 	bl	1a002a34 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
1a001a90:	4a21      	ldr	r2, [pc, #132]	; (1a001b18 <prvAddNewTaskToReadyList+0x90>)
1a001a92:	6813      	ldr	r3, [r2, #0]
1a001a94:	3301      	adds	r3, #1
1a001a96:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
1a001a98:	4b20      	ldr	r3, [pc, #128]	; (1a001b1c <prvAddNewTaskToReadyList+0x94>)
1a001a9a:	681b      	ldr	r3, [r3, #0]
1a001a9c:	b15b      	cbz	r3, 1a001ab6 <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
1a001a9e:	4b20      	ldr	r3, [pc, #128]	; (1a001b20 <prvAddNewTaskToReadyList+0x98>)
1a001aa0:	681b      	ldr	r3, [r3, #0]
1a001aa2:	b96b      	cbnz	r3, 1a001ac0 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
1a001aa4:	4b1d      	ldr	r3, [pc, #116]	; (1a001b1c <prvAddNewTaskToReadyList+0x94>)
1a001aa6:	681b      	ldr	r3, [r3, #0]
1a001aa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a001aaa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001aac:	429a      	cmp	r2, r3
1a001aae:	d807      	bhi.n	1a001ac0 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
1a001ab0:	4b1a      	ldr	r3, [pc, #104]	; (1a001b1c <prvAddNewTaskToReadyList+0x94>)
1a001ab2:	601c      	str	r4, [r3, #0]
1a001ab4:	e004      	b.n	1a001ac0 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
1a001ab6:	4b19      	ldr	r3, [pc, #100]	; (1a001b1c <prvAddNewTaskToReadyList+0x94>)
1a001ab8:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
1a001aba:	6813      	ldr	r3, [r2, #0]
1a001abc:	2b01      	cmp	r3, #1
1a001abe:	d027      	beq.n	1a001b10 <prvAddNewTaskToReadyList+0x88>
		uxTaskNumber++;
1a001ac0:	4a18      	ldr	r2, [pc, #96]	; (1a001b24 <prvAddNewTaskToReadyList+0x9c>)
1a001ac2:	6813      	ldr	r3, [r2, #0]
1a001ac4:	3301      	adds	r3, #1
1a001ac6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
1a001ac8:	64a3      	str	r3, [r4, #72]	; 0x48
		prvAddTaskToReadyList( pxNewTCB );
1a001aca:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001acc:	2201      	movs	r2, #1
1a001ace:	409a      	lsls	r2, r3
1a001ad0:	4915      	ldr	r1, [pc, #84]	; (1a001b28 <prvAddNewTaskToReadyList+0xa0>)
1a001ad2:	6808      	ldr	r0, [r1, #0]
1a001ad4:	4302      	orrs	r2, r0
1a001ad6:	600a      	str	r2, [r1, #0]
1a001ad8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001adc:	009a      	lsls	r2, r3, #2
1a001ade:	1d21      	adds	r1, r4, #4
1a001ae0:	4812      	ldr	r0, [pc, #72]	; (1a001b2c <prvAddNewTaskToReadyList+0xa4>)
1a001ae2:	4410      	add	r0, r2
1a001ae4:	f7ff febb 	bl	1a00185e <vListInsertEnd>
	taskEXIT_CRITICAL();
1a001ae8:	f000 ffc6 	bl	1a002a78 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
1a001aec:	4b0c      	ldr	r3, [pc, #48]	; (1a001b20 <prvAddNewTaskToReadyList+0x98>)
1a001aee:	681b      	ldr	r3, [r3, #0]
1a001af0:	b16b      	cbz	r3, 1a001b0e <prvAddNewTaskToReadyList+0x86>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
1a001af2:	4b0a      	ldr	r3, [pc, #40]	; (1a001b1c <prvAddNewTaskToReadyList+0x94>)
1a001af4:	681b      	ldr	r3, [r3, #0]
1a001af6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a001af8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001afa:	429a      	cmp	r2, r3
1a001afc:	d207      	bcs.n	1a001b0e <prvAddNewTaskToReadyList+0x86>
			taskYIELD_IF_USING_PREEMPTION();
1a001afe:	4b0c      	ldr	r3, [pc, #48]	; (1a001b30 <prvAddNewTaskToReadyList+0xa8>)
1a001b00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001b04:	601a      	str	r2, [r3, #0]
1a001b06:	f3bf 8f4f 	dsb	sy
1a001b0a:	f3bf 8f6f 	isb	sy
}
1a001b0e:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
1a001b10:	f7ff ff86 	bl	1a001a20 <prvInitialiseTaskLists>
1a001b14:	e7d4      	b.n	1a001ac0 <prvAddNewTaskToReadyList+0x38>
1a001b16:	bf00      	nop
1a001b18:	100029a8 	.word	0x100029a8
1a001b1c:	10002910 	.word	0x10002910
1a001b20:	10002a04 	.word	0x10002a04
1a001b24:	100029b8 	.word	0x100029b8
1a001b28:	100029bc 	.word	0x100029bc
1a001b2c:	1000291c 	.word	0x1000291c
1a001b30:	e000ed04 	.word	0xe000ed04

1a001b34 <prvDeleteTCB>:
	{
1a001b34:	b510      	push	{r4, lr}
1a001b36:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
1a001b38:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
1a001b3c:	b163      	cbz	r3, 1a001b58 <prvDeleteTCB+0x24>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
1a001b3e:	2b01      	cmp	r3, #1
1a001b40:	d011      	beq.n	1a001b66 <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
1a001b42:	2b02      	cmp	r3, #2
1a001b44:	d00e      	beq.n	1a001b64 <prvDeleteTCB+0x30>
1a001b46:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001b4a:	f383 8811 	msr	BASEPRI, r3
1a001b4e:	f3bf 8f6f 	isb	sy
1a001b52:	f3bf 8f4f 	dsb	sy
1a001b56:	e7fe      	b.n	1a001b56 <prvDeleteTCB+0x22>
				vPortFree( pxTCB->pxStack );
1a001b58:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a001b5a:	f7ff f94f 	bl	1a000dfc <vPortFree>
				vPortFree( pxTCB );
1a001b5e:	4620      	mov	r0, r4
1a001b60:	f7ff f94c 	bl	1a000dfc <vPortFree>
	}
1a001b64:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
1a001b66:	f7ff f949 	bl	1a000dfc <vPortFree>
1a001b6a:	e7fb      	b.n	1a001b64 <prvDeleteTCB+0x30>

1a001b6c <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a001b6c:	4b0f      	ldr	r3, [pc, #60]	; (1a001bac <prvCheckTasksWaitingTermination+0x40>)
1a001b6e:	681b      	ldr	r3, [r3, #0]
1a001b70:	b1d3      	cbz	r3, 1a001ba8 <prvCheckTasksWaitingTermination+0x3c>
{
1a001b72:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
1a001b74:	f000 ff5e 	bl	1a002a34 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
1a001b78:	4b0d      	ldr	r3, [pc, #52]	; (1a001bb0 <prvCheckTasksWaitingTermination+0x44>)
1a001b7a:	68db      	ldr	r3, [r3, #12]
1a001b7c:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001b7e:	1d20      	adds	r0, r4, #4
1a001b80:	f7ff fe92 	bl	1a0018a8 <uxListRemove>
				--uxCurrentNumberOfTasks;
1a001b84:	4a0b      	ldr	r2, [pc, #44]	; (1a001bb4 <prvCheckTasksWaitingTermination+0x48>)
1a001b86:	6813      	ldr	r3, [r2, #0]
1a001b88:	3b01      	subs	r3, #1
1a001b8a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
1a001b8c:	4a07      	ldr	r2, [pc, #28]	; (1a001bac <prvCheckTasksWaitingTermination+0x40>)
1a001b8e:	6813      	ldr	r3, [r2, #0]
1a001b90:	3b01      	subs	r3, #1
1a001b92:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
1a001b94:	f000 ff70 	bl	1a002a78 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
1a001b98:	4620      	mov	r0, r4
1a001b9a:	f7ff ffcb 	bl	1a001b34 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a001b9e:	4b03      	ldr	r3, [pc, #12]	; (1a001bac <prvCheckTasksWaitingTermination+0x40>)
1a001ba0:	681b      	ldr	r3, [r3, #0]
1a001ba2:	2b00      	cmp	r3, #0
1a001ba4:	d1e6      	bne.n	1a001b74 <prvCheckTasksWaitingTermination+0x8>
}
1a001ba6:	bd10      	pop	{r4, pc}
1a001ba8:	4770      	bx	lr
1a001baa:	bf00      	nop
1a001bac:	100029ac 	.word	0x100029ac
1a001bb0:	10002a1c 	.word	0x10002a1c
1a001bb4:	100029a8 	.word	0x100029a8

1a001bb8 <prvIdleTask>:
{
1a001bb8:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
1a001bba:	f7ff ffd7 	bl	1a001b6c <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
1a001bbe:	4b06      	ldr	r3, [pc, #24]	; (1a001bd8 <prvIdleTask+0x20>)
1a001bc0:	681b      	ldr	r3, [r3, #0]
1a001bc2:	2b01      	cmp	r3, #1
1a001bc4:	d9f9      	bls.n	1a001bba <prvIdleTask+0x2>
				taskYIELD();
1a001bc6:	4b05      	ldr	r3, [pc, #20]	; (1a001bdc <prvIdleTask+0x24>)
1a001bc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001bcc:	601a      	str	r2, [r3, #0]
1a001bce:	f3bf 8f4f 	dsb	sy
1a001bd2:	f3bf 8f6f 	isb	sy
1a001bd6:	e7f0      	b.n	1a001bba <prvIdleTask+0x2>
1a001bd8:	1000291c 	.word	0x1000291c
1a001bdc:	e000ed04 	.word	0xe000ed04

1a001be0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
1a001be0:	b570      	push	{r4, r5, r6, lr}
1a001be2:	4604      	mov	r4, r0
1a001be4:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
1a001be6:	4b1d      	ldr	r3, [pc, #116]	; (1a001c5c <prvAddCurrentTaskToDelayedList+0x7c>)
1a001be8:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001bea:	4b1d      	ldr	r3, [pc, #116]	; (1a001c60 <prvAddCurrentTaskToDelayedList+0x80>)
1a001bec:	6818      	ldr	r0, [r3, #0]
1a001bee:	3004      	adds	r0, #4
1a001bf0:	f7ff fe5a 	bl	1a0018a8 <uxListRemove>
1a001bf4:	b950      	cbnz	r0, 1a001c0c <prvAddCurrentTaskToDelayedList+0x2c>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
1a001bf6:	4b1a      	ldr	r3, [pc, #104]	; (1a001c60 <prvAddCurrentTaskToDelayedList+0x80>)
1a001bf8:	681b      	ldr	r3, [r3, #0]
1a001bfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a001bfc:	2301      	movs	r3, #1
1a001bfe:	fa03 f202 	lsl.w	r2, r3, r2
1a001c02:	4918      	ldr	r1, [pc, #96]	; (1a001c64 <prvAddCurrentTaskToDelayedList+0x84>)
1a001c04:	680b      	ldr	r3, [r1, #0]
1a001c06:	ea23 0302 	bic.w	r3, r3, r2
1a001c0a:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a001c0c:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
1a001c10:	d00d      	beq.n	1a001c2e <prvAddCurrentTaskToDelayedList+0x4e>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
1a001c12:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
1a001c14:	4b12      	ldr	r3, [pc, #72]	; (1a001c60 <prvAddCurrentTaskToDelayedList+0x80>)
1a001c16:	681b      	ldr	r3, [r3, #0]
1a001c18:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
1a001c1a:	42a5      	cmp	r5, r4
1a001c1c:	d910      	bls.n	1a001c40 <prvAddCurrentTaskToDelayedList+0x60>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a001c1e:	4b12      	ldr	r3, [pc, #72]	; (1a001c68 <prvAddCurrentTaskToDelayedList+0x88>)
1a001c20:	6818      	ldr	r0, [r3, #0]
1a001c22:	4b0f      	ldr	r3, [pc, #60]	; (1a001c60 <prvAddCurrentTaskToDelayedList+0x80>)
1a001c24:	6819      	ldr	r1, [r3, #0]
1a001c26:	3104      	adds	r1, #4
1a001c28:	f7ff fe24 	bl	1a001874 <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
1a001c2c:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a001c2e:	2e00      	cmp	r6, #0
1a001c30:	d0ef      	beq.n	1a001c12 <prvAddCurrentTaskToDelayedList+0x32>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a001c32:	4b0b      	ldr	r3, [pc, #44]	; (1a001c60 <prvAddCurrentTaskToDelayedList+0x80>)
1a001c34:	6819      	ldr	r1, [r3, #0]
1a001c36:	3104      	adds	r1, #4
1a001c38:	480c      	ldr	r0, [pc, #48]	; (1a001c6c <prvAddCurrentTaskToDelayedList+0x8c>)
1a001c3a:	f7ff fe10 	bl	1a00185e <vListInsertEnd>
1a001c3e:	e7f5      	b.n	1a001c2c <prvAddCurrentTaskToDelayedList+0x4c>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a001c40:	4b0b      	ldr	r3, [pc, #44]	; (1a001c70 <prvAddCurrentTaskToDelayedList+0x90>)
1a001c42:	6818      	ldr	r0, [r3, #0]
1a001c44:	4b06      	ldr	r3, [pc, #24]	; (1a001c60 <prvAddCurrentTaskToDelayedList+0x80>)
1a001c46:	6819      	ldr	r1, [r3, #0]
1a001c48:	3104      	adds	r1, #4
1a001c4a:	f7ff fe13 	bl	1a001874 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
1a001c4e:	4b09      	ldr	r3, [pc, #36]	; (1a001c74 <prvAddCurrentTaskToDelayedList+0x94>)
1a001c50:	681b      	ldr	r3, [r3, #0]
1a001c52:	42a3      	cmp	r3, r4
1a001c54:	d9ea      	bls.n	1a001c2c <prvAddCurrentTaskToDelayedList+0x4c>
					xNextTaskUnblockTime = xTimeToWake;
1a001c56:	4b07      	ldr	r3, [pc, #28]	; (1a001c74 <prvAddCurrentTaskToDelayedList+0x94>)
1a001c58:	601c      	str	r4, [r3, #0]
}
1a001c5a:	e7e7      	b.n	1a001c2c <prvAddCurrentTaskToDelayedList+0x4c>
1a001c5c:	10002a30 	.word	0x10002a30
1a001c60:	10002910 	.word	0x10002910
1a001c64:	100029bc 	.word	0x100029bc
1a001c68:	10002918 	.word	0x10002918
1a001c6c:	10002a08 	.word	0x10002a08
1a001c70:	10002914 	.word	0x10002914
1a001c74:	100029e8 	.word	0x100029e8

1a001c78 <xTaskCreateStatic>:
	{
1a001c78:	b570      	push	{r4, r5, r6, lr}
1a001c7a:	b086      	sub	sp, #24
1a001c7c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
1a001c7e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
1a001c80:	b175      	cbz	r5, 1a001ca0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
1a001c82:	b1b4      	cbz	r4, 1a001cb2 <xTaskCreateStatic+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
1a001c84:	2660      	movs	r6, #96	; 0x60
1a001c86:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
1a001c88:	9e04      	ldr	r6, [sp, #16]
1a001c8a:	2e60      	cmp	r6, #96	; 0x60
1a001c8c:	d01a      	beq.n	1a001cc4 <xTaskCreateStatic+0x4c>
1a001c8e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c92:	f383 8811 	msr	BASEPRI, r3
1a001c96:	f3bf 8f6f 	isb	sy
1a001c9a:	f3bf 8f4f 	dsb	sy
1a001c9e:	e7fe      	b.n	1a001c9e <xTaskCreateStatic+0x26>
1a001ca0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001ca4:	f383 8811 	msr	BASEPRI, r3
1a001ca8:	f3bf 8f6f 	isb	sy
1a001cac:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
1a001cb0:	e7fe      	b.n	1a001cb0 <xTaskCreateStatic+0x38>
1a001cb2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001cb6:	f383 8811 	msr	BASEPRI, r3
1a001cba:	f3bf 8f6f 	isb	sy
1a001cbe:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
1a001cc2:	e7fe      	b.n	1a001cc2 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
1a001cc4:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
1a001cc6:	2502      	movs	r5, #2
1a001cc8:	f884 505d 	strb.w	r5, [r4, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
1a001ccc:	2500      	movs	r5, #0
1a001cce:	9503      	str	r5, [sp, #12]
1a001cd0:	9402      	str	r4, [sp, #8]
1a001cd2:	ad05      	add	r5, sp, #20
1a001cd4:	9501      	str	r5, [sp, #4]
1a001cd6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
1a001cd8:	9500      	str	r5, [sp, #0]
1a001cda:	f7ff fe59 	bl	1a001990 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a001cde:	4620      	mov	r0, r4
1a001ce0:	f7ff fed2 	bl	1a001a88 <prvAddNewTaskToReadyList>
	}
1a001ce4:	9805      	ldr	r0, [sp, #20]
1a001ce6:	b006      	add	sp, #24
1a001ce8:	bd70      	pop	{r4, r5, r6, pc}

1a001cea <xTaskCreate>:
	{
1a001cea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a001cee:	b085      	sub	sp, #20
1a001cf0:	4607      	mov	r7, r0
1a001cf2:	4688      	mov	r8, r1
1a001cf4:	4615      	mov	r5, r2
1a001cf6:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001cf8:	0090      	lsls	r0, r2, #2
1a001cfa:	f7ff f847 	bl	1a000d8c <pvPortMalloc>
			if( pxStack != NULL )
1a001cfe:	b1f8      	cbz	r0, 1a001d40 <xTaskCreate+0x56>
1a001d00:	4606      	mov	r6, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
1a001d02:	2060      	movs	r0, #96	; 0x60
1a001d04:	f7ff f842 	bl	1a000d8c <pvPortMalloc>
				if( pxNewTCB != NULL )
1a001d08:	4604      	mov	r4, r0
1a001d0a:	b1a8      	cbz	r0, 1a001d38 <xTaskCreate+0x4e>
					pxNewTCB->pxStack = pxStack;
1a001d0c:	6306      	str	r6, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
1a001d0e:	b1e4      	cbz	r4, 1a001d4a <xTaskCreate+0x60>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
1a001d10:	2300      	movs	r3, #0
1a001d12:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
1a001d16:	9303      	str	r3, [sp, #12]
1a001d18:	9402      	str	r4, [sp, #8]
1a001d1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1a001d1c:	9301      	str	r3, [sp, #4]
1a001d1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a001d20:	9300      	str	r3, [sp, #0]
1a001d22:	464b      	mov	r3, r9
1a001d24:	462a      	mov	r2, r5
1a001d26:	4641      	mov	r1, r8
1a001d28:	4638      	mov	r0, r7
1a001d2a:	f7ff fe31 	bl	1a001990 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a001d2e:	4620      	mov	r0, r4
1a001d30:	f7ff feaa 	bl	1a001a88 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
1a001d34:	2001      	movs	r0, #1
1a001d36:	e005      	b.n	1a001d44 <xTaskCreate+0x5a>
					vPortFree( pxStack );
1a001d38:	4630      	mov	r0, r6
1a001d3a:	f7ff f85f 	bl	1a000dfc <vPortFree>
1a001d3e:	e7e6      	b.n	1a001d0e <xTaskCreate+0x24>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a001d40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	}
1a001d44:	b005      	add	sp, #20
1a001d46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a001d4a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		return xReturn;
1a001d4e:	e7f9      	b.n	1a001d44 <xTaskCreate+0x5a>

1a001d50 <vTaskStartScheduler>:
{
1a001d50:	b510      	push	{r4, lr}
1a001d52:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
1a001d54:	2400      	movs	r4, #0
1a001d56:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
1a001d58:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
1a001d5a:	aa07      	add	r2, sp, #28
1a001d5c:	a906      	add	r1, sp, #24
1a001d5e:	a805      	add	r0, sp, #20
1a001d60:	f7ff fdb6 	bl	1a0018d0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
1a001d64:	9b05      	ldr	r3, [sp, #20]
1a001d66:	9302      	str	r3, [sp, #8]
1a001d68:	9b06      	ldr	r3, [sp, #24]
1a001d6a:	9301      	str	r3, [sp, #4]
1a001d6c:	9400      	str	r4, [sp, #0]
1a001d6e:	4623      	mov	r3, r4
1a001d70:	9a07      	ldr	r2, [sp, #28]
1a001d72:	4917      	ldr	r1, [pc, #92]	; (1a001dd0 <vTaskStartScheduler+0x80>)
1a001d74:	4817      	ldr	r0, [pc, #92]	; (1a001dd4 <vTaskStartScheduler+0x84>)
1a001d76:	f7ff ff7f 	bl	1a001c78 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
1a001d7a:	b140      	cbz	r0, 1a001d8e <vTaskStartScheduler+0x3e>
			xReturn = xTimerCreateTimerTask();
1a001d7c:	f000 fc46 	bl	1a00260c <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
1a001d80:	2801      	cmp	r0, #1
1a001d82:	d006      	beq.n	1a001d92 <vTaskStartScheduler+0x42>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a001d84:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a001d88:	d018      	beq.n	1a001dbc <vTaskStartScheduler+0x6c>
}
1a001d8a:	b008      	add	sp, #32
1a001d8c:	bd10      	pop	{r4, pc}
			xReturn = pdFAIL;
1a001d8e:	2000      	movs	r0, #0
1a001d90:	e7f6      	b.n	1a001d80 <vTaskStartScheduler+0x30>
1a001d92:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001d96:	f383 8811 	msr	BASEPRI, r3
1a001d9a:	f3bf 8f6f 	isb	sy
1a001d9e:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
1a001da2:	4b0d      	ldr	r3, [pc, #52]	; (1a001dd8 <vTaskStartScheduler+0x88>)
1a001da4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a001da8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
1a001daa:	4b0c      	ldr	r3, [pc, #48]	; (1a001ddc <vTaskStartScheduler+0x8c>)
1a001dac:	2201      	movs	r2, #1
1a001dae:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
1a001db0:	4b0b      	ldr	r3, [pc, #44]	; (1a001de0 <vTaskStartScheduler+0x90>)
1a001db2:	2200      	movs	r2, #0
1a001db4:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
1a001db6:	f000 fedf 	bl	1a002b78 <xPortStartScheduler>
1a001dba:	e7e6      	b.n	1a001d8a <vTaskStartScheduler+0x3a>
1a001dbc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001dc0:	f383 8811 	msr	BASEPRI, r3
1a001dc4:	f3bf 8f6f 	isb	sy
1a001dc8:	f3bf 8f4f 	dsb	sy
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a001dcc:	e7fe      	b.n	1a001dcc <vTaskStartScheduler+0x7c>
1a001dce:	bf00      	nop
1a001dd0:	1a005d30 	.word	0x1a005d30
1a001dd4:	1a001bb9 	.word	0x1a001bb9
1a001dd8:	100029e8 	.word	0x100029e8
1a001ddc:	10002a04 	.word	0x10002a04
1a001de0:	10002a30 	.word	0x10002a30

1a001de4 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
1a001de4:	4a02      	ldr	r2, [pc, #8]	; (1a001df0 <vTaskSuspendAll+0xc>)
1a001de6:	6813      	ldr	r3, [r2, #0]
1a001de8:	3301      	adds	r3, #1
1a001dea:	6013      	str	r3, [r2, #0]
}
1a001dec:	4770      	bx	lr
1a001dee:	bf00      	nop
1a001df0:	100029b4 	.word	0x100029b4

1a001df4 <xTaskGetTickCount>:
		xTicks = xTickCount;
1a001df4:	4b01      	ldr	r3, [pc, #4]	; (1a001dfc <xTaskGetTickCount+0x8>)
1a001df6:	6818      	ldr	r0, [r3, #0]
}
1a001df8:	4770      	bx	lr
1a001dfa:	bf00      	nop
1a001dfc:	10002a30 	.word	0x10002a30

1a001e00 <xTaskIncrementTick>:
{
1a001e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001e02:	4b3a      	ldr	r3, [pc, #232]	; (1a001eec <xTaskIncrementTick+0xec>)
1a001e04:	681b      	ldr	r3, [r3, #0]
1a001e06:	2b00      	cmp	r3, #0
1a001e08:	d164      	bne.n	1a001ed4 <xTaskIncrementTick+0xd4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
1a001e0a:	4b39      	ldr	r3, [pc, #228]	; (1a001ef0 <xTaskIncrementTick+0xf0>)
1a001e0c:	681d      	ldr	r5, [r3, #0]
1a001e0e:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
1a001e10:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
1a001e12:	b9c5      	cbnz	r5, 1a001e46 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
1a001e14:	4b37      	ldr	r3, [pc, #220]	; (1a001ef4 <xTaskIncrementTick+0xf4>)
1a001e16:	681b      	ldr	r3, [r3, #0]
1a001e18:	681b      	ldr	r3, [r3, #0]
1a001e1a:	b143      	cbz	r3, 1a001e2e <xTaskIncrementTick+0x2e>
1a001e1c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001e20:	f383 8811 	msr	BASEPRI, r3
1a001e24:	f3bf 8f6f 	isb	sy
1a001e28:	f3bf 8f4f 	dsb	sy
1a001e2c:	e7fe      	b.n	1a001e2c <xTaskIncrementTick+0x2c>
1a001e2e:	4a31      	ldr	r2, [pc, #196]	; (1a001ef4 <xTaskIncrementTick+0xf4>)
1a001e30:	6811      	ldr	r1, [r2, #0]
1a001e32:	4b31      	ldr	r3, [pc, #196]	; (1a001ef8 <xTaskIncrementTick+0xf8>)
1a001e34:	6818      	ldr	r0, [r3, #0]
1a001e36:	6010      	str	r0, [r2, #0]
1a001e38:	6019      	str	r1, [r3, #0]
1a001e3a:	4a30      	ldr	r2, [pc, #192]	; (1a001efc <xTaskIncrementTick+0xfc>)
1a001e3c:	6813      	ldr	r3, [r2, #0]
1a001e3e:	3301      	adds	r3, #1
1a001e40:	6013      	str	r3, [r2, #0]
1a001e42:	f7ff fd8f 	bl	1a001964 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
1a001e46:	4b2e      	ldr	r3, [pc, #184]	; (1a001f00 <xTaskIncrementTick+0x100>)
1a001e48:	681b      	ldr	r3, [r3, #0]
1a001e4a:	42ab      	cmp	r3, r5
1a001e4c:	d938      	bls.n	1a001ec0 <xTaskIncrementTick+0xc0>
BaseType_t xSwitchRequired = pdFALSE;
1a001e4e:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
1a001e50:	4b2c      	ldr	r3, [pc, #176]	; (1a001f04 <xTaskIncrementTick+0x104>)
1a001e52:	681b      	ldr	r3, [r3, #0]
1a001e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001e56:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001e5a:	009a      	lsls	r2, r3, #2
1a001e5c:	4b2a      	ldr	r3, [pc, #168]	; (1a001f08 <xTaskIncrementTick+0x108>)
1a001e5e:	589b      	ldr	r3, [r3, r2]
1a001e60:	2b01      	cmp	r3, #1
1a001e62:	d93c      	bls.n	1a001ede <xTaskIncrementTick+0xde>
				xSwitchRequired = pdTRUE;
1a001e64:	2401      	movs	r4, #1
1a001e66:	e03a      	b.n	1a001ede <xTaskIncrementTick+0xde>
							xSwitchRequired = pdTRUE;
1a001e68:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a001e6a:	4b22      	ldr	r3, [pc, #136]	; (1a001ef4 <xTaskIncrementTick+0xf4>)
1a001e6c:	681b      	ldr	r3, [r3, #0]
1a001e6e:	681b      	ldr	r3, [r3, #0]
1a001e70:	b343      	cbz	r3, 1a001ec4 <xTaskIncrementTick+0xc4>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a001e72:	4b20      	ldr	r3, [pc, #128]	; (1a001ef4 <xTaskIncrementTick+0xf4>)
1a001e74:	681b      	ldr	r3, [r3, #0]
1a001e76:	68db      	ldr	r3, [r3, #12]
1a001e78:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
1a001e7a:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
1a001e7c:	429d      	cmp	r5, r3
1a001e7e:	d326      	bcc.n	1a001ece <xTaskIncrementTick+0xce>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001e80:	1d37      	adds	r7, r6, #4
1a001e82:	4638      	mov	r0, r7
1a001e84:	f7ff fd10 	bl	1a0018a8 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
1a001e88:	6ab3      	ldr	r3, [r6, #40]	; 0x28
1a001e8a:	b11b      	cbz	r3, 1a001e94 <xTaskIncrementTick+0x94>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a001e8c:	f106 0018 	add.w	r0, r6, #24
1a001e90:	f7ff fd0a 	bl	1a0018a8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a001e94:	6af3      	ldr	r3, [r6, #44]	; 0x2c
1a001e96:	2201      	movs	r2, #1
1a001e98:	409a      	lsls	r2, r3
1a001e9a:	491c      	ldr	r1, [pc, #112]	; (1a001f0c <xTaskIncrementTick+0x10c>)
1a001e9c:	6808      	ldr	r0, [r1, #0]
1a001e9e:	4302      	orrs	r2, r0
1a001ea0:	600a      	str	r2, [r1, #0]
1a001ea2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001ea6:	009a      	lsls	r2, r3, #2
1a001ea8:	4639      	mov	r1, r7
1a001eaa:	4817      	ldr	r0, [pc, #92]	; (1a001f08 <xTaskIncrementTick+0x108>)
1a001eac:	4410      	add	r0, r2
1a001eae:	f7ff fcd6 	bl	1a00185e <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a001eb2:	6af2      	ldr	r2, [r6, #44]	; 0x2c
1a001eb4:	4b13      	ldr	r3, [pc, #76]	; (1a001f04 <xTaskIncrementTick+0x104>)
1a001eb6:	681b      	ldr	r3, [r3, #0]
1a001eb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001eba:	429a      	cmp	r2, r3
1a001ebc:	d2d4      	bcs.n	1a001e68 <xTaskIncrementTick+0x68>
1a001ebe:	e7d4      	b.n	1a001e6a <xTaskIncrementTick+0x6a>
BaseType_t xSwitchRequired = pdFALSE;
1a001ec0:	2400      	movs	r4, #0
1a001ec2:	e7d2      	b.n	1a001e6a <xTaskIncrementTick+0x6a>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001ec4:	4b0e      	ldr	r3, [pc, #56]	; (1a001f00 <xTaskIncrementTick+0x100>)
1a001ec6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a001eca:	601a      	str	r2, [r3, #0]
					break;
1a001ecc:	e7c0      	b.n	1a001e50 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
1a001ece:	4a0c      	ldr	r2, [pc, #48]	; (1a001f00 <xTaskIncrementTick+0x100>)
1a001ed0:	6013      	str	r3, [r2, #0]
						break;
1a001ed2:	e7bd      	b.n	1a001e50 <xTaskIncrementTick+0x50>
		++uxPendedTicks;
1a001ed4:	4a0e      	ldr	r2, [pc, #56]	; (1a001f10 <xTaskIncrementTick+0x110>)
1a001ed6:	6813      	ldr	r3, [r2, #0]
1a001ed8:	3301      	adds	r3, #1
1a001eda:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
1a001edc:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
1a001ede:	4b0d      	ldr	r3, [pc, #52]	; (1a001f14 <xTaskIncrementTick+0x114>)
1a001ee0:	681b      	ldr	r3, [r3, #0]
1a001ee2:	b103      	cbz	r3, 1a001ee6 <xTaskIncrementTick+0xe6>
			xSwitchRequired = pdTRUE;
1a001ee4:	2401      	movs	r4, #1
}
1a001ee6:	4620      	mov	r0, r4
1a001ee8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a001eea:	bf00      	nop
1a001eec:	100029b4 	.word	0x100029b4
1a001ef0:	10002a30 	.word	0x10002a30
1a001ef4:	10002914 	.word	0x10002914
1a001ef8:	10002918 	.word	0x10002918
1a001efc:	100029ec 	.word	0x100029ec
1a001f00:	100029e8 	.word	0x100029e8
1a001f04:	10002910 	.word	0x10002910
1a001f08:	1000291c 	.word	0x1000291c
1a001f0c:	100029bc 	.word	0x100029bc
1a001f10:	100029b0 	.word	0x100029b0
1a001f14:	10002a34 	.word	0x10002a34

1a001f18 <xTaskResumeAll>:
{
1a001f18:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
1a001f1a:	4b35      	ldr	r3, [pc, #212]	; (1a001ff0 <xTaskResumeAll+0xd8>)
1a001f1c:	681b      	ldr	r3, [r3, #0]
1a001f1e:	b943      	cbnz	r3, 1a001f32 <xTaskResumeAll+0x1a>
1a001f20:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001f24:	f383 8811 	msr	BASEPRI, r3
1a001f28:	f3bf 8f6f 	isb	sy
1a001f2c:	f3bf 8f4f 	dsb	sy
1a001f30:	e7fe      	b.n	1a001f30 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
1a001f32:	f000 fd7f 	bl	1a002a34 <vPortEnterCritical>
		--uxSchedulerSuspended;
1a001f36:	4b2e      	ldr	r3, [pc, #184]	; (1a001ff0 <xTaskResumeAll+0xd8>)
1a001f38:	681a      	ldr	r2, [r3, #0]
1a001f3a:	3a01      	subs	r2, #1
1a001f3c:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001f3e:	681b      	ldr	r3, [r3, #0]
1a001f40:	2b00      	cmp	r3, #0
1a001f42:	d14d      	bne.n	1a001fe0 <xTaskResumeAll+0xc8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
1a001f44:	4b2b      	ldr	r3, [pc, #172]	; (1a001ff4 <xTaskResumeAll+0xdc>)
1a001f46:	681b      	ldr	r3, [r3, #0]
1a001f48:	b90b      	cbnz	r3, 1a001f4e <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
1a001f4a:	2400      	movs	r4, #0
1a001f4c:	e049      	b.n	1a001fe2 <xTaskResumeAll+0xca>
TCB_t *pxTCB = NULL;
1a001f4e:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
1a001f50:	4b29      	ldr	r3, [pc, #164]	; (1a001ff8 <xTaskResumeAll+0xe0>)
1a001f52:	681b      	ldr	r3, [r3, #0]
1a001f54:	b31b      	cbz	r3, 1a001f9e <xTaskResumeAll+0x86>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
1a001f56:	4b28      	ldr	r3, [pc, #160]	; (1a001ff8 <xTaskResumeAll+0xe0>)
1a001f58:	68db      	ldr	r3, [r3, #12]
1a001f5a:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a001f5c:	f104 0018 	add.w	r0, r4, #24
1a001f60:	f7ff fca2 	bl	1a0018a8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001f64:	1d25      	adds	r5, r4, #4
1a001f66:	4628      	mov	r0, r5
1a001f68:	f7ff fc9e 	bl	1a0018a8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a001f6c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001f6e:	2201      	movs	r2, #1
1a001f70:	409a      	lsls	r2, r3
1a001f72:	4922      	ldr	r1, [pc, #136]	; (1a001ffc <xTaskResumeAll+0xe4>)
1a001f74:	6808      	ldr	r0, [r1, #0]
1a001f76:	4302      	orrs	r2, r0
1a001f78:	600a      	str	r2, [r1, #0]
1a001f7a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001f7e:	009a      	lsls	r2, r3, #2
1a001f80:	4629      	mov	r1, r5
1a001f82:	481f      	ldr	r0, [pc, #124]	; (1a002000 <xTaskResumeAll+0xe8>)
1a001f84:	4410      	add	r0, r2
1a001f86:	f7ff fc6a 	bl	1a00185e <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a001f8a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001f8c:	4b1d      	ldr	r3, [pc, #116]	; (1a002004 <xTaskResumeAll+0xec>)
1a001f8e:	681b      	ldr	r3, [r3, #0]
1a001f90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001f92:	429a      	cmp	r2, r3
1a001f94:	d3dc      	bcc.n	1a001f50 <xTaskResumeAll+0x38>
						xYieldPending = pdTRUE;
1a001f96:	4b1c      	ldr	r3, [pc, #112]	; (1a002008 <xTaskResumeAll+0xf0>)
1a001f98:	2201      	movs	r2, #1
1a001f9a:	601a      	str	r2, [r3, #0]
1a001f9c:	e7d8      	b.n	1a001f50 <xTaskResumeAll+0x38>
				if( pxTCB != NULL )
1a001f9e:	b10c      	cbz	r4, 1a001fa4 <xTaskResumeAll+0x8c>
					prvResetNextTaskUnblockTime();
1a001fa0:	f7ff fce0 	bl	1a001964 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
1a001fa4:	4b19      	ldr	r3, [pc, #100]	; (1a00200c <xTaskResumeAll+0xf4>)
1a001fa6:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
1a001fa8:	b974      	cbnz	r4, 1a001fc8 <xTaskResumeAll+0xb0>
				if( xYieldPending != pdFALSE )
1a001faa:	4b17      	ldr	r3, [pc, #92]	; (1a002008 <xTaskResumeAll+0xf0>)
1a001fac:	681b      	ldr	r3, [r3, #0]
1a001fae:	b1e3      	cbz	r3, 1a001fea <xTaskResumeAll+0xd2>
					taskYIELD_IF_USING_PREEMPTION();
1a001fb0:	4b17      	ldr	r3, [pc, #92]	; (1a002010 <xTaskResumeAll+0xf8>)
1a001fb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001fb6:	601a      	str	r2, [r3, #0]
1a001fb8:	f3bf 8f4f 	dsb	sy
1a001fbc:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
1a001fc0:	2401      	movs	r4, #1
1a001fc2:	e00e      	b.n	1a001fe2 <xTaskResumeAll+0xca>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
1a001fc4:	3c01      	subs	r4, #1
1a001fc6:	d007      	beq.n	1a001fd8 <xTaskResumeAll+0xc0>
							if( xTaskIncrementTick() != pdFALSE )
1a001fc8:	f7ff ff1a 	bl	1a001e00 <xTaskIncrementTick>
1a001fcc:	2800      	cmp	r0, #0
1a001fce:	d0f9      	beq.n	1a001fc4 <xTaskResumeAll+0xac>
								xYieldPending = pdTRUE;
1a001fd0:	4b0d      	ldr	r3, [pc, #52]	; (1a002008 <xTaskResumeAll+0xf0>)
1a001fd2:	2201      	movs	r2, #1
1a001fd4:	601a      	str	r2, [r3, #0]
1a001fd6:	e7f5      	b.n	1a001fc4 <xTaskResumeAll+0xac>
						uxPendedTicks = 0;
1a001fd8:	4b0c      	ldr	r3, [pc, #48]	; (1a00200c <xTaskResumeAll+0xf4>)
1a001fda:	2200      	movs	r2, #0
1a001fdc:	601a      	str	r2, [r3, #0]
1a001fde:	e7e4      	b.n	1a001faa <xTaskResumeAll+0x92>
BaseType_t xAlreadyYielded = pdFALSE;
1a001fe0:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a001fe2:	f000 fd49 	bl	1a002a78 <vPortExitCritical>
}
1a001fe6:	4620      	mov	r0, r4
1a001fe8:	bd38      	pop	{r3, r4, r5, pc}
BaseType_t xAlreadyYielded = pdFALSE;
1a001fea:	2400      	movs	r4, #0
1a001fec:	e7f9      	b.n	1a001fe2 <xTaskResumeAll+0xca>
1a001fee:	bf00      	nop
1a001ff0:	100029b4 	.word	0x100029b4
1a001ff4:	100029a8 	.word	0x100029a8
1a001ff8:	100029f0 	.word	0x100029f0
1a001ffc:	100029bc 	.word	0x100029bc
1a002000:	1000291c 	.word	0x1000291c
1a002004:	10002910 	.word	0x10002910
1a002008:	10002a34 	.word	0x10002a34
1a00200c:	100029b0 	.word	0x100029b0
1a002010:	e000ed04 	.word	0xe000ed04

1a002014 <vTaskDelay>:
	{
1a002014:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
1a002016:	b1a8      	cbz	r0, 1a002044 <vTaskDelay+0x30>
1a002018:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
1a00201a:	4b0f      	ldr	r3, [pc, #60]	; (1a002058 <vTaskDelay+0x44>)
1a00201c:	681b      	ldr	r3, [r3, #0]
1a00201e:	b143      	cbz	r3, 1a002032 <vTaskDelay+0x1e>
1a002020:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002024:	f383 8811 	msr	BASEPRI, r3
1a002028:	f3bf 8f6f 	isb	sy
1a00202c:	f3bf 8f4f 	dsb	sy
1a002030:	e7fe      	b.n	1a002030 <vTaskDelay+0x1c>
			vTaskSuspendAll();
1a002032:	f7ff fed7 	bl	1a001de4 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
1a002036:	2100      	movs	r1, #0
1a002038:	4620      	mov	r0, r4
1a00203a:	f7ff fdd1 	bl	1a001be0 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
1a00203e:	f7ff ff6b 	bl	1a001f18 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
1a002042:	b938      	cbnz	r0, 1a002054 <vTaskDelay+0x40>
			portYIELD_WITHIN_API();
1a002044:	4b05      	ldr	r3, [pc, #20]	; (1a00205c <vTaskDelay+0x48>)
1a002046:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00204a:	601a      	str	r2, [r3, #0]
1a00204c:	f3bf 8f4f 	dsb	sy
1a002050:	f3bf 8f6f 	isb	sy
	}
1a002054:	bd10      	pop	{r4, pc}
1a002056:	bf00      	nop
1a002058:	100029b4 	.word	0x100029b4
1a00205c:	e000ed04 	.word	0xe000ed04

1a002060 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
1a002060:	4b2d      	ldr	r3, [pc, #180]	; (1a002118 <vTaskSwitchContext+0xb8>)
1a002062:	681b      	ldr	r3, [r3, #0]
1a002064:	b11b      	cbz	r3, 1a00206e <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
1a002066:	4b2d      	ldr	r3, [pc, #180]	; (1a00211c <vTaskSwitchContext+0xbc>)
1a002068:	2201      	movs	r2, #1
1a00206a:	601a      	str	r2, [r3, #0]
1a00206c:	4770      	bx	lr
{
1a00206e:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
1a002070:	4b2a      	ldr	r3, [pc, #168]	; (1a00211c <vTaskSwitchContext+0xbc>)
1a002072:	2200      	movs	r2, #0
1a002074:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
1a002076:	4b2a      	ldr	r3, [pc, #168]	; (1a002120 <vTaskSwitchContext+0xc0>)
1a002078:	681b      	ldr	r3, [r3, #0]
1a00207a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1a00207c:	681a      	ldr	r2, [r3, #0]
1a00207e:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a002082:	d103      	bne.n	1a00208c <vTaskSwitchContext+0x2c>
1a002084:	685a      	ldr	r2, [r3, #4]
1a002086:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a00208a:	d01b      	beq.n	1a0020c4 <vTaskSwitchContext+0x64>
1a00208c:	4b24      	ldr	r3, [pc, #144]	; (1a002120 <vTaskSwitchContext+0xc0>)
1a00208e:	6818      	ldr	r0, [r3, #0]
1a002090:	6819      	ldr	r1, [r3, #0]
1a002092:	3134      	adds	r1, #52	; 0x34
1a002094:	f7ff fc58 	bl	1a001948 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a002098:	4b22      	ldr	r3, [pc, #136]	; (1a002124 <vTaskSwitchContext+0xc4>)
1a00209a:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
1a00209c:	fab3 f383 	clz	r3, r3
1a0020a0:	b2db      	uxtb	r3, r3
1a0020a2:	f1c3 031f 	rsb	r3, r3, #31
1a0020a6:	eb03 0183 	add.w	r1, r3, r3, lsl #2
1a0020aa:	008a      	lsls	r2, r1, #2
1a0020ac:	491e      	ldr	r1, [pc, #120]	; (1a002128 <vTaskSwitchContext+0xc8>)
1a0020ae:	588a      	ldr	r2, [r1, r2]
1a0020b0:	b98a      	cbnz	r2, 1a0020d6 <vTaskSwitchContext+0x76>
	__asm volatile
1a0020b2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0020b6:	f383 8811 	msr	BASEPRI, r3
1a0020ba:	f3bf 8f6f 	isb	sy
1a0020be:	f3bf 8f4f 	dsb	sy
1a0020c2:	e7fe      	b.n	1a0020c2 <vTaskSwitchContext+0x62>
		taskCHECK_FOR_STACK_OVERFLOW();
1a0020c4:	689a      	ldr	r2, [r3, #8]
1a0020c6:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a0020ca:	d1df      	bne.n	1a00208c <vTaskSwitchContext+0x2c>
1a0020cc:	68db      	ldr	r3, [r3, #12]
1a0020ce:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
1a0020d2:	d1db      	bne.n	1a00208c <vTaskSwitchContext+0x2c>
1a0020d4:	e7e0      	b.n	1a002098 <vTaskSwitchContext+0x38>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a0020d6:	4814      	ldr	r0, [pc, #80]	; (1a002128 <vTaskSwitchContext+0xc8>)
1a0020d8:	009a      	lsls	r2, r3, #2
1a0020da:	18d4      	adds	r4, r2, r3
1a0020dc:	00a1      	lsls	r1, r4, #2
1a0020de:	4401      	add	r1, r0
1a0020e0:	684c      	ldr	r4, [r1, #4]
1a0020e2:	6864      	ldr	r4, [r4, #4]
1a0020e4:	604c      	str	r4, [r1, #4]
1a0020e6:	441a      	add	r2, r3
1a0020e8:	0091      	lsls	r1, r2, #2
1a0020ea:	3108      	adds	r1, #8
1a0020ec:	4408      	add	r0, r1
1a0020ee:	4284      	cmp	r4, r0
1a0020f0:	d009      	beq.n	1a002106 <vTaskSwitchContext+0xa6>
1a0020f2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0020f6:	009a      	lsls	r2, r3, #2
1a0020f8:	4b0b      	ldr	r3, [pc, #44]	; (1a002128 <vTaskSwitchContext+0xc8>)
1a0020fa:	4413      	add	r3, r2
1a0020fc:	685b      	ldr	r3, [r3, #4]
1a0020fe:	68da      	ldr	r2, [r3, #12]
1a002100:	4b07      	ldr	r3, [pc, #28]	; (1a002120 <vTaskSwitchContext+0xc0>)
1a002102:	601a      	str	r2, [r3, #0]
}
1a002104:	bd10      	pop	{r4, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a002106:	6860      	ldr	r0, [r4, #4]
1a002108:	eb03 0283 	add.w	r2, r3, r3, lsl #2
1a00210c:	0091      	lsls	r1, r2, #2
1a00210e:	4a06      	ldr	r2, [pc, #24]	; (1a002128 <vTaskSwitchContext+0xc8>)
1a002110:	440a      	add	r2, r1
1a002112:	6050      	str	r0, [r2, #4]
1a002114:	e7ed      	b.n	1a0020f2 <vTaskSwitchContext+0x92>
1a002116:	bf00      	nop
1a002118:	100029b4 	.word	0x100029b4
1a00211c:	10002a34 	.word	0x10002a34
1a002120:	10002910 	.word	0x10002910
1a002124:	100029bc 	.word	0x100029bc
1a002128:	1000291c 	.word	0x1000291c

1a00212c <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
1a00212c:	b158      	cbz	r0, 1a002146 <vTaskPlaceOnEventList+0x1a>
{
1a00212e:	b510      	push	{r4, lr}
1a002130:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a002132:	4b09      	ldr	r3, [pc, #36]	; (1a002158 <vTaskPlaceOnEventList+0x2c>)
1a002134:	6819      	ldr	r1, [r3, #0]
1a002136:	3118      	adds	r1, #24
1a002138:	f7ff fb9c 	bl	1a001874 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
1a00213c:	2101      	movs	r1, #1
1a00213e:	4620      	mov	r0, r4
1a002140:	f7ff fd4e 	bl	1a001be0 <prvAddCurrentTaskToDelayedList>
}
1a002144:	bd10      	pop	{r4, pc}
1a002146:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00214a:	f383 8811 	msr	BASEPRI, r3
1a00214e:	f3bf 8f6f 	isb	sy
1a002152:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
1a002156:	e7fe      	b.n	1a002156 <vTaskPlaceOnEventList+0x2a>
1a002158:	10002910 	.word	0x10002910

1a00215c <vTaskPlaceOnEventListRestricted>:
	{
1a00215c:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
1a00215e:	b170      	cbz	r0, 1a00217e <vTaskPlaceOnEventListRestricted+0x22>
1a002160:	460c      	mov	r4, r1
1a002162:	4615      	mov	r5, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a002164:	4a0a      	ldr	r2, [pc, #40]	; (1a002190 <vTaskPlaceOnEventListRestricted+0x34>)
1a002166:	6811      	ldr	r1, [r2, #0]
1a002168:	3118      	adds	r1, #24
1a00216a:	f7ff fb78 	bl	1a00185e <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
1a00216e:	b10d      	cbz	r5, 1a002174 <vTaskPlaceOnEventListRestricted+0x18>
			xTicksToWait = portMAX_DELAY;
1a002170:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
1a002174:	4629      	mov	r1, r5
1a002176:	4620      	mov	r0, r4
1a002178:	f7ff fd32 	bl	1a001be0 <prvAddCurrentTaskToDelayedList>
	}
1a00217c:	bd38      	pop	{r3, r4, r5, pc}
1a00217e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002182:	f383 8811 	msr	BASEPRI, r3
1a002186:	f3bf 8f6f 	isb	sy
1a00218a:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
1a00218e:	e7fe      	b.n	1a00218e <vTaskPlaceOnEventListRestricted+0x32>
1a002190:	10002910 	.word	0x10002910

1a002194 <xTaskRemoveFromEventList>:
{
1a002194:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
1a002196:	68c3      	ldr	r3, [r0, #12]
1a002198:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
1a00219a:	b324      	cbz	r4, 1a0021e6 <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
1a00219c:	f104 0518 	add.w	r5, r4, #24
1a0021a0:	4628      	mov	r0, r5
1a0021a2:	f7ff fb81 	bl	1a0018a8 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a0021a6:	4b18      	ldr	r3, [pc, #96]	; (1a002208 <xTaskRemoveFromEventList+0x74>)
1a0021a8:	681b      	ldr	r3, [r3, #0]
1a0021aa:	bb2b      	cbnz	r3, 1a0021f8 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
1a0021ac:	1d25      	adds	r5, r4, #4
1a0021ae:	4628      	mov	r0, r5
1a0021b0:	f7ff fb7a 	bl	1a0018a8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
1a0021b4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a0021b6:	2201      	movs	r2, #1
1a0021b8:	409a      	lsls	r2, r3
1a0021ba:	4914      	ldr	r1, [pc, #80]	; (1a00220c <xTaskRemoveFromEventList+0x78>)
1a0021bc:	6808      	ldr	r0, [r1, #0]
1a0021be:	4302      	orrs	r2, r0
1a0021c0:	600a      	str	r2, [r1, #0]
1a0021c2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0021c6:	009a      	lsls	r2, r3, #2
1a0021c8:	4629      	mov	r1, r5
1a0021ca:	4811      	ldr	r0, [pc, #68]	; (1a002210 <xTaskRemoveFromEventList+0x7c>)
1a0021cc:	4410      	add	r0, r2
1a0021ce:	f7ff fb46 	bl	1a00185e <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
1a0021d2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a0021d4:	4b0f      	ldr	r3, [pc, #60]	; (1a002214 <xTaskRemoveFromEventList+0x80>)
1a0021d6:	681b      	ldr	r3, [r3, #0]
1a0021d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a0021da:	429a      	cmp	r2, r3
1a0021dc:	d911      	bls.n	1a002202 <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
1a0021de:	2001      	movs	r0, #1
1a0021e0:	4b0d      	ldr	r3, [pc, #52]	; (1a002218 <xTaskRemoveFromEventList+0x84>)
1a0021e2:	6018      	str	r0, [r3, #0]
1a0021e4:	e00e      	b.n	1a002204 <xTaskRemoveFromEventList+0x70>
1a0021e6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0021ea:	f383 8811 	msr	BASEPRI, r3
1a0021ee:	f3bf 8f6f 	isb	sy
1a0021f2:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
1a0021f6:	e7fe      	b.n	1a0021f6 <xTaskRemoveFromEventList+0x62>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
1a0021f8:	4629      	mov	r1, r5
1a0021fa:	4808      	ldr	r0, [pc, #32]	; (1a00221c <xTaskRemoveFromEventList+0x88>)
1a0021fc:	f7ff fb2f 	bl	1a00185e <vListInsertEnd>
1a002200:	e7e7      	b.n	1a0021d2 <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
1a002202:	2000      	movs	r0, #0
}
1a002204:	bd38      	pop	{r3, r4, r5, pc}
1a002206:	bf00      	nop
1a002208:	100029b4 	.word	0x100029b4
1a00220c:	100029bc 	.word	0x100029bc
1a002210:	1000291c 	.word	0x1000291c
1a002214:	10002910 	.word	0x10002910
1a002218:	10002a34 	.word	0x10002a34
1a00221c:	100029f0 	.word	0x100029f0

1a002220 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
1a002220:	4b03      	ldr	r3, [pc, #12]	; (1a002230 <vTaskInternalSetTimeOutState+0x10>)
1a002222:	681b      	ldr	r3, [r3, #0]
1a002224:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
1a002226:	4b03      	ldr	r3, [pc, #12]	; (1a002234 <vTaskInternalSetTimeOutState+0x14>)
1a002228:	681b      	ldr	r3, [r3, #0]
1a00222a:	6043      	str	r3, [r0, #4]
}
1a00222c:	4770      	bx	lr
1a00222e:	bf00      	nop
1a002230:	100029ec 	.word	0x100029ec
1a002234:	10002a30 	.word	0x10002a30

1a002238 <xTaskCheckForTimeOut>:
{
1a002238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
1a00223a:	b1c8      	cbz	r0, 1a002270 <xTaskCheckForTimeOut+0x38>
1a00223c:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
1a00223e:	b301      	cbz	r1, 1a002282 <xTaskCheckForTimeOut+0x4a>
1a002240:	460c      	mov	r4, r1
	taskENTER_CRITICAL();
1a002242:	f000 fbf7 	bl	1a002a34 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
1a002246:	4b1b      	ldr	r3, [pc, #108]	; (1a0022b4 <xTaskCheckForTimeOut+0x7c>)
1a002248:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
1a00224a:	686b      	ldr	r3, [r5, #4]
1a00224c:	1ac8      	subs	r0, r1, r3
			if( *pxTicksToWait == portMAX_DELAY )
1a00224e:	6822      	ldr	r2, [r4, #0]
1a002250:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
1a002254:	d026      	beq.n	1a0022a4 <xTaskCheckForTimeOut+0x6c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
1a002256:	682f      	ldr	r7, [r5, #0]
1a002258:	4e17      	ldr	r6, [pc, #92]	; (1a0022b8 <xTaskCheckForTimeOut+0x80>)
1a00225a:	6836      	ldr	r6, [r6, #0]
1a00225c:	42b7      	cmp	r7, r6
1a00225e:	d001      	beq.n	1a002264 <xTaskCheckForTimeOut+0x2c>
1a002260:	428b      	cmp	r3, r1
1a002262:	d924      	bls.n	1a0022ae <xTaskCheckForTimeOut+0x76>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
1a002264:	4282      	cmp	r2, r0
1a002266:	d815      	bhi.n	1a002294 <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait = 0;
1a002268:	2300      	movs	r3, #0
1a00226a:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
1a00226c:	2401      	movs	r4, #1
1a00226e:	e01a      	b.n	1a0022a6 <xTaskCheckForTimeOut+0x6e>
1a002270:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002274:	f383 8811 	msr	BASEPRI, r3
1a002278:	f3bf 8f6f 	isb	sy
1a00227c:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
1a002280:	e7fe      	b.n	1a002280 <xTaskCheckForTimeOut+0x48>
1a002282:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002286:	f383 8811 	msr	BASEPRI, r3
1a00228a:	f3bf 8f6f 	isb	sy
1a00228e:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
1a002292:	e7fe      	b.n	1a002292 <xTaskCheckForTimeOut+0x5a>
			*pxTicksToWait -= xElapsedTime;
1a002294:	1a5b      	subs	r3, r3, r1
1a002296:	4413      	add	r3, r2
1a002298:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
1a00229a:	4628      	mov	r0, r5
1a00229c:	f7ff ffc0 	bl	1a002220 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
1a0022a0:	2400      	movs	r4, #0
1a0022a2:	e000      	b.n	1a0022a6 <xTaskCheckForTimeOut+0x6e>
				xReturn = pdFALSE;
1a0022a4:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a0022a6:	f000 fbe7 	bl	1a002a78 <vPortExitCritical>
}
1a0022aa:	4620      	mov	r0, r4
1a0022ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			xReturn = pdTRUE;
1a0022ae:	2401      	movs	r4, #1
1a0022b0:	e7f9      	b.n	1a0022a6 <xTaskCheckForTimeOut+0x6e>
1a0022b2:	bf00      	nop
1a0022b4:	10002a30 	.word	0x10002a30
1a0022b8:	100029ec 	.word	0x100029ec

1a0022bc <vTaskMissedYield>:
	xYieldPending = pdTRUE;
1a0022bc:	4b01      	ldr	r3, [pc, #4]	; (1a0022c4 <vTaskMissedYield+0x8>)
1a0022be:	2201      	movs	r2, #1
1a0022c0:	601a      	str	r2, [r3, #0]
}
1a0022c2:	4770      	bx	lr
1a0022c4:	10002a34 	.word	0x10002a34

1a0022c8 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
1a0022c8:	4b05      	ldr	r3, [pc, #20]	; (1a0022e0 <xTaskGetSchedulerState+0x18>)
1a0022ca:	681b      	ldr	r3, [r3, #0]
1a0022cc:	b133      	cbz	r3, 1a0022dc <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a0022ce:	4b05      	ldr	r3, [pc, #20]	; (1a0022e4 <xTaskGetSchedulerState+0x1c>)
1a0022d0:	681b      	ldr	r3, [r3, #0]
1a0022d2:	b10b      	cbz	r3, 1a0022d8 <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
1a0022d4:	2000      	movs	r0, #0
	}
1a0022d6:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
1a0022d8:	2002      	movs	r0, #2
1a0022da:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
1a0022dc:	2001      	movs	r0, #1
1a0022de:	4770      	bx	lr
1a0022e0:	10002a04 	.word	0x10002a04
1a0022e4:	100029b4 	.word	0x100029b4

1a0022e8 <xTaskPriorityInherit>:
		if( pxMutexHolder != NULL )
1a0022e8:	2800      	cmp	r0, #0
1a0022ea:	d050      	beq.n	1a00238e <xTaskPriorityInherit+0xa6>
	{
1a0022ec:	b538      	push	{r3, r4, r5, lr}
1a0022ee:	4604      	mov	r4, r0
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
1a0022f0:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
1a0022f2:	4929      	ldr	r1, [pc, #164]	; (1a002398 <xTaskPriorityInherit+0xb0>)
1a0022f4:	6809      	ldr	r1, [r1, #0]
1a0022f6:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
1a0022f8:	428a      	cmp	r2, r1
1a0022fa:	d240      	bcs.n	1a00237e <xTaskPriorityInherit+0x96>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
1a0022fc:	6981      	ldr	r1, [r0, #24]
1a0022fe:	2900      	cmp	r1, #0
1a002300:	db05      	blt.n	1a00230e <xTaskPriorityInherit+0x26>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a002302:	4925      	ldr	r1, [pc, #148]	; (1a002398 <xTaskPriorityInherit+0xb0>)
1a002304:	6809      	ldr	r1, [r1, #0]
1a002306:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
1a002308:	f1c1 0107 	rsb	r1, r1, #7
1a00230c:	6181      	str	r1, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
1a00230e:	6960      	ldr	r0, [r4, #20]
1a002310:	eb02 0282 	add.w	r2, r2, r2, lsl #2
1a002314:	0091      	lsls	r1, r2, #2
1a002316:	4a21      	ldr	r2, [pc, #132]	; (1a00239c <xTaskPriorityInherit+0xb4>)
1a002318:	440a      	add	r2, r1
1a00231a:	4290      	cmp	r0, r2
1a00231c:	d005      	beq.n	1a00232a <xTaskPriorityInherit+0x42>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
1a00231e:	4a1e      	ldr	r2, [pc, #120]	; (1a002398 <xTaskPriorityInherit+0xb0>)
1a002320:	6812      	ldr	r2, [r2, #0]
1a002322:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
1a002324:	62e2      	str	r2, [r4, #44]	; 0x2c
				xReturn = pdTRUE;
1a002326:	2001      	movs	r0, #1
	}
1a002328:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a00232a:	1d25      	adds	r5, r4, #4
1a00232c:	4628      	mov	r0, r5
1a00232e:	f7ff fabb 	bl	1a0018a8 <uxListRemove>
1a002332:	b1a0      	cbz	r0, 1a00235e <xTaskPriorityInherit+0x76>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
1a002334:	4b18      	ldr	r3, [pc, #96]	; (1a002398 <xTaskPriorityInherit+0xb0>)
1a002336:	681b      	ldr	r3, [r3, #0]
1a002338:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a00233a:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
1a00233c:	2401      	movs	r4, #1
1a00233e:	fa04 f203 	lsl.w	r2, r4, r3
1a002342:	4917      	ldr	r1, [pc, #92]	; (1a0023a0 <xTaskPriorityInherit+0xb8>)
1a002344:	6808      	ldr	r0, [r1, #0]
1a002346:	4302      	orrs	r2, r0
1a002348:	600a      	str	r2, [r1, #0]
1a00234a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00234e:	009a      	lsls	r2, r3, #2
1a002350:	4629      	mov	r1, r5
1a002352:	4812      	ldr	r0, [pc, #72]	; (1a00239c <xTaskPriorityInherit+0xb4>)
1a002354:	4410      	add	r0, r2
1a002356:	f7ff fa82 	bl	1a00185e <vListInsertEnd>
				xReturn = pdTRUE;
1a00235a:	4620      	mov	r0, r4
1a00235c:	e7e4      	b.n	1a002328 <xTaskPriorityInherit+0x40>
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
1a00235e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a002360:	eb03 0183 	add.w	r1, r3, r3, lsl #2
1a002364:	008a      	lsls	r2, r1, #2
1a002366:	490d      	ldr	r1, [pc, #52]	; (1a00239c <xTaskPriorityInherit+0xb4>)
1a002368:	588a      	ldr	r2, [r1, r2]
1a00236a:	2a00      	cmp	r2, #0
1a00236c:	d1e2      	bne.n	1a002334 <xTaskPriorityInherit+0x4c>
1a00236e:	2201      	movs	r2, #1
1a002370:	409a      	lsls	r2, r3
1a002372:	490b      	ldr	r1, [pc, #44]	; (1a0023a0 <xTaskPriorityInherit+0xb8>)
1a002374:	680b      	ldr	r3, [r1, #0]
1a002376:	ea23 0302 	bic.w	r3, r3, r2
1a00237a:	600b      	str	r3, [r1, #0]
1a00237c:	e7da      	b.n	1a002334 <xTaskPriorityInherit+0x4c>
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
1a00237e:	6d02      	ldr	r2, [r0, #80]	; 0x50
1a002380:	4b05      	ldr	r3, [pc, #20]	; (1a002398 <xTaskPriorityInherit+0xb0>)
1a002382:	681b      	ldr	r3, [r3, #0]
1a002384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a002386:	429a      	cmp	r2, r3
1a002388:	d303      	bcc.n	1a002392 <xTaskPriorityInherit+0xaa>
	BaseType_t xReturn = pdFALSE;
1a00238a:	2000      	movs	r0, #0
1a00238c:	e7cc      	b.n	1a002328 <xTaskPriorityInherit+0x40>
1a00238e:	2000      	movs	r0, #0
	}
1a002390:	4770      	bx	lr
					xReturn = pdTRUE;
1a002392:	2001      	movs	r0, #1
		return xReturn;
1a002394:	e7c8      	b.n	1a002328 <xTaskPriorityInherit+0x40>
1a002396:	bf00      	nop
1a002398:	10002910 	.word	0x10002910
1a00239c:	1000291c 	.word	0x1000291c
1a0023a0:	100029bc 	.word	0x100029bc

1a0023a4 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
1a0023a4:	2800      	cmp	r0, #0
1a0023a6:	d04c      	beq.n	1a002442 <xTaskPriorityDisinherit+0x9e>
	{
1a0023a8:	b538      	push	{r3, r4, r5, lr}
1a0023aa:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
1a0023ac:	4a27      	ldr	r2, [pc, #156]	; (1a00244c <xTaskPriorityDisinherit+0xa8>)
1a0023ae:	6812      	ldr	r2, [r2, #0]
1a0023b0:	4282      	cmp	r2, r0
1a0023b2:	d008      	beq.n	1a0023c6 <xTaskPriorityDisinherit+0x22>
1a0023b4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0023b8:	f383 8811 	msr	BASEPRI, r3
1a0023bc:	f3bf 8f6f 	isb	sy
1a0023c0:	f3bf 8f4f 	dsb	sy
1a0023c4:	e7fe      	b.n	1a0023c4 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
1a0023c6:	6d42      	ldr	r2, [r0, #84]	; 0x54
1a0023c8:	b942      	cbnz	r2, 1a0023dc <xTaskPriorityDisinherit+0x38>
1a0023ca:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0023ce:	f383 8811 	msr	BASEPRI, r3
1a0023d2:	f3bf 8f6f 	isb	sy
1a0023d6:	f3bf 8f4f 	dsb	sy
1a0023da:	e7fe      	b.n	1a0023da <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
1a0023dc:	3a01      	subs	r2, #1
1a0023de:	6542      	str	r2, [r0, #84]	; 0x54
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
1a0023e0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
1a0023e2:	6d21      	ldr	r1, [r4, #80]	; 0x50
1a0023e4:	4288      	cmp	r0, r1
1a0023e6:	d02e      	beq.n	1a002446 <xTaskPriorityDisinherit+0xa2>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
1a0023e8:	b10a      	cbz	r2, 1a0023ee <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
1a0023ea:	2000      	movs	r0, #0
	}
1a0023ec:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a0023ee:	1d25      	adds	r5, r4, #4
1a0023f0:	4628      	mov	r0, r5
1a0023f2:	f7ff fa59 	bl	1a0018a8 <uxListRemove>
1a0023f6:	b970      	cbnz	r0, 1a002416 <xTaskPriorityDisinherit+0x72>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a0023f8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a0023fa:	eb02 0182 	add.w	r1, r2, r2, lsl #2
1a0023fe:	008b      	lsls	r3, r1, #2
1a002400:	4913      	ldr	r1, [pc, #76]	; (1a002450 <xTaskPriorityDisinherit+0xac>)
1a002402:	58cb      	ldr	r3, [r1, r3]
1a002404:	b93b      	cbnz	r3, 1a002416 <xTaskPriorityDisinherit+0x72>
1a002406:	2301      	movs	r3, #1
1a002408:	fa03 f202 	lsl.w	r2, r3, r2
1a00240c:	4911      	ldr	r1, [pc, #68]	; (1a002454 <xTaskPriorityDisinherit+0xb0>)
1a00240e:	680b      	ldr	r3, [r1, #0]
1a002410:	ea23 0302 	bic.w	r3, r3, r2
1a002414:	600b      	str	r3, [r1, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
1a002416:	6d23      	ldr	r3, [r4, #80]	; 0x50
1a002418:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00241a:	f1c3 0207 	rsb	r2, r3, #7
1a00241e:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
1a002420:	2401      	movs	r4, #1
1a002422:	fa04 f203 	lsl.w	r2, r4, r3
1a002426:	490b      	ldr	r1, [pc, #44]	; (1a002454 <xTaskPriorityDisinherit+0xb0>)
1a002428:	6808      	ldr	r0, [r1, #0]
1a00242a:	4302      	orrs	r2, r0
1a00242c:	600a      	str	r2, [r1, #0]
1a00242e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a002432:	009a      	lsls	r2, r3, #2
1a002434:	4629      	mov	r1, r5
1a002436:	4806      	ldr	r0, [pc, #24]	; (1a002450 <xTaskPriorityDisinherit+0xac>)
1a002438:	4410      	add	r0, r2
1a00243a:	f7ff fa10 	bl	1a00185e <vListInsertEnd>
					xReturn = pdTRUE;
1a00243e:	4620      	mov	r0, r4
1a002440:	e7d4      	b.n	1a0023ec <xTaskPriorityDisinherit+0x48>
	BaseType_t xReturn = pdFALSE;
1a002442:	2000      	movs	r0, #0
	}
1a002444:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
1a002446:	2000      	movs	r0, #0
1a002448:	e7d0      	b.n	1a0023ec <xTaskPriorityDisinherit+0x48>
1a00244a:	bf00      	nop
1a00244c:	10002910 	.word	0x10002910
1a002450:	1000291c 	.word	0x1000291c
1a002454:	100029bc 	.word	0x100029bc

1a002458 <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
1a002458:	2800      	cmp	r0, #0
1a00245a:	d056      	beq.n	1a00250a <vTaskPriorityDisinheritAfterTimeout+0xb2>
	{
1a00245c:	b538      	push	{r3, r4, r5, lr}
1a00245e:	4604      	mov	r4, r0
			configASSERT( pxTCB->uxMutexesHeld );
1a002460:	6d40      	ldr	r0, [r0, #84]	; 0x54
1a002462:	b940      	cbnz	r0, 1a002476 <vTaskPriorityDisinheritAfterTimeout+0x1e>
1a002464:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002468:	f383 8811 	msr	BASEPRI, r3
1a00246c:	f3bf 8f6f 	isb	sy
1a002470:	f3bf 8f4f 	dsb	sy
1a002474:	e7fe      	b.n	1a002474 <vTaskPriorityDisinheritAfterTimeout+0x1c>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
1a002476:	6d22      	ldr	r2, [r4, #80]	; 0x50
1a002478:	428a      	cmp	r2, r1
1a00247a:	d200      	bcs.n	1a00247e <vTaskPriorityDisinheritAfterTimeout+0x26>
				uxPriorityToUse = uxHighestPriorityWaitingTask;
1a00247c:	460a      	mov	r2, r1
			if( pxTCB->uxPriority != uxPriorityToUse )
1a00247e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
1a002480:	4291      	cmp	r1, r2
1a002482:	d001      	beq.n	1a002488 <vTaskPriorityDisinheritAfterTimeout+0x30>
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
1a002484:	2801      	cmp	r0, #1
1a002486:	d000      	beq.n	1a00248a <vTaskPriorityDisinheritAfterTimeout+0x32>
	}
1a002488:	bd38      	pop	{r3, r4, r5, pc}
					configASSERT( pxTCB != pxCurrentTCB );
1a00248a:	4820      	ldr	r0, [pc, #128]	; (1a00250c <vTaskPriorityDisinheritAfterTimeout+0xb4>)
1a00248c:	6800      	ldr	r0, [r0, #0]
1a00248e:	42a0      	cmp	r0, r4
1a002490:	d032      	beq.n	1a0024f8 <vTaskPriorityDisinheritAfterTimeout+0xa0>
					pxTCB->uxPriority = uxPriorityToUse;
1a002492:	62e2      	str	r2, [r4, #44]	; 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
1a002494:	69a0      	ldr	r0, [r4, #24]
1a002496:	2800      	cmp	r0, #0
1a002498:	db02      	blt.n	1a0024a0 <vTaskPriorityDisinheritAfterTimeout+0x48>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00249a:	f1c2 0207 	rsb	r2, r2, #7
1a00249e:	61a2      	str	r2, [r4, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
1a0024a0:	6963      	ldr	r3, [r4, #20]
1a0024a2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
1a0024a6:	0088      	lsls	r0, r1, #2
1a0024a8:	4a19      	ldr	r2, [pc, #100]	; (1a002510 <vTaskPriorityDisinheritAfterTimeout+0xb8>)
1a0024aa:	4402      	add	r2, r0
1a0024ac:	4293      	cmp	r3, r2
1a0024ae:	d1eb      	bne.n	1a002488 <vTaskPriorityDisinheritAfterTimeout+0x30>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a0024b0:	1d25      	adds	r5, r4, #4
1a0024b2:	4628      	mov	r0, r5
1a0024b4:	f7ff f9f8 	bl	1a0018a8 <uxListRemove>
1a0024b8:	b970      	cbnz	r0, 1a0024d8 <vTaskPriorityDisinheritAfterTimeout+0x80>
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a0024ba:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a0024bc:	eb02 0182 	add.w	r1, r2, r2, lsl #2
1a0024c0:	008b      	lsls	r3, r1, #2
1a0024c2:	4913      	ldr	r1, [pc, #76]	; (1a002510 <vTaskPriorityDisinheritAfterTimeout+0xb8>)
1a0024c4:	58cb      	ldr	r3, [r1, r3]
1a0024c6:	b93b      	cbnz	r3, 1a0024d8 <vTaskPriorityDisinheritAfterTimeout+0x80>
1a0024c8:	2301      	movs	r3, #1
1a0024ca:	fa03 f202 	lsl.w	r2, r3, r2
1a0024ce:	4911      	ldr	r1, [pc, #68]	; (1a002514 <vTaskPriorityDisinheritAfterTimeout+0xbc>)
1a0024d0:	680b      	ldr	r3, [r1, #0]
1a0024d2:	ea23 0302 	bic.w	r3, r3, r2
1a0024d6:	600b      	str	r3, [r1, #0]
						prvAddTaskToReadyList( pxTCB );
1a0024d8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a0024da:	2201      	movs	r2, #1
1a0024dc:	409a      	lsls	r2, r3
1a0024de:	490d      	ldr	r1, [pc, #52]	; (1a002514 <vTaskPriorityDisinheritAfterTimeout+0xbc>)
1a0024e0:	6808      	ldr	r0, [r1, #0]
1a0024e2:	4302      	orrs	r2, r0
1a0024e4:	600a      	str	r2, [r1, #0]
1a0024e6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0024ea:	009a      	lsls	r2, r3, #2
1a0024ec:	4629      	mov	r1, r5
1a0024ee:	4808      	ldr	r0, [pc, #32]	; (1a002510 <vTaskPriorityDisinheritAfterTimeout+0xb8>)
1a0024f0:	4410      	add	r0, r2
1a0024f2:	f7ff f9b4 	bl	1a00185e <vListInsertEnd>
	}
1a0024f6:	e7c7      	b.n	1a002488 <vTaskPriorityDisinheritAfterTimeout+0x30>
1a0024f8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0024fc:	f383 8811 	msr	BASEPRI, r3
1a002500:	f3bf 8f6f 	isb	sy
1a002504:	f3bf 8f4f 	dsb	sy
					configASSERT( pxTCB != pxCurrentTCB );
1a002508:	e7fe      	b.n	1a002508 <vTaskPriorityDisinheritAfterTimeout+0xb0>
1a00250a:	4770      	bx	lr
1a00250c:	10002910 	.word	0x10002910
1a002510:	1000291c 	.word	0x1000291c
1a002514:	100029bc 	.word	0x100029bc

1a002518 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
1a002518:	4b05      	ldr	r3, [pc, #20]	; (1a002530 <pvTaskIncrementMutexHeldCount+0x18>)
1a00251a:	681b      	ldr	r3, [r3, #0]
1a00251c:	b123      	cbz	r3, 1a002528 <pvTaskIncrementMutexHeldCount+0x10>
			( pxCurrentTCB->uxMutexesHeld )++;
1a00251e:	4b04      	ldr	r3, [pc, #16]	; (1a002530 <pvTaskIncrementMutexHeldCount+0x18>)
1a002520:	681a      	ldr	r2, [r3, #0]
1a002522:	6d53      	ldr	r3, [r2, #84]	; 0x54
1a002524:	3301      	adds	r3, #1
1a002526:	6553      	str	r3, [r2, #84]	; 0x54
		return pxCurrentTCB;
1a002528:	4b01      	ldr	r3, [pc, #4]	; (1a002530 <pvTaskIncrementMutexHeldCount+0x18>)
1a00252a:	6818      	ldr	r0, [r3, #0]
	}
1a00252c:	4770      	bx	lr
1a00252e:	bf00      	nop
1a002530:	10002910 	.word	0x10002910

1a002534 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
1a002534:	4b06      	ldr	r3, [pc, #24]	; (1a002550 <prvGetNextExpireTime+0x1c>)
1a002536:	681a      	ldr	r2, [r3, #0]
1a002538:	6813      	ldr	r3, [r2, #0]
1a00253a:	fab3 f383 	clz	r3, r3
1a00253e:	095b      	lsrs	r3, r3, #5
1a002540:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
1a002542:	b913      	cbnz	r3, 1a00254a <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a002544:	68d3      	ldr	r3, [r2, #12]
1a002546:	6818      	ldr	r0, [r3, #0]
1a002548:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
1a00254a:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
1a00254c:	4770      	bx	lr
1a00254e:	bf00      	nop
1a002550:	10002a38 	.word	0x10002a38

1a002554 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
1a002554:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
1a002556:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a002558:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
1a00255a:	4291      	cmp	r1, r2
1a00255c:	d80c      	bhi.n	1a002578 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00255e:	1ad2      	subs	r2, r2, r3
1a002560:	6983      	ldr	r3, [r0, #24]
1a002562:	429a      	cmp	r2, r3
1a002564:	d301      	bcc.n	1a00256a <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
1a002566:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
1a002568:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
1a00256a:	1d01      	adds	r1, r0, #4
1a00256c:	4b09      	ldr	r3, [pc, #36]	; (1a002594 <prvInsertTimerInActiveList+0x40>)
1a00256e:	6818      	ldr	r0, [r3, #0]
1a002570:	f7ff f980 	bl	1a001874 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a002574:	2000      	movs	r0, #0
1a002576:	e7f7      	b.n	1a002568 <prvInsertTimerInActiveList+0x14>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
1a002578:	429a      	cmp	r2, r3
1a00257a:	d201      	bcs.n	1a002580 <prvInsertTimerInActiveList+0x2c>
1a00257c:	4299      	cmp	r1, r3
1a00257e:	d206      	bcs.n	1a00258e <prvInsertTimerInActiveList+0x3a>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a002580:	1d01      	adds	r1, r0, #4
1a002582:	4b05      	ldr	r3, [pc, #20]	; (1a002598 <prvInsertTimerInActiveList+0x44>)
1a002584:	6818      	ldr	r0, [r3, #0]
1a002586:	f7ff f975 	bl	1a001874 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a00258a:	2000      	movs	r0, #0
1a00258c:	e7ec      	b.n	1a002568 <prvInsertTimerInActiveList+0x14>
			xProcessTimerNow = pdTRUE;
1a00258e:	2001      	movs	r0, #1
	return xProcessTimerNow;
1a002590:	e7ea      	b.n	1a002568 <prvInsertTimerInActiveList+0x14>
1a002592:	bf00      	nop
1a002594:	10002a3c 	.word	0x10002a3c
1a002598:	10002a38 	.word	0x10002a38

1a00259c <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
1a00259c:	b530      	push	{r4, r5, lr}
1a00259e:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
1a0025a0:	f000 fa48 	bl	1a002a34 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
1a0025a4:	4b11      	ldr	r3, [pc, #68]	; (1a0025ec <prvCheckForValidListAndQueue+0x50>)
1a0025a6:	681b      	ldr	r3, [r3, #0]
1a0025a8:	b11b      	cbz	r3, 1a0025b2 <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
1a0025aa:	f000 fa65 	bl	1a002a78 <vPortExitCritical>
}
1a0025ae:	b003      	add	sp, #12
1a0025b0:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
1a0025b2:	4d0f      	ldr	r5, [pc, #60]	; (1a0025f0 <prvCheckForValidListAndQueue+0x54>)
1a0025b4:	4628      	mov	r0, r5
1a0025b6:	f7ff f944 	bl	1a001842 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
1a0025ba:	4c0e      	ldr	r4, [pc, #56]	; (1a0025f4 <prvCheckForValidListAndQueue+0x58>)
1a0025bc:	4620      	mov	r0, r4
1a0025be:	f7ff f940 	bl	1a001842 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
1a0025c2:	4b0d      	ldr	r3, [pc, #52]	; (1a0025f8 <prvCheckForValidListAndQueue+0x5c>)
1a0025c4:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
1a0025c6:	4b0d      	ldr	r3, [pc, #52]	; (1a0025fc <prvCheckForValidListAndQueue+0x60>)
1a0025c8:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
1a0025ca:	2300      	movs	r3, #0
1a0025cc:	9300      	str	r3, [sp, #0]
1a0025ce:	4b0c      	ldr	r3, [pc, #48]	; (1a002600 <prvCheckForValidListAndQueue+0x64>)
1a0025d0:	4a0c      	ldr	r2, [pc, #48]	; (1a002604 <prvCheckForValidListAndQueue+0x68>)
1a0025d2:	2110      	movs	r1, #16
1a0025d4:	200a      	movs	r0, #10
1a0025d6:	f7fe fd18 	bl	1a00100a <xQueueGenericCreateStatic>
1a0025da:	4b04      	ldr	r3, [pc, #16]	; (1a0025ec <prvCheckForValidListAndQueue+0x50>)
1a0025dc:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
1a0025de:	2800      	cmp	r0, #0
1a0025e0:	d0e3      	beq.n	1a0025aa <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
1a0025e2:	4909      	ldr	r1, [pc, #36]	; (1a002608 <prvCheckForValidListAndQueue+0x6c>)
1a0025e4:	f7ff f8f0 	bl	1a0017c8 <vQueueAddToRegistry>
1a0025e8:	e7df      	b.n	1a0025aa <prvCheckForValidListAndQueue+0xe>
1a0025ea:	bf00      	nop
1a0025ec:	10002b5c 	.word	0x10002b5c
1a0025f0:	10002ae0 	.word	0x10002ae0
1a0025f4:	10002af4 	.word	0x10002af4
1a0025f8:	10002a38 	.word	0x10002a38
1a0025fc:	10002a3c 	.word	0x10002a3c
1a002600:	10002b0c 	.word	0x10002b0c
1a002604:	10002a40 	.word	0x10002a40
1a002608:	1a005d38 	.word	0x1a005d38

1a00260c <xTimerCreateTimerTask>:
{
1a00260c:	b510      	push	{r4, lr}
1a00260e:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
1a002610:	f7ff ffc4 	bl	1a00259c <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
1a002614:	4b12      	ldr	r3, [pc, #72]	; (1a002660 <xTimerCreateTimerTask+0x54>)
1a002616:	681b      	ldr	r3, [r3, #0]
1a002618:	b1cb      	cbz	r3, 1a00264e <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
1a00261a:	2400      	movs	r4, #0
1a00261c:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
1a00261e:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
1a002620:	aa07      	add	r2, sp, #28
1a002622:	a906      	add	r1, sp, #24
1a002624:	a805      	add	r0, sp, #20
1a002626:	f7ff f95f 	bl	1a0018e8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
1a00262a:	9b05      	ldr	r3, [sp, #20]
1a00262c:	9302      	str	r3, [sp, #8]
1a00262e:	9b06      	ldr	r3, [sp, #24]
1a002630:	9301      	str	r3, [sp, #4]
1a002632:	2304      	movs	r3, #4
1a002634:	9300      	str	r3, [sp, #0]
1a002636:	4623      	mov	r3, r4
1a002638:	9a07      	ldr	r2, [sp, #28]
1a00263a:	490a      	ldr	r1, [pc, #40]	; (1a002664 <xTimerCreateTimerTask+0x58>)
1a00263c:	480a      	ldr	r0, [pc, #40]	; (1a002668 <xTimerCreateTimerTask+0x5c>)
1a00263e:	f7ff fb1b 	bl	1a001c78 <xTaskCreateStatic>
1a002642:	4b0a      	ldr	r3, [pc, #40]	; (1a00266c <xTimerCreateTimerTask+0x60>)
1a002644:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
1a002646:	b110      	cbz	r0, 1a00264e <xTimerCreateTimerTask+0x42>
}
1a002648:	2001      	movs	r0, #1
1a00264a:	b008      	add	sp, #32
1a00264c:	bd10      	pop	{r4, pc}
1a00264e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002652:	f383 8811 	msr	BASEPRI, r3
1a002656:	f3bf 8f6f 	isb	sy
1a00265a:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
1a00265e:	e7fe      	b.n	1a00265e <xTimerCreateTimerTask+0x52>
1a002660:	10002b5c 	.word	0x10002b5c
1a002664:	1a005d40 	.word	0x1a005d40
1a002668:	1a002951 	.word	0x1a002951
1a00266c:	10002b60 	.word	0x10002b60

1a002670 <xTimerGenericCommand>:
	configASSERT( xTimer );
1a002670:	b1c0      	cbz	r0, 1a0026a4 <xTimerGenericCommand+0x34>
{
1a002672:	b530      	push	{r4, r5, lr}
1a002674:	b085      	sub	sp, #20
1a002676:	4615      	mov	r5, r2
1a002678:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
1a00267a:	4a17      	ldr	r2, [pc, #92]	; (1a0026d8 <xTimerGenericCommand+0x68>)
1a00267c:	6810      	ldr	r0, [r2, #0]
1a00267e:	b340      	cbz	r0, 1a0026d2 <xTimerGenericCommand+0x62>
1a002680:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
1a002682:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
1a002684:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
1a002686:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
1a002688:	2905      	cmp	r1, #5
1a00268a:	dc1c      	bgt.n	1a0026c6 <xTimerGenericCommand+0x56>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
1a00268c:	f7ff fe1c 	bl	1a0022c8 <xTaskGetSchedulerState>
1a002690:	2802      	cmp	r0, #2
1a002692:	d010      	beq.n	1a0026b6 <xTimerGenericCommand+0x46>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
1a002694:	2300      	movs	r3, #0
1a002696:	461a      	mov	r2, r3
1a002698:	4669      	mov	r1, sp
1a00269a:	480f      	ldr	r0, [pc, #60]	; (1a0026d8 <xTimerGenericCommand+0x68>)
1a00269c:	6800      	ldr	r0, [r0, #0]
1a00269e:	f7fe fd25 	bl	1a0010ec <xQueueGenericSend>
1a0026a2:	e014      	b.n	1a0026ce <xTimerGenericCommand+0x5e>
1a0026a4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0026a8:	f383 8811 	msr	BASEPRI, r3
1a0026ac:	f3bf 8f6f 	isb	sy
1a0026b0:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
1a0026b4:	e7fe      	b.n	1a0026b4 <xTimerGenericCommand+0x44>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
1a0026b6:	2300      	movs	r3, #0
1a0026b8:	9a08      	ldr	r2, [sp, #32]
1a0026ba:	4669      	mov	r1, sp
1a0026bc:	4806      	ldr	r0, [pc, #24]	; (1a0026d8 <xTimerGenericCommand+0x68>)
1a0026be:	6800      	ldr	r0, [r0, #0]
1a0026c0:	f7fe fd14 	bl	1a0010ec <xQueueGenericSend>
1a0026c4:	e003      	b.n	1a0026ce <xTimerGenericCommand+0x5e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
1a0026c6:	2300      	movs	r3, #0
1a0026c8:	4669      	mov	r1, sp
1a0026ca:	f7fe fde6 	bl	1a00129a <xQueueGenericSendFromISR>
}
1a0026ce:	b005      	add	sp, #20
1a0026d0:	bd30      	pop	{r4, r5, pc}
BaseType_t xReturn = pdFAIL;
1a0026d2:	2000      	movs	r0, #0
	return xReturn;
1a0026d4:	e7fb      	b.n	1a0026ce <xTimerGenericCommand+0x5e>
1a0026d6:	bf00      	nop
1a0026d8:	10002b5c 	.word	0x10002b5c

1a0026dc <prvSwitchTimerLists>:
{
1a0026dc:	b570      	push	{r4, r5, r6, lr}
1a0026de:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
1a0026e0:	4b1a      	ldr	r3, [pc, #104]	; (1a00274c <prvSwitchTimerLists+0x70>)
1a0026e2:	681b      	ldr	r3, [r3, #0]
1a0026e4:	681a      	ldr	r2, [r3, #0]
1a0026e6:	b352      	cbz	r2, 1a00273e <prvSwitchTimerLists+0x62>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a0026e8:	68db      	ldr	r3, [r3, #12]
1a0026ea:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a0026ec:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a0026ee:	1d25      	adds	r5, r4, #4
1a0026f0:	4628      	mov	r0, r5
1a0026f2:	f7ff f8d9 	bl	1a0018a8 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a0026f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a0026f8:	4620      	mov	r0, r4
1a0026fa:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a0026fc:	69e3      	ldr	r3, [r4, #28]
1a0026fe:	2b01      	cmp	r3, #1
1a002700:	d1ee      	bne.n	1a0026e0 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
1a002702:	69a3      	ldr	r3, [r4, #24]
1a002704:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
1a002706:	429e      	cmp	r6, r3
1a002708:	d207      	bcs.n	1a00271a <prvSwitchTimerLists+0x3e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
1a00270a:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a00270c:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a00270e:	4629      	mov	r1, r5
1a002710:	4b0e      	ldr	r3, [pc, #56]	; (1a00274c <prvSwitchTimerLists+0x70>)
1a002712:	6818      	ldr	r0, [r3, #0]
1a002714:	f7ff f8ae 	bl	1a001874 <vListInsert>
1a002718:	e7e2      	b.n	1a0026e0 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a00271a:	2100      	movs	r1, #0
1a00271c:	9100      	str	r1, [sp, #0]
1a00271e:	460b      	mov	r3, r1
1a002720:	4632      	mov	r2, r6
1a002722:	4620      	mov	r0, r4
1a002724:	f7ff ffa4 	bl	1a002670 <xTimerGenericCommand>
				configASSERT( xResult );
1a002728:	2800      	cmp	r0, #0
1a00272a:	d1d9      	bne.n	1a0026e0 <prvSwitchTimerLists+0x4>
1a00272c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002730:	f383 8811 	msr	BASEPRI, r3
1a002734:	f3bf 8f6f 	isb	sy
1a002738:	f3bf 8f4f 	dsb	sy
1a00273c:	e7fe      	b.n	1a00273c <prvSwitchTimerLists+0x60>
	pxCurrentTimerList = pxOverflowTimerList;
1a00273e:	4a04      	ldr	r2, [pc, #16]	; (1a002750 <prvSwitchTimerLists+0x74>)
1a002740:	6810      	ldr	r0, [r2, #0]
1a002742:	4902      	ldr	r1, [pc, #8]	; (1a00274c <prvSwitchTimerLists+0x70>)
1a002744:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
1a002746:	6013      	str	r3, [r2, #0]
}
1a002748:	b002      	add	sp, #8
1a00274a:	bd70      	pop	{r4, r5, r6, pc}
1a00274c:	10002a38 	.word	0x10002a38
1a002750:	10002a3c 	.word	0x10002a3c

1a002754 <prvSampleTimeNow>:
{
1a002754:	b538      	push	{r3, r4, r5, lr}
1a002756:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
1a002758:	f7ff fb4c 	bl	1a001df4 <xTaskGetTickCount>
1a00275c:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
1a00275e:	4b07      	ldr	r3, [pc, #28]	; (1a00277c <prvSampleTimeNow+0x28>)
1a002760:	681b      	ldr	r3, [r3, #0]
1a002762:	4283      	cmp	r3, r0
1a002764:	d805      	bhi.n	1a002772 <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
1a002766:	2300      	movs	r3, #0
1a002768:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
1a00276a:	4b04      	ldr	r3, [pc, #16]	; (1a00277c <prvSampleTimeNow+0x28>)
1a00276c:	601c      	str	r4, [r3, #0]
}
1a00276e:	4620      	mov	r0, r4
1a002770:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
1a002772:	f7ff ffb3 	bl	1a0026dc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
1a002776:	2301      	movs	r3, #1
1a002778:	602b      	str	r3, [r5, #0]
1a00277a:	e7f6      	b.n	1a00276a <prvSampleTimeNow+0x16>
1a00277c:	10002b08 	.word	0x10002b08

1a002780 <prvProcessExpiredTimer>:
{
1a002780:	b570      	push	{r4, r5, r6, lr}
1a002782:	b082      	sub	sp, #8
1a002784:	4605      	mov	r5, r0
1a002786:	460e      	mov	r6, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a002788:	4b14      	ldr	r3, [pc, #80]	; (1a0027dc <prvProcessExpiredTimer+0x5c>)
1a00278a:	681b      	ldr	r3, [r3, #0]
1a00278c:	68db      	ldr	r3, [r3, #12]
1a00278e:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a002790:	1d20      	adds	r0, r4, #4
1a002792:	f7ff f889 	bl	1a0018a8 <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a002796:	69e3      	ldr	r3, [r4, #28]
1a002798:	2b01      	cmp	r3, #1
1a00279a:	d004      	beq.n	1a0027a6 <prvProcessExpiredTimer+0x26>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a00279c:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a00279e:	4620      	mov	r0, r4
1a0027a0:	4798      	blx	r3
}
1a0027a2:	b002      	add	sp, #8
1a0027a4:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
1a0027a6:	69a1      	ldr	r1, [r4, #24]
1a0027a8:	462b      	mov	r3, r5
1a0027aa:	4632      	mov	r2, r6
1a0027ac:	4429      	add	r1, r5
1a0027ae:	4620      	mov	r0, r4
1a0027b0:	f7ff fed0 	bl	1a002554 <prvInsertTimerInActiveList>
1a0027b4:	2800      	cmp	r0, #0
1a0027b6:	d0f1      	beq.n	1a00279c <prvProcessExpiredTimer+0x1c>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a0027b8:	2100      	movs	r1, #0
1a0027ba:	9100      	str	r1, [sp, #0]
1a0027bc:	460b      	mov	r3, r1
1a0027be:	462a      	mov	r2, r5
1a0027c0:	4620      	mov	r0, r4
1a0027c2:	f7ff ff55 	bl	1a002670 <xTimerGenericCommand>
			configASSERT( xResult );
1a0027c6:	2800      	cmp	r0, #0
1a0027c8:	d1e8      	bne.n	1a00279c <prvProcessExpiredTimer+0x1c>
1a0027ca:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0027ce:	f383 8811 	msr	BASEPRI, r3
1a0027d2:	f3bf 8f6f 	isb	sy
1a0027d6:	f3bf 8f4f 	dsb	sy
1a0027da:	e7fe      	b.n	1a0027da <prvProcessExpiredTimer+0x5a>
1a0027dc:	10002a38 	.word	0x10002a38

1a0027e0 <prvProcessTimerOrBlockTask>:
{
1a0027e0:	b570      	push	{r4, r5, r6, lr}
1a0027e2:	b082      	sub	sp, #8
1a0027e4:	4606      	mov	r6, r0
1a0027e6:	460c      	mov	r4, r1
	vTaskSuspendAll();
1a0027e8:	f7ff fafc 	bl	1a001de4 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a0027ec:	a801      	add	r0, sp, #4
1a0027ee:	f7ff ffb1 	bl	1a002754 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
1a0027f2:	9b01      	ldr	r3, [sp, #4]
1a0027f4:	bb1b      	cbnz	r3, 1a00283e <prvProcessTimerOrBlockTask+0x5e>
1a0027f6:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
1a0027f8:	b90c      	cbnz	r4, 1a0027fe <prvProcessTimerOrBlockTask+0x1e>
1a0027fa:	42b0      	cmp	r0, r6
1a0027fc:	d218      	bcs.n	1a002830 <prvProcessTimerOrBlockTask+0x50>
				if( xListWasEmpty != pdFALSE )
1a0027fe:	b12c      	cbz	r4, 1a00280c <prvProcessTimerOrBlockTask+0x2c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
1a002800:	4b11      	ldr	r3, [pc, #68]	; (1a002848 <prvProcessTimerOrBlockTask+0x68>)
1a002802:	681b      	ldr	r3, [r3, #0]
1a002804:	681c      	ldr	r4, [r3, #0]
1a002806:	fab4 f484 	clz	r4, r4
1a00280a:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
1a00280c:	4622      	mov	r2, r4
1a00280e:	1b71      	subs	r1, r6, r5
1a002810:	4b0e      	ldr	r3, [pc, #56]	; (1a00284c <prvProcessTimerOrBlockTask+0x6c>)
1a002812:	6818      	ldr	r0, [r3, #0]
1a002814:	f7fe ffec 	bl	1a0017f0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
1a002818:	f7ff fb7e 	bl	1a001f18 <xTaskResumeAll>
1a00281c:	b988      	cbnz	r0, 1a002842 <prvProcessTimerOrBlockTask+0x62>
					portYIELD_WITHIN_API();
1a00281e:	4b0c      	ldr	r3, [pc, #48]	; (1a002850 <prvProcessTimerOrBlockTask+0x70>)
1a002820:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a002824:	601a      	str	r2, [r3, #0]
1a002826:	f3bf 8f4f 	dsb	sy
1a00282a:	f3bf 8f6f 	isb	sy
1a00282e:	e008      	b.n	1a002842 <prvProcessTimerOrBlockTask+0x62>
				( void ) xTaskResumeAll();
1a002830:	f7ff fb72 	bl	1a001f18 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
1a002834:	4629      	mov	r1, r5
1a002836:	4630      	mov	r0, r6
1a002838:	f7ff ffa2 	bl	1a002780 <prvProcessExpiredTimer>
1a00283c:	e001      	b.n	1a002842 <prvProcessTimerOrBlockTask+0x62>
			( void ) xTaskResumeAll();
1a00283e:	f7ff fb6b 	bl	1a001f18 <xTaskResumeAll>
}
1a002842:	b002      	add	sp, #8
1a002844:	bd70      	pop	{r4, r5, r6, pc}
1a002846:	bf00      	nop
1a002848:	10002a3c 	.word	0x10002a3c
1a00284c:	10002b5c 	.word	0x10002b5c
1a002850:	e000ed04 	.word	0xe000ed04

1a002854 <prvProcessReceivedCommands>:
{
1a002854:	b530      	push	{r4, r5, lr}
1a002856:	b089      	sub	sp, #36	; 0x24
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a002858:	e006      	b.n	1a002868 <prvProcessReceivedCommands+0x14>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
1a00285a:	9907      	ldr	r1, [sp, #28]
1a00285c:	9806      	ldr	r0, [sp, #24]
1a00285e:	9b05      	ldr	r3, [sp, #20]
1a002860:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
1a002862:	9b04      	ldr	r3, [sp, #16]
1a002864:	2b00      	cmp	r3, #0
1a002866:	da0b      	bge.n	1a002880 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a002868:	2200      	movs	r2, #0
1a00286a:	a904      	add	r1, sp, #16
1a00286c:	4b37      	ldr	r3, [pc, #220]	; (1a00294c <prvProcessReceivedCommands+0xf8>)
1a00286e:	6818      	ldr	r0, [r3, #0]
1a002870:	f7fe fdd4 	bl	1a00141c <xQueueReceive>
1a002874:	2800      	cmp	r0, #0
1a002876:	d066      	beq.n	1a002946 <prvProcessReceivedCommands+0xf2>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
1a002878:	9b04      	ldr	r3, [sp, #16]
1a00287a:	2b00      	cmp	r3, #0
1a00287c:	daf1      	bge.n	1a002862 <prvProcessReceivedCommands+0xe>
1a00287e:	e7ec      	b.n	1a00285a <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
1a002880:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
1a002882:	6963      	ldr	r3, [r4, #20]
1a002884:	b113      	cbz	r3, 1a00288c <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a002886:	1d20      	adds	r0, r4, #4
1a002888:	f7ff f80e 	bl	1a0018a8 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a00288c:	a803      	add	r0, sp, #12
1a00288e:	f7ff ff61 	bl	1a002754 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
1a002892:	9b04      	ldr	r3, [sp, #16]
1a002894:	2b09      	cmp	r3, #9
1a002896:	d8e7      	bhi.n	1a002868 <prvProcessReceivedCommands+0x14>
1a002898:	a201      	add	r2, pc, #4	; (adr r2, 1a0028a0 <prvProcessReceivedCommands+0x4c>)
1a00289a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1a00289e:	bf00      	nop
1a0028a0:	1a0028c9 	.word	0x1a0028c9
1a0028a4:	1a0028c9 	.word	0x1a0028c9
1a0028a8:	1a0028c9 	.word	0x1a0028c9
1a0028ac:	1a002869 	.word	0x1a002869
1a0028b0:	1a002911 	.word	0x1a002911
1a0028b4:	1a002937 	.word	0x1a002937
1a0028b8:	1a0028c9 	.word	0x1a0028c9
1a0028bc:	1a0028c9 	.word	0x1a0028c9
1a0028c0:	1a002869 	.word	0x1a002869
1a0028c4:	1a002911 	.word	0x1a002911
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
1a0028c8:	9905      	ldr	r1, [sp, #20]
1a0028ca:	69a5      	ldr	r5, [r4, #24]
1a0028cc:	460b      	mov	r3, r1
1a0028ce:	4602      	mov	r2, r0
1a0028d0:	4429      	add	r1, r5
1a0028d2:	4620      	mov	r0, r4
1a0028d4:	f7ff fe3e 	bl	1a002554 <prvInsertTimerInActiveList>
1a0028d8:	2800      	cmp	r0, #0
1a0028da:	d0c5      	beq.n	1a002868 <prvProcessReceivedCommands+0x14>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a0028dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a0028de:	4620      	mov	r0, r4
1a0028e0:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a0028e2:	69e3      	ldr	r3, [r4, #28]
1a0028e4:	2b01      	cmp	r3, #1
1a0028e6:	d1bf      	bne.n	1a002868 <prvProcessReceivedCommands+0x14>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
1a0028e8:	69a2      	ldr	r2, [r4, #24]
1a0028ea:	2100      	movs	r1, #0
1a0028ec:	9100      	str	r1, [sp, #0]
1a0028ee:	460b      	mov	r3, r1
1a0028f0:	9805      	ldr	r0, [sp, #20]
1a0028f2:	4402      	add	r2, r0
1a0028f4:	4620      	mov	r0, r4
1a0028f6:	f7ff febb 	bl	1a002670 <xTimerGenericCommand>
							configASSERT( xResult );
1a0028fa:	2800      	cmp	r0, #0
1a0028fc:	d1b4      	bne.n	1a002868 <prvProcessReceivedCommands+0x14>
1a0028fe:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002902:	f383 8811 	msr	BASEPRI, r3
1a002906:	f3bf 8f6f 	isb	sy
1a00290a:	f3bf 8f4f 	dsb	sy
1a00290e:	e7fe      	b.n	1a00290e <prvProcessReceivedCommands+0xba>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
1a002910:	9905      	ldr	r1, [sp, #20]
1a002912:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a002914:	b131      	cbz	r1, 1a002924 <prvProcessReceivedCommands+0xd0>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
1a002916:	4603      	mov	r3, r0
1a002918:	4602      	mov	r2, r0
1a00291a:	4401      	add	r1, r0
1a00291c:	4620      	mov	r0, r4
1a00291e:	f7ff fe19 	bl	1a002554 <prvInsertTimerInActiveList>
					break;
1a002922:	e7a1      	b.n	1a002868 <prvProcessReceivedCommands+0x14>
1a002924:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002928:	f383 8811 	msr	BASEPRI, r3
1a00292c:	f3bf 8f6f 	isb	sy
1a002930:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a002934:	e7fe      	b.n	1a002934 <prvProcessReceivedCommands+0xe0>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
1a002936:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
1a00293a:	2b00      	cmp	r3, #0
1a00293c:	d194      	bne.n	1a002868 <prvProcessReceivedCommands+0x14>
							vPortFree( pxTimer );
1a00293e:	4620      	mov	r0, r4
1a002940:	f7fe fa5c 	bl	1a000dfc <vPortFree>
1a002944:	e790      	b.n	1a002868 <prvProcessReceivedCommands+0x14>
}
1a002946:	b009      	add	sp, #36	; 0x24
1a002948:	bd30      	pop	{r4, r5, pc}
1a00294a:	bf00      	nop
1a00294c:	10002b5c 	.word	0x10002b5c

1a002950 <prvTimerTask>:
{
1a002950:	b500      	push	{lr}
1a002952:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
1a002954:	a801      	add	r0, sp, #4
1a002956:	f7ff fded 	bl	1a002534 <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
1a00295a:	9901      	ldr	r1, [sp, #4]
1a00295c:	f7ff ff40 	bl	1a0027e0 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
1a002960:	f7ff ff78 	bl	1a002854 <prvProcessReceivedCommands>
1a002964:	e7f6      	b.n	1a002954 <prvTimerTask+0x4>
1a002966:	Address 0x000000001a002966 is out of bounds.


1a002968 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
1a002968:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
1a00296a:	2300      	movs	r3, #0
1a00296c:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
1a00296e:	4b0d      	ldr	r3, [pc, #52]	; (1a0029a4 <prvTaskExitError+0x3c>)
1a002970:	681b      	ldr	r3, [r3, #0]
1a002972:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a002976:	d008      	beq.n	1a00298a <prvTaskExitError+0x22>
1a002978:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00297c:	f383 8811 	msr	BASEPRI, r3
1a002980:	f3bf 8f6f 	isb	sy
1a002984:	f3bf 8f4f 	dsb	sy
1a002988:	e7fe      	b.n	1a002988 <prvTaskExitError+0x20>
1a00298a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00298e:	f383 8811 	msr	BASEPRI, r3
1a002992:	f3bf 8f6f 	isb	sy
1a002996:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
1a00299a:	9b01      	ldr	r3, [sp, #4]
1a00299c:	2b00      	cmp	r3, #0
1a00299e:	d0fc      	beq.n	1a00299a <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
1a0029a0:	b002      	add	sp, #8
1a0029a2:	4770      	bx	lr
1a0029a4:	10000054 	.word	0x10000054

1a0029a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
1a0029a8:	4808      	ldr	r0, [pc, #32]	; (1a0029cc <prvPortStartFirstTask+0x24>)
1a0029aa:	6800      	ldr	r0, [r0, #0]
1a0029ac:	6800      	ldr	r0, [r0, #0]
1a0029ae:	f380 8808 	msr	MSP, r0
1a0029b2:	f04f 0000 	mov.w	r0, #0
1a0029b6:	f380 8814 	msr	CONTROL, r0
1a0029ba:	b662      	cpsie	i
1a0029bc:	b661      	cpsie	f
1a0029be:	f3bf 8f4f 	dsb	sy
1a0029c2:	f3bf 8f6f 	isb	sy
1a0029c6:	df00      	svc	0
1a0029c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
1a0029ca:	0000      	.short	0x0000
1a0029cc:	e000ed08 	.word	0xe000ed08

1a0029d0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
1a0029d0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 1a0029e0 <vPortEnableVFP+0x10>
1a0029d4:	6801      	ldr	r1, [r0, #0]
1a0029d6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a0029da:	6001      	str	r1, [r0, #0]
1a0029dc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
1a0029de:	0000      	.short	0x0000
1a0029e0:	e000ed88 	.word	0xe000ed88

1a0029e4 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
1a0029e4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
1a0029e8:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
1a0029ec:	f021 0101 	bic.w	r1, r1, #1
1a0029f0:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
1a0029f4:	4b05      	ldr	r3, [pc, #20]	; (1a002a0c <pxPortInitialiseStack+0x28>)
1a0029f6:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
1a0029fa:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
1a0029fe:	f06f 0302 	mvn.w	r3, #2
1a002a02:	f840 3c24 	str.w	r3, [r0, #-36]
}
1a002a06:	3844      	subs	r0, #68	; 0x44
1a002a08:	4770      	bx	lr
1a002a0a:	bf00      	nop
1a002a0c:	1a002969 	.word	0x1a002969

1a002a10 <SVC_Handler>:
	__asm volatile (
1a002a10:	4b07      	ldr	r3, [pc, #28]	; (1a002a30 <pxCurrentTCBConst2>)
1a002a12:	6819      	ldr	r1, [r3, #0]
1a002a14:	6808      	ldr	r0, [r1, #0]
1a002a16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002a1a:	f380 8809 	msr	PSP, r0
1a002a1e:	f3bf 8f6f 	isb	sy
1a002a22:	f04f 0000 	mov.w	r0, #0
1a002a26:	f380 8811 	msr	BASEPRI, r0
1a002a2a:	4770      	bx	lr
1a002a2c:	f3af 8000 	nop.w

1a002a30 <pxCurrentTCBConst2>:
1a002a30:	10002910 	.word	0x10002910

1a002a34 <vPortEnterCritical>:
1a002a34:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002a38:	f383 8811 	msr	BASEPRI, r3
1a002a3c:	f3bf 8f6f 	isb	sy
1a002a40:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
1a002a44:	4a0a      	ldr	r2, [pc, #40]	; (1a002a70 <vPortEnterCritical+0x3c>)
1a002a46:	6813      	ldr	r3, [r2, #0]
1a002a48:	3301      	adds	r3, #1
1a002a4a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
1a002a4c:	2b01      	cmp	r3, #1
1a002a4e:	d000      	beq.n	1a002a52 <vPortEnterCritical+0x1e>
}
1a002a50:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
1a002a52:	4b08      	ldr	r3, [pc, #32]	; (1a002a74 <vPortEnterCritical+0x40>)
1a002a54:	681b      	ldr	r3, [r3, #0]
1a002a56:	f013 0fff 	tst.w	r3, #255	; 0xff
1a002a5a:	d0f9      	beq.n	1a002a50 <vPortEnterCritical+0x1c>
1a002a5c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002a60:	f383 8811 	msr	BASEPRI, r3
1a002a64:	f3bf 8f6f 	isb	sy
1a002a68:	f3bf 8f4f 	dsb	sy
1a002a6c:	e7fe      	b.n	1a002a6c <vPortEnterCritical+0x38>
1a002a6e:	bf00      	nop
1a002a70:	10000054 	.word	0x10000054
1a002a74:	e000ed04 	.word	0xe000ed04

1a002a78 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
1a002a78:	4b09      	ldr	r3, [pc, #36]	; (1a002aa0 <vPortExitCritical+0x28>)
1a002a7a:	681b      	ldr	r3, [r3, #0]
1a002a7c:	b943      	cbnz	r3, 1a002a90 <vPortExitCritical+0x18>
1a002a7e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002a82:	f383 8811 	msr	BASEPRI, r3
1a002a86:	f3bf 8f6f 	isb	sy
1a002a8a:	f3bf 8f4f 	dsb	sy
1a002a8e:	e7fe      	b.n	1a002a8e <vPortExitCritical+0x16>
	uxCriticalNesting--;
1a002a90:	3b01      	subs	r3, #1
1a002a92:	4a03      	ldr	r2, [pc, #12]	; (1a002aa0 <vPortExitCritical+0x28>)
1a002a94:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
1a002a96:	b90b      	cbnz	r3, 1a002a9c <vPortExitCritical+0x24>
	__asm volatile
1a002a98:	f383 8811 	msr	BASEPRI, r3
}
1a002a9c:	4770      	bx	lr
1a002a9e:	bf00      	nop
1a002aa0:	10000054 	.word	0x10000054
1a002aa4:	ffffffff 	.word	0xffffffff
1a002aa8:	ffffffff 	.word	0xffffffff
1a002aac:	ffffffff 	.word	0xffffffff

1a002ab0 <PendSV_Handler>:
	__asm volatile
1a002ab0:	f3ef 8009 	mrs	r0, PSP
1a002ab4:	f3bf 8f6f 	isb	sy
1a002ab8:	4b15      	ldr	r3, [pc, #84]	; (1a002b10 <pxCurrentTCBConst>)
1a002aba:	681a      	ldr	r2, [r3, #0]
1a002abc:	f01e 0f10 	tst.w	lr, #16
1a002ac0:	bf08      	it	eq
1a002ac2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
1a002ac6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002aca:	6010      	str	r0, [r2, #0]
1a002acc:	e92d 0009 	stmdb	sp!, {r0, r3}
1a002ad0:	f04f 00a0 	mov.w	r0, #160	; 0xa0
1a002ad4:	f380 8811 	msr	BASEPRI, r0
1a002ad8:	f3bf 8f4f 	dsb	sy
1a002adc:	f3bf 8f6f 	isb	sy
1a002ae0:	f7ff fabe 	bl	1a002060 <vTaskSwitchContext>
1a002ae4:	f04f 0000 	mov.w	r0, #0
1a002ae8:	f380 8811 	msr	BASEPRI, r0
1a002aec:	bc09      	pop	{r0, r3}
1a002aee:	6819      	ldr	r1, [r3, #0]
1a002af0:	6808      	ldr	r0, [r1, #0]
1a002af2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002af6:	f01e 0f10 	tst.w	lr, #16
1a002afa:	bf08      	it	eq
1a002afc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
1a002b00:	f380 8809 	msr	PSP, r0
1a002b04:	f3bf 8f6f 	isb	sy
1a002b08:	4770      	bx	lr
1a002b0a:	bf00      	nop
1a002b0c:	f3af 8000 	nop.w

1a002b10 <pxCurrentTCBConst>:
1a002b10:	10002910 	.word	0x10002910

1a002b14 <SysTick_Handler>:
{
1a002b14:	b508      	push	{r3, lr}
	__asm volatile
1a002b16:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002b1a:	f383 8811 	msr	BASEPRI, r3
1a002b1e:	f3bf 8f6f 	isb	sy
1a002b22:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
1a002b26:	f7ff f96b 	bl	1a001e00 <xTaskIncrementTick>
1a002b2a:	b118      	cbz	r0, 1a002b34 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
1a002b2c:	4b03      	ldr	r3, [pc, #12]	; (1a002b3c <SysTick_Handler+0x28>)
1a002b2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a002b32:	601a      	str	r2, [r3, #0]
	__asm volatile
1a002b34:	2300      	movs	r3, #0
1a002b36:	f383 8811 	msr	BASEPRI, r3
}
1a002b3a:	bd08      	pop	{r3, pc}
1a002b3c:	e000ed04 	.word	0xe000ed04

1a002b40 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
1a002b40:	4a08      	ldr	r2, [pc, #32]	; (1a002b64 <vPortSetupTimerInterrupt+0x24>)
1a002b42:	2300      	movs	r3, #0
1a002b44:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
1a002b46:	4908      	ldr	r1, [pc, #32]	; (1a002b68 <vPortSetupTimerInterrupt+0x28>)
1a002b48:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
1a002b4a:	4b08      	ldr	r3, [pc, #32]	; (1a002b6c <vPortSetupTimerInterrupt+0x2c>)
1a002b4c:	681b      	ldr	r3, [r3, #0]
1a002b4e:	4908      	ldr	r1, [pc, #32]	; (1a002b70 <vPortSetupTimerInterrupt+0x30>)
1a002b50:	fba1 1303 	umull	r1, r3, r1, r3
1a002b54:	099b      	lsrs	r3, r3, #6
1a002b56:	3b01      	subs	r3, #1
1a002b58:	4906      	ldr	r1, [pc, #24]	; (1a002b74 <vPortSetupTimerInterrupt+0x34>)
1a002b5a:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
1a002b5c:	2307      	movs	r3, #7
1a002b5e:	6013      	str	r3, [r2, #0]
}
1a002b60:	4770      	bx	lr
1a002b62:	bf00      	nop
1a002b64:	e000e010 	.word	0xe000e010
1a002b68:	e000e018 	.word	0xe000e018
1a002b6c:	10002c44 	.word	0x10002c44
1a002b70:	10624dd3 	.word	0x10624dd3
1a002b74:	e000e014 	.word	0xe000e014

1a002b78 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a002b78:	4b3a      	ldr	r3, [pc, #232]	; (1a002c64 <xPortStartScheduler+0xec>)
1a002b7a:	681a      	ldr	r2, [r3, #0]
1a002b7c:	4b3a      	ldr	r3, [pc, #232]	; (1a002c68 <xPortStartScheduler+0xf0>)
1a002b7e:	429a      	cmp	r2, r3
1a002b80:	d029      	beq.n	1a002bd6 <xPortStartScheduler+0x5e>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a002b82:	4b38      	ldr	r3, [pc, #224]	; (1a002c64 <xPortStartScheduler+0xec>)
1a002b84:	681a      	ldr	r2, [r3, #0]
1a002b86:	4b39      	ldr	r3, [pc, #228]	; (1a002c6c <xPortStartScheduler+0xf4>)
1a002b88:	429a      	cmp	r2, r3
1a002b8a:	d02d      	beq.n	1a002be8 <xPortStartScheduler+0x70>
{
1a002b8c:	b510      	push	{r4, lr}
1a002b8e:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
1a002b90:	4b37      	ldr	r3, [pc, #220]	; (1a002c70 <xPortStartScheduler+0xf8>)
1a002b92:	781a      	ldrb	r2, [r3, #0]
1a002b94:	b2d2      	uxtb	r2, r2
1a002b96:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
1a002b98:	22ff      	movs	r2, #255	; 0xff
1a002b9a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
1a002b9c:	781b      	ldrb	r3, [r3, #0]
1a002b9e:	b2db      	uxtb	r3, r3
1a002ba0:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
1a002ba4:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a002ba8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
1a002bac:	4a31      	ldr	r2, [pc, #196]	; (1a002c74 <xPortStartScheduler+0xfc>)
1a002bae:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
1a002bb0:	4b31      	ldr	r3, [pc, #196]	; (1a002c78 <xPortStartScheduler+0x100>)
1a002bb2:	2207      	movs	r2, #7
1a002bb4:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a002bb6:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a002bba:	f013 0f80 	tst.w	r3, #128	; 0x80
1a002bbe:	d01c      	beq.n	1a002bfa <xPortStartScheduler+0x82>
			ulMaxPRIGROUPValue--;
1a002bc0:	4a2d      	ldr	r2, [pc, #180]	; (1a002c78 <xPortStartScheduler+0x100>)
1a002bc2:	6813      	ldr	r3, [r2, #0]
1a002bc4:	3b01      	subs	r3, #1
1a002bc6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
1a002bc8:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a002bcc:	005b      	lsls	r3, r3, #1
1a002bce:	b2db      	uxtb	r3, r3
1a002bd0:	f88d 3003 	strb.w	r3, [sp, #3]
1a002bd4:	e7ef      	b.n	1a002bb6 <xPortStartScheduler+0x3e>
	__asm volatile
1a002bd6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002bda:	f383 8811 	msr	BASEPRI, r3
1a002bde:	f3bf 8f6f 	isb	sy
1a002be2:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a002be6:	e7fe      	b.n	1a002be6 <xPortStartScheduler+0x6e>
1a002be8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002bec:	f383 8811 	msr	BASEPRI, r3
1a002bf0:	f3bf 8f6f 	isb	sy
1a002bf4:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a002bf8:	e7fe      	b.n	1a002bf8 <xPortStartScheduler+0x80>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
1a002bfa:	4b1f      	ldr	r3, [pc, #124]	; (1a002c78 <xPortStartScheduler+0x100>)
1a002bfc:	681b      	ldr	r3, [r3, #0]
1a002bfe:	2b04      	cmp	r3, #4
1a002c00:	d008      	beq.n	1a002c14 <xPortStartScheduler+0x9c>
1a002c02:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002c06:	f383 8811 	msr	BASEPRI, r3
1a002c0a:	f3bf 8f6f 	isb	sy
1a002c0e:	f3bf 8f4f 	dsb	sy
1a002c12:	e7fe      	b.n	1a002c12 <xPortStartScheduler+0x9a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
1a002c14:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
1a002c16:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a002c1a:	4a17      	ldr	r2, [pc, #92]	; (1a002c78 <xPortStartScheduler+0x100>)
1a002c1c:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
1a002c1e:	9b01      	ldr	r3, [sp, #4]
1a002c20:	b2db      	uxtb	r3, r3
1a002c22:	4a13      	ldr	r2, [pc, #76]	; (1a002c70 <xPortStartScheduler+0xf8>)
1a002c24:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
1a002c26:	4b15      	ldr	r3, [pc, #84]	; (1a002c7c <xPortStartScheduler+0x104>)
1a002c28:	681a      	ldr	r2, [r3, #0]
1a002c2a:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
1a002c2e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
1a002c30:	681a      	ldr	r2, [r3, #0]
1a002c32:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
1a002c36:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
1a002c38:	f7ff ff82 	bl	1a002b40 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
1a002c3c:	2400      	movs	r4, #0
1a002c3e:	4b10      	ldr	r3, [pc, #64]	; (1a002c80 <xPortStartScheduler+0x108>)
1a002c40:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
1a002c42:	f7ff fec5 	bl	1a0029d0 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
1a002c46:	4a0f      	ldr	r2, [pc, #60]	; (1a002c84 <xPortStartScheduler+0x10c>)
1a002c48:	6813      	ldr	r3, [r2, #0]
1a002c4a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
1a002c4e:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
1a002c50:	f7ff feaa 	bl	1a0029a8 <prvPortStartFirstTask>
	vTaskSwitchContext();
1a002c54:	f7ff fa04 	bl	1a002060 <vTaskSwitchContext>
	prvTaskExitError();
1a002c58:	f7ff fe86 	bl	1a002968 <prvTaskExitError>
}
1a002c5c:	4620      	mov	r0, r4
1a002c5e:	b002      	add	sp, #8
1a002c60:	bd10      	pop	{r4, pc}
1a002c62:	bf00      	nop
1a002c64:	e000ed00 	.word	0xe000ed00
1a002c68:	410fc271 	.word	0x410fc271
1a002c6c:	410fc270 	.word	0x410fc270
1a002c70:	e000e400 	.word	0xe000e400
1a002c74:	10002b64 	.word	0x10002b64
1a002c78:	10002b68 	.word	0x10002b68
1a002c7c:	e000ed20 	.word	0xe000ed20
1a002c80:	10000054 	.word	0x10000054
1a002c84:	e000ef34 	.word	0xe000ef34

1a002c88 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
1a002c88:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
1a002c8c:	2b0f      	cmp	r3, #15
1a002c8e:	d90f      	bls.n	1a002cb0 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
1a002c90:	4a10      	ldr	r2, [pc, #64]	; (1a002cd4 <vPortValidateInterruptPriority+0x4c>)
1a002c92:	5c9b      	ldrb	r3, [r3, r2]
1a002c94:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
1a002c96:	4a10      	ldr	r2, [pc, #64]	; (1a002cd8 <vPortValidateInterruptPriority+0x50>)
1a002c98:	7812      	ldrb	r2, [r2, #0]
1a002c9a:	429a      	cmp	r2, r3
1a002c9c:	d908      	bls.n	1a002cb0 <vPortValidateInterruptPriority+0x28>
1a002c9e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002ca2:	f383 8811 	msr	BASEPRI, r3
1a002ca6:	f3bf 8f6f 	isb	sy
1a002caa:	f3bf 8f4f 	dsb	sy
1a002cae:	e7fe      	b.n	1a002cae <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
1a002cb0:	4b0a      	ldr	r3, [pc, #40]	; (1a002cdc <vPortValidateInterruptPriority+0x54>)
1a002cb2:	681b      	ldr	r3, [r3, #0]
1a002cb4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a002cb8:	4a09      	ldr	r2, [pc, #36]	; (1a002ce0 <vPortValidateInterruptPriority+0x58>)
1a002cba:	6812      	ldr	r2, [r2, #0]
1a002cbc:	4293      	cmp	r3, r2
1a002cbe:	d908      	bls.n	1a002cd2 <vPortValidateInterruptPriority+0x4a>
1a002cc0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002cc4:	f383 8811 	msr	BASEPRI, r3
1a002cc8:	f3bf 8f6f 	isb	sy
1a002ccc:	f3bf 8f4f 	dsb	sy
1a002cd0:	e7fe      	b.n	1a002cd0 <vPortValidateInterruptPriority+0x48>
	}
1a002cd2:	4770      	bx	lr
1a002cd4:	e000e3f0 	.word	0xe000e3f0
1a002cd8:	10002b64 	.word	0x10002b64
1a002cdc:	e000ed0c 	.word	0xe000ed0c
1a002ce0:	10002b68 	.word	0x10002b68

1a002ce4 <DAC_IRQHandler>:
}
/*-----------------------------------------------------------*/

// ISR Handler
void vSoftwareInterruptHandler( void )
{
1a002ce4:	b508      	push	{r3, lr}
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a002ce6:	4b05      	ldr	r3, [pc, #20]	; (1a002cfc <DAC_IRQHandler+0x18>)
1a002ce8:	2201      	movs	r2, #1
1a002cea:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   NVIC_ClearPendingIRQ( mainSW_INTERRUPT_ID );

   // Execute Tick Hook function if pointer is not NULL
   if( freeRtosInterruptCallback != NULL ) {
1a002cee:	4b04      	ldr	r3, [pc, #16]	; (1a002d00 <DAC_IRQHandler+0x1c>)
1a002cf0:	681b      	ldr	r3, [r3, #0]
1a002cf2:	b113      	cbz	r3, 1a002cfa <DAC_IRQHandler+0x16>
      (* freeRtosInterruptCallback )();
1a002cf4:	4b02      	ldr	r3, [pc, #8]	; (1a002d00 <DAC_IRQHandler+0x1c>)
1a002cf6:	681b      	ldr	r3, [r3, #0]
1a002cf8:	4798      	blx	r3
   }
}
1a002cfa:	bd08      	pop	{r3, pc}
1a002cfc:	e000e100 	.word	0xe000e100
1a002d00:	10002b6c 	.word	0x10002b6c

1a002d04 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a002d04:	2200      	movs	r2, #0
1a002d06:	2a05      	cmp	r2, #5
1a002d08:	d819      	bhi.n	1a002d3e <Board_LED_Init+0x3a>
{
1a002d0a:	b470      	push	{r4, r5, r6}
      const struct gpio_t *io = &GpioLeds[i];
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a002d0c:	490c      	ldr	r1, [pc, #48]	; (1a002d40 <Board_LED_Init+0x3c>)
1a002d0e:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a002d12:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a002d16:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a002d18:	4b0a      	ldr	r3, [pc, #40]	; (1a002d44 <Board_LED_Init+0x40>)
1a002d1a:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a002d1e:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a002d22:	2001      	movs	r0, #1
1a002d24:	40a0      	lsls	r0, r4
1a002d26:	4301      	orrs	r1, r0
1a002d28:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a002d2c:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a002d30:	2100      	movs	r1, #0
1a002d32:	5519      	strb	r1, [r3, r4]
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a002d34:	3201      	adds	r2, #1
1a002d36:	2a05      	cmp	r2, #5
1a002d38:	d9e8      	bls.n	1a002d0c <Board_LED_Init+0x8>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
   }
}
1a002d3a:	bc70      	pop	{r4, r5, r6}
1a002d3c:	4770      	bx	lr
1a002d3e:	4770      	bx	lr
1a002d40:	1a005d54 	.word	0x1a005d54
1a002d44:	400f4000 	.word	0x400f4000

1a002d48 <Board_TEC_Init>:


static void Board_TEC_Init()
{
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a002d48:	2300      	movs	r3, #0
1a002d4a:	2b03      	cmp	r3, #3
1a002d4c:	d816      	bhi.n	1a002d7c <Board_TEC_Init+0x34>
{
1a002d4e:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioButtons[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a002d50:	490b      	ldr	r1, [pc, #44]	; (1a002d80 <Board_TEC_Init+0x38>)
1a002d52:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a002d56:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a002d5a:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a002d5c:	4c09      	ldr	r4, [pc, #36]	; (1a002d84 <Board_TEC_Init+0x3c>)
1a002d5e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a002d62:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a002d66:	2001      	movs	r0, #1
1a002d68:	40a8      	lsls	r0, r5
1a002d6a:	ea21 0100 	bic.w	r1, r1, r0
1a002d6e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a002d72:	3301      	adds	r3, #1
1a002d74:	2b03      	cmp	r3, #3
1a002d76:	d9eb      	bls.n	1a002d50 <Board_TEC_Init+0x8>
   }
}
1a002d78:	bc30      	pop	{r4, r5}
1a002d7a:	4770      	bx	lr
1a002d7c:	4770      	bx	lr
1a002d7e:	bf00      	nop
1a002d80:	1a005d4c 	.word	0x1a005d4c
1a002d84:	400f4000 	.word	0x400f4000

1a002d88 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a002d88:	2300      	movs	r3, #0
1a002d8a:	2b08      	cmp	r3, #8
1a002d8c:	d816      	bhi.n	1a002dbc <Board_GPIO_Init+0x34>
{
1a002d8e:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioPorts[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a002d90:	490b      	ldr	r1, [pc, #44]	; (1a002dc0 <Board_GPIO_Init+0x38>)
1a002d92:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a002d96:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a002d9a:	784d      	ldrb	r5, [r1, #1]
1a002d9c:	4c09      	ldr	r4, [pc, #36]	; (1a002dc4 <Board_GPIO_Init+0x3c>)
1a002d9e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a002da2:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a002da6:	2001      	movs	r0, #1
1a002da8:	40a8      	lsls	r0, r5
1a002daa:	ea21 0100 	bic.w	r1, r1, r0
1a002dae:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a002db2:	3301      	adds	r3, #1
1a002db4:	2b08      	cmp	r3, #8
1a002db6:	d9eb      	bls.n	1a002d90 <Board_GPIO_Init+0x8>
   }
}
1a002db8:	bc30      	pop	{r4, r5}
1a002dba:	4770      	bx	lr
1a002dbc:	4770      	bx	lr
1a002dbe:	bf00      	nop
1a002dc0:	1a005d60 	.word	0x1a005d60
1a002dc4:	400f4000 	.word	0x400f4000

1a002dc8 <Board_ADC_Init>:
   Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a002dc8:	b510      	push	{r4, lr}
1a002dca:	b082      	sub	sp, #8
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a002dcc:	4c08      	ldr	r4, [pc, #32]	; (1a002df0 <Board_ADC_Init+0x28>)
1a002dce:	4669      	mov	r1, sp
1a002dd0:	4620      	mov	r0, r4
1a002dd2:	f000 f9d9 	bl	1a003188 <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a002dd6:	4a07      	ldr	r2, [pc, #28]	; (1a002df4 <Board_ADC_Init+0x2c>)
1a002dd8:	4669      	mov	r1, sp
1a002dda:	4620      	mov	r0, r4
1a002ddc:	f000 f9f4 	bl	1a0031c8 <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a002de0:	2200      	movs	r2, #0
1a002de2:	4669      	mov	r1, sp
1a002de4:	4620      	mov	r0, r4
1a002de6:	f000 fa08 	bl	1a0031fa <Chip_ADC_SetResolution>
}
1a002dea:	b002      	add	sp, #8
1a002dec:	bd10      	pop	{r4, pc}
1a002dee:	bf00      	nop
1a002df0:	400e3000 	.word	0x400e3000
1a002df4:	00061a80 	.word	0x00061a80

1a002df8 <Board_SPI_Init>:
{
1a002df8:	b510      	push	{r4, lr}
   Chip_SSP_Init(LPC_SSP1);
1a002dfa:	4c0b      	ldr	r4, [pc, #44]	; (1a002e28 <Board_SPI_Init+0x30>)
1a002dfc:	4620      	mov	r0, r4
1a002dfe:	f000 fe57 	bl	1a003ab0 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a002e02:	6863      	ldr	r3, [r4, #4]
1a002e04:	f023 0304 	bic.w	r3, r3, #4
1a002e08:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a002e0a:	6823      	ldr	r3, [r4, #0]
1a002e0c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a002e10:	f043 0307 	orr.w	r3, r3, #7
1a002e14:	6023      	str	r3, [r4, #0]
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a002e16:	4905      	ldr	r1, [pc, #20]	; (1a002e2c <Board_SPI_Init+0x34>)
1a002e18:	4620      	mov	r0, r4
1a002e1a:	f000 fe2a 	bl	1a003a72 <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a002e1e:	6863      	ldr	r3, [r4, #4]
1a002e20:	f043 0302 	orr.w	r3, r3, #2
1a002e24:	6063      	str	r3, [r4, #4]
}
1a002e26:	bd10      	pop	{r4, pc}
1a002e28:	400c5000 	.word	0x400c5000
1a002e2c:	000186a0 	.word	0x000186a0

1a002e30 <Board_I2C_Init>:
{
1a002e30:	b508      	push	{r3, lr}
   Chip_I2C_Init(I2C0);
1a002e32:	2000      	movs	r0, #0
1a002e34:	f000 fef8 	bl	1a003c28 <Chip_I2C_Init>
 *                  - I2C0_FAST_MODE_PLUS: Fast-mode Plus transmit
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)
{
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a002e38:	4b04      	ldr	r3, [pc, #16]	; (1a002e4c <Board_I2C_Init+0x1c>)
1a002e3a:	f640 0208 	movw	r2, #2056	; 0x808
1a002e3e:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a002e42:	4903      	ldr	r1, [pc, #12]	; (1a002e50 <Board_I2C_Init+0x20>)
1a002e44:	2000      	movs	r0, #0
1a002e46:	f000 ff01 	bl	1a003c4c <Chip_I2C_SetClockRate>
}
1a002e4a:	bd08      	pop	{r3, pc}
1a002e4c:	40086000 	.word	0x40086000
1a002e50:	000f4240 	.word	0x000f4240

1a002e54 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a002e54:	b510      	push	{r4, lr}
   Chip_UART_Init(DEBUG_UART);
1a002e56:	4c07      	ldr	r4, [pc, #28]	; (1a002e74 <Board_Debug_Init+0x20>)
1a002e58:	4620      	mov	r0, r4
1a002e5a:	f000 f8b9 	bl	1a002fd0 <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a002e5e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a002e62:	4620      	mov	r0, r4
1a002e64:	f000 f8fe 	bl	1a003064 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a002e68:	2303      	movs	r3, #3
1a002e6a:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a002e6c:	2301      	movs	r3, #1
1a002e6e:	65e3      	str	r3, [r4, #92]	; 0x5c
   Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
   Chip_UART_TXEnable(DEBUG_UART);
}
1a002e70:	bd10      	pop	{r4, pc}
1a002e72:	bf00      	nop
1a002e74:	400c1000 	.word	0x400c1000

1a002e78 <Board_UARTPutChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a002e78:	4b03      	ldr	r3, [pc, #12]	; (1a002e88 <Board_UARTPutChar+0x10>)
1a002e7a:	695b      	ldr	r3, [r3, #20]


void Board_UARTPutChar(char ch)
{
   while ( !(Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE));
1a002e7c:	f013 0f20 	tst.w	r3, #32
1a002e80:	d0fa      	beq.n	1a002e78 <Board_UARTPutChar>
	pUART->THR = (uint32_t) data;
1a002e82:	4b01      	ldr	r3, [pc, #4]	; (1a002e88 <Board_UARTPutChar+0x10>)
1a002e84:	6018      	str	r0, [r3, #0]
   Chip_UART_SendByte(DEBUG_UART, (uint8_t) ch);
}
1a002e86:	4770      	bx	lr
1a002e88:	400c1000 	.word	0x400c1000

1a002e8c <Board_UARTGetChar>:
	return pUART->LSR;
1a002e8c:	4b05      	ldr	r3, [pc, #20]	; (1a002ea4 <Board_UARTGetChar+0x18>)
1a002e8e:	695b      	ldr	r3, [r3, #20]


int Board_UARTGetChar(void)
{
   if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a002e90:	f013 0f01 	tst.w	r3, #1
1a002e94:	d003      	beq.n	1a002e9e <Board_UARTGetChar+0x12>
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a002e96:	4b03      	ldr	r3, [pc, #12]	; (1a002ea4 <Board_UARTGetChar+0x18>)
1a002e98:	6818      	ldr	r0, [r3, #0]
      return (int) Chip_UART_ReadByte(DEBUG_UART);
1a002e9a:	b2c0      	uxtb	r0, r0
1a002e9c:	4770      	bx	lr
   }
   return EOF;
1a002e9e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a002ea2:	4770      	bx	lr
1a002ea4:	400c1000 	.word	0x400c1000

1a002ea8 <Board_Init>:
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a002ea8:	b508      	push	{r3, lr}
   DEBUGINIT();
1a002eaa:	f7ff ffd3 	bl	1a002e54 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a002eae:	4809      	ldr	r0, [pc, #36]	; (1a002ed4 <Board_Init+0x2c>)
1a002eb0:	f000 fdbf 	bl	1a003a32 <Chip_GPIO_Init>

   Board_GPIO_Init();
1a002eb4:	f7ff ff68 	bl	1a002d88 <Board_GPIO_Init>
   Board_ADC_Init();
1a002eb8:	f7ff ff86 	bl	1a002dc8 <Board_ADC_Init>
   Board_SPI_Init();
1a002ebc:	f7ff ff9c 	bl	1a002df8 <Board_SPI_Init>
   Board_I2C_Init();
1a002ec0:	f7ff ffb6 	bl	1a002e30 <Board_I2C_Init>

   Board_LED_Init();
1a002ec4:	f7ff ff1e 	bl	1a002d04 <Board_LED_Init>
   Board_TEC_Init();
1a002ec8:	f7ff ff3e 	bl	1a002d48 <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a002ecc:	f000 fc62 	bl	1a003794 <SystemCoreClockUpdate>
}
1a002ed0:	bd08      	pop	{r3, pc}
1a002ed2:	bf00      	nop
1a002ed4:	400f4000 	.word	0x400f4000

1a002ed8 <__stdio_putchar>:
   curADCChannel = 0xFF;
   return data;
}

void __stdio_putchar(int c)
{
1a002ed8:	b508      	push	{r3, lr}
   Board_UARTPutChar(c);
1a002eda:	b2c0      	uxtb	r0, r0
1a002edc:	f7ff ffcc 	bl	1a002e78 <Board_UARTPutChar>
}
1a002ee0:	bd08      	pop	{r3, pc}

1a002ee2 <__stdio_getchar>:

int __stdio_getchar()
{
1a002ee2:	b508      	push	{r3, lr}
   return Board_UARTGetChar();;
1a002ee4:	f7ff ffd2 	bl	1a002e8c <Board_UARTGetChar>
}
1a002ee8:	bd08      	pop	{r3, pc}

1a002eea <__stdio_init>:

void __stdio_init()
{
1a002eea:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a002eec:	f7ff ffb2 	bl	1a002e54 <Board_Debug_Init>
1a002ef0:	bd08      	pop	{r3, pc}
1a002ef2:	Address 0x000000001a002ef2 is out of bounds.


1a002ef4 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a002ef4:	2300      	movs	r3, #0
1a002ef6:	2b1c      	cmp	r3, #28
1a002ef8:	d812      	bhi.n	1a002f20 <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a002efa:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a002efc:	4a09      	ldr	r2, [pc, #36]	; (1a002f24 <Board_SetupMuxing+0x30>)
1a002efe:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a002f02:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a002f06:	784a      	ldrb	r2, [r1, #1]
1a002f08:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a002f0a:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a002f0e:	4906      	ldr	r1, [pc, #24]	; (1a002f28 <Board_SetupMuxing+0x34>)
1a002f10:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a002f14:	3301      	adds	r3, #1
1a002f16:	2b1c      	cmp	r3, #28
1a002f18:	d9f0      	bls.n	1a002efc <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a002f1a:	f85d 4b04 	ldr.w	r4, [sp], #4
1a002f1e:	4770      	bx	lr
1a002f20:	4770      	bx	lr
1a002f22:	bf00      	nop
1a002f24:	1a005d7c 	.word	0x1a005d7c
1a002f28:	40086000 	.word	0x40086000

1a002f2c <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a002f2c:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a002f2e:	4a17      	ldr	r2, [pc, #92]	; (1a002f8c <Board_SetupClocking+0x60>)
1a002f30:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a002f34:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a002f38:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a002f3c:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a002f40:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a002f44:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a002f48:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a002f4c:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a002f50:	2201      	movs	r2, #1
1a002f52:	490f      	ldr	r1, [pc, #60]	; (1a002f90 <Board_SetupClocking+0x64>)
1a002f54:	2006      	movs	r0, #6
1a002f56:	f000 fc27 	bl	1a0037a8 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a002f5a:	2400      	movs	r4, #0
1a002f5c:	b14c      	cbz	r4, 1a002f72 <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a002f5e:	4b0b      	ldr	r3, [pc, #44]	; (1a002f8c <Board_SetupClocking+0x60>)
1a002f60:	685a      	ldr	r2, [r3, #4]
1a002f62:	f022 020c 	bic.w	r2, r2, #12
1a002f66:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a002f68:	685a      	ldr	r2, [r3, #4]
1a002f6a:	f042 0203 	orr.w	r2, r2, #3
1a002f6e:	605a      	str	r2, [r3, #4]
}
1a002f70:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a002f72:	4808      	ldr	r0, [pc, #32]	; (1a002f94 <Board_SetupClocking+0x68>)
1a002f74:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a002f78:	2301      	movs	r3, #1
1a002f7a:	788a      	ldrb	r2, [r1, #2]
1a002f7c:	7849      	ldrb	r1, [r1, #1]
1a002f7e:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a002f82:	f000 fb63 	bl	1a00364c <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a002f86:	3401      	adds	r4, #1
1a002f88:	e7e8      	b.n	1a002f5c <Board_SetupClocking+0x30>
1a002f8a:	bf00      	nop
1a002f8c:	40043000 	.word	0x40043000
1a002f90:	0c28cb00 	.word	0x0c28cb00
1a002f94:	1a005d78 	.word	0x1a005d78

1a002f98 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a002f98:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a002f9a:	f7ff ffab 	bl	1a002ef4 <Board_SetupMuxing>
    Board_SetupClocking();
1a002f9e:	f7ff ffc5 	bl	1a002f2c <Board_SetupClocking>
}
1a002fa2:	bd08      	pop	{r3, pc}

1a002fa4 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a002fa4:	4b09      	ldr	r3, [pc, #36]	; (1a002fcc <Chip_UART_GetIndex+0x28>)
1a002fa6:	4298      	cmp	r0, r3
1a002fa8:	d009      	beq.n	1a002fbe <Chip_UART_GetIndex+0x1a>
1a002faa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a002fae:	4298      	cmp	r0, r3
1a002fb0:	d007      	beq.n	1a002fc2 <Chip_UART_GetIndex+0x1e>
1a002fb2:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a002fb6:	4298      	cmp	r0, r3
1a002fb8:	d005      	beq.n	1a002fc6 <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a002fba:	2000      	movs	r0, #0
1a002fbc:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a002fbe:	2002      	movs	r0, #2
1a002fc0:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a002fc2:	2003      	movs	r0, #3
1a002fc4:	4770      	bx	lr
			return 1;
1a002fc6:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a002fc8:	4770      	bx	lr
1a002fca:	bf00      	nop
1a002fcc:	400c1000 	.word	0x400c1000

1a002fd0 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a002fd0:	b530      	push	{r4, r5, lr}
1a002fd2:	b083      	sub	sp, #12
1a002fd4:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a002fd6:	f7ff ffe5 	bl	1a002fa4 <Chip_UART_GetIndex>
1a002fda:	2301      	movs	r3, #1
1a002fdc:	461a      	mov	r2, r3
1a002fde:	4619      	mov	r1, r3
1a002fe0:	4d0e      	ldr	r5, [pc, #56]	; (1a00301c <Chip_UART_Init+0x4c>)
1a002fe2:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a002fe6:	f000 fb77 	bl	1a0036d8 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a002fea:	2307      	movs	r3, #7
1a002fec:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a002fee:	2300      	movs	r3, #0
1a002ff0:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a002ff2:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a002ff4:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a002ff6:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a002ff8:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a002ffa:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a002ffc:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a002ffe:	4b08      	ldr	r3, [pc, #32]	; (1a003020 <Chip_UART_Init+0x50>)
1a003000:	429c      	cmp	r4, r3
1a003002:	d006      	beq.n	1a003012 <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a003004:	2303      	movs	r3, #3
1a003006:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a003008:	2310      	movs	r3, #16
1a00300a:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a00300c:	9b01      	ldr	r3, [sp, #4]
}
1a00300e:	b003      	add	sp, #12
1a003010:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a003012:	2300      	movs	r3, #0
1a003014:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a003016:	69a3      	ldr	r3, [r4, #24]
1a003018:	9301      	str	r3, [sp, #4]
1a00301a:	e7f3      	b.n	1a003004 <Chip_UART_Init+0x34>
1a00301c:	1a005df8 	.word	0x1a005df8
1a003020:	40082000 	.word	0x40082000

1a003024 <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a003024:	b538      	push	{r3, r4, r5, lr}
1a003026:	4605      	mov	r5, r0
1a003028:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a00302a:	f7ff ffbb 	bl	1a002fa4 <Chip_UART_GetIndex>
1a00302e:	4b0c      	ldr	r3, [pc, #48]	; (1a003060 <Chip_UART_SetBaud+0x3c>)
1a003030:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a003034:	f000 fb88 	bl	1a003748 <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a003038:	0123      	lsls	r3, r4, #4
1a00303a:	fbb0 f3f3 	udiv	r3, r0, r3

	/* High and low halves of the divider */
	divh = div / 256;
	divl = div - (divh * 256);
1a00303e:	b2d9      	uxtb	r1, r3
	pUART->LCR |= UART_LCR_DLAB_EN;
1a003040:	68ea      	ldr	r2, [r5, #12]
1a003042:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a003046:	60ea      	str	r2, [r5, #12]
	pUART->DLL = (uint32_t) dll;
1a003048:	6029      	str	r1, [r5, #0]
	pUART->DLM = (uint32_t) dlm;
1a00304a:	f3c3 2207 	ubfx	r2, r3, #8, #8
1a00304e:	606a      	str	r2, [r5, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a003050:	68ea      	ldr	r2, [r5, #12]
1a003052:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a003056:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a003058:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a00305c:	0900      	lsrs	r0, r0, #4
1a00305e:	bd38      	pop	{r3, r4, r5, pc}
1a003060:	1a005df0 	.word	0x1a005df0

1a003064 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a003064:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a003068:	b083      	sub	sp, #12
1a00306a:	9001      	str	r0, [sp, #4]
1a00306c:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a00306e:	f7ff ff99 	bl	1a002fa4 <Chip_UART_GetIndex>
1a003072:	4b32      	ldr	r3, [pc, #200]	; (1a00313c <Chip_UART_SetBaudFDR+0xd8>)
1a003074:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a003078:	f000 fb66 	bl	1a003748 <Chip_Clock_GetRate>
1a00307c:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a00307e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a003082:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a003084:	f04f 0b00 	mov.w	fp, #0
1a003088:	46a2      	mov	sl, r4
1a00308a:	46d9      	mov	r9, fp
	for (m = 1; odiff && m < 16; m++) {
1a00308c:	e02a      	b.n	1a0030e4 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a00308e:	4242      	negs	r2, r0
				div ++;
1a003090:	1c4b      	adds	r3, r1, #1
1a003092:	e017      	b.n	1a0030c4 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a003094:	b30a      	cbz	r2, 1a0030da <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a003096:	4617      	mov	r7, r2
			sd = d;
1a003098:	46ab      	mov	fp, r5
			sm = m;
1a00309a:	46a2      	mov	sl, r4
			sdiv = div;
1a00309c:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a00309e:	3501      	adds	r5, #1
1a0030a0:	42ac      	cmp	r4, r5
1a0030a2:	d91e      	bls.n	1a0030e2 <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a0030a4:	0933      	lsrs	r3, r6, #4
1a0030a6:	0730      	lsls	r0, r6, #28
1a0030a8:	fba4 0100 	umull	r0, r1, r4, r0
1a0030ac:	fb04 1103 	mla	r1, r4, r3, r1
1a0030b0:	1962      	adds	r2, r4, r5
1a0030b2:	fb08 f202 	mul.w	r2, r8, r2
1a0030b6:	2300      	movs	r3, #0
1a0030b8:	f001 fba6 	bl	1a004808 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a0030bc:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a0030be:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a0030c0:	2800      	cmp	r0, #0
1a0030c2:	dbe4      	blt.n	1a00308e <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a0030c4:	4297      	cmp	r7, r2
1a0030c6:	d3ea      	bcc.n	1a00309e <Chip_UART_SetBaudFDR+0x3a>
1a0030c8:	2b00      	cmp	r3, #0
1a0030ca:	d0e8      	beq.n	1a00309e <Chip_UART_SetBaudFDR+0x3a>
1a0030cc:	0c19      	lsrs	r1, r3, #16
1a0030ce:	d1e6      	bne.n	1a00309e <Chip_UART_SetBaudFDR+0x3a>
1a0030d0:	2b02      	cmp	r3, #2
1a0030d2:	d8df      	bhi.n	1a003094 <Chip_UART_SetBaudFDR+0x30>
1a0030d4:	2d00      	cmp	r5, #0
1a0030d6:	d0dd      	beq.n	1a003094 <Chip_UART_SetBaudFDR+0x30>
1a0030d8:	e7e1      	b.n	1a00309e <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a0030da:	4617      	mov	r7, r2
			sd = d;
1a0030dc:	46ab      	mov	fp, r5
			sm = m;
1a0030de:	46a2      	mov	sl, r4
			sdiv = div;
1a0030e0:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a0030e2:	3401      	adds	r4, #1
1a0030e4:	b11f      	cbz	r7, 1a0030ee <Chip_UART_SetBaudFDR+0x8a>
1a0030e6:	2c0f      	cmp	r4, #15
1a0030e8:	d801      	bhi.n	1a0030ee <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a0030ea:	2500      	movs	r5, #0
1a0030ec:	e7d8      	b.n	1a0030a0 <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a0030ee:	f1b9 0f00 	cmp.w	r9, #0
1a0030f2:	d01e      	beq.n	1a003132 <Chip_UART_SetBaudFDR+0xce>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a0030f4:	9a01      	ldr	r2, [sp, #4]
1a0030f6:	4611      	mov	r1, r2
1a0030f8:	68d3      	ldr	r3, [r2, #12]
1a0030fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0030fe:	60d3      	str	r3, [r2, #12]
	pUART->DLL = (uint32_t) dll;
1a003100:	fa5f f389 	uxtb.w	r3, r9
1a003104:	6013      	str	r3, [r2, #0]
	pUART->DLM = (uint32_t) dlm;
1a003106:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a00310a:	6053      	str	r3, [r2, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a00310c:	68d3      	ldr	r3, [r2, #12]
1a00310e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a003112:	60d3      	str	r3, [r2, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a003114:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a003118:	b2db      	uxtb	r3, r3
1a00311a:	f00b 020f 	and.w	r2, fp, #15
1a00311e:	4313      	orrs	r3, r2
1a003120:	628b      	str	r3, [r1, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a003122:	0933      	lsrs	r3, r6, #4
1a003124:	fb0a f303 	mul.w	r3, sl, r3
1a003128:	44da      	add	sl, fp
1a00312a:	fb09 f90a 	mul.w	r9, r9, sl
1a00312e:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a003132:	4648      	mov	r0, r9
1a003134:	b003      	add	sp, #12
1a003136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00313a:	bf00      	nop
1a00313c:	1a005df0 	.word	0x1a005df0

1a003140 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a003140:	4b03      	ldr	r3, [pc, #12]	; (1a003150 <Chip_ADC_GetClockIndex+0x10>)
1a003142:	4298      	cmp	r0, r3
1a003144:	d001      	beq.n	1a00314a <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a003146:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a003148:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a00314a:	2004      	movs	r0, #4
1a00314c:	4770      	bx	lr
1a00314e:	bf00      	nop
1a003150:	400e4000 	.word	0x400e4000

1a003154 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a003154:	b570      	push	{r4, r5, r6, lr}
1a003156:	460d      	mov	r5, r1
1a003158:	4614      	mov	r4, r2
1a00315a:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a00315c:	f7ff fff0 	bl	1a003140 <Chip_ADC_GetClockIndex>
1a003160:	f000 faf2 	bl	1a003748 <Chip_Clock_GetRate>
	if (burstMode) {
1a003164:	b155      	cbz	r5, 1a00317c <getClkDiv+0x28>
		fullAdcRate = adcRate * clks;
1a003166:	fb04 f406 	mul.w	r4, r4, r6
	else {
		fullAdcRate = adcRate * getFullConvClk();
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a00316a:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a00316e:	0064      	lsls	r4, r4, #1
1a003170:	fbb0 f0f4 	udiv	r0, r0, r4
1a003174:	b2c0      	uxtb	r0, r0
1a003176:	3801      	subs	r0, #1
	return div;
}
1a003178:	b2c0      	uxtb	r0, r0
1a00317a:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * getFullConvClk();
1a00317c:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a003180:	eb04 0443 	add.w	r4, r4, r3, lsl #1
1a003184:	e7f1      	b.n	1a00316a <getClkDiv+0x16>
1a003186:	Address 0x000000001a003186 is out of bounds.


1a003188 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a003188:	b538      	push	{r3, r4, r5, lr}
1a00318a:	4605      	mov	r5, r0
1a00318c:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a00318e:	f7ff ffd7 	bl	1a003140 <Chip_ADC_GetClockIndex>
1a003192:	2301      	movs	r3, #1
1a003194:	461a      	mov	r2, r3
1a003196:	4619      	mov	r1, r3
1a003198:	f000 fa9e 	bl	1a0036d8 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a00319c:	2100      	movs	r1, #0
1a00319e:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a0031a0:	4a08      	ldr	r2, [pc, #32]	; (1a0031c4 <Chip_ADC_Init+0x3c>)
1a0031a2:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a0031a4:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a0031a6:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a0031a8:	230b      	movs	r3, #11
1a0031aa:	4628      	mov	r0, r5
1a0031ac:	f7ff ffd2 	bl	1a003154 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a0031b0:	0200      	lsls	r0, r0, #8
1a0031b2:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a0031b6:	7920      	ldrb	r0, [r4, #4]
1a0031b8:	0440      	lsls	r0, r0, #17
1a0031ba:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a0031be:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a0031c0:	6028      	str	r0, [r5, #0]
}
1a0031c2:	bd38      	pop	{r3, r4, r5, pc}
1a0031c4:	00061a80 	.word	0x00061a80

1a0031c8 <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a0031c8:	b570      	push	{r4, r5, r6, lr}
1a0031ca:	4605      	mov	r5, r0
1a0031cc:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a0031ce:	6804      	ldr	r4, [r0, #0]
1a0031d0:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a0031d4:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a0031d8:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a0031da:	790b      	ldrb	r3, [r1, #4]
1a0031dc:	f1c3 030b 	rsb	r3, r3, #11
1a0031e0:	b2db      	uxtb	r3, r3
1a0031e2:	7949      	ldrb	r1, [r1, #5]
1a0031e4:	f7ff ffb6 	bl	1a003154 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a0031e8:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a0031ec:	7933      	ldrb	r3, [r6, #4]
1a0031ee:	045b      	lsls	r3, r3, #17
1a0031f0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a0031f4:	4303      	orrs	r3, r0
	pADC->CR = cr;
1a0031f6:	602b      	str	r3, [r5, #0]
}
1a0031f8:	bd70      	pop	{r4, r5, r6, pc}

1a0031fa <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a0031fa:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a0031fc:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a0031fe:	680a      	ldr	r2, [r1, #0]
1a003200:	f7ff ffe2 	bl	1a0031c8 <Chip_ADC_SetSampleRate>
}
1a003204:	bd08      	pop	{r3, pc}
1a003206:	Address 0x000000001a003206 is out of bounds.


1a003208 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a003208:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a00320a:	680b      	ldr	r3, [r1, #0]
1a00320c:	f013 0f80 	tst.w	r3, #128	; 0x80
1a003210:	d002      	beq.n	1a003218 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a003212:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a003216:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a003218:	4607      	mov	r7, r0
1a00321a:	2501      	movs	r5, #1
1a00321c:	e03a      	b.n	1a003294 <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a00321e:	694b      	ldr	r3, [r1, #20]
1a003220:	fb03 f302 	mul.w	r3, r3, r2
1a003224:	fbb3 f3f5 	udiv	r3, r3, r5
1a003228:	e01c      	b.n	1a003264 <pll_calc_divs+0x5c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a00322a:	461c      	mov	r4, r3
	if (val < 0)
1a00322c:	ebb0 0c04 	subs.w	ip, r0, r4
1a003230:	d427      	bmi.n	1a003282 <pll_calc_divs+0x7a>
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a003232:	4567      	cmp	r7, ip
1a003234:	d906      	bls.n	1a003244 <pll_calc_divs+0x3c>
					ppll->nsel = n;
1a003236:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a003238:	1c77      	adds	r7, r6, #1
1a00323a:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a00323c:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a00323e:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a003240:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a003242:	4667      	mov	r7, ip
			for (m = 1; m <= 256; m++) {
1a003244:	3201      	adds	r2, #1
1a003246:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a00324a:	dc1d      	bgt.n	1a003288 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 6)) {
1a00324c:	680c      	ldr	r4, [r1, #0]
1a00324e:	f014 0f40 	tst.w	r4, #64	; 0x40
1a003252:	d0e4      	beq.n	1a00321e <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a003254:	1c73      	adds	r3, r6, #1
1a003256:	fa02 fc03 	lsl.w	ip, r2, r3
1a00325a:	694b      	ldr	r3, [r1, #20]
1a00325c:	fb03 f30c 	mul.w	r3, r3, ip
1a003260:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a003264:	f8df c038 	ldr.w	ip, [pc, #56]	; 1a0032a0 <pll_calc_divs+0x98>
1a003268:	4563      	cmp	r3, ip
1a00326a:	d9eb      	bls.n	1a003244 <pll_calc_divs+0x3c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a00326c:	f8df c034 	ldr.w	ip, [pc, #52]	; 1a0032a4 <pll_calc_divs+0x9c>
1a003270:	4563      	cmp	r3, ip
1a003272:	d809      	bhi.n	1a003288 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 7)) {
1a003274:	f014 0f80 	tst.w	r4, #128	; 0x80
1a003278:	d1d7      	bne.n	1a00322a <pll_calc_divs+0x22>
					fout = fcco >> (p + 1);
1a00327a:	1c74      	adds	r4, r6, #1
1a00327c:	fa23 f404 	lsr.w	r4, r3, r4
1a003280:	e7d4      	b.n	1a00322c <pll_calc_divs+0x24>
		return -val;
1a003282:	f1cc 0c00 	rsb	ip, ip, #0
1a003286:	e7d4      	b.n	1a003232 <pll_calc_divs+0x2a>
		for (p = 0; p < 4; p ++) {
1a003288:	3601      	adds	r6, #1
1a00328a:	2e03      	cmp	r6, #3
1a00328c:	dc01      	bgt.n	1a003292 <pll_calc_divs+0x8a>
			for (m = 1; m <= 256; m++) {
1a00328e:	2201      	movs	r2, #1
1a003290:	e7d9      	b.n	1a003246 <pll_calc_divs+0x3e>
	for (n = 1; n <= 4; n++) {
1a003292:	3501      	adds	r5, #1
1a003294:	2d04      	cmp	r5, #4
1a003296:	dc01      	bgt.n	1a00329c <pll_calc_divs+0x94>
		for (p = 0; p < 4; p ++) {
1a003298:	2600      	movs	r6, #0
1a00329a:	e7f6      	b.n	1a00328a <pll_calc_divs+0x82>
				}
			}
		}
	}
}
1a00329c:	bcf0      	pop	{r4, r5, r6, r7}
1a00329e:	4770      	bx	lr
1a0032a0:	094c5eff 	.word	0x094c5eff
1a0032a4:	1312d000 	.word	0x1312d000

1a0032a8 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a0032a8:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0032aa:	b099      	sub	sp, #100	; 0x64
1a0032ac:	4605      	mov	r5, r0
1a0032ae:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a0032b0:	225c      	movs	r2, #92	; 0x5c
1a0032b2:	2100      	movs	r1, #0
1a0032b4:	a801      	add	r0, sp, #4
1a0032b6:	f001 fe14 	bl	1a004ee2 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a0032ba:	2380      	movs	r3, #128	; 0x80
1a0032bc:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a0032be:	6963      	ldr	r3, [r4, #20]
1a0032c0:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a0032c2:	7923      	ldrb	r3, [r4, #4]
1a0032c4:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a0032c8:	4669      	mov	r1, sp
1a0032ca:	4628      	mov	r0, r5
1a0032cc:	f7ff ff9c 	bl	1a003208 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a0032d0:	9b06      	ldr	r3, [sp, #24]
1a0032d2:	42ab      	cmp	r3, r5
1a0032d4:	d027      	beq.n	1a003326 <pll_get_frac+0x7e>
	if (val < 0)
1a0032d6:	1aeb      	subs	r3, r5, r3
1a0032d8:	d42e      	bmi.n	1a003338 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a0032da:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a0032dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a0032de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0032e2:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a0032e4:	6963      	ldr	r3, [r4, #20]
1a0032e6:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a0032e8:	7923      	ldrb	r3, [r4, #4]
1a0032ea:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a0032ee:	a910      	add	r1, sp, #64	; 0x40
1a0032f0:	4628      	mov	r0, r5
1a0032f2:	f7ff ff89 	bl	1a003208 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a0032f6:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a0032f8:	42ab      	cmp	r3, r5
1a0032fa:	d01f      	beq.n	1a00333c <pll_get_frac+0x94>
	if (val < 0)
1a0032fc:	1aeb      	subs	r3, r5, r3
1a0032fe:	d425      	bmi.n	1a00334c <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a003300:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a003302:	4b2b      	ldr	r3, [pc, #172]	; (1a0033b0 <pll_get_frac+0x108>)
1a003304:	429d      	cmp	r5, r3
1a003306:	d923      	bls.n	1a003350 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a003308:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a00330a:	1aed      	subs	r5, r5, r3
1a00330c:	d433      	bmi.n	1a003376 <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a00330e:	42ae      	cmp	r6, r5
1a003310:	dc3b      	bgt.n	1a00338a <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a003312:	42be      	cmp	r6, r7
1a003314:	dc31      	bgt.n	1a00337a <pll_get_frac+0xd2>
			*ppll = pll[0];
1a003316:	466d      	mov	r5, sp
1a003318:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00331a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00331c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a003320:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a003324:	e006      	b.n	1a003334 <pll_get_frac+0x8c>
		*ppll = pll[0];
1a003326:	466d      	mov	r5, sp
1a003328:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00332a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00332c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a003330:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a003334:	b019      	add	sp, #100	; 0x64
1a003336:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a003338:	425b      	negs	r3, r3
1a00333a:	e7ce      	b.n	1a0032da <pll_get_frac+0x32>
		*ppll = pll[2];
1a00333c:	ad10      	add	r5, sp, #64	; 0x40
1a00333e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a003340:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a003342:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a003346:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a00334a:	e7f3      	b.n	1a003334 <pll_get_frac+0x8c>
		return -val;
1a00334c:	425b      	negs	r3, r3
1a00334e:	e7d7      	b.n	1a003300 <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a003350:	2340      	movs	r3, #64	; 0x40
1a003352:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a003354:	6963      	ldr	r3, [r4, #20]
1a003356:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a003358:	a908      	add	r1, sp, #32
1a00335a:	4628      	mov	r0, r5
1a00335c:	f7ff ff54 	bl	1a003208 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a003360:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a003362:	42ab      	cmp	r3, r5
1a003364:	d1d0      	bne.n	1a003308 <pll_get_frac+0x60>
			*ppll = pll[1];
1a003366:	ad08      	add	r5, sp, #32
1a003368:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00336a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00336c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a003370:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a003374:	e7de      	b.n	1a003334 <pll_get_frac+0x8c>
		return -val;
1a003376:	426d      	negs	r5, r5
1a003378:	e7c9      	b.n	1a00330e <pll_get_frac+0x66>
			*ppll = pll[2];
1a00337a:	ad10      	add	r5, sp, #64	; 0x40
1a00337c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00337e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a003380:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a003384:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a003388:	e7d4      	b.n	1a003334 <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a00338a:	42af      	cmp	r7, r5
1a00338c:	db07      	blt.n	1a00339e <pll_get_frac+0xf6>
			*ppll = pll[1];
1a00338e:	ad08      	add	r5, sp, #32
1a003390:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a003392:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a003394:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a003398:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00339c:	e7ca      	b.n	1a003334 <pll_get_frac+0x8c>
			*ppll = pll[2];
1a00339e:	ad10      	add	r5, sp, #64	; 0x40
1a0033a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0033a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0033a4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0033a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0033ac:	e7c2      	b.n	1a003334 <pll_get_frac+0x8c>
1a0033ae:	bf00      	nop
1a0033b0:	068e7780 	.word	0x068e7780

1a0033b4 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a0033b4:	b430      	push	{r4, r5}
1a0033b6:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a0033b8:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a0033ba:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a0033bc:	e000      	b.n	1a0033c0 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a0033be:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a0033c0:	281c      	cmp	r0, #28
1a0033c2:	d118      	bne.n	1a0033f6 <Chip_Clock_FindBaseClock+0x42>
1a0033c4:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0033c8:	0051      	lsls	r1, r2, #1
1a0033ca:	4a0c      	ldr	r2, [pc, #48]	; (1a0033fc <Chip_Clock_FindBaseClock+0x48>)
1a0033cc:	440a      	add	r2, r1
1a0033ce:	7914      	ldrb	r4, [r2, #4]
1a0033d0:	4284      	cmp	r4, r0
1a0033d2:	d010      	beq.n	1a0033f6 <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a0033d4:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a0033d8:	004a      	lsls	r2, r1, #1
1a0033da:	4908      	ldr	r1, [pc, #32]	; (1a0033fc <Chip_Clock_FindBaseClock+0x48>)
1a0033dc:	5a8a      	ldrh	r2, [r1, r2]
1a0033de:	42aa      	cmp	r2, r5
1a0033e0:	d8ed      	bhi.n	1a0033be <Chip_Clock_FindBaseClock+0xa>
1a0033e2:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0033e6:	0051      	lsls	r1, r2, #1
1a0033e8:	4a04      	ldr	r2, [pc, #16]	; (1a0033fc <Chip_Clock_FindBaseClock+0x48>)
1a0033ea:	440a      	add	r2, r1
1a0033ec:	8852      	ldrh	r2, [r2, #2]
1a0033ee:	42aa      	cmp	r2, r5
1a0033f0:	d3e5      	bcc.n	1a0033be <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a0033f2:	4620      	mov	r0, r4
1a0033f4:	e7e4      	b.n	1a0033c0 <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a0033f6:	bc30      	pop	{r4, r5}
1a0033f8:	4770      	bx	lr
1a0033fa:	bf00      	nop
1a0033fc:	1a005e0c 	.word	0x1a005e0c

1a003400 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a003400:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a003402:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a003406:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a003408:	4a0d      	ldr	r2, [pc, #52]	; (1a003440 <Chip_Clock_EnableCrystal+0x40>)
1a00340a:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a00340c:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a003410:	6992      	ldr	r2, [r2, #24]
1a003412:	428a      	cmp	r2, r1
1a003414:	d001      	beq.n	1a00341a <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a003416:	4a0a      	ldr	r2, [pc, #40]	; (1a003440 <Chip_Clock_EnableCrystal+0x40>)
1a003418:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a00341a:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a00341e:	4a09      	ldr	r2, [pc, #36]	; (1a003444 <Chip_Clock_EnableCrystal+0x44>)
1a003420:	6811      	ldr	r1, [r2, #0]
1a003422:	4a09      	ldr	r2, [pc, #36]	; (1a003448 <Chip_Clock_EnableCrystal+0x48>)
1a003424:	4291      	cmp	r1, r2
1a003426:	d901      	bls.n	1a00342c <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a003428:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a00342c:	4a04      	ldr	r2, [pc, #16]	; (1a003440 <Chip_Clock_EnableCrystal+0x40>)
1a00342e:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a003430:	9b01      	ldr	r3, [sp, #4]
1a003432:	1e5a      	subs	r2, r3, #1
1a003434:	9201      	str	r2, [sp, #4]
1a003436:	2b00      	cmp	r3, #0
1a003438:	d1fa      	bne.n	1a003430 <Chip_Clock_EnableCrystal+0x30>
}
1a00343a:	b002      	add	sp, #8
1a00343c:	4770      	bx	lr
1a00343e:	bf00      	nop
1a003440:	40050000 	.word	0x40050000
1a003444:	1a005d74 	.word	0x1a005d74
1a003448:	01312cff 	.word	0x01312cff

1a00344c <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a00344c:	3012      	adds	r0, #18
1a00344e:	4b05      	ldr	r3, [pc, #20]	; (1a003464 <Chip_Clock_GetDividerSource+0x18>)
1a003450:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a003454:	f010 0f01 	tst.w	r0, #1
1a003458:	d102      	bne.n	1a003460 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a00345a:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a00345e:	4770      	bx	lr
		return CLKINPUT_PD;
1a003460:	2011      	movs	r0, #17
}
1a003462:	4770      	bx	lr
1a003464:	40050000 	.word	0x40050000

1a003468 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a003468:	f100 0212 	add.w	r2, r0, #18
1a00346c:	4b03      	ldr	r3, [pc, #12]	; (1a00347c <Chip_Clock_GetDividerDivisor+0x14>)
1a00346e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a003472:	4b03      	ldr	r3, [pc, #12]	; (1a003480 <Chip_Clock_GetDividerDivisor+0x18>)
1a003474:	5c18      	ldrb	r0, [r3, r0]
}
1a003476:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a00347a:	4770      	bx	lr
1a00347c:	40050000 	.word	0x40050000
1a003480:	1a005e04 	.word	0x1a005e04

1a003484 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a003484:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a003486:	2810      	cmp	r0, #16
1a003488:	d80a      	bhi.n	1a0034a0 <Chip_Clock_GetClockInputHz+0x1c>
1a00348a:	e8df f000 	tbb	[pc, r0]
1a00348e:	0b44      	.short	0x0b44
1a003490:	0921180d 	.word	0x0921180d
1a003494:	2d2a2724 	.word	0x2d2a2724
1a003498:	34300909 	.word	0x34300909
1a00349c:	3c38      	.short	0x3c38
1a00349e:	40          	.byte	0x40
1a00349f:	00          	.byte	0x00
	uint32_t rate = 0;
1a0034a0:	2000      	movs	r0, #0
1a0034a2:	e03a      	b.n	1a00351a <Chip_Clock_GetClockInputHz+0x96>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a0034a4:	481e      	ldr	r0, [pc, #120]	; (1a003520 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a0034a6:	e038      	b.n	1a00351a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a0034a8:	4b1e      	ldr	r3, [pc, #120]	; (1a003524 <Chip_Clock_GetClockInputHz+0xa0>)
1a0034aa:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0034ae:	f003 0307 	and.w	r3, r3, #7
1a0034b2:	2b04      	cmp	r3, #4
1a0034b4:	d001      	beq.n	1a0034ba <Chip_Clock_GetClockInputHz+0x36>
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a0034b6:	481c      	ldr	r0, [pc, #112]	; (1a003528 <Chip_Clock_GetClockInputHz+0xa4>)
1a0034b8:	e02f      	b.n	1a00351a <Chip_Clock_GetClockInputHz+0x96>
	uint32_t rate = 0;
1a0034ba:	2000      	movs	r0, #0
1a0034bc:	e02d      	b.n	1a00351a <Chip_Clock_GetClockInputHz+0x96>
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a0034be:	4b19      	ldr	r3, [pc, #100]	; (1a003524 <Chip_Clock_GetClockInputHz+0xa0>)
1a0034c0:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0034c4:	f003 0307 	and.w	r3, r3, #7
1a0034c8:	2b04      	cmp	r3, #4
1a0034ca:	d027      	beq.n	1a00351c <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a0034cc:	4816      	ldr	r0, [pc, #88]	; (1a003528 <Chip_Clock_GetClockInputHz+0xa4>)
1a0034ce:	e024      	b.n	1a00351a <Chip_Clock_GetClockInputHz+0x96>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a0034d0:	4b16      	ldr	r3, [pc, #88]	; (1a00352c <Chip_Clock_GetClockInputHz+0xa8>)
1a0034d2:	6818      	ldr	r0, [r3, #0]
		break;
1a0034d4:	e021      	b.n	1a00351a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a0034d6:	4b16      	ldr	r3, [pc, #88]	; (1a003530 <Chip_Clock_GetClockInputHz+0xac>)
1a0034d8:	6818      	ldr	r0, [r3, #0]
		break;
1a0034da:	e01e      	b.n	1a00351a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a0034dc:	4b15      	ldr	r3, [pc, #84]	; (1a003534 <Chip_Clock_GetClockInputHz+0xb0>)
1a0034de:	6818      	ldr	r0, [r3, #0]
		break;
1a0034e0:	e01b      	b.n	1a00351a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a0034e2:	4b14      	ldr	r3, [pc, #80]	; (1a003534 <Chip_Clock_GetClockInputHz+0xb0>)
1a0034e4:	6858      	ldr	r0, [r3, #4]
		break;
1a0034e6:	e018      	b.n	1a00351a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a0034e8:	f000 f868 	bl	1a0035bc <Chip_Clock_GetMainPLLHz>
		break;
1a0034ec:	e015      	b.n	1a00351a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a0034ee:	2100      	movs	r1, #0
1a0034f0:	f000 f89a 	bl	1a003628 <Chip_Clock_GetDivRate>
		break;
1a0034f4:	e011      	b.n	1a00351a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a0034f6:	2101      	movs	r1, #1
1a0034f8:	f000 f896 	bl	1a003628 <Chip_Clock_GetDivRate>
		break;
1a0034fc:	e00d      	b.n	1a00351a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a0034fe:	2102      	movs	r1, #2
1a003500:	f000 f892 	bl	1a003628 <Chip_Clock_GetDivRate>
		break;
1a003504:	e009      	b.n	1a00351a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a003506:	2103      	movs	r1, #3
1a003508:	f000 f88e 	bl	1a003628 <Chip_Clock_GetDivRate>
		break;
1a00350c:	e005      	b.n	1a00351a <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a00350e:	2104      	movs	r1, #4
1a003510:	f000 f88a 	bl	1a003628 <Chip_Clock_GetDivRate>
		break;
1a003514:	e001      	b.n	1a00351a <Chip_Clock_GetClockInputHz+0x96>
		rate = CRYSTAL_32K_FREQ_IN;
1a003516:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a00351a:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
1a00351c:	4806      	ldr	r0, [pc, #24]	; (1a003538 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a00351e:	e7fc      	b.n	1a00351a <Chip_Clock_GetClockInputHz+0x96>
1a003520:	00b71b00 	.word	0x00b71b00
1a003524:	40043000 	.word	0x40043000
1a003528:	017d7840 	.word	0x017d7840
1a00352c:	1a005d48 	.word	0x1a005d48
1a003530:	1a005d74 	.word	0x1a005d74
1a003534:	10002b70 	.word	0x10002b70
1a003538:	02faf080 	.word	0x02faf080

1a00353c <Chip_Clock_CalcMainPLLValue>:
{
1a00353c:	b538      	push	{r3, r4, r5, lr}
1a00353e:	4605      	mov	r5, r0
1a003540:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a003542:	7908      	ldrb	r0, [r1, #4]
1a003544:	f7ff ff9e 	bl	1a003484 <Chip_Clock_GetClockInputHz>
1a003548:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a00354a:	4b19      	ldr	r3, [pc, #100]	; (1a0035b0 <Chip_Clock_CalcMainPLLValue+0x74>)
1a00354c:	442b      	add	r3, r5
1a00354e:	4a19      	ldr	r2, [pc, #100]	; (1a0035b4 <Chip_Clock_CalcMainPLLValue+0x78>)
1a003550:	4293      	cmp	r3, r2
1a003552:	d821      	bhi.n	1a003598 <Chip_Clock_CalcMainPLLValue+0x5c>
1a003554:	b318      	cbz	r0, 1a00359e <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a003556:	2380      	movs	r3, #128	; 0x80
1a003558:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a00355a:	2300      	movs	r3, #0
1a00355c:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a00355e:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a003560:	fbb5 f3f0 	udiv	r3, r5, r0
1a003564:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a003566:	4a14      	ldr	r2, [pc, #80]	; (1a0035b8 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a003568:	4295      	cmp	r5, r2
1a00356a:	d903      	bls.n	1a003574 <Chip_Clock_CalcMainPLLValue+0x38>
1a00356c:	fb03 f000 	mul.w	r0, r3, r0
1a003570:	42a8      	cmp	r0, r5
1a003572:	d007      	beq.n	1a003584 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a003574:	4621      	mov	r1, r4
1a003576:	4628      	mov	r0, r5
1a003578:	f7ff fe96 	bl	1a0032a8 <pll_get_frac>
		if (!ppll->nsel) {
1a00357c:	68a3      	ldr	r3, [r4, #8]
1a00357e:	b18b      	cbz	r3, 1a0035a4 <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a003580:	3b01      	subs	r3, #1
1a003582:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a003584:	6923      	ldr	r3, [r4, #16]
1a003586:	b183      	cbz	r3, 1a0035aa <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a003588:	68e2      	ldr	r2, [r4, #12]
1a00358a:	b10a      	cbz	r2, 1a003590 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a00358c:	3a01      	subs	r2, #1
1a00358e:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a003590:	3b01      	subs	r3, #1
1a003592:	6123      	str	r3, [r4, #16]
	return 0;
1a003594:	2000      	movs	r0, #0
}
1a003596:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a003598:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00359c:	e7fb      	b.n	1a003596 <Chip_Clock_CalcMainPLLValue+0x5a>
1a00359e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0035a2:	e7f8      	b.n	1a003596 <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a0035a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0035a8:	e7f5      	b.n	1a003596 <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a0035aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0035ae:	e7f2      	b.n	1a003596 <Chip_Clock_CalcMainPLLValue+0x5a>
1a0035b0:	ff6b3a10 	.word	0xff6b3a10
1a0035b4:	0b940510 	.word	0x0b940510
1a0035b8:	094c5eff 	.word	0x094c5eff

1a0035bc <Chip_Clock_GetMainPLLHz>:
{
1a0035bc:	b530      	push	{r4, r5, lr}
1a0035be:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a0035c0:	4d17      	ldr	r5, [pc, #92]	; (1a003620 <Chip_Clock_GetMainPLLHz+0x64>)
1a0035c2:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a0035c4:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a0035c8:	f7ff ff5c 	bl	1a003484 <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a0035cc:	4b15      	ldr	r3, [pc, #84]	; (1a003624 <Chip_Clock_GetMainPLLHz+0x68>)
1a0035ce:	681b      	ldr	r3, [r3, #0]
1a0035d0:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a0035d2:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a0035d4:	f013 0f01 	tst.w	r3, #1
1a0035d8:	d020      	beq.n	1a00361c <Chip_Clock_GetMainPLLHz+0x60>
	msel = (PLLReg >> 16) & 0xFF;
1a0035da:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a0035de:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a0035e2:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a0035e6:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a0035ea:	3301      	adds	r3, #1
	n = nsel + 1;
1a0035ec:	3201      	adds	r2, #1
	p = ptab[psel];
1a0035ee:	f10d 0c08 	add.w	ip, sp, #8
1a0035f2:	4461      	add	r1, ip
1a0035f4:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a0035f8:	f014 0f80 	tst.w	r4, #128	; 0x80
1a0035fc:	d108      	bne.n	1a003610 <Chip_Clock_GetMainPLLHz+0x54>
1a0035fe:	b93d      	cbnz	r5, 1a003610 <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a003600:	0049      	lsls	r1, r1, #1
1a003602:	fbb3 f3f1 	udiv	r3, r3, r1
1a003606:	fbb0 f0f2 	udiv	r0, r0, r2
1a00360a:	fb00 f003 	mul.w	r0, r0, r3
1a00360e:	e003      	b.n	1a003618 <Chip_Clock_GetMainPLLHz+0x5c>
		return m * (freq / n);
1a003610:	fbb0 f0f2 	udiv	r0, r0, r2
1a003614:	fb03 f000 	mul.w	r0, r3, r0
}
1a003618:	b003      	add	sp, #12
1a00361a:	bd30      	pop	{r4, r5, pc}
		return 0;
1a00361c:	2000      	movs	r0, #0
1a00361e:	e7fb      	b.n	1a003618 <Chip_Clock_GetMainPLLHz+0x5c>
1a003620:	40050000 	.word	0x40050000
1a003624:	1a005e00 	.word	0x1a005e00

1a003628 <Chip_Clock_GetDivRate>:
{
1a003628:	b538      	push	{r3, r4, r5, lr}
1a00362a:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a00362c:	4608      	mov	r0, r1
1a00362e:	f7ff ff0d 	bl	1a00344c <Chip_Clock_GetDividerSource>
1a003632:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a003634:	4620      	mov	r0, r4
1a003636:	f7ff ff17 	bl	1a003468 <Chip_Clock_GetDividerDivisor>
1a00363a:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a00363c:	4628      	mov	r0, r5
1a00363e:	f7ff ff21 	bl	1a003484 <Chip_Clock_GetClockInputHz>
1a003642:	3401      	adds	r4, #1
}
1a003644:	fbb0 f0f4 	udiv	r0, r0, r4
1a003648:	bd38      	pop	{r3, r4, r5, pc}
1a00364a:	Address 0x000000001a00364a is out of bounds.


1a00364c <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a00364c:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a00364e:	f100 0416 	add.w	r4, r0, #22
1a003652:	00a4      	lsls	r4, r4, #2
1a003654:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a003658:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a00365c:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a00365e:	281b      	cmp	r0, #27
1a003660:	d813      	bhi.n	1a00368a <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a003662:	2911      	cmp	r1, #17
1a003664:	d01a      	beq.n	1a00369c <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a003666:	4d0e      	ldr	r5, [pc, #56]	; (1a0036a0 <Chip_Clock_SetBaseClock+0x54>)
1a003668:	4025      	ands	r5, r4

			if (autoblocken) {
1a00366a:	b10a      	cbz	r2, 1a003670 <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a00366c:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a003670:	b10b      	cbz	r3, 1a003676 <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a003672:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a003676:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a00367a:	3016      	adds	r0, #22
1a00367c:	0080      	lsls	r0, r0, #2
1a00367e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a003682:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a003686:	6045      	str	r5, [r0, #4]
1a003688:	e008      	b.n	1a00369c <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a00368a:	f044 0401 	orr.w	r4, r4, #1
1a00368e:	3016      	adds	r0, #22
1a003690:	0080      	lsls	r0, r0, #2
1a003692:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a003696:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00369a:	6044      	str	r4, [r0, #4]
	}
}
1a00369c:	bc30      	pop	{r4, r5}
1a00369e:	4770      	bx	lr
1a0036a0:	e0fff7fe 	.word	0xe0fff7fe

1a0036a4 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a0036a4:	281b      	cmp	r0, #27
1a0036a6:	d80c      	bhi.n	1a0036c2 <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a0036a8:	3016      	adds	r0, #22
1a0036aa:	0080      	lsls	r0, r0, #2
1a0036ac:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0036b0:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0036b4:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a0036b6:	f010 0f01 	tst.w	r0, #1
1a0036ba:	d104      	bne.n	1a0036c6 <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0036bc:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0036c0:	4770      	bx	lr
		return CLKINPUT_PD;
1a0036c2:	2011      	movs	r0, #17
1a0036c4:	4770      	bx	lr
		return CLKINPUT_PD;
1a0036c6:	2011      	movs	r0, #17
}
1a0036c8:	4770      	bx	lr

1a0036ca <Chip_Clock_GetBaseClocktHz>:
{
1a0036ca:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a0036cc:	f7ff ffea 	bl	1a0036a4 <Chip_Clock_GetBaseClock>
1a0036d0:	f7ff fed8 	bl	1a003484 <Chip_Clock_GetClockInputHz>
}
1a0036d4:	bd08      	pop	{r3, pc}
1a0036d6:	Address 0x000000001a0036d6 is out of bounds.


1a0036d8 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a0036d8:	b971      	cbnz	r1, 1a0036f8 <Chip_Clock_EnableOpts+0x20>
	uint32_t reg = 1;
1a0036da:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a0036dc:	b10a      	cbz	r2, 1a0036e2 <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a0036de:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a0036e2:	2b02      	cmp	r3, #2
1a0036e4:	d00a      	beq.n	1a0036fc <Chip_Clock_EnableOpts+0x24>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a0036e6:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0036ea:	d30a      	bcc.n	1a003702 <Chip_Clock_EnableOpts+0x2a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a0036ec:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a0036f0:	4b06      	ldr	r3, [pc, #24]	; (1a00370c <Chip_Clock_EnableOpts+0x34>)
1a0036f2:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a0036f6:	4770      	bx	lr
		reg |= (1 << 1);
1a0036f8:	2103      	movs	r1, #3
1a0036fa:	e7ef      	b.n	1a0036dc <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a0036fc:	f041 0120 	orr.w	r1, r1, #32
1a003700:	e7f1      	b.n	1a0036e6 <Chip_Clock_EnableOpts+0xe>
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a003702:	3020      	adds	r0, #32
1a003704:	4b02      	ldr	r3, [pc, #8]	; (1a003710 <Chip_Clock_EnableOpts+0x38>)
1a003706:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a00370a:	4770      	bx	lr
1a00370c:	40052000 	.word	0x40052000
1a003710:	40051000 	.word	0x40051000

1a003714 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a003714:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a003718:	d309      	bcc.n	1a00372e <Chip_Clock_Enable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a00371a:	4a09      	ldr	r2, [pc, #36]	; (1a003740 <Chip_Clock_Enable+0x2c>)
1a00371c:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a003720:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a003724:	f043 0301 	orr.w	r3, r3, #1
1a003728:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a00372c:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a00372e:	4a05      	ldr	r2, [pc, #20]	; (1a003744 <Chip_Clock_Enable+0x30>)
1a003730:	3020      	adds	r0, #32
1a003732:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a003736:	f043 0301 	orr.w	r3, r3, #1
1a00373a:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a00373e:	4770      	bx	lr
1a003740:	40052000 	.word	0x40052000
1a003744:	40051000 	.word	0x40051000

1a003748 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a003748:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a00374a:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a00374e:	d309      	bcc.n	1a003764 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a003750:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a003754:	4a0d      	ldr	r2, [pc, #52]	; (1a00378c <Chip_Clock_GetRate+0x44>)
1a003756:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a00375a:	f014 0f01 	tst.w	r4, #1
1a00375e:	d107      	bne.n	1a003770 <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a003760:	2000      	movs	r0, #0
	}

	return rate;
}
1a003762:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a003764:	f100 0320 	add.w	r3, r0, #32
1a003768:	4a09      	ldr	r2, [pc, #36]	; (1a003790 <Chip_Clock_GetRate+0x48>)
1a00376a:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a00376e:	e7f4      	b.n	1a00375a <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a003770:	f7ff fe20 	bl	1a0033b4 <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a003774:	f7ff ffa9 	bl	1a0036ca <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a003778:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a00377c:	d103      	bne.n	1a003786 <Chip_Clock_GetRate+0x3e>
			div = 1;
1a00377e:	2301      	movs	r3, #1
		rate = rate / div;
1a003780:	fbb0 f0f3 	udiv	r0, r0, r3
1a003784:	e7ed      	b.n	1a003762 <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a003786:	2302      	movs	r3, #2
1a003788:	e7fa      	b.n	1a003780 <Chip_Clock_GetRate+0x38>
1a00378a:	bf00      	nop
1a00378c:	40052000 	.word	0x40052000
1a003790:	40051000 	.word	0x40051000

1a003794 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a003794:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a003796:	2069      	movs	r0, #105	; 0x69
1a003798:	f7ff ffd6 	bl	1a003748 <Chip_Clock_GetRate>
1a00379c:	4b01      	ldr	r3, [pc, #4]	; (1a0037a4 <SystemCoreClockUpdate+0x10>)
1a00379e:	6018      	str	r0, [r3, #0]
}
1a0037a0:	bd08      	pop	{r3, pc}
1a0037a2:	bf00      	nop
1a0037a4:	10002c44 	.word	0x10002c44

1a0037a8 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a0037a8:	b570      	push	{r4, r5, r6, lr}
1a0037aa:	b08a      	sub	sp, #40	; 0x28
1a0037ac:	4605      	mov	r5, r0
1a0037ae:	460e      	mov	r6, r1
1a0037b0:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a0037b2:	f24c 3350 	movw	r3, #50000	; 0xc350
1a0037b6:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a0037b8:	2806      	cmp	r0, #6
1a0037ba:	d018      	beq.n	1a0037ee <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a0037bc:	2300      	movs	r3, #0
1a0037be:	2201      	movs	r2, #1
1a0037c0:	4629      	mov	r1, r5
1a0037c2:	2004      	movs	r0, #4
1a0037c4:	f7ff ff42 	bl	1a00364c <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a0037c8:	4a4a      	ldr	r2, [pc, #296]	; (1a0038f4 <Chip_SetupCoreClock+0x14c>)
1a0037ca:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a0037cc:	f043 0301 	orr.w	r3, r3, #1
1a0037d0:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a0037d2:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a0037d6:	a901      	add	r1, sp, #4
1a0037d8:	4630      	mov	r0, r6
1a0037da:	f7ff feaf 	bl	1a00353c <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a0037de:	4b46      	ldr	r3, [pc, #280]	; (1a0038f8 <Chip_SetupCoreClock+0x150>)
1a0037e0:	429e      	cmp	r6, r3
1a0037e2:	d916      	bls.n	1a003812 <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a0037e4:	9b01      	ldr	r3, [sp, #4]
1a0037e6:	f013 0f40 	tst.w	r3, #64	; 0x40
1a0037ea:	d003      	beq.n	1a0037f4 <Chip_SetupCoreClock+0x4c>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a0037ec:	e7fe      	b.n	1a0037ec <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a0037ee:	f7ff fe07 	bl	1a003400 <Chip_Clock_EnableCrystal>
1a0037f2:	e7e3      	b.n	1a0037bc <Chip_SetupCoreClock+0x14>
		} else if (ppll.ctrl & (1 << 7)){
1a0037f4:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0037f8:	d005      	beq.n	1a003806 <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a0037fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0037fe:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a003800:	2500      	movs	r5, #0
			direct = 1;
1a003802:	2601      	movs	r6, #1
1a003804:	e007      	b.n	1a003816 <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a003806:	9b04      	ldr	r3, [sp, #16]
1a003808:	3301      	adds	r3, #1
1a00380a:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a00380c:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a00380e:	2600      	movs	r6, #0
1a003810:	e001      	b.n	1a003816 <Chip_SetupCoreClock+0x6e>
1a003812:	2500      	movs	r5, #0
1a003814:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a003816:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a00381a:	9b01      	ldr	r3, [sp, #4]
1a00381c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a003820:	9a05      	ldr	r2, [sp, #20]
1a003822:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a003826:	9a03      	ldr	r2, [sp, #12]
1a003828:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a00382c:	9a04      	ldr	r2, [sp, #16]
1a00382e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a003832:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a003836:	4a2f      	ldr	r2, [pc, #188]	; (1a0038f4 <Chip_SetupCoreClock+0x14c>)
1a003838:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a00383a:	4b2e      	ldr	r3, [pc, #184]	; (1a0038f4 <Chip_SetupCoreClock+0x14c>)
1a00383c:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a00383e:	f013 0f01 	tst.w	r3, #1
1a003842:	d0fa      	beq.n	1a00383a <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a003844:	2300      	movs	r3, #0
1a003846:	2201      	movs	r2, #1
1a003848:	2109      	movs	r1, #9
1a00384a:	2004      	movs	r0, #4
1a00384c:	f7ff fefe 	bl	1a00364c <Chip_Clock_SetBaseClock>

	if (direct) {
1a003850:	b306      	cbz	r6, 1a003894 <Chip_SetupCoreClock+0xec>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a003852:	f24c 3350 	movw	r3, #50000	; 0xc350
1a003856:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a003858:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00385a:	1e5a      	subs	r2, r3, #1
1a00385c:	9209      	str	r2, [sp, #36]	; 0x24
1a00385e:	2b00      	cmp	r3, #0
1a003860:	d1fa      	bne.n	1a003858 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a003862:	9b01      	ldr	r3, [sp, #4]
1a003864:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a003868:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a00386a:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a00386e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a003872:	9a05      	ldr	r2, [sp, #20]
1a003874:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a003878:	9a03      	ldr	r2, [sp, #12]
1a00387a:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a00387e:	9a04      	ldr	r2, [sp, #16]
1a003880:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a003884:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a003888:	4a1a      	ldr	r2, [pc, #104]	; (1a0038f4 <Chip_SetupCoreClock+0x14c>)
1a00388a:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a00388c:	2c00      	cmp	r4, #0
1a00388e:	d12e      	bne.n	1a0038ee <Chip_SetupCoreClock+0x146>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a003890:	b00a      	add	sp, #40	; 0x28
1a003892:	bd70      	pop	{r4, r5, r6, pc}
	} else if (pdivide) {
1a003894:	2d00      	cmp	r5, #0
1a003896:	d0f9      	beq.n	1a00388c <Chip_SetupCoreClock+0xe4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a003898:	f24c 3350 	movw	r3, #50000	; 0xc350
1a00389c:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a00389e:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0038a0:	1e5a      	subs	r2, r3, #1
1a0038a2:	9209      	str	r2, [sp, #36]	; 0x24
1a0038a4:	2b00      	cmp	r3, #0
1a0038a6:	d1fa      	bne.n	1a00389e <Chip_SetupCoreClock+0xf6>
		ppll.psel--;
1a0038a8:	9b04      	ldr	r3, [sp, #16]
1a0038aa:	1e5a      	subs	r2, r3, #1
1a0038ac:	9204      	str	r2, [sp, #16]
1a0038ae:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a0038b2:	9b01      	ldr	r3, [sp, #4]
1a0038b4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a0038b8:	9905      	ldr	r1, [sp, #20]
1a0038ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a0038be:	9903      	ldr	r1, [sp, #12]
1a0038c0:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a0038c4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0038c8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0038cc:	4a09      	ldr	r2, [pc, #36]	; (1a0038f4 <Chip_SetupCoreClock+0x14c>)
1a0038ce:	6453      	str	r3, [r2, #68]	; 0x44
1a0038d0:	e7dc      	b.n	1a00388c <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a0038d2:	480a      	ldr	r0, [pc, #40]	; (1a0038fc <Chip_SetupCoreClock+0x154>)
1a0038d4:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a0038d8:	78cb      	ldrb	r3, [r1, #3]
1a0038da:	788a      	ldrb	r2, [r1, #2]
1a0038dc:	7849      	ldrb	r1, [r1, #1]
1a0038de:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a0038e2:	f7ff feb3 	bl	1a00364c <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a0038e6:	3401      	adds	r4, #1
1a0038e8:	2c11      	cmp	r4, #17
1a0038ea:	d9f2      	bls.n	1a0038d2 <Chip_SetupCoreClock+0x12a>
1a0038ec:	e7d0      	b.n	1a003890 <Chip_SetupCoreClock+0xe8>
1a0038ee:	2400      	movs	r4, #0
1a0038f0:	e7fa      	b.n	1a0038e8 <Chip_SetupCoreClock+0x140>
1a0038f2:	bf00      	nop
1a0038f4:	40050000 	.word	0x40050000
1a0038f8:	068e7780 	.word	0x068e7780
1a0038fc:	1a005e78 	.word	0x1a005e78

1a003900 <Chip_I2CM_XferHandler>:
	Chip_I2CM_SetDutyCycle(pI2C, (clockDiv >> 1), (clockDiv - (clockDiv >> 1)));
}

/* Master transfer state change handler handler */
uint32_t Chip_I2CM_XferHandler(LPC_I2C_T *pI2C, I2CM_XFER_T *xfer)
{
1a003900:	b410      	push	{r4}
 * @note	I2C controller clears STO bit when it sees STOP
 *          condition after a START condition on the bus.
 */
static INLINE uint32_t Chip_I2CM_GetCurState(LPC_I2C_T *pI2C)
{
	return pI2C->STAT & I2C_STAT_CODE_BITMASK;
1a003902:	6843      	ldr	r3, [r0, #4]
1a003904:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
	uint32_t cclr = I2C_CON_FLAGS;

	switch (Chip_I2CM_GetCurState(pI2C)) {
1a003908:	2b30      	cmp	r3, #48	; 0x30
1a00390a:	d04c      	beq.n	1a0039a6 <Chip_I2CM_XferHandler+0xa6>
1a00390c:	d908      	bls.n	1a003920 <Chip_I2CM_XferHandler+0x20>
1a00390e:	2b48      	cmp	r3, #72	; 0x48
1a003910:	d06c      	beq.n	1a0039ec <Chip_I2CM_XferHandler+0xec>
1a003912:	d934      	bls.n	1a00397e <Chip_I2CM_XferHandler+0x7e>
1a003914:	2b58      	cmp	r3, #88	; 0x58
1a003916:	d058      	beq.n	1a0039ca <Chip_I2CM_XferHandler+0xca>
1a003918:	2bf8      	cmp	r3, #248	; 0xf8
1a00391a:	d13e      	bne.n	1a00399a <Chip_I2CM_XferHandler+0x9a>
	case 0x00:		/* Bus Error */
		xfer->status = I2CM_STATUS_BUS_ERROR;
		cclr &= ~I2C_CON_STO;
        break;
    case 0xF8:
      return 0;
1a00391c:	2000      	movs	r0, #0
1a00391e:	e02b      	b.n	1a003978 <Chip_I2CM_XferHandler+0x78>
	switch (Chip_I2CM_GetCurState(pI2C)) {
1a003920:	2b10      	cmp	r3, #16
1a003922:	d016      	beq.n	1a003952 <Chip_I2CM_XferHandler+0x52>
1a003924:	d90e      	bls.n	1a003944 <Chip_I2CM_XferHandler+0x44>
1a003926:	2b20      	cmp	r3, #32
1a003928:	d03d      	beq.n	1a0039a6 <Chip_I2CM_XferHandler+0xa6>
1a00392a:	2b28      	cmp	r3, #40	; 0x28
1a00392c:	d001      	beq.n	1a003932 <Chip_I2CM_XferHandler+0x32>
1a00392e:	2b18      	cmp	r3, #24
1a003930:	d135      	bne.n	1a00399e <Chip_I2CM_XferHandler+0x9e>
		if (!xfer->txSz) {
1a003932:	888b      	ldrh	r3, [r1, #4]
1a003934:	2b00      	cmp	r3, #0
1a003936:	d13e      	bne.n	1a0039b6 <Chip_I2CM_XferHandler+0xb6>
			if (xfer->rxSz) {
1a003938:	88cb      	ldrh	r3, [r1, #6]
1a00393a:	2b00      	cmp	r3, #0
1a00393c:	d15e      	bne.n	1a0039fc <Chip_I2CM_XferHandler+0xfc>
				xfer->status = I2CM_STATUS_OK;
1a00393e:	804b      	strh	r3, [r1, #2]
				cclr &= ~I2C_CON_STO;
1a003940:	232c      	movs	r3, #44	; 0x2c
1a003942:	e00f      	b.n	1a003964 <Chip_I2CM_XferHandler+0x64>
	switch (Chip_I2CM_GetCurState(pI2C)) {
1a003944:	b91b      	cbnz	r3, 1a00394e <Chip_I2CM_XferHandler+0x4e>
		xfer->status = I2CM_STATUS_BUS_ERROR;
1a003946:	2303      	movs	r3, #3
1a003948:	804b      	strh	r3, [r1, #2]
		cclr &= ~I2C_CON_STO;
1a00394a:	232c      	movs	r3, #44	; 0x2c
        break;
1a00394c:	e00a      	b.n	1a003964 <Chip_I2CM_XferHandler+0x64>
	switch (Chip_I2CM_GetCurState(pI2C)) {
1a00394e:	2b08      	cmp	r3, #8
1a003950:	d125      	bne.n	1a00399e <Chip_I2CM_XferHandler+0x9e>
		pI2C->DAT = (xfer->slaveAddr << 1) | (xfer->txSz == 0);
1a003952:	780a      	ldrb	r2, [r1, #0]
1a003954:	888b      	ldrh	r3, [r1, #4]
1a003956:	fab3 f383 	clz	r3, r3
1a00395a:	095b      	lsrs	r3, r3, #5
1a00395c:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
1a003960:	6083      	str	r3, [r0, #8]
	uint32_t cclr = I2C_CON_FLAGS;
1a003962:	233c      	movs	r3, #60	; 0x3c
		cclr &= ~I2C_CON_STO;
        break;
	}

	/* Set clear control flags */
	pI2C->CONSET = cclr ^ I2C_CON_FLAGS;
1a003964:	f083 023c 	eor.w	r2, r3, #60	; 0x3c
1a003968:	6002      	str	r2, [r0, #0]
	/* Stop flag should not be cleared as it is a reserved bit */
	pI2C->CONCLR = cclr & (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA);
1a00396a:	f003 032c 	and.w	r3, r3, #44	; 0x2c
1a00396e:	6183      	str	r3, [r0, #24]

	return xfer->status != I2CM_STATUS_BUSY;
1a003970:	8848      	ldrh	r0, [r1, #2]
1a003972:	38ff      	subs	r0, #255	; 0xff
1a003974:	bf18      	it	ne
1a003976:	2001      	movne	r0, #1
}
1a003978:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00397c:	4770      	bx	lr
	switch (Chip_I2CM_GetCurState(pI2C)) {
1a00397e:	2b38      	cmp	r3, #56	; 0x38
1a003980:	d038      	beq.n	1a0039f4 <Chip_I2CM_XferHandler+0xf4>
1a003982:	2b40      	cmp	r3, #64	; 0x40
1a003984:	d10b      	bne.n	1a00399e <Chip_I2CM_XferHandler+0x9e>
		if ((xfer->rxSz > 1) || (xfer->options & I2CM_XFER_OPTION_LAST_RX_ACK)) {
1a003986:	88ca      	ldrh	r2, [r1, #6]
1a003988:	2a01      	cmp	r2, #1
1a00398a:	d927      	bls.n	1a0039dc <Chip_I2CM_XferHandler+0xdc>
			cclr &= ~I2C_CON_AA;
1a00398c:	2338      	movs	r3, #56	; 0x38
		if (xfer->rxSz == 0) {
1a00398e:	2a00      	cmp	r2, #0
1a003990:	d1e8      	bne.n	1a003964 <Chip_I2CM_XferHandler+0x64>
			xfer->status = I2CM_STATUS_OK;
1a003992:	804a      	strh	r2, [r1, #2]
			cclr &= ~I2C_CON_STO;
1a003994:	f023 0310 	bic.w	r3, r3, #16
1a003998:	e7e4      	b.n	1a003964 <Chip_I2CM_XferHandler+0x64>
	switch (Chip_I2CM_GetCurState(pI2C)) {
1a00399a:	2b50      	cmp	r3, #80	; 0x50
1a00399c:	d015      	beq.n	1a0039ca <Chip_I2CM_XferHandler+0xca>
		xfer->status = I2CM_STATUS_ERROR;
1a00399e:	2301      	movs	r3, #1
1a0039a0:	804b      	strh	r3, [r1, #2]
		cclr &= ~I2C_CON_STO;
1a0039a2:	232c      	movs	r3, #44	; 0x2c
        break;
1a0039a4:	e7de      	b.n	1a003964 <Chip_I2CM_XferHandler+0x64>
		if ((xfer->options & I2CM_XFER_OPTION_IGNORE_NACK) == 0) {
1a0039a6:	784b      	ldrb	r3, [r1, #1]
1a0039a8:	f013 0f01 	tst.w	r3, #1
1a0039ac:	d1c1      	bne.n	1a003932 <Chip_I2CM_XferHandler+0x32>
			xfer->status = I2CM_STATUS_NAK;
1a0039ae:	2302      	movs	r3, #2
1a0039b0:	804b      	strh	r3, [r1, #2]
			cclr &= ~I2C_CON_STO;
1a0039b2:	232c      	movs	r3, #44	; 0x2c
			break;
1a0039b4:	e7d6      	b.n	1a003964 <Chip_I2CM_XferHandler+0x64>
			pI2C->DAT = *xfer->txBuff++;
1a0039b6:	688b      	ldr	r3, [r1, #8]
1a0039b8:	1c5a      	adds	r2, r3, #1
1a0039ba:	608a      	str	r2, [r1, #8]
1a0039bc:	781b      	ldrb	r3, [r3, #0]
1a0039be:	6083      	str	r3, [r0, #8]
			xfer->txSz--;
1a0039c0:	888b      	ldrh	r3, [r1, #4]
1a0039c2:	3b01      	subs	r3, #1
1a0039c4:	808b      	strh	r3, [r1, #4]
	uint32_t cclr = I2C_CON_FLAGS;
1a0039c6:	233c      	movs	r3, #60	; 0x3c
1a0039c8:	e7cc      	b.n	1a003964 <Chip_I2CM_XferHandler+0x64>
		*xfer->rxBuff++ = pI2C->DAT;
1a0039ca:	6882      	ldr	r2, [r0, #8]
1a0039cc:	68cb      	ldr	r3, [r1, #12]
1a0039ce:	1c5c      	adds	r4, r3, #1
1a0039d0:	60cc      	str	r4, [r1, #12]
1a0039d2:	701a      	strb	r2, [r3, #0]
		xfer->rxSz--;
1a0039d4:	88cb      	ldrh	r3, [r1, #6]
1a0039d6:	3b01      	subs	r3, #1
1a0039d8:	80cb      	strh	r3, [r1, #6]
1a0039da:	e7d4      	b.n	1a003986 <Chip_I2CM_XferHandler+0x86>
		if ((xfer->rxSz > 1) || (xfer->options & I2CM_XFER_OPTION_LAST_RX_ACK)) {
1a0039dc:	784b      	ldrb	r3, [r1, #1]
1a0039de:	f013 0f02 	tst.w	r3, #2
1a0039e2:	d101      	bne.n	1a0039e8 <Chip_I2CM_XferHandler+0xe8>
	uint32_t cclr = I2C_CON_FLAGS;
1a0039e4:	233c      	movs	r3, #60	; 0x3c
1a0039e6:	e7d2      	b.n	1a00398e <Chip_I2CM_XferHandler+0x8e>
			cclr &= ~I2C_CON_AA;
1a0039e8:	2338      	movs	r3, #56	; 0x38
1a0039ea:	e7d0      	b.n	1a00398e <Chip_I2CM_XferHandler+0x8e>
		xfer->status = I2CM_STATUS_SLAVE_NAK;
1a0039ec:	2304      	movs	r3, #4
1a0039ee:	804b      	strh	r3, [r1, #2]
		cclr &= ~I2C_CON_STO;
1a0039f0:	232c      	movs	r3, #44	; 0x2c
		break;
1a0039f2:	e7b7      	b.n	1a003964 <Chip_I2CM_XferHandler+0x64>
		xfer->status = I2CM_STATUS_ARBLOST;
1a0039f4:	2305      	movs	r3, #5
1a0039f6:	804b      	strh	r3, [r1, #2]
	uint32_t cclr = I2C_CON_FLAGS;
1a0039f8:	233c      	movs	r3, #60	; 0x3c
		break;
1a0039fa:	e7b3      	b.n	1a003964 <Chip_I2CM_XferHandler+0x64>
				cclr &= ~I2C_CON_STA;
1a0039fc:	231c      	movs	r3, #28
1a0039fe:	e7b1      	b.n	1a003964 <Chip_I2CM_XferHandler+0x64>

1a003a00 <Chip_I2CM_Xfer>:

/* Transmit and Receive data in master mode */
void Chip_I2CM_Xfer(LPC_I2C_T *pI2C, I2CM_XFER_T *xfer)
{
	/* set the transfer status as busy */
	xfer->status = I2CM_STATUS_BUSY;
1a003a00:	23ff      	movs	r3, #255	; 0xff
1a003a02:	804b      	strh	r3, [r1, #2]
	pI2C->CONCLR = I2C_CON_SI | I2C_CON_STA | I2C_CON_AA;
1a003a04:	232c      	movs	r3, #44	; 0x2c
1a003a06:	6183      	str	r3, [r0, #24]
	pI2C->CONSET = I2C_CON_I2EN | I2C_CON_STA;
1a003a08:	2360      	movs	r3, #96	; 0x60
1a003a0a:	6003      	str	r3, [r0, #0]
	/* Clear controller state. */
	Chip_I2CM_ResetControl(pI2C);
	/* Enter to Master Transmitter mode */
	Chip_I2CM_SendStart(pI2C);
}
1a003a0c:	4770      	bx	lr

1a003a0e <Chip_I2CM_XferBlocking>:

/* Transmit and Receive data in master mode */
uint32_t Chip_I2CM_XferBlocking(LPC_I2C_T *pI2C, I2CM_XFER_T *xfer)
{
1a003a0e:	b538      	push	{r3, r4, r5, lr}
1a003a10:	4604      	mov	r4, r0
1a003a12:	460d      	mov	r5, r1
	uint32_t ret = 0;
	/* start transfer */
	Chip_I2CM_Xfer(pI2C, xfer);
1a003a14:	f7ff fff4 	bl	1a003a00 <Chip_I2CM_Xfer>
	uint32_t ret = 0;
1a003a18:	2000      	movs	r0, #0

	while (ret == 0) {
1a003a1a:	e003      	b.n	1a003a24 <Chip_I2CM_XferBlocking+0x16>
		/* wait for status change interrupt */
		while ( Chip_I2CM_StateChanged(pI2C) == 0) {}
		/* call state change handler */
		ret = Chip_I2CM_XferHandler(pI2C, xfer);
1a003a1c:	4629      	mov	r1, r5
1a003a1e:	4620      	mov	r0, r4
1a003a20:	f7ff ff6e 	bl	1a003900 <Chip_I2CM_XferHandler>
	while (ret == 0) {
1a003a24:	b920      	cbnz	r0, 1a003a30 <Chip_I2CM_XferBlocking+0x22>
	return pI2C->CONSET & I2C_CON_SI;
1a003a26:	6823      	ldr	r3, [r4, #0]
		while ( Chip_I2CM_StateChanged(pI2C) == 0) {}
1a003a28:	f013 0f08 	tst.w	r3, #8
1a003a2c:	d0fb      	beq.n	1a003a26 <Chip_I2CM_XferBlocking+0x18>
1a003a2e:	e7f5      	b.n	1a003a1c <Chip_I2CM_XferBlocking+0xe>
	}
	return ret;
}
1a003a30:	bd38      	pop	{r3, r4, r5, pc}

1a003a32 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a003a32:	4770      	bx	lr

1a003a34 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a003a34:	4b03      	ldr	r3, [pc, #12]	; (1a003a44 <Chip_SSP_GetClockIndex+0x10>)
1a003a36:	4298      	cmp	r0, r3
1a003a38:	d001      	beq.n	1a003a3e <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a003a3a:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a003a3c:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a003a3e:	20a5      	movs	r0, #165	; 0xa5
1a003a40:	4770      	bx	lr
1a003a42:	bf00      	nop
1a003a44:	400c5000 	.word	0x400c5000

1a003a48 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a003a48:	4b04      	ldr	r3, [pc, #16]	; (1a003a5c <Chip_SSP_GetPeriphClockIndex+0x14>)
1a003a4a:	4298      	cmp	r0, r3
1a003a4c:	d002      	beq.n	1a003a54 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a003a4e:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a003a52:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a003a54:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a003a58:	4770      	bx	lr
1a003a5a:	bf00      	nop
1a003a5c:	400c5000 	.word	0x400c5000

1a003a60 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a003a60:	6803      	ldr	r3, [r0, #0]
1a003a62:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a003a66:	0209      	lsls	r1, r1, #8
1a003a68:	b289      	uxth	r1, r1
1a003a6a:	4319      	orrs	r1, r3
1a003a6c:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a003a6e:	6102      	str	r2, [r0, #16]
}
1a003a70:	4770      	bx	lr

1a003a72 <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a003a72:	b570      	push	{r4, r5, r6, lr}
1a003a74:	4606      	mov	r6, r0
1a003a76:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a003a78:	f7ff ffe6 	bl	1a003a48 <Chip_SSP_GetPeriphClockIndex>
1a003a7c:	f7ff fe64 	bl	1a003748 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a003a80:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a003a82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	cr0_div = 0;
1a003a86:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a003a88:	e000      	b.n	1a003a8c <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a003a8a:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a003a8c:	42ab      	cmp	r3, r5
1a003a8e:	d90b      	bls.n	1a003aa8 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a003a90:	1c4c      	adds	r4, r1, #1
1a003a92:	fb02 f304 	mul.w	r3, r2, r4
1a003a96:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a003a9a:	429d      	cmp	r5, r3
1a003a9c:	d2f6      	bcs.n	1a003a8c <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a003a9e:	2cff      	cmp	r4, #255	; 0xff
1a003aa0:	d9f3      	bls.n	1a003a8a <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a003aa2:	3202      	adds	r2, #2
				cr0_div = 0;
1a003aa4:	2100      	movs	r1, #0
1a003aa6:	e7f1      	b.n	1a003a8c <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a003aa8:	4630      	mov	r0, r6
1a003aaa:	f7ff ffd9 	bl	1a003a60 <Chip_SSP_SetClockRate>
}
1a003aae:	bd70      	pop	{r4, r5, r6, pc}

1a003ab0 <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a003ab0:	b510      	push	{r4, lr}
1a003ab2:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a003ab4:	f7ff ffbe 	bl	1a003a34 <Chip_SSP_GetClockIndex>
1a003ab8:	f7ff fe2c 	bl	1a003714 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a003abc:	4620      	mov	r0, r4
1a003abe:	f7ff ffc3 	bl	1a003a48 <Chip_SSP_GetPeriphClockIndex>
1a003ac2:	f7ff fe27 	bl	1a003714 <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a003ac6:	6863      	ldr	r3, [r4, #4]
1a003ac8:	f023 0304 	bic.w	r3, r3, #4
1a003acc:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a003ace:	6823      	ldr	r3, [r4, #0]
1a003ad0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a003ad4:	f043 0307 	orr.w	r3, r3, #7
1a003ad8:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a003ada:	4902      	ldr	r1, [pc, #8]	; (1a003ae4 <Chip_SSP_Init+0x34>)
1a003adc:	4620      	mov	r0, r4
1a003ade:	f7ff ffc8 	bl	1a003a72 <Chip_SSP_SetBitRate>
}
1a003ae2:	bd10      	pop	{r4, pc}
1a003ae4:	000186a0 	.word	0x000186a0

1a003ae8 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a003ae8:	2901      	cmp	r1, #1
1a003aea:	d109      	bne.n	1a003b00 <Chip_I2C_EventHandler+0x18>
		return;
	}

	stat = &iic->mXfer->status;
1a003aec:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a003af0:	0082      	lsls	r2, r0, #2
1a003af2:	4b04      	ldr	r3, [pc, #16]	; (1a003b04 <Chip_I2C_EventHandler+0x1c>)
1a003af4:	4413      	add	r3, r2
1a003af6:	691a      	ldr	r2, [r3, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a003af8:	7d13      	ldrb	r3, [r2, #20]
1a003afa:	b2db      	uxtb	r3, r3
1a003afc:	2b04      	cmp	r3, #4
1a003afe:	d0fb      	beq.n	1a003af8 <Chip_I2C_EventHandler+0x10>
}
1a003b00:	4770      	bx	lr
1a003b02:	bf00      	nop
1a003b04:	10000058 	.word	0x10000058

1a003b08 <handleMasterXferState>:
{
1a003b08:	b430      	push	{r4, r5}
	return (int) (pI2C->STAT & I2C_STAT_CODE_BITMASK);
1a003b0a:	6843      	ldr	r3, [r0, #4]
1a003b0c:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
	switch (getCurState(pI2C)) {
1a003b10:	2b58      	cmp	r3, #88	; 0x58
1a003b12:	d87f      	bhi.n	1a003c14 <handleMasterXferState+0x10c>
1a003b14:	e8df f003 	tbb	[pc, r3]
1a003b18:	7e7e7e7a 	.word	0x7e7e7e7a
1a003b1c:	7e7e7e7e 	.word	0x7e7e7e7e
1a003b20:	7e7e7e2f 	.word	0x7e7e7e2f
1a003b24:	7e7e7e7e 	.word	0x7e7e7e7e
1a003b28:	7e7e7e2f 	.word	0x7e7e7e2f
1a003b2c:	7e7e7e7e 	.word	0x7e7e7e7e
1a003b30:	7e7e7e39 	.word	0x7e7e7e39
1a003b34:	7e7e7e7e 	.word	0x7e7e7e7e
1a003b38:	7e7e7e6e 	.word	0x7e7e7e6e
1a003b3c:	7e7e7e7e 	.word	0x7e7e7e7e
1a003b40:	7e7e7e39 	.word	0x7e7e7e39
1a003b44:	7e7e7e7e 	.word	0x7e7e7e7e
1a003b48:	7e7e7e72 	.word	0x7e7e7e72
1a003b4c:	7e7e7e7e 	.word	0x7e7e7e7e
1a003b50:	7e7e7e76 	.word	0x7e7e7e76
1a003b54:	7e7e7e7e 	.word	0x7e7e7e7e
1a003b58:	7e7e7e6c 	.word	0x7e7e7e6c
1a003b5c:	7e7e7e7e 	.word	0x7e7e7e7e
1a003b60:	7e7e7e6e 	.word	0x7e7e7e6e
1a003b64:	7e7e7e7e 	.word	0x7e7e7e7e
1a003b68:	7e7e7e2d 	.word	0x7e7e7e2d
1a003b6c:	7e7e7e7e 	.word	0x7e7e7e7e
1a003b70:	4f          	.byte	0x4f
1a003b71:	00          	.byte	0x00
	uint32_t cclr = I2C_CON_FLAGS;
1a003b72:	233c      	movs	r3, #60	; 0x3c
1a003b74:	e020      	b.n	1a003bb8 <handleMasterXferState+0xb0>
		pI2C->DAT = (xfer->slaveAddr << 1) | (xfer->txSz == 0);
1a003b76:	780a      	ldrb	r2, [r1, #0]
1a003b78:	688b      	ldr	r3, [r1, #8]
1a003b7a:	fab3 f383 	clz	r3, r3
1a003b7e:	095b      	lsrs	r3, r3, #5
1a003b80:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
1a003b84:	6083      	str	r3, [r0, #8]
	uint32_t cclr = I2C_CON_FLAGS;
1a003b86:	233c      	movs	r3, #60	; 0x3c
		break;
1a003b88:	e023      	b.n	1a003bd2 <handleMasterXferState+0xca>
		if (!xfer->txSz) {
1a003b8a:	688b      	ldr	r3, [r1, #8]
1a003b8c:	b94b      	cbnz	r3, 1a003ba2 <handleMasterXferState+0x9a>
			cclr &= ~(xfer->rxSz ? I2C_CON_STA : I2C_CON_STO);
1a003b8e:	690b      	ldr	r3, [r1, #16]
1a003b90:	b123      	cbz	r3, 1a003b9c <handleMasterXferState+0x94>
1a003b92:	f06f 0320 	mvn.w	r3, #32
1a003b96:	f003 033c 	and.w	r3, r3, #60	; 0x3c
1a003b9a:	e01a      	b.n	1a003bd2 <handleMasterXferState+0xca>
1a003b9c:	f06f 0310 	mvn.w	r3, #16
1a003ba0:	e7f9      	b.n	1a003b96 <handleMasterXferState+0x8e>
			pI2C->DAT = *xfer->txBuff++;
1a003ba2:	684b      	ldr	r3, [r1, #4]
1a003ba4:	1c5a      	adds	r2, r3, #1
1a003ba6:	604a      	str	r2, [r1, #4]
1a003ba8:	781b      	ldrb	r3, [r3, #0]
1a003baa:	6083      	str	r3, [r0, #8]
			xfer->txSz--;
1a003bac:	688b      	ldr	r3, [r1, #8]
1a003bae:	3b01      	subs	r3, #1
1a003bb0:	608b      	str	r3, [r1, #8]
	uint32_t cclr = I2C_CON_FLAGS;
1a003bb2:	233c      	movs	r3, #60	; 0x3c
1a003bb4:	e00d      	b.n	1a003bd2 <handleMasterXferState+0xca>
		cclr &= ~I2C_CON_STO;
1a003bb6:	232c      	movs	r3, #44	; 0x2c
		*xfer->rxBuff++ = pI2C->DAT;
1a003bb8:	6884      	ldr	r4, [r0, #8]
1a003bba:	68ca      	ldr	r2, [r1, #12]
1a003bbc:	1c55      	adds	r5, r2, #1
1a003bbe:	60cd      	str	r5, [r1, #12]
1a003bc0:	7014      	strb	r4, [r2, #0]
		xfer->rxSz--;
1a003bc2:	690a      	ldr	r2, [r1, #16]
1a003bc4:	3a01      	subs	r2, #1
1a003bc6:	610a      	str	r2, [r1, #16]
		if (xfer->rxSz > 1) {
1a003bc8:	690a      	ldr	r2, [r1, #16]
1a003bca:	2a01      	cmp	r2, #1
1a003bcc:	dd01      	ble.n	1a003bd2 <handleMasterXferState+0xca>
			cclr &= ~I2C_CON_AA;
1a003bce:	f023 0304 	bic.w	r3, r3, #4
	pI2C->CONSET = cclr ^ I2C_CON_FLAGS;
1a003bd2:	f083 023c 	eor.w	r2, r3, #60	; 0x3c
1a003bd6:	6002      	str	r2, [r0, #0]
	pI2C->CONCLR = cclr & ~I2C_CON_STO;
1a003bd8:	f023 0210 	bic.w	r2, r3, #16
1a003bdc:	6182      	str	r2, [r0, #24]
	if (!(cclr & I2C_CON_STO) || (xfer->status == I2C_STATUS_ARBLOST)) {
1a003bde:	f013 0f10 	tst.w	r3, #16
1a003be2:	d019      	beq.n	1a003c18 <handleMasterXferState+0x110>
1a003be4:	7d0b      	ldrb	r3, [r1, #20]
1a003be6:	2b02      	cmp	r3, #2
1a003be8:	d016      	beq.n	1a003c18 <handleMasterXferState+0x110>
	return 1;
1a003bea:	2001      	movs	r0, #1
}
1a003bec:	bc30      	pop	{r4, r5}
1a003bee:	4770      	bx	lr
	uint32_t cclr = I2C_CON_FLAGS;
1a003bf0:	233c      	movs	r3, #60	; 0x3c
1a003bf2:	e7e9      	b.n	1a003bc8 <handleMasterXferState+0xc0>
		xfer->status = I2C_STATUS_SLAVENAK;
1a003bf4:	2305      	movs	r3, #5
1a003bf6:	750b      	strb	r3, [r1, #20]
		cclr &= ~I2C_CON_STO;
1a003bf8:	232c      	movs	r3, #44	; 0x2c
		break;
1a003bfa:	e7ea      	b.n	1a003bd2 <handleMasterXferState+0xca>
		xfer->status = I2C_STATUS_NAK;
1a003bfc:	2301      	movs	r3, #1
1a003bfe:	750b      	strb	r3, [r1, #20]
		cclr &= ~I2C_CON_STO;
1a003c00:	232c      	movs	r3, #44	; 0x2c
		break;
1a003c02:	e7e6      	b.n	1a003bd2 <handleMasterXferState+0xca>
		xfer->status = I2C_STATUS_ARBLOST;
1a003c04:	2302      	movs	r3, #2
1a003c06:	750b      	strb	r3, [r1, #20]
	uint32_t cclr = I2C_CON_FLAGS;
1a003c08:	233c      	movs	r3, #60	; 0x3c
		break;
1a003c0a:	e7e2      	b.n	1a003bd2 <handleMasterXferState+0xca>
		xfer->status = I2C_STATUS_BUSERR;
1a003c0c:	2303      	movs	r3, #3
1a003c0e:	750b      	strb	r3, [r1, #20]
		cclr &= ~I2C_CON_STO;
1a003c10:	232c      	movs	r3, #44	; 0x2c
1a003c12:	e7de      	b.n	1a003bd2 <handleMasterXferState+0xca>
	uint32_t cclr = I2C_CON_FLAGS;
1a003c14:	233c      	movs	r3, #60	; 0x3c
1a003c16:	e7dc      	b.n	1a003bd2 <handleMasterXferState+0xca>
		if (xfer->status == I2C_STATUS_BUSY) {
1a003c18:	7d0b      	ldrb	r3, [r1, #20]
1a003c1a:	2b04      	cmp	r3, #4
1a003c1c:	d001      	beq.n	1a003c22 <handleMasterXferState+0x11a>
		return 0;
1a003c1e:	2000      	movs	r0, #0
1a003c20:	e7e4      	b.n	1a003bec <handleMasterXferState+0xe4>
			xfer->status = I2C_STATUS_DONE;
1a003c22:	2300      	movs	r3, #0
1a003c24:	750b      	strb	r3, [r1, #20]
1a003c26:	e7fa      	b.n	1a003c1e <handleMasterXferState+0x116>

1a003c28 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a003c28:	b570      	push	{r4, r5, r6, lr}
1a003c2a:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a003c2c:	4e06      	ldr	r6, [pc, #24]	; (1a003c48 <Chip_I2C_Init+0x20>)
1a003c2e:	00c4      	lsls	r4, r0, #3
1a003c30:	1a22      	subs	r2, r4, r0
1a003c32:	0093      	lsls	r3, r2, #2
1a003c34:	4433      	add	r3, r6
1a003c36:	8898      	ldrh	r0, [r3, #4]
1a003c38:	f7ff fd6c 	bl	1a003714 <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a003c3c:	1b64      	subs	r4, r4, r5
1a003c3e:	00a3      	lsls	r3, r4, #2
1a003c40:	58f3      	ldr	r3, [r6, r3]
1a003c42:	226c      	movs	r2, #108	; 0x6c
1a003c44:	619a      	str	r2, [r3, #24]
}
1a003c46:	bd70      	pop	{r4, r5, r6, pc}
1a003c48:	10000058 	.word	0x10000058

1a003c4c <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a003c4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a003c50:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a003c52:	4e0b      	ldr	r6, [pc, #44]	; (1a003c80 <Chip_I2C_SetClockRate+0x34>)
1a003c54:	00c5      	lsls	r5, r0, #3
1a003c56:	1a2b      	subs	r3, r5, r0
1a003c58:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a003c5c:	eb06 0308 	add.w	r3, r6, r8
1a003c60:	8898      	ldrh	r0, [r3, #4]
1a003c62:	f7ff fd71 	bl	1a003748 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a003c66:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a003c6a:	f856 3008 	ldr.w	r3, [r6, r8]
1a003c6e:	0842      	lsrs	r2, r0, #1
1a003c70:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a003c72:	f856 3008 	ldr.w	r3, [r6, r8]
1a003c76:	691a      	ldr	r2, [r3, #16]
1a003c78:	1a80      	subs	r0, r0, r2
1a003c7a:	6158      	str	r0, [r3, #20]
}
1a003c7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a003c80:	10000058 	.word	0x10000058

1a003c84 <Chip_I2C_SetMasterEventHandler>:

/* Set the master event handler */
int Chip_I2C_SetMasterEventHandler(I2C_ID_T id, I2C_EVENTHANDLER_T event)
{
	struct i2c_interface *iic = &i2c[id];
	if (!iic->mXfer) {
1a003c84:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
1a003c88:	009a      	lsls	r2, r3, #2
1a003c8a:	4b09      	ldr	r3, [pc, #36]	; (1a003cb0 <Chip_I2C_SetMasterEventHandler+0x2c>)
1a003c8c:	4413      	add	r3, r2
1a003c8e:	691b      	ldr	r3, [r3, #16]
1a003c90:	b153      	cbz	r3, 1a003ca8 <Chip_I2C_SetMasterEventHandler+0x24>
		iic->mEvent = event;
	}
	return iic->mEvent == event;
1a003c92:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a003c96:	0082      	lsls	r2, r0, #2
1a003c98:	4b05      	ldr	r3, [pc, #20]	; (1a003cb0 <Chip_I2C_SetMasterEventHandler+0x2c>)
1a003c9a:	4413      	add	r3, r2
1a003c9c:	6898      	ldr	r0, [r3, #8]
}
1a003c9e:	4288      	cmp	r0, r1
1a003ca0:	bf14      	ite	ne
1a003ca2:	2000      	movne	r0, #0
1a003ca4:	2001      	moveq	r0, #1
1a003ca6:	4770      	bx	lr
		iic->mEvent = event;
1a003ca8:	4b01      	ldr	r3, [pc, #4]	; (1a003cb0 <Chip_I2C_SetMasterEventHandler+0x2c>)
1a003caa:	4413      	add	r3, r2
1a003cac:	6099      	str	r1, [r3, #8]
1a003cae:	e7f0      	b.n	1a003c92 <Chip_I2C_SetMasterEventHandler+0xe>
1a003cb0:	10000058 	.word	0x10000058

1a003cb4 <Chip_I2C_MasterStateHandler>:
	return isMasterState(i2c[id].ip);
}

/* State change handler for master transfer */
void Chip_I2C_MasterStateHandler(I2C_ID_T id)
{
1a003cb4:	b510      	push	{r4, lr}
1a003cb6:	4604      	mov	r4, r0
	if (!handleMasterXferState(i2c[id].ip, i2c[id].mXfer)) {
1a003cb8:	4809      	ldr	r0, [pc, #36]	; (1a003ce0 <Chip_I2C_MasterStateHandler+0x2c>)
1a003cba:	00e3      	lsls	r3, r4, #3
1a003cbc:	1b1b      	subs	r3, r3, r4
1a003cbe:	009a      	lsls	r2, r3, #2
1a003cc0:	1883      	adds	r3, r0, r2
1a003cc2:	6919      	ldr	r1, [r3, #16]
1a003cc4:	5880      	ldr	r0, [r0, r2]
1a003cc6:	f7ff ff1f 	bl	1a003b08 <handleMasterXferState>
1a003cca:	b940      	cbnz	r0, 1a003cde <Chip_I2C_MasterStateHandler+0x2a>
		i2c[id].mEvent(id, I2C_EVENT_DONE);
1a003ccc:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
1a003cd0:	009a      	lsls	r2, r3, #2
1a003cd2:	4b03      	ldr	r3, [pc, #12]	; (1a003ce0 <Chip_I2C_MasterStateHandler+0x2c>)
1a003cd4:	4413      	add	r3, r2
1a003cd6:	689b      	ldr	r3, [r3, #8]
1a003cd8:	2102      	movs	r1, #2
1a003cda:	4620      	mov	r0, r4
1a003cdc:	4798      	blx	r3
	}
}
1a003cde:	bd10      	pop	{r4, pc}
1a003ce0:	10000058 	.word	0x10000058

1a003ce4 <Chip_I2C_IsStateChanged>:
}

/* State change checking */
int Chip_I2C_IsStateChanged(I2C_ID_T id)
{
	return (LPC_I2Cx(id)->CONSET & I2C_CON_SI) != 0;
1a003ce4:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a003ce8:	0083      	lsls	r3, r0, #2
1a003cea:	4a03      	ldr	r2, [pc, #12]	; (1a003cf8 <Chip_I2C_IsStateChanged+0x14>)
1a003cec:	58d3      	ldr	r3, [r2, r3]
1a003cee:	6818      	ldr	r0, [r3, #0]
}
1a003cf0:	f3c0 00c0 	ubfx	r0, r0, #3, #1
1a003cf4:	4770      	bx	lr
1a003cf6:	bf00      	nop
1a003cf8:	10000058 	.word	0x10000058

1a003cfc <Chip_I2C_EventHandlerPolling>:
	if (event != I2C_EVENT_WAIT) {
1a003cfc:	2901      	cmp	r1, #1
1a003cfe:	d115      	bne.n	1a003d2c <Chip_I2C_EventHandlerPolling+0x30>
{
1a003d00:	b538      	push	{r3, r4, r5, lr}
1a003d02:	4604      	mov	r4, r0
	stat = &iic->mXfer->status;
1a003d04:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
1a003d08:	009a      	lsls	r2, r3, #2
1a003d0a:	4b09      	ldr	r3, [pc, #36]	; (1a003d30 <Chip_I2C_EventHandlerPolling+0x34>)
1a003d0c:	4413      	add	r3, r2
1a003d0e:	691d      	ldr	r5, [r3, #16]
	while (*stat == I2C_STATUS_BUSY) {
1a003d10:	7d2b      	ldrb	r3, [r5, #20]
1a003d12:	b2db      	uxtb	r3, r3
1a003d14:	2b04      	cmp	r3, #4
1a003d16:	d108      	bne.n	1a003d2a <Chip_I2C_EventHandlerPolling+0x2e>
		if (Chip_I2C_IsStateChanged(id)) {
1a003d18:	4620      	mov	r0, r4
1a003d1a:	f7ff ffe3 	bl	1a003ce4 <Chip_I2C_IsStateChanged>
1a003d1e:	2800      	cmp	r0, #0
1a003d20:	d0f6      	beq.n	1a003d10 <Chip_I2C_EventHandlerPolling+0x14>
			Chip_I2C_MasterStateHandler(id);
1a003d22:	4620      	mov	r0, r4
1a003d24:	f7ff ffc6 	bl	1a003cb4 <Chip_I2C_MasterStateHandler>
1a003d28:	e7f2      	b.n	1a003d10 <Chip_I2C_EventHandlerPolling+0x14>
}
1a003d2a:	bd38      	pop	{r3, r4, r5, pc}
1a003d2c:	4770      	bx	lr
1a003d2e:	bf00      	nop
1a003d30:	10000058 	.word	0x10000058

1a003d34 <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a003d34:	b508      	push	{r3, lr}
   extern void * const g_pfnVectors[];
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a003d36:	4a0b      	ldr	r2, [pc, #44]	; (1a003d64 <SystemInit+0x30>)
1a003d38:	4b0b      	ldr	r3, [pc, #44]	; (1a003d68 <SystemInit+0x34>)
1a003d3a:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a003d3c:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a003d40:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a003d42:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a003d46:	2b20      	cmp	r3, #32
1a003d48:	d004      	beq.n	1a003d54 <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit */
   Board_SystemInit();
1a003d4a:	f7ff f925 	bl	1a002f98 <Board_SystemInit>
   Board_Init();
1a003d4e:	f7ff f8ab 	bl	1a002ea8 <Board_Init>
}
1a003d52:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a003d54:	4a04      	ldr	r2, [pc, #16]	; (1a003d68 <SystemInit+0x34>)
1a003d56:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a003d5a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a003d5e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a003d62:	e7f2      	b.n	1a003d4a <SystemInit+0x16>
1a003d64:	1a000000 	.word	0x1a000000
1a003d68:	e000ed00 	.word	0xe000ed00

1a003d6c <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a003d6c:	4b04      	ldr	r3, [pc, #16]	; (1a003d80 <cyclesCounterInit+0x14>)
1a003d6e:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a003d70:	4a04      	ldr	r2, [pc, #16]	; (1a003d84 <cyclesCounterInit+0x18>)
1a003d72:	6813      	ldr	r3, [r2, #0]
1a003d74:	f043 0301 	orr.w	r3, r3, #1
1a003d78:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a003d7a:	2001      	movs	r0, #1
1a003d7c:	4770      	bx	lr
1a003d7e:	bf00      	nop
1a003d80:	10000090 	.word	0x10000090
1a003d84:	e0001000 	.word	0xe0001000

1a003d88 <uartProcessIRQ>:
{
1a003d88:	b570      	push	{r4, r5, r6, lr}
1a003d8a:	4604      	mov	r4, r0
   uint8_t status = Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr );
1a003d8c:	eb00 0240 	add.w	r2, r0, r0, lsl #1
1a003d90:	0093      	lsls	r3, r2, #2
1a003d92:	4a22      	ldr	r2, [pc, #136]	; (1a003e1c <uartProcessIRQ+0x94>)
1a003d94:	58d6      	ldr	r6, [r2, r3]
	return pUART->LSR;
1a003d96:	6975      	ldr	r5, [r6, #20]
   if(status & UART_LSR_RDR) { // uartRxReady
1a003d98:	b2ed      	uxtb	r5, r5
1a003d9a:	f015 0f01 	tst.w	r5, #1
1a003d9e:	d00a      	beq.n	1a003db6 <uartProcessIRQ+0x2e>
      if( ( uart == UART_GPIO ) && (rxIsrCallbackUART0 != 0) )
1a003da0:	b928      	cbnz	r0, 1a003dae <uartProcessIRQ+0x26>
1a003da2:	4b1f      	ldr	r3, [pc, #124]	; (1a003e20 <uartProcessIRQ+0x98>)
1a003da4:	681b      	ldr	r3, [r3, #0]
1a003da6:	b113      	cbz	r3, 1a003dae <uartProcessIRQ+0x26>
         (*rxIsrCallbackUART0)(rxIsrCallbackUART0Params);
1a003da8:	4a1e      	ldr	r2, [pc, #120]	; (1a003e24 <uartProcessIRQ+0x9c>)
1a003daa:	6810      	ldr	r0, [r2, #0]
1a003dac:	4798      	blx	r3
      if( ( uart == UART_USB )  && (rxIsrCallbackUART2 != 0) )
1a003dae:	2c03      	cmp	r4, #3
1a003db0:	d014      	beq.n	1a003ddc <uartProcessIRQ+0x54>
      if( ( uart == UART_232 )  && (rxIsrCallbackUART3 != 0) )
1a003db2:	2c05      	cmp	r4, #5
1a003db4:	d01a      	beq.n	1a003dec <uartProcessIRQ+0x64>
   if( ( status & UART_LSR_THRE ) && // uartTxReady
1a003db6:	f015 0f20 	tst.w	r5, #32
1a003dba:	d00e      	beq.n	1a003dda <uartProcessIRQ+0x52>
	return pUART->IER;
1a003dbc:	6873      	ldr	r3, [r6, #4]
1a003dbe:	f013 0f02 	tst.w	r3, #2
1a003dc2:	d00a      	beq.n	1a003dda <uartProcessIRQ+0x52>
      if( ( uart == UART_GPIO ) && (txIsrCallbackUART0 != 0) )
1a003dc4:	b92c      	cbnz	r4, 1a003dd2 <uartProcessIRQ+0x4a>
1a003dc6:	4b18      	ldr	r3, [pc, #96]	; (1a003e28 <uartProcessIRQ+0xa0>)
1a003dc8:	681b      	ldr	r3, [r3, #0]
1a003dca:	b113      	cbz	r3, 1a003dd2 <uartProcessIRQ+0x4a>
         (*txIsrCallbackUART0)(txIsrCallbackUART0Params);
1a003dcc:	4a17      	ldr	r2, [pc, #92]	; (1a003e2c <uartProcessIRQ+0xa4>)
1a003dce:	6810      	ldr	r0, [r2, #0]
1a003dd0:	4798      	blx	r3
      if( ( uart == UART_USB )  && (txIsrCallbackUART2 != 0) )
1a003dd2:	2c03      	cmp	r4, #3
1a003dd4:	d012      	beq.n	1a003dfc <uartProcessIRQ+0x74>
      if( ( uart == UART_232 )  && (txIsrCallbackUART3 != 0) )
1a003dd6:	2c05      	cmp	r4, #5
1a003dd8:	d018      	beq.n	1a003e0c <uartProcessIRQ+0x84>
}
1a003dda:	bd70      	pop	{r4, r5, r6, pc}
      if( ( uart == UART_USB )  && (rxIsrCallbackUART2 != 0) )
1a003ddc:	4b14      	ldr	r3, [pc, #80]	; (1a003e30 <uartProcessIRQ+0xa8>)
1a003dde:	681b      	ldr	r3, [r3, #0]
1a003de0:	2b00      	cmp	r3, #0
1a003de2:	d0e6      	beq.n	1a003db2 <uartProcessIRQ+0x2a>
         (*rxIsrCallbackUART2)(rxIsrCallbackUART2Params);
1a003de4:	4a13      	ldr	r2, [pc, #76]	; (1a003e34 <uartProcessIRQ+0xac>)
1a003de6:	6810      	ldr	r0, [r2, #0]
1a003de8:	4798      	blx	r3
1a003dea:	e7e2      	b.n	1a003db2 <uartProcessIRQ+0x2a>
      if( ( uart == UART_232 )  && (rxIsrCallbackUART3 != 0) )
1a003dec:	4b12      	ldr	r3, [pc, #72]	; (1a003e38 <uartProcessIRQ+0xb0>)
1a003dee:	681b      	ldr	r3, [r3, #0]
1a003df0:	2b00      	cmp	r3, #0
1a003df2:	d0e0      	beq.n	1a003db6 <uartProcessIRQ+0x2e>
         (*rxIsrCallbackUART3)(rxIsrCallbackUART3Params);
1a003df4:	4a11      	ldr	r2, [pc, #68]	; (1a003e3c <uartProcessIRQ+0xb4>)
1a003df6:	6810      	ldr	r0, [r2, #0]
1a003df8:	4798      	blx	r3
1a003dfa:	e7dc      	b.n	1a003db6 <uartProcessIRQ+0x2e>
      if( ( uart == UART_USB )  && (txIsrCallbackUART2 != 0) )
1a003dfc:	4b10      	ldr	r3, [pc, #64]	; (1a003e40 <uartProcessIRQ+0xb8>)
1a003dfe:	681b      	ldr	r3, [r3, #0]
1a003e00:	2b00      	cmp	r3, #0
1a003e02:	d0e8      	beq.n	1a003dd6 <uartProcessIRQ+0x4e>
         (*txIsrCallbackUART2)(txIsrCallbackUART2Params);
1a003e04:	4a0f      	ldr	r2, [pc, #60]	; (1a003e44 <uartProcessIRQ+0xbc>)
1a003e06:	6810      	ldr	r0, [r2, #0]
1a003e08:	4798      	blx	r3
1a003e0a:	e7e4      	b.n	1a003dd6 <uartProcessIRQ+0x4e>
      if( ( uart == UART_232 )  && (txIsrCallbackUART3 != 0) )
1a003e0c:	4b0e      	ldr	r3, [pc, #56]	; (1a003e48 <uartProcessIRQ+0xc0>)
1a003e0e:	681b      	ldr	r3, [r3, #0]
1a003e10:	2b00      	cmp	r3, #0
1a003e12:	d0e2      	beq.n	1a003dda <uartProcessIRQ+0x52>
         (*txIsrCallbackUART3)(txIsrCallbackUART3Params);
1a003e14:	4a0d      	ldr	r2, [pc, #52]	; (1a003e4c <uartProcessIRQ+0xc4>)
1a003e16:	6810      	ldr	r0, [r2, #0]
1a003e18:	4798      	blx	r3
}
1a003e1a:	e7de      	b.n	1a003dda <uartProcessIRQ+0x52>
1a003e1c:	1a005ec0 	.word	0x1a005ec0
1a003e20:	10002b78 	.word	0x10002b78
1a003e24:	10002b7c 	.word	0x10002b7c
1a003e28:	10002b90 	.word	0x10002b90
1a003e2c:	10002b94 	.word	0x10002b94
1a003e30:	10002b80 	.word	0x10002b80
1a003e34:	10002b84 	.word	0x10002b84
1a003e38:	10002b88 	.word	0x10002b88
1a003e3c:	10002b8c 	.word	0x10002b8c
1a003e40:	10002b98 	.word	0x10002b98
1a003e44:	10002b9c 	.word	0x10002b9c
1a003e48:	10002ba0 	.word	0x10002ba0
1a003e4c:	10002ba4 	.word	0x10002ba4

1a003e50 <uartInterrupt>:
   if( enable ) {
1a003e50:	b341      	cbz	r1, 1a003ea4 <uartInterrupt+0x54>
      NVIC_SetPriority( lpcUarts[uart].uartIrqAddr, 5 ); // FreeRTOS Requiere prioridad >= 5 (numero mas alto, mas baja prioridad)
1a003e52:	eb00 0340 	add.w	r3, r0, r0, lsl #1
1a003e56:	009a      	lsls	r2, r3, #2
1a003e58:	4b1e      	ldr	r3, [pc, #120]	; (1a003ed4 <uartInterrupt+0x84>)
1a003e5a:	4413      	add	r3, r2
1a003e5c:	f993 300a 	ldrsb.w	r3, [r3, #10]
  if ((int32_t)(IRQn) >= 0)
1a003e60:	2b00      	cmp	r3, #0
1a003e62:	db18      	blt.n	1a003e96 <uartInterrupt+0x46>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a003e64:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
1a003e68:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
1a003e6c:	22a0      	movs	r2, #160	; 0xa0
1a003e6e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
      NVIC_EnableIRQ( lpcUarts[uart].uartIrqAddr );
1a003e72:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a003e76:	0082      	lsls	r2, r0, #2
1a003e78:	4b16      	ldr	r3, [pc, #88]	; (1a003ed4 <uartInterrupt+0x84>)
1a003e7a:	4413      	add	r3, r2
1a003e7c:	f993 300a 	ldrsb.w	r3, [r3, #10]
  if ((int32_t)(IRQn) >= 0)
1a003e80:	2b00      	cmp	r3, #0
1a003e82:	db25      	blt.n	1a003ed0 <uartInterrupt+0x80>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a003e84:	f003 011f 	and.w	r1, r3, #31
1a003e88:	095b      	lsrs	r3, r3, #5
1a003e8a:	2201      	movs	r2, #1
1a003e8c:	408a      	lsls	r2, r1
1a003e8e:	4912      	ldr	r1, [pc, #72]	; (1a003ed8 <uartInterrupt+0x88>)
1a003e90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a003e94:	4770      	bx	lr
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a003e96:	f003 030f 	and.w	r3, r3, #15
1a003e9a:	4a10      	ldr	r2, [pc, #64]	; (1a003edc <uartInterrupt+0x8c>)
1a003e9c:	441a      	add	r2, r3
1a003e9e:	23a0      	movs	r3, #160	; 0xa0
1a003ea0:	7613      	strb	r3, [r2, #24]
1a003ea2:	e7e6      	b.n	1a003e72 <uartInterrupt+0x22>
      NVIC_DisableIRQ( lpcUarts[uart].uartIrqAddr );
1a003ea4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a003ea8:	0082      	lsls	r2, r0, #2
1a003eaa:	4b0a      	ldr	r3, [pc, #40]	; (1a003ed4 <uartInterrupt+0x84>)
1a003eac:	4413      	add	r3, r2
1a003eae:	f993 300a 	ldrsb.w	r3, [r3, #10]
  if ((int32_t)(IRQn) >= 0)
1a003eb2:	2b00      	cmp	r3, #0
1a003eb4:	db0c      	blt.n	1a003ed0 <uartInterrupt+0x80>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a003eb6:	f003 011f 	and.w	r1, r3, #31
1a003eba:	095b      	lsrs	r3, r3, #5
1a003ebc:	2201      	movs	r2, #1
1a003ebe:	408a      	lsls	r2, r1
1a003ec0:	3320      	adds	r3, #32
1a003ec2:	4905      	ldr	r1, [pc, #20]	; (1a003ed8 <uartInterrupt+0x88>)
1a003ec4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
1a003ec8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
1a003ecc:	f3bf 8f6f 	isb	sy
}
1a003ed0:	4770      	bx	lr
1a003ed2:	bf00      	nop
1a003ed4:	1a005ec0 	.word	0x1a005ec0
1a003ed8:	e000e100 	.word	0xe000e100
1a003edc:	e000ecfc 	.word	0xe000ecfc

1a003ee0 <uartCallbackSet>:
{   
1a003ee0:	b410      	push	{r4}
   switch(event){
1a003ee2:	b161      	cbz	r1, 1a003efe <uartCallbackSet+0x1e>
1a003ee4:	2901      	cmp	r1, #1
1a003ee6:	d11c      	bne.n	1a003f22 <uartCallbackSet+0x42>
         if( callbackFunc != 0 ) {
1a003ee8:	b1da      	cbz	r2, 1a003f22 <uartCallbackSet+0x42>
            if( (uart == UART_GPIO) || (uart == UART_485) ){
1a003eea:	2801      	cmp	r0, #1
1a003eec:	d92c      	bls.n	1a003f48 <uartCallbackSet+0x68>
            if( (uart == UART_USB) || (uart == UART_ENET) ){
1a003eee:	1ec1      	subs	r1, r0, #3
1a003ef0:	b2c9      	uxtb	r1, r1
1a003ef2:	2901      	cmp	r1, #1
1a003ef4:	d92d      	bls.n	1a003f52 <uartCallbackSet+0x72>
            if( uart == UART_232 ){
1a003ef6:	2805      	cmp	r0, #5
1a003ef8:	d030      	beq.n	1a003f5c <uartCallbackSet+0x7c>
         intMask = UART_IER_THREINT;
1a003efa:	2302      	movs	r3, #2
1a003efc:	e009      	b.n	1a003f12 <uartCallbackSet+0x32>
         if( callbackFunc != 0 ) {
1a003efe:	b182      	cbz	r2, 1a003f22 <uartCallbackSet+0x42>
            if( (uart == UART_GPIO) || (uart == UART_485) ){
1a003f00:	2801      	cmp	r0, #1
1a003f02:	d911      	bls.n	1a003f28 <uartCallbackSet+0x48>
            if( (uart == UART_USB) || (uart == UART_ENET) ){
1a003f04:	1ec1      	subs	r1, r0, #3
1a003f06:	b2c9      	uxtb	r1, r1
1a003f08:	2901      	cmp	r1, #1
1a003f0a:	d912      	bls.n	1a003f32 <uartCallbackSet+0x52>
            if( uart == UART_232 ){
1a003f0c:	2805      	cmp	r0, #5
1a003f0e:	d015      	beq.n	1a003f3c <uartCallbackSet+0x5c>
         intMask = UART_IER_RBRINT | UART_IER_RLSINT;
1a003f10:	2305      	movs	r3, #5
   Chip_UART_IntEnable(lpcUarts[uart].uartAddr, intMask);
1a003f12:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a003f16:	0082      	lsls	r2, r0, #2
1a003f18:	4913      	ldr	r1, [pc, #76]	; (1a003f68 <uartCallbackSet+0x88>)
1a003f1a:	588a      	ldr	r2, [r1, r2]
	pUART->IER |= intMask;
1a003f1c:	6851      	ldr	r1, [r2, #4]
1a003f1e:	430b      	orrs	r3, r1
1a003f20:	6053      	str	r3, [r2, #4]
}
1a003f22:	f85d 4b04 	ldr.w	r4, [sp], #4
1a003f26:	4770      	bx	lr
               rxIsrCallbackUART0 = callbackFunc;
1a003f28:	4910      	ldr	r1, [pc, #64]	; (1a003f6c <uartCallbackSet+0x8c>)
1a003f2a:	600a      	str	r2, [r1, #0]
               rxIsrCallbackUART0Params = callbackParam;
1a003f2c:	4910      	ldr	r1, [pc, #64]	; (1a003f70 <uartCallbackSet+0x90>)
1a003f2e:	600b      	str	r3, [r1, #0]
1a003f30:	e7e8      	b.n	1a003f04 <uartCallbackSet+0x24>
               rxIsrCallbackUART2 = callbackFunc;
1a003f32:	4910      	ldr	r1, [pc, #64]	; (1a003f74 <uartCallbackSet+0x94>)
1a003f34:	600a      	str	r2, [r1, #0]
               rxIsrCallbackUART2Params = callbackParam;
1a003f36:	4910      	ldr	r1, [pc, #64]	; (1a003f78 <uartCallbackSet+0x98>)
1a003f38:	600b      	str	r3, [r1, #0]
1a003f3a:	e7e7      	b.n	1a003f0c <uartCallbackSet+0x2c>
               rxIsrCallbackUART3 = callbackFunc;
1a003f3c:	490f      	ldr	r1, [pc, #60]	; (1a003f7c <uartCallbackSet+0x9c>)
1a003f3e:	600a      	str	r2, [r1, #0]
               rxIsrCallbackUART3Params = callbackParam;
1a003f40:	4a0f      	ldr	r2, [pc, #60]	; (1a003f80 <uartCallbackSet+0xa0>)
1a003f42:	6013      	str	r3, [r2, #0]
         intMask = UART_IER_RBRINT | UART_IER_RLSINT;
1a003f44:	2305      	movs	r3, #5
1a003f46:	e7e4      	b.n	1a003f12 <uartCallbackSet+0x32>
               txIsrCallbackUART0 = callbackFunc;
1a003f48:	490e      	ldr	r1, [pc, #56]	; (1a003f84 <uartCallbackSet+0xa4>)
1a003f4a:	600a      	str	r2, [r1, #0]
               txIsrCallbackUART0Params = callbackParam;
1a003f4c:	490e      	ldr	r1, [pc, #56]	; (1a003f88 <uartCallbackSet+0xa8>)
1a003f4e:	600b      	str	r3, [r1, #0]
1a003f50:	e7cd      	b.n	1a003eee <uartCallbackSet+0xe>
               txIsrCallbackUART2 = callbackFunc;
1a003f52:	490e      	ldr	r1, [pc, #56]	; (1a003f8c <uartCallbackSet+0xac>)
1a003f54:	600a      	str	r2, [r1, #0]
               txIsrCallbackUART2Params = callbackParam;
1a003f56:	490e      	ldr	r1, [pc, #56]	; (1a003f90 <uartCallbackSet+0xb0>)
1a003f58:	600b      	str	r3, [r1, #0]
1a003f5a:	e7cc      	b.n	1a003ef6 <uartCallbackSet+0x16>
               txIsrCallbackUART3 = callbackFunc;
1a003f5c:	490d      	ldr	r1, [pc, #52]	; (1a003f94 <uartCallbackSet+0xb4>)
1a003f5e:	600a      	str	r2, [r1, #0]
               txIsrCallbackUART3Params = callbackParam;
1a003f60:	4a0d      	ldr	r2, [pc, #52]	; (1a003f98 <uartCallbackSet+0xb8>)
1a003f62:	6013      	str	r3, [r2, #0]
         intMask = UART_IER_THREINT;
1a003f64:	2302      	movs	r3, #2
1a003f66:	e7d4      	b.n	1a003f12 <uartCallbackSet+0x32>
1a003f68:	1a005ec0 	.word	0x1a005ec0
1a003f6c:	10002b78 	.word	0x10002b78
1a003f70:	10002b7c 	.word	0x10002b7c
1a003f74:	10002b80 	.word	0x10002b80
1a003f78:	10002b84 	.word	0x10002b84
1a003f7c:	10002b88 	.word	0x10002b88
1a003f80:	10002b8c 	.word	0x10002b8c
1a003f84:	10002b90 	.word	0x10002b90
1a003f88:	10002b94 	.word	0x10002b94
1a003f8c:	10002b98 	.word	0x10002b98
1a003f90:	10002b9c 	.word	0x10002b9c
1a003f94:	10002ba0 	.word	0x10002ba0
1a003f98:	10002ba4 	.word	0x10002ba4

1a003f9c <uartRxRead>:
   return Chip_UART_ReadByte( lpcUarts[uart].uartAddr );
1a003f9c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a003fa0:	0083      	lsls	r3, r0, #2
1a003fa2:	4a02      	ldr	r2, [pc, #8]	; (1a003fac <uartRxRead+0x10>)
1a003fa4:	58d3      	ldr	r3, [r2, r3]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a003fa6:	6818      	ldr	r0, [r3, #0]
}
1a003fa8:	b2c0      	uxtb	r0, r0
1a003faa:	4770      	bx	lr
1a003fac:	1a005ec0 	.word	0x1a005ec0

1a003fb0 <uartInit>:
{
1a003fb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a003fb4:	4680      	mov	r8, r0
1a003fb6:	4689      	mov	r9, r1
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a003fb8:	4c19      	ldr	r4, [pc, #100]	; (1a004020 <uartInit+0x70>)
1a003fba:	0045      	lsls	r5, r0, #1
1a003fbc:	182a      	adds	r2, r5, r0
1a003fbe:	0093      	lsls	r3, r2, #2
1a003fc0:	18e6      	adds	r6, r4, r3
1a003fc2:	58e7      	ldr	r7, [r4, r3]
1a003fc4:	4638      	mov	r0, r7
1a003fc6:	f7ff f803 	bl	1a002fd0 <Chip_UART_Init>
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a003fca:	4649      	mov	r1, r9
1a003fcc:	4638      	mov	r0, r7
1a003fce:	f7ff f829 	bl	1a003024 <Chip_UART_SetBaud>
	pUART->FCR = fcr;
1a003fd2:	2307      	movs	r3, #7
1a003fd4:	60bb      	str	r3, [r7, #8]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a003fd6:	683b      	ldr	r3, [r7, #0]
    pUART->TER2 = UART_TER2_TXEN;
1a003fd8:	2301      	movs	r3, #1
1a003fda:	65fb      	str	r3, [r7, #92]	; 0x5c
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a003fdc:	7930      	ldrb	r0, [r6, #4]
1a003fde:	7973      	ldrb	r3, [r6, #5]
1a003fe0:	79b2      	ldrb	r2, [r6, #6]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a003fe2:	f042 0218 	orr.w	r2, r2, #24
1a003fe6:	490f      	ldr	r1, [pc, #60]	; (1a004024 <uartInit+0x74>)
1a003fe8:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a003fec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a003ff0:	79f0      	ldrb	r0, [r6, #7]
1a003ff2:	7a33      	ldrb	r3, [r6, #8]
1a003ff4:	7a72      	ldrb	r2, [r6, #9]
1a003ff6:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a003ffa:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a003ffe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   if( uart == UART_485 ) {
1a004002:	f1b8 0f01 	cmp.w	r8, #1
1a004006:	d001      	beq.n	1a00400c <uartInit+0x5c>
}
1a004008:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a00400c:	4a06      	ldr	r2, [pc, #24]	; (1a004028 <uartInit+0x78>)
1a00400e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a004010:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a004014:	64d3      	str	r3, [r2, #76]	; 0x4c
1a004016:	221a      	movs	r2, #26
1a004018:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
1a00401c:	e7f4      	b.n	1a004008 <uartInit+0x58>
1a00401e:	bf00      	nop
1a004020:	1a005ec0 	.word	0x1a005ec0
1a004024:	40086000 	.word	0x40086000
1a004028:	40081000 	.word	0x40081000

1a00402c <UART2_IRQHandler>:

// UART2 (USB-UART) or UART_ENET
// 0x2a 0x000000A8 - Handler for ISR UART2 (IRQ 26)
void UART2_IRQHandler(void)
{
1a00402c:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_USB );
1a00402e:	2003      	movs	r0, #3
1a004030:	f7ff feaa 	bl	1a003d88 <uartProcessIRQ>
}
1a004034:	bd08      	pop	{r3, pc}

1a004036 <UART3_IRQHandler>:

// UART3 (RS232)
// 0x2b 0x000000AC - Handler for ISR UART3 (IRQ 27)
void UART3_IRQHandler(void)
{
1a004036:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_232 );
1a004038:	2005      	movs	r0, #5
1a00403a:	f7ff fea5 	bl	1a003d88 <uartProcessIRQ>
}
1a00403e:	bd08      	pop	{r3, pc}

1a004040 <i2cHardwareInit>:
   return retVal;
}
#else

static bool_t i2cHardwareInit( i2cMap_t i2cNumber, uint32_t clockRateHz )
{
1a004040:	b538      	push	{r3, r4, r5, lr}
1a004042:	4604      	mov	r4, r0
1a004044:	460d      	mov	r5, r1
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a004046:	4b08      	ldr	r3, [pc, #32]	; (1a004068 <i2cHardwareInit+0x28>)
1a004048:	f640 0208 	movw	r2, #2056	; 0x808
1a00404c:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84

   // Configuracion de las lineas de SDA y SCL de la placa
   Chip_SCU_I2C0PinConfig( I2C0_STANDARD_FAST_MODE ); // Equal for CIAA-NXP and EDU-CIAA-NXP on I2C0

   // Inicializacion del periferico
   Chip_I2C_Init( i2cNumber );
1a004050:	f7ff fdea 	bl	1a003c28 <Chip_I2C_Init>
   // Seleccion de velocidad del bus
   Chip_I2C_SetClockRate( i2cNumber, clockRateHz );
1a004054:	4629      	mov	r1, r5
1a004056:	4620      	mov	r0, r4
1a004058:	f7ff fdf8 	bl	1a003c4c <Chip_I2C_SetClockRate>
   // Configuracion para que los eventos se resuelvan por polliong
   // (la otra opcion es por interrupcion)
   Chip_I2C_SetMasterEventHandler( i2cNumber, Chip_I2C_EventHandlerPolling );
1a00405c:	4903      	ldr	r1, [pc, #12]	; (1a00406c <i2cHardwareInit+0x2c>)
1a00405e:	4620      	mov	r0, r4
1a004060:	f7ff fe10 	bl	1a003c84 <Chip_I2C_SetMasterEventHandler>

   return TRUE;
}
1a004064:	2001      	movs	r0, #1
1a004066:	bd38      	pop	{r3, r4, r5, pc}
1a004068:	40086000 	.word	0x40086000
1a00406c:	1a003cfd 	.word	0x1a003cfd

1a004070 <i2cHardwareWrite>:

   //TODO: ver i2cData.options si se puede poner la condicion opcional de stop

   I2CM_XFER_T i2cData;

   if( i2cNumber != I2C0 ) {
1a004070:	b108      	cbz	r0, 1a004076 <i2cHardwareWrite+0x6>
      return FALSE;
1a004072:	2000      	movs	r0, #0
   }

   *** END - TEST I2C Response *** */

   return TRUE;
}
1a004074:	4770      	bx	lr
{
1a004076:	b500      	push	{lr}
1a004078:	b085      	sub	sp, #20
   i2cData.slaveAddr = i2cSlaveAddress;
1a00407a:	f88d 1000 	strb.w	r1, [sp]
   i2cData.options   = 0;
1a00407e:	2100      	movs	r1, #0
1a004080:	f88d 1001 	strb.w	r1, [sp, #1]
   i2cData.status    = 0;
1a004084:	f8ad 1002 	strh.w	r1, [sp, #2]
   i2cData.txBuff    = transmitDataBuffer;
1a004088:	9202      	str	r2, [sp, #8]
   i2cData.txSz      = transmitDataBufferSize;
1a00408a:	f8ad 3004 	strh.w	r3, [sp, #4]
   i2cData.rxBuff    = 0;
1a00408e:	9103      	str	r1, [sp, #12]
   i2cData.rxSz      = 0;
1a004090:	f8ad 1006 	strh.w	r1, [sp, #6]
   if( Chip_I2CM_XferBlocking( LPC_I2C0, &i2cData ) == 0 ) {
1a004094:	4669      	mov	r1, sp
1a004096:	4805      	ldr	r0, [pc, #20]	; (1a0040ac <i2cHardwareWrite+0x3c>)
1a004098:	f7ff fcb9 	bl	1a003a0e <Chip_I2CM_XferBlocking>
1a00409c:	b118      	cbz	r0, 1a0040a6 <i2cHardwareWrite+0x36>
   return TRUE;
1a00409e:	2001      	movs	r0, #1
}
1a0040a0:	b005      	add	sp, #20
1a0040a2:	f85d fb04 	ldr.w	pc, [sp], #4
      return FALSE;
1a0040a6:	2000      	movs	r0, #0
1a0040a8:	e7fa      	b.n	1a0040a0 <i2cHardwareWrite+0x30>
1a0040aa:	bf00      	nop
1a0040ac:	400a1000 	.word	0x400a1000

1a0040b0 <i2cInit>:
bool_t i2cInit( i2cMap_t i2cNumber, uint32_t clockRateHz )
{

   bool_t retVal = FALSE;

   if( i2cNumber != I2C0 ) {
1a0040b0:	b108      	cbz	r0, 1a0040b6 <i2cInit+0x6>
      return FALSE;
1a0040b2:	2000      	movs	r0, #0
#else
   retVal = i2cHardwareInit( i2cNumber, clockRateHz );
#endif

   return retVal;
}
1a0040b4:	4770      	bx	lr
{
1a0040b6:	b508      	push	{r3, lr}
   retVal = i2cHardwareInit( i2cNumber, clockRateHz );
1a0040b8:	f7ff ffc2 	bl	1a004040 <i2cHardwareInit>
}
1a0040bc:	bd08      	pop	{r3, pc}

1a0040be <i2cWrite>:
                 bool_t   sendWriteStop )
{

   bool_t retVal = FALSE;

   if( i2cNumber != I2C0 ) {
1a0040be:	b108      	cbz	r0, 1a0040c4 <i2cWrite+0x6>
      return FALSE;
1a0040c0:	2000      	movs	r0, #0
                              transmitDataBufferSize,
                              sendWriteStop );
#endif

   return retVal;
}
1a0040c2:	4770      	bx	lr
{
1a0040c4:	b510      	push	{r4, lr}
1a0040c6:	b082      	sub	sp, #8
   retVal = i2cHardwareWrite( i2cNumber,
1a0040c8:	f89d 4010 	ldrb.w	r4, [sp, #16]
1a0040cc:	9400      	str	r4, [sp, #0]
1a0040ce:	f7ff ffcf 	bl	1a004070 <i2cHardwareWrite>
}
1a0040d2:	b002      	add	sp, #8
1a0040d4:	bd10      	pop	{r4, pc}

1a0040d6 <errorOcurred>:
/* Causes:
 * User forgot to initialize the functions for the compare match interrupt on Timer_init call
 */
static void errorOcurred( void* ptr )
{
   while(1);
1a0040d6:	e7fe      	b.n	1a0040d6 <errorOcurred>

1a0040d8 <doNothing>:
}

static void doNothing( void* ptr )
{
}
1a0040d8:	4770      	bx	lr
1a0040da:	Address 0x000000001a0040da is out of bounds.


1a0040dc <TIMER0_IRQHandler>:
/*
 * @Brief:   Executes the functions passed by parameter in the Timer_init,
 *   at the chosen frequencies
 */
void TIMER0_IRQHandler(void)
{
1a0040dc:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0040de:	2400      	movs	r4, #0
1a0040e0:	e001      	b.n	1a0040e6 <TIMER0_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a0040e2:	3401      	adds	r4, #1
1a0040e4:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0040e6:	2c03      	cmp	r4, #3
1a0040e8:	d812      	bhi.n	1a004110 <TIMER0_IRQHandler+0x34>
      if( Chip_TIMER_MatchPending(LPC_TIMER0, compareMatchNumber) ) {
1a0040ea:	b265      	sxtb	r5, r4
 * @note	Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a0040ec:	4b09      	ldr	r3, [pc, #36]	; (1a004114 <TIMER0_IRQHandler+0x38>)
1a0040ee:	681a      	ldr	r2, [r3, #0]
1a0040f0:	f004 010f 	and.w	r1, r4, #15
1a0040f4:	2301      	movs	r3, #1
1a0040f6:	408b      	lsls	r3, r1
1a0040f8:	421a      	tst	r2, r3
1a0040fa:	d0f2      	beq.n	1a0040e2 <TIMER0_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER0].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a0040fc:	4b06      	ldr	r3, [pc, #24]	; (1a004118 <TIMER0_IRQHandler+0x3c>)
1a0040fe:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
1a004102:	2000      	movs	r0, #0
1a004104:	4798      	blx	r3
 * @return	Nothing
 * @note	Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a004106:	2301      	movs	r3, #1
1a004108:	40ab      	lsls	r3, r5
1a00410a:	4a02      	ldr	r2, [pc, #8]	; (1a004114 <TIMER0_IRQHandler+0x38>)
1a00410c:	6013      	str	r3, [r2, #0]
1a00410e:	e7e8      	b.n	1a0040e2 <TIMER0_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER0, compareMatchNumber);
      }
   }
}
1a004110:	bd38      	pop	{r3, r4, r5, pc}
1a004112:	bf00      	nop
1a004114:	40084000 	.word	0x40084000
1a004118:	10000094 	.word	0x10000094

1a00411c <TIMER1_IRQHandler>:

void TIMER1_IRQHandler( void )
{
1a00411c:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00411e:	2400      	movs	r4, #0
1a004120:	e001      	b.n	1a004126 <TIMER1_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a004122:	3401      	adds	r4, #1
1a004124:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a004126:	2c03      	cmp	r4, #3
1a004128:	d813      	bhi.n	1a004152 <TIMER1_IRQHandler+0x36>
      if( Chip_TIMER_MatchPending(LPC_TIMER1, compareMatchNumber) ) {
1a00412a:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a00412c:	4b09      	ldr	r3, [pc, #36]	; (1a004154 <TIMER1_IRQHandler+0x38>)
1a00412e:	681a      	ldr	r2, [r3, #0]
1a004130:	f004 010f 	and.w	r1, r4, #15
1a004134:	2301      	movs	r3, #1
1a004136:	408b      	lsls	r3, r1
1a004138:	421a      	tst	r2, r3
1a00413a:	d0f2      	beq.n	1a004122 <TIMER1_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER1].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a00413c:	1d23      	adds	r3, r4, #4
1a00413e:	4a06      	ldr	r2, [pc, #24]	; (1a004158 <TIMER1_IRQHandler+0x3c>)
1a004140:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a004144:	2000      	movs	r0, #0
1a004146:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a004148:	2301      	movs	r3, #1
1a00414a:	40ab      	lsls	r3, r5
1a00414c:	4a01      	ldr	r2, [pc, #4]	; (1a004154 <TIMER1_IRQHandler+0x38>)
1a00414e:	6013      	str	r3, [r2, #0]
1a004150:	e7e7      	b.n	1a004122 <TIMER1_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER1, compareMatchNumber);
      }
   }
}
1a004152:	bd38      	pop	{r3, r4, r5, pc}
1a004154:	40085000 	.word	0x40085000
1a004158:	10000094 	.word	0x10000094

1a00415c <TIMER2_IRQHandler>:

void TIMER2_IRQHandler( void )
{
1a00415c:	b538      	push	{r3, r4, r5, lr}
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00415e:	2400      	movs	r4, #0
1a004160:	e001      	b.n	1a004166 <TIMER2_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a004162:	3401      	adds	r4, #1
1a004164:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a004166:	2c03      	cmp	r4, #3
1a004168:	d814      	bhi.n	1a004194 <TIMER2_IRQHandler+0x38>
      if( Chip_TIMER_MatchPending(LPC_TIMER2, compareMatchNumber) ) {
1a00416a:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a00416c:	4b0a      	ldr	r3, [pc, #40]	; (1a004198 <TIMER2_IRQHandler+0x3c>)
1a00416e:	681a      	ldr	r2, [r3, #0]
1a004170:	f004 010f 	and.w	r1, r4, #15
1a004174:	2301      	movs	r3, #1
1a004176:	408b      	lsls	r3, r1
1a004178:	421a      	tst	r2, r3
1a00417a:	d0f2      	beq.n	1a004162 <TIMER2_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER2].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a00417c:	f104 0308 	add.w	r3, r4, #8
1a004180:	4a06      	ldr	r2, [pc, #24]	; (1a00419c <TIMER2_IRQHandler+0x40>)
1a004182:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a004186:	2000      	movs	r0, #0
1a004188:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a00418a:	2301      	movs	r3, #1
1a00418c:	40ab      	lsls	r3, r5
1a00418e:	4a02      	ldr	r2, [pc, #8]	; (1a004198 <TIMER2_IRQHandler+0x3c>)
1a004190:	6013      	str	r3, [r2, #0]
1a004192:	e7e6      	b.n	1a004162 <TIMER2_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER2, compareMatchNumber);
      }
   }
}
1a004194:	bd38      	pop	{r3, r4, r5, pc}
1a004196:	bf00      	nop
1a004198:	400c3000 	.word	0x400c3000
1a00419c:	10000094 	.word	0x10000094

1a0041a0 <TIMER3_IRQHandler>:

/*fixme __attribute__ ((section(".after_vectors")))*/
void TIMER3_IRQHandler( void )
{
1a0041a0:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0041a2:	2400      	movs	r4, #0
1a0041a4:	e001      	b.n	1a0041aa <TIMER3_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a0041a6:	3401      	adds	r4, #1
1a0041a8:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0041aa:	2c03      	cmp	r4, #3
1a0041ac:	d814      	bhi.n	1a0041d8 <TIMER3_IRQHandler+0x38>
      if (Chip_TIMER_MatchPending(LPC_TIMER3, compareMatchNumber)) {
1a0041ae:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a0041b0:	4b0a      	ldr	r3, [pc, #40]	; (1a0041dc <TIMER3_IRQHandler+0x3c>)
1a0041b2:	681a      	ldr	r2, [r3, #0]
1a0041b4:	f004 010f 	and.w	r1, r4, #15
1a0041b8:	2301      	movs	r3, #1
1a0041ba:	408b      	lsls	r3, r1
1a0041bc:	421a      	tst	r2, r3
1a0041be:	d0f2      	beq.n	1a0041a6 <TIMER3_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER3].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a0041c0:	f104 030c 	add.w	r3, r4, #12
1a0041c4:	4a06      	ldr	r2, [pc, #24]	; (1a0041e0 <TIMER3_IRQHandler+0x40>)
1a0041c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a0041ca:	2000      	movs	r0, #0
1a0041cc:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a0041ce:	2301      	movs	r3, #1
1a0041d0:	40ab      	lsls	r3, r5
1a0041d2:	4a02      	ldr	r2, [pc, #8]	; (1a0041dc <TIMER3_IRQHandler+0x3c>)
1a0041d4:	6013      	str	r3, [r2, #0]
1a0041d6:	e7e6      	b.n	1a0041a6 <TIMER3_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER3, compareMatchNumber);
      }
   }
}
1a0041d8:	bd38      	pop	{r3, r4, r5, pc}
1a0041da:	bf00      	nop
1a0041dc:	400c4000 	.word	0x400c4000
1a0041e0:	10000094 	.word	0x10000094

1a0041e4 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a0041e4:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a0041e6:	4d0b      	ldr	r5, [pc, #44]	; (1a004214 <gpioObtainPinInit+0x30>)
1a0041e8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a0041ec:	182c      	adds	r4, r5, r0
1a0041ee:	5628      	ldrsb	r0, [r5, r0]
1a0041f0:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a0041f2:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a0041f6:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a0041f8:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a0041fc:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a0041fe:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a004202:	9b02      	ldr	r3, [sp, #8]
1a004204:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a004206:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a00420a:	9b03      	ldr	r3, [sp, #12]
1a00420c:	701a      	strb	r2, [r3, #0]
}
1a00420e:	bc30      	pop	{r4, r5}
1a004210:	4770      	bx	lr
1a004212:	bf00      	nop
1a004214:	1a005f08 	.word	0x1a005f08

1a004218 <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
   if( pin == VCC ){
1a004218:	f110 0f02 	cmn.w	r0, #2
1a00421c:	f000 80c7 	beq.w	1a0043ae <gpioInit+0x196>
	  return FALSE;
   }
   if( pin == GND ){
1a004220:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a004224:	f000 80c5 	beq.w	1a0043b2 <gpioInit+0x19a>
{
1a004228:	b570      	push	{r4, r5, r6, lr}
1a00422a:	b084      	sub	sp, #16
1a00422c:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a00422e:	2300      	movs	r3, #0
1a004230:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a004234:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a004238:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a00423c:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a004240:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a004244:	f10d 030b 	add.w	r3, sp, #11
1a004248:	9301      	str	r3, [sp, #4]
1a00424a:	ab03      	add	r3, sp, #12
1a00424c:	9300      	str	r3, [sp, #0]
1a00424e:	f10d 030d 	add.w	r3, sp, #13
1a004252:	f10d 020e 	add.w	r2, sp, #14
1a004256:	f10d 010f 	add.w	r1, sp, #15
1a00425a:	f7ff ffc3 	bl	1a0041e4 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a00425e:	2c05      	cmp	r4, #5
1a004260:	f200 80a9 	bhi.w	1a0043b6 <gpioInit+0x19e>
1a004264:	e8df f004 	tbb	[pc, r4]
1a004268:	45278109 	.word	0x45278109
1a00426c:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a00426e:	4853      	ldr	r0, [pc, #332]	; (1a0043bc <gpioInit+0x1a4>)
1a004270:	f7ff fbdf 	bl	1a003a32 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a004274:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a004276:	b004      	add	sp, #16
1a004278:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a00427a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00427e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a004282:	f89d 200d 	ldrb.w	r2, [sp, #13]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a004286:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a00428a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00428e:	494c      	ldr	r1, [pc, #304]	; (1a0043c0 <gpioInit+0x1a8>)
1a004290:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a004294:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a004298:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a00429c:	2001      	movs	r0, #1
1a00429e:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a0042a2:	4c46      	ldr	r4, [pc, #280]	; (1a0043bc <gpioInit+0x1a4>)
1a0042a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0042a8:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0042ac:	ea22 0201 	bic.w	r2, r2, r1
1a0042b0:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0042b4:	e7df      	b.n	1a004276 <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a0042b6:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0042ba:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0042be:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0042c2:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a0042c6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0042ca:	493d      	ldr	r1, [pc, #244]	; (1a0043c0 <gpioInit+0x1a8>)
1a0042cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0042d0:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0042d4:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0042d8:	2001      	movs	r0, #1
1a0042da:	fa00 f102 	lsl.w	r1, r0, r2
1a0042de:	4c37      	ldr	r4, [pc, #220]	; (1a0043bc <gpioInit+0x1a4>)
1a0042e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0042e4:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0042e8:	ea22 0201 	bic.w	r2, r2, r1
1a0042ec:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0042f0:	e7c1      	b.n	1a004276 <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a0042f2:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0042f6:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0042fa:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0042fe:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a004302:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a004306:	492e      	ldr	r1, [pc, #184]	; (1a0043c0 <gpioInit+0x1a8>)
1a004308:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a00430c:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a004310:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a004314:	2001      	movs	r0, #1
1a004316:	fa00 f102 	lsl.w	r1, r0, r2
1a00431a:	4c28      	ldr	r4, [pc, #160]	; (1a0043bc <gpioInit+0x1a4>)
1a00431c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a004320:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a004324:	ea22 0201 	bic.w	r2, r2, r1
1a004328:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a00432c:	e7a3      	b.n	1a004276 <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a00432e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a004332:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a004336:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00433a:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a00433e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a004342:	491f      	ldr	r1, [pc, #124]	; (1a0043c0 <gpioInit+0x1a8>)
1a004344:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a004348:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00434c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a004350:	2001      	movs	r0, #1
1a004352:	fa00 f102 	lsl.w	r1, r0, r2
1a004356:	4c19      	ldr	r4, [pc, #100]	; (1a0043bc <gpioInit+0x1a4>)
1a004358:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a00435c:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a004360:	ea22 0201 	bic.w	r2, r2, r1
1a004364:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a004368:	e785      	b.n	1a004276 <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a00436a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00436e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a004372:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a004376:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a00437a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00437e:	4910      	ldr	r1, [pc, #64]	; (1a0043c0 <gpioInit+0x1a8>)
1a004380:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a004384:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a004388:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a00438c:	2001      	movs	r0, #1
1a00438e:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a004392:	4b0a      	ldr	r3, [pc, #40]	; (1a0043bc <gpioInit+0x1a4>)
1a004394:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a004398:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a00439c:	4331      	orrs	r1, r6
1a00439e:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a0043a2:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a0043a4:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a0043a8:	2100      	movs	r1, #0
1a0043aa:	5499      	strb	r1, [r3, r2]
1a0043ac:	e763      	b.n	1a004276 <gpioInit+0x5e>
	  return FALSE;
1a0043ae:	2000      	movs	r0, #0
1a0043b0:	4770      	bx	lr
	  return FALSE;
1a0043b2:	2000      	movs	r0, #0
}
1a0043b4:	4770      	bx	lr
      ret_val = 0;
1a0043b6:	2000      	movs	r0, #0
1a0043b8:	e75d      	b.n	1a004276 <gpioInit+0x5e>
1a0043ba:	bf00      	nop
1a0043bc:	400f4000 	.word	0x400f4000
1a0043c0:	40086000 	.word	0x40086000

1a0043c4 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
   if( pin == VCC ){
1a0043c4:	f110 0f02 	cmn.w	r0, #2
1a0043c8:	d02d      	beq.n	1a004426 <gpioWrite+0x62>
	  return FALSE;
   }
   if( pin == GND ){
1a0043ca:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a0043ce:	d02c      	beq.n	1a00442a <gpioWrite+0x66>
{
1a0043d0:	b510      	push	{r4, lr}
1a0043d2:	b084      	sub	sp, #16
1a0043d4:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a0043d6:	2300      	movs	r3, #0
1a0043d8:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a0043dc:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0043e0:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0043e4:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0043e8:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0043ec:	f10d 030b 	add.w	r3, sp, #11
1a0043f0:	9301      	str	r3, [sp, #4]
1a0043f2:	ab03      	add	r3, sp, #12
1a0043f4:	9300      	str	r3, [sp, #0]
1a0043f6:	f10d 030d 	add.w	r3, sp, #13
1a0043fa:	f10d 020e 	add.w	r2, sp, #14
1a0043fe:	f10d 010f 	add.w	r1, sp, #15
1a004402:	f7ff feef 	bl	1a0041e4 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a004406:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00440a:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a00440e:	1c21      	adds	r1, r4, #0
1a004410:	bf18      	it	ne
1a004412:	2101      	movne	r1, #1
1a004414:	015b      	lsls	r3, r3, #5
1a004416:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a00441a:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a00441e:	5499      	strb	r1, [r3, r2]

   return ret_val;
1a004420:	2001      	movs	r0, #1
}
1a004422:	b004      	add	sp, #16
1a004424:	bd10      	pop	{r4, pc}
	  return FALSE;
1a004426:	2000      	movs	r0, #0
1a004428:	4770      	bx	lr
	  return FALSE;
1a00442a:	2000      	movs	r0, #0
}
1a00442c:	4770      	bx	lr
1a00442e:	Address 0x000000001a00442e is out of bounds.


1a004430 <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a004430:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a004432:	4b04      	ldr	r3, [pc, #16]	; (1a004444 <USB0_IRQHandler+0x14>)
1a004434:	681b      	ldr	r3, [r3, #0]
1a004436:	681b      	ldr	r3, [r3, #0]
1a004438:	68db      	ldr	r3, [r3, #12]
1a00443a:	4a03      	ldr	r2, [pc, #12]	; (1a004448 <USB0_IRQHandler+0x18>)
1a00443c:	6810      	ldr	r0, [r2, #0]
1a00443e:	4798      	blx	r3
}
1a004440:	bd08      	pop	{r3, pc}
1a004442:	bf00      	nop
1a004444:	10002c48 	.word	0x10002c48
1a004448:	10002ba8 	.word	0x10002ba8

1a00444c <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a00444c:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a00444e:	f7ff f9a1 	bl	1a003794 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a004452:	4b18      	ldr	r3, [pc, #96]	; (1a0044b4 <boardInit+0x68>)
1a004454:	6818      	ldr	r0, [r3, #0]
1a004456:	f7ff fc89 	bl	1a003d6c <cyclesCounterInit>
      //#error CIAA-NXP

   #elif BOARD==edu_ciaa_nxp

      // Inicializar GPIOs
      gpioInit( 0, GPIO_ENABLE );
1a00445a:	2105      	movs	r1, #5
1a00445c:	2000      	movs	r0, #0
1a00445e:	f7ff fedb 	bl	1a004218 <gpioInit>

      // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
      gpioInit( TEC1, GPIO_INPUT );
1a004462:	2100      	movs	r1, #0
1a004464:	2024      	movs	r0, #36	; 0x24
1a004466:	f7ff fed7 	bl	1a004218 <gpioInit>
      gpioInit( TEC2, GPIO_INPUT );
1a00446a:	2100      	movs	r1, #0
1a00446c:	2025      	movs	r0, #37	; 0x25
1a00446e:	f7ff fed3 	bl	1a004218 <gpioInit>
      gpioInit( TEC3, GPIO_INPUT );
1a004472:	2100      	movs	r1, #0
1a004474:	2026      	movs	r0, #38	; 0x26
1a004476:	f7ff fecf 	bl	1a004218 <gpioInit>
      gpioInit( TEC4, GPIO_INPUT );
1a00447a:	2100      	movs	r1, #0
1a00447c:	2027      	movs	r0, #39	; 0x27
1a00447e:	f7ff fecb 	bl	1a004218 <gpioInit>

      // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
      gpioInit( LEDR, GPIO_OUTPUT );
1a004482:	2101      	movs	r1, #1
1a004484:	2028      	movs	r0, #40	; 0x28
1a004486:	f7ff fec7 	bl	1a004218 <gpioInit>
      gpioInit( LEDG, GPIO_OUTPUT );
1a00448a:	2101      	movs	r1, #1
1a00448c:	2029      	movs	r0, #41	; 0x29
1a00448e:	f7ff fec3 	bl	1a004218 <gpioInit>
      gpioInit( LEDB, GPIO_OUTPUT );
1a004492:	2101      	movs	r1, #1
1a004494:	202a      	movs	r0, #42	; 0x2a
1a004496:	f7ff febf 	bl	1a004218 <gpioInit>
      gpioInit( LED1, GPIO_OUTPUT );
1a00449a:	2101      	movs	r1, #1
1a00449c:	202b      	movs	r0, #43	; 0x2b
1a00449e:	f7ff febb 	bl	1a004218 <gpioInit>
      gpioInit( LED2, GPIO_OUTPUT );
1a0044a2:	2101      	movs	r1, #1
1a0044a4:	202c      	movs	r0, #44	; 0x2c
1a0044a6:	f7ff feb7 	bl	1a004218 <gpioInit>
      gpioInit( LED3, GPIO_OUTPUT );
1a0044aa:	2101      	movs	r1, #1
1a0044ac:	202d      	movs	r0, #45	; 0x2d
1a0044ae:	f7ff feb3 	bl	1a004218 <gpioInit>
   #else
      #error BOARD compile variable must be defined

   #endif

}
1a0044b2:	bd08      	pop	{r3, pc}
1a0044b4:	10002c44 	.word	0x10002c44

1a0044b8 <delayInaccurateMs>:
/*==================[external functions definition]==========================*/

/* ---- Inaccurate Blocking Delay ---- */

void delayInaccurateMs(tick_t delay_ms)
{
1a0044b8:	b4f0      	push	{r4, r5, r6, r7}
1a0044ba:	b084      	sub	sp, #16
   volatile tick_t i;
   volatile tick_t delay;
   delay = INACCURATE_TO_MS * delay_ms;
1a0044bc:	ea4f 0c81 	mov.w	ip, r1, lsl #2
1a0044c0:	0083      	lsls	r3, r0, #2
1a0044c2:	ea4c 7290 	orr.w	r2, ip, r0, lsr #30
1a0044c6:	181b      	adds	r3, r3, r0
1a0044c8:	eb41 0202 	adc.w	r2, r1, r2
1a0044cc:	0211      	lsls	r1, r2, #8
1a0044ce:	ea41 6113 	orr.w	r1, r1, r3, lsr #24
1a0044d2:	0218      	lsls	r0, r3, #8
1a0044d4:	1ac6      	subs	r6, r0, r3
1a0044d6:	eb61 0702 	sbc.w	r7, r1, r2
1a0044da:	013b      	lsls	r3, r7, #4
1a0044dc:	ea43 7316 	orr.w	r3, r3, r6, lsr #28
1a0044e0:	0132      	lsls	r2, r6, #4
1a0044e2:	4616      	mov	r6, r2
1a0044e4:	461f      	mov	r7, r3
1a0044e6:	e9cd 6700 	strd	r6, r7, [sp]
   for( i=delay; i>0; i-- );
1a0044ea:	e9dd 2300 	ldrd	r2, r3, [sp]
1a0044ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
1a0044f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a0044f6:	4313      	orrs	r3, r2
1a0044f8:	d008      	beq.n	1a00450c <delayInaccurateMs+0x54>
1a0044fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a0044fe:	f112 34ff 	adds.w	r4, r2, #4294967295	; 0xffffffff
1a004502:	f143 35ff 	adc.w	r5, r3, #4294967295	; 0xffffffff
1a004506:	e9cd 4502 	strd	r4, r5, [sp, #8]
1a00450a:	e7f2      	b.n	1a0044f2 <delayInaccurateMs+0x3a>
}
1a00450c:	b004      	add	sp, #16
1a00450e:	bcf0      	pop	{r4, r5, r6, r7}
1a004510:	4770      	bx	lr

1a004512 <delayInaccurateUs>:

void delayInaccurateUs( tick_t delay_us )
{
1a004512:	b530      	push	{r4, r5, lr}
1a004514:	b085      	sub	sp, #20
   volatile tick_t i;
   volatile tick_t delay;
   delay = (INACCURATE_TO_US_x10 * delay_us) / 10;
1a004516:	1803      	adds	r3, r0, r0
1a004518:	eb41 0201 	adc.w	r2, r1, r1
1a00451c:	1818      	adds	r0, r3, r0
1a00451e:	eb42 0101 	adc.w	r1, r2, r1
1a004522:	010b      	lsls	r3, r1, #4
1a004524:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
1a004528:	0102      	lsls	r2, r0, #4
1a00452a:	1880      	adds	r0, r0, r2
1a00452c:	eb43 0101 	adc.w	r1, r3, r1
1a004530:	008b      	lsls	r3, r1, #2
1a004532:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
1a004536:	0082      	lsls	r2, r0, #2
1a004538:	4610      	mov	r0, r2
1a00453a:	4619      	mov	r1, r3
1a00453c:	220a      	movs	r2, #10
1a00453e:	2300      	movs	r3, #0
1a004540:	f000 f962 	bl	1a004808 <__aeabi_uldivmod>
1a004544:	e9cd 0100 	strd	r0, r1, [sp]
   for( i=delay; i>0; i-- );
1a004548:	e9dd 2300 	ldrd	r2, r3, [sp]
1a00454c:	e9cd 2302 	strd	r2, r3, [sp, #8]
1a004550:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a004554:	4313      	orrs	r3, r2
1a004556:	d008      	beq.n	1a00456a <delayInaccurateUs+0x58>
1a004558:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a00455c:	f112 34ff 	adds.w	r4, r2, #4294967295	; 0xffffffff
1a004560:	f143 35ff 	adc.w	r5, r3, #4294967295	; 0xffffffff
1a004564:	e9cd 4502 	strd	r4, r5, [sp, #8]
1a004568:	e7f2      	b.n	1a004550 <delayInaccurateUs+0x3e>
}
1a00456a:	b005      	add	sp, #20
1a00456c:	bd30      	pop	{r4, r5, pc}
1a00456e:	Address 0x000000001a00456e is out of bounds.


1a004570 <pcf8574TGpioPortWrite>:
   pcf8574TGpioPortDirections = directions;
   i2cWrite( I2C0, pcf8574TI2cAddress, &directions, 1, TRUE );
}

static void pcf8574TGpioPortWrite( uint8_t portValue )
{
1a004570:	b500      	push	{lr}
1a004572:	b085      	sub	sp, #20
   pcf8574TGpioPortValue = portValue;
1a004574:	4b09      	ldr	r3, [pc, #36]	; (1a00459c <pcf8574TGpioPortWrite+0x2c>)
1a004576:	7018      	strb	r0, [r3, #0]
   // Or with pcf8574TGpioPortDirections to keep pins initialized as inputs
   uint8_t transmitDataBuffer = portValue | pcf8574TGpioPortDirections;
1a004578:	4b09      	ldr	r3, [pc, #36]	; (1a0045a0 <pcf8574TGpioPortWrite+0x30>)
1a00457a:	781b      	ldrb	r3, [r3, #0]
1a00457c:	4318      	orrs	r0, r3
1a00457e:	f88d 000f 	strb.w	r0, [sp, #15]
   i2cWrite( I2C0, pcf8574TI2cAddress, &transmitDataBuffer, 1, TRUE );
1a004582:	2301      	movs	r3, #1
1a004584:	9300      	str	r3, [sp, #0]
1a004586:	f10d 020f 	add.w	r2, sp, #15
1a00458a:	4906      	ldr	r1, [pc, #24]	; (1a0045a4 <pcf8574TGpioPortWrite+0x34>)
1a00458c:	7809      	ldrb	r1, [r1, #0]
1a00458e:	2000      	movs	r0, #0
1a004590:	f7ff fd95 	bl	1a0040be <i2cWrite>
}
1a004594:	b005      	add	sp, #20
1a004596:	f85d fb04 	ldr.w	pc, [sp], #4
1a00459a:	bf00      	nop
1a00459c:	10002bb7 	.word	0x10002bb7
1a0045a0:	10002bb6 	.word	0x10002bb6
1a0045a4:	100000d4 	.word	0x100000d4

1a0045a8 <pcf8574TGpioWrite>:
{
   return pcf8574TGpioPortRead() & (1<<pin);
}

static void pcf8574TGpioWrite( pcf8574T_gpio_t pin, bool_t value )
{
1a0045a8:	b508      	push	{r3, lr}
   uint8_t portValue = pcf8574TGpioPortValue;
1a0045aa:	4b08      	ldr	r3, [pc, #32]	; (1a0045cc <pcf8574TGpioWrite+0x24>)
1a0045ac:	781b      	ldrb	r3, [r3, #0]
   if( value ) {
1a0045ae:	b139      	cbz	r1, 1a0045c0 <pcf8574TGpioWrite+0x18>
      portValue |= (1<<pin);
1a0045b0:	2201      	movs	r2, #1
1a0045b2:	fa02 f000 	lsl.w	r0, r2, r0
1a0045b6:	4303      	orrs	r3, r0
1a0045b8:	b2d8      	uxtb	r0, r3
   } else {
      portValue &= ~(1<<pin);
   }
   pcf8574TGpioPortWrite( portValue );
1a0045ba:	f7ff ffd9 	bl	1a004570 <pcf8574TGpioPortWrite>
}
1a0045be:	bd08      	pop	{r3, pc}
      portValue &= ~(1<<pin);
1a0045c0:	2101      	movs	r1, #1
1a0045c2:	fa01 f000 	lsl.w	r0, r1, r0
1a0045c6:	ea23 0000 	bic.w	r0, r3, r0
1a0045ca:	e7f6      	b.n	1a0045ba <pcf8574TGpioWrite+0x12>
1a0045cc:	10002bb7 	.word	0x10002bb7

1a0045d0 <lcdPinSet>:



static void lcdPinSet( uint8_t pin, bool_t status )
{
1a0045d0:	b508      	push	{r3, lr}
#ifdef LCD_HD44780_I2C_PCF8574T
   pcf8574TGpioWrite( pin, status );
1a0045d2:	f7ff ffe9 	bl	1a0045a8 <pcf8574TGpioWrite>
#else
   gpioWrite( pin, status );
#endif
}
1a0045d6:	bd08      	pop	{r3, pc}

1a0045d8 <lcdSendNibble>:
   lcdPinSet( LCD_HD44780_EN, OFF );      // EN = 0 for H-to-L pulse
   //lcdDelay_us(50); // commands need > 37us to settle
}

static void lcdSendNibble( uint8_t nibble )
{
1a0045d8:	b510      	push	{r4, lr}
1a0045da:	4604      	mov	r4, r0
   lcdPinSet( LCD_HD44780_D7, ( nibble & 0x80 ) );
1a0045dc:	f000 0180 	and.w	r1, r0, #128	; 0x80
1a0045e0:	2007      	movs	r0, #7
1a0045e2:	f7ff fff5 	bl	1a0045d0 <lcdPinSet>
   lcdPinSet( LCD_HD44780_D6, ( nibble & 0x40 ) );
1a0045e6:	f004 0140 	and.w	r1, r4, #64	; 0x40
1a0045ea:	2006      	movs	r0, #6
1a0045ec:	f7ff fff0 	bl	1a0045d0 <lcdPinSet>
   lcdPinSet( LCD_HD44780_D5, ( nibble & 0x20 ) );
1a0045f0:	f004 0120 	and.w	r1, r4, #32
1a0045f4:	2005      	movs	r0, #5
1a0045f6:	f7ff ffeb 	bl	1a0045d0 <lcdPinSet>
   lcdPinSet( LCD_HD44780_D4, ( nibble & 0x10 ) );
1a0045fa:	f004 0110 	and.w	r1, r4, #16
1a0045fe:	2004      	movs	r0, #4
1a004600:	f7ff ffe6 	bl	1a0045d0 <lcdPinSet>
}
1a004604:	bd10      	pop	{r4, pc}

1a004606 <lcdEnablePulse>:
{
1a004606:	b508      	push	{r3, lr}
   lcdPinSet( LCD_HD44780_EN, ON );       // EN = 1 for H-to-L pulse
1a004608:	2101      	movs	r1, #1
1a00460a:	2002      	movs	r0, #2
1a00460c:	f7ff ffe0 	bl	1a0045d0 <lcdPinSet>
   lcdDelay_us( LCD_EN_PULSE_WAIT_US );   // Wait to make EN wider //lcdDelay_us(1);
1a004610:	2019      	movs	r0, #25
1a004612:	2100      	movs	r1, #0
1a004614:	f7ff ff7d 	bl	1a004512 <delayInaccurateUs>
   lcdPinSet( LCD_HD44780_EN, OFF );      // EN = 0 for H-to-L pulse
1a004618:	2100      	movs	r1, #0
1a00461a:	2002      	movs	r0, #2
1a00461c:	f7ff ffd8 	bl	1a0045d0 <lcdPinSet>
}
1a004620:	bd08      	pop	{r3, pc}
1a004622:	Address 0x000000001a004622 is out of bounds.


1a004624 <pcf8574TGpioPortInit>:
{
1a004624:	b500      	push	{lr}
1a004626:	b085      	sub	sp, #20
1a004628:	f88d 000f 	strb.w	r0, [sp, #15]
   pcf8574TGpioPortDirections = directions;
1a00462c:	4b06      	ldr	r3, [pc, #24]	; (1a004648 <pcf8574TGpioPortInit+0x24>)
1a00462e:	7018      	strb	r0, [r3, #0]
   i2cWrite( I2C0, pcf8574TI2cAddress, &directions, 1, TRUE );
1a004630:	2301      	movs	r3, #1
1a004632:	9300      	str	r3, [sp, #0]
1a004634:	f10d 020f 	add.w	r2, sp, #15
1a004638:	4904      	ldr	r1, [pc, #16]	; (1a00464c <pcf8574TGpioPortInit+0x28>)
1a00463a:	7809      	ldrb	r1, [r1, #0]
1a00463c:	2000      	movs	r0, #0
1a00463e:	f7ff fd3e 	bl	1a0040be <i2cWrite>
}
1a004642:	b005      	add	sp, #20
1a004644:	f85d fb04 	ldr.w	pc, [sp], #4
1a004648:	10002bb6 	.word	0x10002bb6
1a00464c:	100000d4 	.word	0x100000d4

1a004650 <pcf8574TInit>:
{
1a004650:	b508      	push	{r3, lr}
   pcf8574TI2cAddress = i2cAddress;
1a004652:	4b04      	ldr	r3, [pc, #16]	; (1a004664 <pcf8574TInit+0x14>)
1a004654:	7019      	strb	r1, [r3, #0]
   pcf8574TGpioPortInit( 0x00 ); // Init all GPIOs as outputs
1a004656:	2000      	movs	r0, #0
1a004658:	f7ff ffe4 	bl	1a004624 <pcf8574TGpioPortInit>
   pcf8574TGpioPortWrite( 0x00 ); // Init all as zeros
1a00465c:	2000      	movs	r0, #0
1a00465e:	f7ff ff87 	bl	1a004570 <pcf8574TGpioPortWrite>
}
1a004662:	bd08      	pop	{r3, pc}
1a004664:	100000d4 	.word	0x100000d4

1a004668 <lcdCommand>:

/*==================[definiciones de funciones externas]=====================*/

void lcdCommand( uint8_t cmd )
{
1a004668:	b510      	push	{r4, lr}
1a00466a:	4604      	mov	r4, r0
   lcdSendNibble( cmd & 0xF0 );          // Send high nibble to D7-D4
1a00466c:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
1a004670:	f7ff ffb2 	bl	1a0045d8 <lcdSendNibble>

   lcdPinSet( LCD_HD44780_RS, OFF );   // RS = 0 for command
1a004674:	2100      	movs	r1, #0
1a004676:	4608      	mov	r0, r1
1a004678:	f7ff ffaa 	bl	1a0045d0 <lcdPinSet>
   lcdPinSet( LCD_HD44780_RW, OFF );   // RW = 0 for write
1a00467c:	2100      	movs	r1, #0
1a00467e:	2001      	movs	r0, #1
1a004680:	f7ff ffa6 	bl	1a0045d0 <lcdPinSet>

   lcdEnablePulse();
1a004684:	f7ff ffbf 	bl	1a004606 <lcdEnablePulse>
   lcdDelay_us( LCD_LOW_WAIT_US );       // Wait
1a004688:	2019      	movs	r0, #25
1a00468a:	2100      	movs	r1, #0
1a00468c:	f7ff ff41 	bl	1a004512 <delayInaccurateUs>

   lcdSendNibble( cmd << 4 );            // Send low nibble to D7-D4
1a004690:	0120      	lsls	r0, r4, #4
1a004692:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
1a004696:	f7ff ff9f 	bl	1a0045d8 <lcdSendNibble>
   lcdEnablePulse();
1a00469a:	f7ff ffb4 	bl	1a004606 <lcdEnablePulse>
}
1a00469e:	bd10      	pop	{r4, pc}

1a0046a0 <lcdData>:

void lcdData( uint8_t data )
{
1a0046a0:	b510      	push	{r4, lr}
1a0046a2:	4604      	mov	r4, r0
   lcdSendNibble( data & 0xF0 );         // Send high nibble to D7-D4
1a0046a4:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
1a0046a8:	f7ff ff96 	bl	1a0045d8 <lcdSendNibble>

   lcdPinSet( LCD_HD44780_RS, ON );    // RS = 1 for data
1a0046ac:	2101      	movs	r1, #1
1a0046ae:	2000      	movs	r0, #0
1a0046b0:	f7ff ff8e 	bl	1a0045d0 <lcdPinSet>
   lcdPinSet( LCD_HD44780_RW, OFF );   // RW = 0 for write
1a0046b4:	2100      	movs	r1, #0
1a0046b6:	2001      	movs	r0, #1
1a0046b8:	f7ff ff8a 	bl	1a0045d0 <lcdPinSet>

   lcdEnablePulse();
1a0046bc:	f7ff ffa3 	bl	1a004606 <lcdEnablePulse>

   lcdSendNibble( data << 4 );           // Send low nibble to D7-D4
1a0046c0:	0120      	lsls	r0, r4, #4
1a0046c2:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
1a0046c6:	f7ff ff87 	bl	1a0045d8 <lcdSendNibble>
   lcdEnablePulse();
1a0046ca:	f7ff ff9c 	bl	1a004606 <lcdEnablePulse>
}
1a0046ce:	bd10      	pop	{r4, pc}

1a0046d0 <lcdGoToXY>:
   lcdClearAndHome();
}

void lcdGoToXY( uint8_t x, uint8_t y )
{
   if( x >= lcd.lineWidth || y >= lcd.amountOfLines ) {
1a0046d0:	b282      	uxth	r2, r0
1a0046d2:	4b11      	ldr	r3, [pc, #68]	; (1a004718 <lcdGoToXY+0x48>)
1a0046d4:	881b      	ldrh	r3, [r3, #0]
1a0046d6:	429a      	cmp	r2, r3
1a0046d8:	d204      	bcs.n	1a0046e4 <lcdGoToXY+0x14>
1a0046da:	b28b      	uxth	r3, r1
1a0046dc:	4a0e      	ldr	r2, [pc, #56]	; (1a004718 <lcdGoToXY+0x48>)
1a0046de:	8852      	ldrh	r2, [r2, #2]
1a0046e0:	4293      	cmp	r3, r2
1a0046e2:	d300      	bcc.n	1a0046e6 <lcdGoToXY+0x16>
1a0046e4:	4770      	bx	lr
{
1a0046e6:	b530      	push	{r4, r5, lr}
1a0046e8:	b083      	sub	sp, #12
1a0046ea:	460d      	mov	r5, r1
1a0046ec:	4604      	mov	r4, r0
      return;
   }
   uint8_t firstCharAdress[] = { 0x80, 0xC0, 0x94, 0xD4 };   // See table 12-5
1a0046ee:	4b0b      	ldr	r3, [pc, #44]	; (1a00471c <lcdGoToXY+0x4c>)
1a0046f0:	681b      	ldr	r3, [r3, #0]
1a0046f2:	9301      	str	r3, [sp, #4]
   //lcdCommand( firstCharAdress[ y - 1 ] + x - 1 ); // Start in {x,y} = {1,1}
   lcdCommand( firstCharAdress[y] + x );             // Start in {x,y} = {0,0}
1a0046f4:	ab02      	add	r3, sp, #8
1a0046f6:	440b      	add	r3, r1
1a0046f8:	f813 0c04 	ldrb.w	r0, [r3, #-4]
1a0046fc:	4420      	add	r0, r4
1a0046fe:	b2c0      	uxtb	r0, r0
1a004700:	f7ff ffb2 	bl	1a004668 <lcdCommand>
   lcdDelay_us( LCD_HIGH_WAIT_US );      // Wait
1a004704:	2064      	movs	r0, #100	; 0x64
1a004706:	2100      	movs	r1, #0
1a004708:	f7ff ff03 	bl	1a004512 <delayInaccurateUs>
   lcd.x = x;
1a00470c:	4b02      	ldr	r3, [pc, #8]	; (1a004718 <lcdGoToXY+0x48>)
1a00470e:	721c      	strb	r4, [r3, #8]
   lcd.y = y;
1a004710:	725d      	strb	r5, [r3, #9]
}
1a004712:	b003      	add	sp, #12
1a004714:	bd30      	pop	{r4, r5, pc}
1a004716:	bf00      	nop
1a004718:	10002bac 	.word	0x10002bac
1a00471c:	1a005ff0 	.word	0x1a005ff0

1a004720 <lcdClear>:

void lcdClear( void )
{
1a004720:	b508      	push	{r3, lr}
   lcdCommand( 0x01 );                   // Command 0x01 for clear LCD
1a004722:	2001      	movs	r0, #1
1a004724:	f7ff ffa0 	bl	1a004668 <lcdCommand>
   lcdDelay_ms(LCD_CLR_DISP_WAIT_MS);    // Wait
1a004728:	2003      	movs	r0, #3
1a00472a:	2100      	movs	r1, #0
1a00472c:	f7ff fec4 	bl	1a0044b8 <delayInaccurateMs>
}
1a004730:	bd08      	pop	{r3, pc}

1a004732 <lcdCursorSet>:

void lcdCursorSet( lcdCursorModes_t mode )
{
1a004732:	b508      	push	{r3, lr}
   lcdCommand( 0b00001100 | mode );
1a004734:	f040 000c 	orr.w	r0, r0, #12
1a004738:	f7ff ff96 	bl	1a004668 <lcdCommand>
   lcdDelay_ms(LCD_CLR_DISP_WAIT_MS); // Wait
1a00473c:	2003      	movs	r0, #3
1a00473e:	2100      	movs	r1, #0
1a004740:	f7ff feba 	bl	1a0044b8 <delayInaccurateMs>
}
1a004744:	bd08      	pop	{r3, pc}

1a004746 <lcdSendStringRaw>:

void lcdSendStringRaw( char* str )
{
1a004746:	b538      	push	{r3, r4, r5, lr}
1a004748:	4605      	mov	r5, r0
   uint8_t i = 0;
1a00474a:	2400      	movs	r4, #0
   while( str[i] != 0 ) {
1a00474c:	5d28      	ldrb	r0, [r5, r4]
1a00474e:	b120      	cbz	r0, 1a00475a <lcdSendStringRaw+0x14>
      lcdData( str[i] );
1a004750:	f7ff ffa6 	bl	1a0046a0 <lcdData>
      i++;
1a004754:	3401      	adds	r4, #1
1a004756:	b2e4      	uxtb	r4, r4
1a004758:	e7f8      	b.n	1a00474c <lcdSendStringRaw+0x6>
   }
}
1a00475a:	bd38      	pop	{r3, r4, r5, pc}

1a00475c <lcdClearAndHome>:
   lcdSendCustomCharByIndex( customChar->address );
}


void lcdClearAndHome( void )
{
1a00475c:	b508      	push	{r3, lr}
   lcdClear();
1a00475e:	f7ff ffdf 	bl	1a004720 <lcdClear>
   lcdGoToXY( 0, 0 ); // Poner cursor en 0, 0
1a004762:	2100      	movs	r1, #0
1a004764:	4608      	mov	r0, r1
1a004766:	f7ff ffb3 	bl	1a0046d0 <lcdGoToXY>
   //delay(100);
}
1a00476a:	bd08      	pop	{r3, pc}

1a00476c <lcdInit>:
{
1a00476c:	b538      	push	{r3, r4, r5, lr}
   lcd.lineWidth = lineWidth;
1a00476e:	4d25      	ldr	r5, [pc, #148]	; (1a004804 <lcdInit+0x98>)
1a004770:	8028      	strh	r0, [r5, #0]
   lcd.amountOfLines = amountOfLines;
1a004772:	8069      	strh	r1, [r5, #2]
   lcd.charWidth = charWidth;
1a004774:	80aa      	strh	r2, [r5, #4]
   lcd.charHeight = charHeight;
1a004776:	80eb      	strh	r3, [r5, #6]
   lcd.x = 0;
1a004778:	2400      	movs	r4, #0
1a00477a:	722c      	strb	r4, [r5, #8]
   lcd.y = 0;
1a00477c:	726c      	strb	r4, [r5, #9]
   pcf8574TInit( I2C0, PCF8574T_I2C_ADDRESS );
1a00477e:	2127      	movs	r1, #39	; 0x27
1a004780:	4620      	mov	r0, r4
1a004782:	f7ff ff65 	bl	1a004650 <pcf8574TInit>
   lcdPinSet( LCD_HD44780_BACKLIGHT, ON );
1a004786:	2101      	movs	r1, #1
1a004788:	2003      	movs	r0, #3
1a00478a:	f7ff ff21 	bl	1a0045d0 <lcdPinSet>
   lcdPinSet( LCD_HD44780_RW, OFF );     // RW = 0
1a00478e:	4621      	mov	r1, r4
1a004790:	2001      	movs	r0, #1
1a004792:	f7ff ff1d 	bl	1a0045d0 <lcdPinSet>
   lcdPinSet( LCD_HD44780_RS, OFF );     // RS = 0
1a004796:	4621      	mov	r1, r4
1a004798:	4620      	mov	r0, r4
1a00479a:	f7ff ff19 	bl	1a0045d0 <lcdPinSet>
   lcdPinSet( LCD_HD44780_EN, OFF );     // EN = 0
1a00479e:	4621      	mov	r1, r4
1a0047a0:	2002      	movs	r0, #2
1a0047a2:	f7ff ff15 	bl	1a0045d0 <lcdPinSet>
   lcdCommand( 0x33 );                   // Command 0x33 for 4-bit mode
1a0047a6:	2033      	movs	r0, #51	; 0x33
1a0047a8:	f7ff ff5e 	bl	1a004668 <lcdCommand>
   lcdCommandDelay();                    // Wait
1a0047ac:	202d      	movs	r0, #45	; 0x2d
1a0047ae:	2100      	movs	r1, #0
1a0047b0:	f7ff feaf 	bl	1a004512 <delayInaccurateUs>
   lcdCommand( 0x32 );                   // Command 0x32 for 4-bit mode
1a0047b4:	2032      	movs	r0, #50	; 0x32
1a0047b6:	f7ff ff57 	bl	1a004668 <lcdCommand>
   lcdCommandDelay();                    // Wait
1a0047ba:	202d      	movs	r0, #45	; 0x2d
1a0047bc:	2100      	movs	r1, #0
1a0047be:	f7ff fea8 	bl	1a004512 <delayInaccurateUs>
   lcdCommand( 0x28 );                   // Command 0x28 for 4-bit mode
1a0047c2:	2028      	movs	r0, #40	; 0x28
1a0047c4:	f7ff ff50 	bl	1a004668 <lcdCommand>
   lcdCommandDelay();                    // Wait
1a0047c8:	202d      	movs	r0, #45	; 0x2d
1a0047ca:	2100      	movs	r1, #0
1a0047cc:	f7ff fea1 	bl	1a004512 <delayInaccurateUs>
   lcdCommand( 0x0E );                   // Command 0x0E for display on, cursor on
1a0047d0:	200e      	movs	r0, #14
1a0047d2:	f7ff ff49 	bl	1a004668 <lcdCommand>
   lcdCommandDelay();                    // Wait
1a0047d6:	202d      	movs	r0, #45	; 0x2d
1a0047d8:	2100      	movs	r1, #0
1a0047da:	f7ff fe9a 	bl	1a004512 <delayInaccurateUs>
   lcdClear();                           // Command for clear LCD
1a0047de:	f7ff ff9f 	bl	1a004720 <lcdClear>
   lcdCommand( 0x06 );                   // Command 0x06 for Shift cursor right
1a0047e2:	2006      	movs	r0, #6
1a0047e4:	f7ff ff40 	bl	1a004668 <lcdCommand>
   lcdCommandDelay();                    // Wait
1a0047e8:	202d      	movs	r0, #45	; 0x2d
1a0047ea:	2100      	movs	r1, #0
1a0047ec:	f7ff fe91 	bl	1a004512 <delayInaccurateUs>
   lcdDelay_ms( 1 );                     // Wait
1a0047f0:	2001      	movs	r0, #1
1a0047f2:	2100      	movs	r1, #0
1a0047f4:	f7ff fe60 	bl	1a0044b8 <delayInaccurateMs>
   lcdCursorSet( LCD_CURSOR_OFF );
1a0047f8:	4620      	mov	r0, r4
1a0047fa:	f7ff ff9a 	bl	1a004732 <lcdCursorSet>
   lcdClearAndHome();
1a0047fe:	f7ff ffad 	bl	1a00475c <lcdClearAndHome>
}
1a004802:	bd38      	pop	{r3, r4, r5, pc}
1a004804:	10002bac 	.word	0x10002bac

1a004808 <__aeabi_uldivmod>:
1a004808:	b953      	cbnz	r3, 1a004820 <__aeabi_uldivmod+0x18>
1a00480a:	b94a      	cbnz	r2, 1a004820 <__aeabi_uldivmod+0x18>
1a00480c:	2900      	cmp	r1, #0
1a00480e:	bf08      	it	eq
1a004810:	2800      	cmpeq	r0, #0
1a004812:	bf1c      	itt	ne
1a004814:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
1a004818:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a00481c:	f000 b974 	b.w	1a004b08 <__aeabi_idiv0>
1a004820:	f1ad 0c08 	sub.w	ip, sp, #8
1a004824:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a004828:	f000 f806 	bl	1a004838 <__udivmoddi4>
1a00482c:	f8dd e004 	ldr.w	lr, [sp, #4]
1a004830:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a004834:	b004      	add	sp, #16
1a004836:	4770      	bx	lr

1a004838 <__udivmoddi4>:
1a004838:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a00483c:	9e08      	ldr	r6, [sp, #32]
1a00483e:	4604      	mov	r4, r0
1a004840:	4688      	mov	r8, r1
1a004842:	2b00      	cmp	r3, #0
1a004844:	f040 8085 	bne.w	1a004952 <__udivmoddi4+0x11a>
1a004848:	428a      	cmp	r2, r1
1a00484a:	4615      	mov	r5, r2
1a00484c:	d948      	bls.n	1a0048e0 <__udivmoddi4+0xa8>
1a00484e:	fab2 f282 	clz	r2, r2
1a004852:	b14a      	cbz	r2, 1a004868 <__udivmoddi4+0x30>
1a004854:	f1c2 0720 	rsb	r7, r2, #32
1a004858:	fa01 f302 	lsl.w	r3, r1, r2
1a00485c:	fa20 f707 	lsr.w	r7, r0, r7
1a004860:	4095      	lsls	r5, r2
1a004862:	ea47 0803 	orr.w	r8, r7, r3
1a004866:	4094      	lsls	r4, r2
1a004868:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a00486c:	0c23      	lsrs	r3, r4, #16
1a00486e:	fbb8 f7fe 	udiv	r7, r8, lr
1a004872:	fa1f fc85 	uxth.w	ip, r5
1a004876:	fb0e 8817 	mls	r8, lr, r7, r8
1a00487a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a00487e:	fb07 f10c 	mul.w	r1, r7, ip
1a004882:	4299      	cmp	r1, r3
1a004884:	d909      	bls.n	1a00489a <__udivmoddi4+0x62>
1a004886:	18eb      	adds	r3, r5, r3
1a004888:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
1a00488c:	f080 80e3 	bcs.w	1a004a56 <__udivmoddi4+0x21e>
1a004890:	4299      	cmp	r1, r3
1a004892:	f240 80e0 	bls.w	1a004a56 <__udivmoddi4+0x21e>
1a004896:	3f02      	subs	r7, #2
1a004898:	442b      	add	r3, r5
1a00489a:	1a5b      	subs	r3, r3, r1
1a00489c:	b2a4      	uxth	r4, r4
1a00489e:	fbb3 f0fe 	udiv	r0, r3, lr
1a0048a2:	fb0e 3310 	mls	r3, lr, r0, r3
1a0048a6:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a0048aa:	fb00 fc0c 	mul.w	ip, r0, ip
1a0048ae:	45a4      	cmp	ip, r4
1a0048b0:	d909      	bls.n	1a0048c6 <__udivmoddi4+0x8e>
1a0048b2:	192c      	adds	r4, r5, r4
1a0048b4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a0048b8:	f080 80cb 	bcs.w	1a004a52 <__udivmoddi4+0x21a>
1a0048bc:	45a4      	cmp	ip, r4
1a0048be:	f240 80c8 	bls.w	1a004a52 <__udivmoddi4+0x21a>
1a0048c2:	3802      	subs	r0, #2
1a0048c4:	442c      	add	r4, r5
1a0048c6:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a0048ca:	eba4 040c 	sub.w	r4, r4, ip
1a0048ce:	2700      	movs	r7, #0
1a0048d0:	b11e      	cbz	r6, 1a0048da <__udivmoddi4+0xa2>
1a0048d2:	40d4      	lsrs	r4, r2
1a0048d4:	2300      	movs	r3, #0
1a0048d6:	e9c6 4300 	strd	r4, r3, [r6]
1a0048da:	4639      	mov	r1, r7
1a0048dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0048e0:	2a00      	cmp	r2, #0
1a0048e2:	d053      	beq.n	1a00498c <__udivmoddi4+0x154>
1a0048e4:	fab2 f282 	clz	r2, r2
1a0048e8:	2a00      	cmp	r2, #0
1a0048ea:	f040 80b6 	bne.w	1a004a5a <__udivmoddi4+0x222>
1a0048ee:	1b49      	subs	r1, r1, r5
1a0048f0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0048f4:	fa1f f885 	uxth.w	r8, r5
1a0048f8:	2701      	movs	r7, #1
1a0048fa:	fbb1 fcfe 	udiv	ip, r1, lr
1a0048fe:	0c23      	lsrs	r3, r4, #16
1a004900:	fb0e 111c 	mls	r1, lr, ip, r1
1a004904:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a004908:	fb08 f10c 	mul.w	r1, r8, ip
1a00490c:	4299      	cmp	r1, r3
1a00490e:	d907      	bls.n	1a004920 <__udivmoddi4+0xe8>
1a004910:	18eb      	adds	r3, r5, r3
1a004912:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
1a004916:	d202      	bcs.n	1a00491e <__udivmoddi4+0xe6>
1a004918:	4299      	cmp	r1, r3
1a00491a:	f200 80ec 	bhi.w	1a004af6 <__udivmoddi4+0x2be>
1a00491e:	4684      	mov	ip, r0
1a004920:	1a59      	subs	r1, r3, r1
1a004922:	b2a3      	uxth	r3, r4
1a004924:	fbb1 f0fe 	udiv	r0, r1, lr
1a004928:	fb0e 1410 	mls	r4, lr, r0, r1
1a00492c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a004930:	fb08 f800 	mul.w	r8, r8, r0
1a004934:	45a0      	cmp	r8, r4
1a004936:	d907      	bls.n	1a004948 <__udivmoddi4+0x110>
1a004938:	192c      	adds	r4, r5, r4
1a00493a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a00493e:	d202      	bcs.n	1a004946 <__udivmoddi4+0x10e>
1a004940:	45a0      	cmp	r8, r4
1a004942:	f200 80dc 	bhi.w	1a004afe <__udivmoddi4+0x2c6>
1a004946:	4618      	mov	r0, r3
1a004948:	eba4 0408 	sub.w	r4, r4, r8
1a00494c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a004950:	e7be      	b.n	1a0048d0 <__udivmoddi4+0x98>
1a004952:	428b      	cmp	r3, r1
1a004954:	d908      	bls.n	1a004968 <__udivmoddi4+0x130>
1a004956:	2e00      	cmp	r6, #0
1a004958:	d078      	beq.n	1a004a4c <__udivmoddi4+0x214>
1a00495a:	2700      	movs	r7, #0
1a00495c:	e9c6 0100 	strd	r0, r1, [r6]
1a004960:	4638      	mov	r0, r7
1a004962:	4639      	mov	r1, r7
1a004964:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a004968:	fab3 f783 	clz	r7, r3
1a00496c:	b97f      	cbnz	r7, 1a00498e <__udivmoddi4+0x156>
1a00496e:	428b      	cmp	r3, r1
1a004970:	d302      	bcc.n	1a004978 <__udivmoddi4+0x140>
1a004972:	4282      	cmp	r2, r0
1a004974:	f200 80bd 	bhi.w	1a004af2 <__udivmoddi4+0x2ba>
1a004978:	1a84      	subs	r4, r0, r2
1a00497a:	eb61 0303 	sbc.w	r3, r1, r3
1a00497e:	2001      	movs	r0, #1
1a004980:	4698      	mov	r8, r3
1a004982:	2e00      	cmp	r6, #0
1a004984:	d0a9      	beq.n	1a0048da <__udivmoddi4+0xa2>
1a004986:	e9c6 4800 	strd	r4, r8, [r6]
1a00498a:	e7a6      	b.n	1a0048da <__udivmoddi4+0xa2>
1a00498c:	deff      	udf	#255	; 0xff
1a00498e:	f1c7 0520 	rsb	r5, r7, #32
1a004992:	40bb      	lsls	r3, r7
1a004994:	fa22 fc05 	lsr.w	ip, r2, r5
1a004998:	ea4c 0c03 	orr.w	ip, ip, r3
1a00499c:	fa01 f407 	lsl.w	r4, r1, r7
1a0049a0:	fa20 f805 	lsr.w	r8, r0, r5
1a0049a4:	fa21 f305 	lsr.w	r3, r1, r5
1a0049a8:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
1a0049ac:	ea48 0404 	orr.w	r4, r8, r4
1a0049b0:	fbb3 f9fe 	udiv	r9, r3, lr
1a0049b4:	0c21      	lsrs	r1, r4, #16
1a0049b6:	fb0e 3319 	mls	r3, lr, r9, r3
1a0049ba:	fa1f f88c 	uxth.w	r8, ip
1a0049be:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a0049c2:	fb09 fa08 	mul.w	sl, r9, r8
1a0049c6:	459a      	cmp	sl, r3
1a0049c8:	fa02 f207 	lsl.w	r2, r2, r7
1a0049cc:	fa00 f107 	lsl.w	r1, r0, r7
1a0049d0:	d90b      	bls.n	1a0049ea <__udivmoddi4+0x1b2>
1a0049d2:	eb1c 0303 	adds.w	r3, ip, r3
1a0049d6:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
1a0049da:	f080 8088 	bcs.w	1a004aee <__udivmoddi4+0x2b6>
1a0049de:	459a      	cmp	sl, r3
1a0049e0:	f240 8085 	bls.w	1a004aee <__udivmoddi4+0x2b6>
1a0049e4:	f1a9 0902 	sub.w	r9, r9, #2
1a0049e8:	4463      	add	r3, ip
1a0049ea:	eba3 030a 	sub.w	r3, r3, sl
1a0049ee:	b2a4      	uxth	r4, r4
1a0049f0:	fbb3 f0fe 	udiv	r0, r3, lr
1a0049f4:	fb0e 3310 	mls	r3, lr, r0, r3
1a0049f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a0049fc:	fb00 f808 	mul.w	r8, r0, r8
1a004a00:	45a0      	cmp	r8, r4
1a004a02:	d908      	bls.n	1a004a16 <__udivmoddi4+0x1de>
1a004a04:	eb1c 0404 	adds.w	r4, ip, r4
1a004a08:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a004a0c:	d26b      	bcs.n	1a004ae6 <__udivmoddi4+0x2ae>
1a004a0e:	45a0      	cmp	r8, r4
1a004a10:	d969      	bls.n	1a004ae6 <__udivmoddi4+0x2ae>
1a004a12:	3802      	subs	r0, #2
1a004a14:	4464      	add	r4, ip
1a004a16:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a004a1a:	eba4 0408 	sub.w	r4, r4, r8
1a004a1e:	fba0 8902 	umull	r8, r9, r0, r2
1a004a22:	454c      	cmp	r4, r9
1a004a24:	46c6      	mov	lr, r8
1a004a26:	464b      	mov	r3, r9
1a004a28:	d354      	bcc.n	1a004ad4 <__udivmoddi4+0x29c>
1a004a2a:	d051      	beq.n	1a004ad0 <__udivmoddi4+0x298>
1a004a2c:	2e00      	cmp	r6, #0
1a004a2e:	d069      	beq.n	1a004b04 <__udivmoddi4+0x2cc>
1a004a30:	ebb1 020e 	subs.w	r2, r1, lr
1a004a34:	eb64 0403 	sbc.w	r4, r4, r3
1a004a38:	fa04 f505 	lsl.w	r5, r4, r5
1a004a3c:	fa22 f307 	lsr.w	r3, r2, r7
1a004a40:	40fc      	lsrs	r4, r7
1a004a42:	431d      	orrs	r5, r3
1a004a44:	e9c6 5400 	strd	r5, r4, [r6]
1a004a48:	2700      	movs	r7, #0
1a004a4a:	e746      	b.n	1a0048da <__udivmoddi4+0xa2>
1a004a4c:	4637      	mov	r7, r6
1a004a4e:	4630      	mov	r0, r6
1a004a50:	e743      	b.n	1a0048da <__udivmoddi4+0xa2>
1a004a52:	4618      	mov	r0, r3
1a004a54:	e737      	b.n	1a0048c6 <__udivmoddi4+0x8e>
1a004a56:	4607      	mov	r7, r0
1a004a58:	e71f      	b.n	1a00489a <__udivmoddi4+0x62>
1a004a5a:	f1c2 0320 	rsb	r3, r2, #32
1a004a5e:	fa20 f703 	lsr.w	r7, r0, r3
1a004a62:	4095      	lsls	r5, r2
1a004a64:	fa01 f002 	lsl.w	r0, r1, r2
1a004a68:	fa21 f303 	lsr.w	r3, r1, r3
1a004a6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a004a70:	4338      	orrs	r0, r7
1a004a72:	0c01      	lsrs	r1, r0, #16
1a004a74:	fbb3 f7fe 	udiv	r7, r3, lr
1a004a78:	fa1f f885 	uxth.w	r8, r5
1a004a7c:	fb0e 3317 	mls	r3, lr, r7, r3
1a004a80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a004a84:	fb07 f308 	mul.w	r3, r7, r8
1a004a88:	428b      	cmp	r3, r1
1a004a8a:	fa04 f402 	lsl.w	r4, r4, r2
1a004a8e:	d907      	bls.n	1a004aa0 <__udivmoddi4+0x268>
1a004a90:	1869      	adds	r1, r5, r1
1a004a92:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
1a004a96:	d228      	bcs.n	1a004aea <__udivmoddi4+0x2b2>
1a004a98:	428b      	cmp	r3, r1
1a004a9a:	d926      	bls.n	1a004aea <__udivmoddi4+0x2b2>
1a004a9c:	3f02      	subs	r7, #2
1a004a9e:	4429      	add	r1, r5
1a004aa0:	1acb      	subs	r3, r1, r3
1a004aa2:	b281      	uxth	r1, r0
1a004aa4:	fbb3 f0fe 	udiv	r0, r3, lr
1a004aa8:	fb0e 3310 	mls	r3, lr, r0, r3
1a004aac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a004ab0:	fb00 f308 	mul.w	r3, r0, r8
1a004ab4:	428b      	cmp	r3, r1
1a004ab6:	d907      	bls.n	1a004ac8 <__udivmoddi4+0x290>
1a004ab8:	1869      	adds	r1, r5, r1
1a004aba:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
1a004abe:	d210      	bcs.n	1a004ae2 <__udivmoddi4+0x2aa>
1a004ac0:	428b      	cmp	r3, r1
1a004ac2:	d90e      	bls.n	1a004ae2 <__udivmoddi4+0x2aa>
1a004ac4:	3802      	subs	r0, #2
1a004ac6:	4429      	add	r1, r5
1a004ac8:	1ac9      	subs	r1, r1, r3
1a004aca:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a004ace:	e714      	b.n	1a0048fa <__udivmoddi4+0xc2>
1a004ad0:	4541      	cmp	r1, r8
1a004ad2:	d2ab      	bcs.n	1a004a2c <__udivmoddi4+0x1f4>
1a004ad4:	ebb8 0e02 	subs.w	lr, r8, r2
1a004ad8:	eb69 020c 	sbc.w	r2, r9, ip
1a004adc:	3801      	subs	r0, #1
1a004ade:	4613      	mov	r3, r2
1a004ae0:	e7a4      	b.n	1a004a2c <__udivmoddi4+0x1f4>
1a004ae2:	4660      	mov	r0, ip
1a004ae4:	e7f0      	b.n	1a004ac8 <__udivmoddi4+0x290>
1a004ae6:	4618      	mov	r0, r3
1a004ae8:	e795      	b.n	1a004a16 <__udivmoddi4+0x1de>
1a004aea:	4667      	mov	r7, ip
1a004aec:	e7d8      	b.n	1a004aa0 <__udivmoddi4+0x268>
1a004aee:	4681      	mov	r9, r0
1a004af0:	e77b      	b.n	1a0049ea <__udivmoddi4+0x1b2>
1a004af2:	4638      	mov	r0, r7
1a004af4:	e745      	b.n	1a004982 <__udivmoddi4+0x14a>
1a004af6:	f1ac 0c02 	sub.w	ip, ip, #2
1a004afa:	442b      	add	r3, r5
1a004afc:	e710      	b.n	1a004920 <__udivmoddi4+0xe8>
1a004afe:	3802      	subs	r0, #2
1a004b00:	442c      	add	r4, r5
1a004b02:	e721      	b.n	1a004948 <__udivmoddi4+0x110>
1a004b04:	4637      	mov	r7, r6
1a004b06:	e6e8      	b.n	1a0048da <__udivmoddi4+0xa2>

1a004b08 <__aeabi_idiv0>:
1a004b08:	4770      	bx	lr
1a004b0a:	bf00      	nop

1a004b0c <__sflush_r>:
1a004b0c:	898a      	ldrh	r2, [r1, #12]
1a004b0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a004b12:	4605      	mov	r5, r0
1a004b14:	0710      	lsls	r0, r2, #28
1a004b16:	460c      	mov	r4, r1
1a004b18:	d458      	bmi.n	1a004bcc <__sflush_r+0xc0>
1a004b1a:	684b      	ldr	r3, [r1, #4]
1a004b1c:	2b00      	cmp	r3, #0
1a004b1e:	dc05      	bgt.n	1a004b2c <__sflush_r+0x20>
1a004b20:	6c0b      	ldr	r3, [r1, #64]	; 0x40
1a004b22:	2b00      	cmp	r3, #0
1a004b24:	dc02      	bgt.n	1a004b2c <__sflush_r+0x20>
1a004b26:	2000      	movs	r0, #0
1a004b28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a004b2c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a004b2e:	2e00      	cmp	r6, #0
1a004b30:	d0f9      	beq.n	1a004b26 <__sflush_r+0x1a>
1a004b32:	2300      	movs	r3, #0
1a004b34:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
1a004b38:	682f      	ldr	r7, [r5, #0]
1a004b3a:	602b      	str	r3, [r5, #0]
1a004b3c:	d032      	beq.n	1a004ba4 <__sflush_r+0x98>
1a004b3e:	6d60      	ldr	r0, [r4, #84]	; 0x54
1a004b40:	89a3      	ldrh	r3, [r4, #12]
1a004b42:	075a      	lsls	r2, r3, #29
1a004b44:	d505      	bpl.n	1a004b52 <__sflush_r+0x46>
1a004b46:	6863      	ldr	r3, [r4, #4]
1a004b48:	1ac0      	subs	r0, r0, r3
1a004b4a:	6b63      	ldr	r3, [r4, #52]	; 0x34
1a004b4c:	b10b      	cbz	r3, 1a004b52 <__sflush_r+0x46>
1a004b4e:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a004b50:	1ac0      	subs	r0, r0, r3
1a004b52:	2300      	movs	r3, #0
1a004b54:	4602      	mov	r2, r0
1a004b56:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a004b58:	6a21      	ldr	r1, [r4, #32]
1a004b5a:	4628      	mov	r0, r5
1a004b5c:	47b0      	blx	r6
1a004b5e:	1c43      	adds	r3, r0, #1
1a004b60:	89a3      	ldrh	r3, [r4, #12]
1a004b62:	d106      	bne.n	1a004b72 <__sflush_r+0x66>
1a004b64:	6829      	ldr	r1, [r5, #0]
1a004b66:	291d      	cmp	r1, #29
1a004b68:	d849      	bhi.n	1a004bfe <__sflush_r+0xf2>
1a004b6a:	4a2a      	ldr	r2, [pc, #168]	; (1a004c14 <__sflush_r+0x108>)
1a004b6c:	40ca      	lsrs	r2, r1
1a004b6e:	07d6      	lsls	r6, r2, #31
1a004b70:	d545      	bpl.n	1a004bfe <__sflush_r+0xf2>
1a004b72:	2200      	movs	r2, #0
1a004b74:	6062      	str	r2, [r4, #4]
1a004b76:	04d9      	lsls	r1, r3, #19
1a004b78:	6922      	ldr	r2, [r4, #16]
1a004b7a:	6022      	str	r2, [r4, #0]
1a004b7c:	d504      	bpl.n	1a004b88 <__sflush_r+0x7c>
1a004b7e:	1c42      	adds	r2, r0, #1
1a004b80:	d101      	bne.n	1a004b86 <__sflush_r+0x7a>
1a004b82:	682b      	ldr	r3, [r5, #0]
1a004b84:	b903      	cbnz	r3, 1a004b88 <__sflush_r+0x7c>
1a004b86:	6560      	str	r0, [r4, #84]	; 0x54
1a004b88:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a004b8a:	602f      	str	r7, [r5, #0]
1a004b8c:	2900      	cmp	r1, #0
1a004b8e:	d0ca      	beq.n	1a004b26 <__sflush_r+0x1a>
1a004b90:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a004b94:	4299      	cmp	r1, r3
1a004b96:	d002      	beq.n	1a004b9e <__sflush_r+0x92>
1a004b98:	4628      	mov	r0, r5
1a004b9a:	f000 f9ab 	bl	1a004ef4 <_free_r>
1a004b9e:	2000      	movs	r0, #0
1a004ba0:	6360      	str	r0, [r4, #52]	; 0x34
1a004ba2:	e7c1      	b.n	1a004b28 <__sflush_r+0x1c>
1a004ba4:	6a21      	ldr	r1, [r4, #32]
1a004ba6:	2301      	movs	r3, #1
1a004ba8:	4628      	mov	r0, r5
1a004baa:	47b0      	blx	r6
1a004bac:	1c41      	adds	r1, r0, #1
1a004bae:	d1c7      	bne.n	1a004b40 <__sflush_r+0x34>
1a004bb0:	682b      	ldr	r3, [r5, #0]
1a004bb2:	2b00      	cmp	r3, #0
1a004bb4:	d0c4      	beq.n	1a004b40 <__sflush_r+0x34>
1a004bb6:	2b1d      	cmp	r3, #29
1a004bb8:	d001      	beq.n	1a004bbe <__sflush_r+0xb2>
1a004bba:	2b16      	cmp	r3, #22
1a004bbc:	d101      	bne.n	1a004bc2 <__sflush_r+0xb6>
1a004bbe:	602f      	str	r7, [r5, #0]
1a004bc0:	e7b1      	b.n	1a004b26 <__sflush_r+0x1a>
1a004bc2:	89a3      	ldrh	r3, [r4, #12]
1a004bc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a004bc8:	81a3      	strh	r3, [r4, #12]
1a004bca:	e7ad      	b.n	1a004b28 <__sflush_r+0x1c>
1a004bcc:	690f      	ldr	r7, [r1, #16]
1a004bce:	2f00      	cmp	r7, #0
1a004bd0:	d0a9      	beq.n	1a004b26 <__sflush_r+0x1a>
1a004bd2:	0793      	lsls	r3, r2, #30
1a004bd4:	680e      	ldr	r6, [r1, #0]
1a004bd6:	bf08      	it	eq
1a004bd8:	694b      	ldreq	r3, [r1, #20]
1a004bda:	600f      	str	r7, [r1, #0]
1a004bdc:	bf18      	it	ne
1a004bde:	2300      	movne	r3, #0
1a004be0:	eba6 0807 	sub.w	r8, r6, r7
1a004be4:	608b      	str	r3, [r1, #8]
1a004be6:	f1b8 0f00 	cmp.w	r8, #0
1a004bea:	dd9c      	ble.n	1a004b26 <__sflush_r+0x1a>
1a004bec:	4643      	mov	r3, r8
1a004bee:	463a      	mov	r2, r7
1a004bf0:	6a21      	ldr	r1, [r4, #32]
1a004bf2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1a004bf4:	4628      	mov	r0, r5
1a004bf6:	47b0      	blx	r6
1a004bf8:	2800      	cmp	r0, #0
1a004bfa:	dc06      	bgt.n	1a004c0a <__sflush_r+0xfe>
1a004bfc:	89a3      	ldrh	r3, [r4, #12]
1a004bfe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a004c02:	81a3      	strh	r3, [r4, #12]
1a004c04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a004c08:	e78e      	b.n	1a004b28 <__sflush_r+0x1c>
1a004c0a:	4407      	add	r7, r0
1a004c0c:	eba8 0800 	sub.w	r8, r8, r0
1a004c10:	e7e9      	b.n	1a004be6 <__sflush_r+0xda>
1a004c12:	bf00      	nop
1a004c14:	20400001 	.word	0x20400001

1a004c18 <_fflush_r>:
1a004c18:	b538      	push	{r3, r4, r5, lr}
1a004c1a:	690b      	ldr	r3, [r1, #16]
1a004c1c:	4605      	mov	r5, r0
1a004c1e:	460c      	mov	r4, r1
1a004c20:	b913      	cbnz	r3, 1a004c28 <_fflush_r+0x10>
1a004c22:	2500      	movs	r5, #0
1a004c24:	4628      	mov	r0, r5
1a004c26:	bd38      	pop	{r3, r4, r5, pc}
1a004c28:	b118      	cbz	r0, 1a004c32 <_fflush_r+0x1a>
1a004c2a:	6983      	ldr	r3, [r0, #24]
1a004c2c:	b90b      	cbnz	r3, 1a004c32 <_fflush_r+0x1a>
1a004c2e:	f000 f887 	bl	1a004d40 <__sinit>
1a004c32:	4b14      	ldr	r3, [pc, #80]	; (1a004c84 <_fflush_r+0x6c>)
1a004c34:	429c      	cmp	r4, r3
1a004c36:	d11b      	bne.n	1a004c70 <_fflush_r+0x58>
1a004c38:	686c      	ldr	r4, [r5, #4]
1a004c3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a004c3e:	2b00      	cmp	r3, #0
1a004c40:	d0ef      	beq.n	1a004c22 <_fflush_r+0xa>
1a004c42:	6e62      	ldr	r2, [r4, #100]	; 0x64
1a004c44:	07d0      	lsls	r0, r2, #31
1a004c46:	d404      	bmi.n	1a004c52 <_fflush_r+0x3a>
1a004c48:	0599      	lsls	r1, r3, #22
1a004c4a:	d402      	bmi.n	1a004c52 <_fflush_r+0x3a>
1a004c4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a004c4e:	f000 f938 	bl	1a004ec2 <__retarget_lock_acquire_recursive>
1a004c52:	4628      	mov	r0, r5
1a004c54:	4621      	mov	r1, r4
1a004c56:	f7ff ff59 	bl	1a004b0c <__sflush_r>
1a004c5a:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a004c5c:	07da      	lsls	r2, r3, #31
1a004c5e:	4605      	mov	r5, r0
1a004c60:	d4e0      	bmi.n	1a004c24 <_fflush_r+0xc>
1a004c62:	89a3      	ldrh	r3, [r4, #12]
1a004c64:	059b      	lsls	r3, r3, #22
1a004c66:	d4dd      	bmi.n	1a004c24 <_fflush_r+0xc>
1a004c68:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a004c6a:	f000 f92b 	bl	1a004ec4 <__retarget_lock_release_recursive>
1a004c6e:	e7d9      	b.n	1a004c24 <_fflush_r+0xc>
1a004c70:	4b05      	ldr	r3, [pc, #20]	; (1a004c88 <_fflush_r+0x70>)
1a004c72:	429c      	cmp	r4, r3
1a004c74:	d101      	bne.n	1a004c7a <_fflush_r+0x62>
1a004c76:	68ac      	ldr	r4, [r5, #8]
1a004c78:	e7df      	b.n	1a004c3a <_fflush_r+0x22>
1a004c7a:	4b04      	ldr	r3, [pc, #16]	; (1a004c8c <_fflush_r+0x74>)
1a004c7c:	429c      	cmp	r4, r3
1a004c7e:	bf08      	it	eq
1a004c80:	68ec      	ldreq	r4, [r5, #12]
1a004c82:	e7da      	b.n	1a004c3a <_fflush_r+0x22>
1a004c84:	1a006014 	.word	0x1a006014
1a004c88:	1a006034 	.word	0x1a006034
1a004c8c:	1a005ff4 	.word	0x1a005ff4

1a004c90 <std>:
1a004c90:	2300      	movs	r3, #0
1a004c92:	b510      	push	{r4, lr}
1a004c94:	4604      	mov	r4, r0
1a004c96:	e9c0 3300 	strd	r3, r3, [r0]
1a004c9a:	6083      	str	r3, [r0, #8]
1a004c9c:	8181      	strh	r1, [r0, #12]
1a004c9e:	6643      	str	r3, [r0, #100]	; 0x64
1a004ca0:	81c2      	strh	r2, [r0, #14]
1a004ca2:	e9c0 3304 	strd	r3, r3, [r0, #16]
1a004ca6:	6183      	str	r3, [r0, #24]
1a004ca8:	4619      	mov	r1, r3
1a004caa:	2208      	movs	r2, #8
1a004cac:	305c      	adds	r0, #92	; 0x5c
1a004cae:	f000 f918 	bl	1a004ee2 <memset>
1a004cb2:	4b05      	ldr	r3, [pc, #20]	; (1a004cc8 <std+0x38>)
1a004cb4:	6263      	str	r3, [r4, #36]	; 0x24
1a004cb6:	4b05      	ldr	r3, [pc, #20]	; (1a004ccc <std+0x3c>)
1a004cb8:	62a3      	str	r3, [r4, #40]	; 0x28
1a004cba:	4b05      	ldr	r3, [pc, #20]	; (1a004cd0 <std+0x40>)
1a004cbc:	62e3      	str	r3, [r4, #44]	; 0x2c
1a004cbe:	4b05      	ldr	r3, [pc, #20]	; (1a004cd4 <std+0x44>)
1a004cc0:	6224      	str	r4, [r4, #32]
1a004cc2:	6323      	str	r3, [r4, #48]	; 0x30
1a004cc4:	bd10      	pop	{r4, pc}
1a004cc6:	bf00      	nop
1a004cc8:	1a005719 	.word	0x1a005719
1a004ccc:	1a00573b 	.word	0x1a00573b
1a004cd0:	1a005773 	.word	0x1a005773
1a004cd4:	1a005797 	.word	0x1a005797

1a004cd8 <_cleanup_r>:
1a004cd8:	4901      	ldr	r1, [pc, #4]	; (1a004ce0 <_cleanup_r+0x8>)
1a004cda:	f000 b8af 	b.w	1a004e3c <_fwalk_reent>
1a004cde:	bf00      	nop
1a004ce0:	1a004c19 	.word	0x1a004c19

1a004ce4 <__sfmoreglue>:
1a004ce4:	b570      	push	{r4, r5, r6, lr}
1a004ce6:	1e4a      	subs	r2, r1, #1
1a004ce8:	2568      	movs	r5, #104	; 0x68
1a004cea:	4355      	muls	r5, r2
1a004cec:	460e      	mov	r6, r1
1a004cee:	f105 0174 	add.w	r1, r5, #116	; 0x74
1a004cf2:	f000 f94d 	bl	1a004f90 <_malloc_r>
1a004cf6:	4604      	mov	r4, r0
1a004cf8:	b140      	cbz	r0, 1a004d0c <__sfmoreglue+0x28>
1a004cfa:	2100      	movs	r1, #0
1a004cfc:	e9c0 1600 	strd	r1, r6, [r0]
1a004d00:	300c      	adds	r0, #12
1a004d02:	60a0      	str	r0, [r4, #8]
1a004d04:	f105 0268 	add.w	r2, r5, #104	; 0x68
1a004d08:	f000 f8eb 	bl	1a004ee2 <memset>
1a004d0c:	4620      	mov	r0, r4
1a004d0e:	bd70      	pop	{r4, r5, r6, pc}

1a004d10 <__sfp_lock_acquire>:
1a004d10:	4801      	ldr	r0, [pc, #4]	; (1a004d18 <__sfp_lock_acquire+0x8>)
1a004d12:	f000 b8d6 	b.w	1a004ec2 <__retarget_lock_acquire_recursive>
1a004d16:	bf00      	nop
1a004d18:	10002c54 	.word	0x10002c54

1a004d1c <__sfp_lock_release>:
1a004d1c:	4801      	ldr	r0, [pc, #4]	; (1a004d24 <__sfp_lock_release+0x8>)
1a004d1e:	f000 b8d1 	b.w	1a004ec4 <__retarget_lock_release_recursive>
1a004d22:	bf00      	nop
1a004d24:	10002c54 	.word	0x10002c54

1a004d28 <__sinit_lock_acquire>:
1a004d28:	4801      	ldr	r0, [pc, #4]	; (1a004d30 <__sinit_lock_acquire+0x8>)
1a004d2a:	f000 b8ca 	b.w	1a004ec2 <__retarget_lock_acquire_recursive>
1a004d2e:	bf00      	nop
1a004d30:	10002c4f 	.word	0x10002c4f

1a004d34 <__sinit_lock_release>:
1a004d34:	4801      	ldr	r0, [pc, #4]	; (1a004d3c <__sinit_lock_release+0x8>)
1a004d36:	f000 b8c5 	b.w	1a004ec4 <__retarget_lock_release_recursive>
1a004d3a:	bf00      	nop
1a004d3c:	10002c4f 	.word	0x10002c4f

1a004d40 <__sinit>:
1a004d40:	b510      	push	{r4, lr}
1a004d42:	4604      	mov	r4, r0
1a004d44:	f7ff fff0 	bl	1a004d28 <__sinit_lock_acquire>
1a004d48:	69a3      	ldr	r3, [r4, #24]
1a004d4a:	b11b      	cbz	r3, 1a004d54 <__sinit+0x14>
1a004d4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a004d50:	f7ff bff0 	b.w	1a004d34 <__sinit_lock_release>
1a004d54:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
1a004d58:	6523      	str	r3, [r4, #80]	; 0x50
1a004d5a:	4b13      	ldr	r3, [pc, #76]	; (1a004da8 <__sinit+0x68>)
1a004d5c:	4a13      	ldr	r2, [pc, #76]	; (1a004dac <__sinit+0x6c>)
1a004d5e:	681b      	ldr	r3, [r3, #0]
1a004d60:	62a2      	str	r2, [r4, #40]	; 0x28
1a004d62:	42a3      	cmp	r3, r4
1a004d64:	bf04      	itt	eq
1a004d66:	2301      	moveq	r3, #1
1a004d68:	61a3      	streq	r3, [r4, #24]
1a004d6a:	4620      	mov	r0, r4
1a004d6c:	f000 f820 	bl	1a004db0 <__sfp>
1a004d70:	6060      	str	r0, [r4, #4]
1a004d72:	4620      	mov	r0, r4
1a004d74:	f000 f81c 	bl	1a004db0 <__sfp>
1a004d78:	60a0      	str	r0, [r4, #8]
1a004d7a:	4620      	mov	r0, r4
1a004d7c:	f000 f818 	bl	1a004db0 <__sfp>
1a004d80:	2200      	movs	r2, #0
1a004d82:	60e0      	str	r0, [r4, #12]
1a004d84:	2104      	movs	r1, #4
1a004d86:	6860      	ldr	r0, [r4, #4]
1a004d88:	f7ff ff82 	bl	1a004c90 <std>
1a004d8c:	2201      	movs	r2, #1
1a004d8e:	2109      	movs	r1, #9
1a004d90:	68a0      	ldr	r0, [r4, #8]
1a004d92:	f7ff ff7d 	bl	1a004c90 <std>
1a004d96:	2202      	movs	r2, #2
1a004d98:	2112      	movs	r1, #18
1a004d9a:	68e0      	ldr	r0, [r4, #12]
1a004d9c:	f7ff ff78 	bl	1a004c90 <std>
1a004da0:	2301      	movs	r3, #1
1a004da2:	61a3      	str	r3, [r4, #24]
1a004da4:	e7d2      	b.n	1a004d4c <__sinit+0xc>
1a004da6:	bf00      	nop
1a004da8:	1a006054 	.word	0x1a006054
1a004dac:	1a004cd9 	.word	0x1a004cd9

1a004db0 <__sfp>:
1a004db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a004db2:	4607      	mov	r7, r0
1a004db4:	f7ff ffac 	bl	1a004d10 <__sfp_lock_acquire>
1a004db8:	4b1e      	ldr	r3, [pc, #120]	; (1a004e34 <__sfp+0x84>)
1a004dba:	681e      	ldr	r6, [r3, #0]
1a004dbc:	69b3      	ldr	r3, [r6, #24]
1a004dbe:	b913      	cbnz	r3, 1a004dc6 <__sfp+0x16>
1a004dc0:	4630      	mov	r0, r6
1a004dc2:	f7ff ffbd 	bl	1a004d40 <__sinit>
1a004dc6:	3648      	adds	r6, #72	; 0x48
1a004dc8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
1a004dcc:	3b01      	subs	r3, #1
1a004dce:	d503      	bpl.n	1a004dd8 <__sfp+0x28>
1a004dd0:	6833      	ldr	r3, [r6, #0]
1a004dd2:	b30b      	cbz	r3, 1a004e18 <__sfp+0x68>
1a004dd4:	6836      	ldr	r6, [r6, #0]
1a004dd6:	e7f7      	b.n	1a004dc8 <__sfp+0x18>
1a004dd8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
1a004ddc:	b9d5      	cbnz	r5, 1a004e14 <__sfp+0x64>
1a004dde:	4b16      	ldr	r3, [pc, #88]	; (1a004e38 <__sfp+0x88>)
1a004de0:	60e3      	str	r3, [r4, #12]
1a004de2:	f104 0058 	add.w	r0, r4, #88	; 0x58
1a004de6:	6665      	str	r5, [r4, #100]	; 0x64
1a004de8:	f000 f86a 	bl	1a004ec0 <__retarget_lock_init_recursive>
1a004dec:	f7ff ff96 	bl	1a004d1c <__sfp_lock_release>
1a004df0:	6025      	str	r5, [r4, #0]
1a004df2:	e9c4 5501 	strd	r5, r5, [r4, #4]
1a004df6:	e9c4 5504 	strd	r5, r5, [r4, #16]
1a004dfa:	61a5      	str	r5, [r4, #24]
1a004dfc:	2208      	movs	r2, #8
1a004dfe:	4629      	mov	r1, r5
1a004e00:	f104 005c 	add.w	r0, r4, #92	; 0x5c
1a004e04:	f000 f86d 	bl	1a004ee2 <memset>
1a004e08:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
1a004e0c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
1a004e10:	4620      	mov	r0, r4
1a004e12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a004e14:	3468      	adds	r4, #104	; 0x68
1a004e16:	e7d9      	b.n	1a004dcc <__sfp+0x1c>
1a004e18:	2104      	movs	r1, #4
1a004e1a:	4638      	mov	r0, r7
1a004e1c:	f7ff ff62 	bl	1a004ce4 <__sfmoreglue>
1a004e20:	4604      	mov	r4, r0
1a004e22:	6030      	str	r0, [r6, #0]
1a004e24:	2800      	cmp	r0, #0
1a004e26:	d1d5      	bne.n	1a004dd4 <__sfp+0x24>
1a004e28:	f7ff ff78 	bl	1a004d1c <__sfp_lock_release>
1a004e2c:	230c      	movs	r3, #12
1a004e2e:	603b      	str	r3, [r7, #0]
1a004e30:	e7ee      	b.n	1a004e10 <__sfp+0x60>
1a004e32:	bf00      	nop
1a004e34:	1a006054 	.word	0x1a006054
1a004e38:	ffff0001 	.word	0xffff0001

1a004e3c <_fwalk_reent>:
1a004e3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a004e40:	4680      	mov	r8, r0
1a004e42:	4689      	mov	r9, r1
1a004e44:	f100 0448 	add.w	r4, r0, #72	; 0x48
1a004e48:	2600      	movs	r6, #0
1a004e4a:	b914      	cbnz	r4, 1a004e52 <_fwalk_reent+0x16>
1a004e4c:	4630      	mov	r0, r6
1a004e4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a004e52:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
1a004e56:	3f01      	subs	r7, #1
1a004e58:	d501      	bpl.n	1a004e5e <_fwalk_reent+0x22>
1a004e5a:	6824      	ldr	r4, [r4, #0]
1a004e5c:	e7f5      	b.n	1a004e4a <_fwalk_reent+0xe>
1a004e5e:	89ab      	ldrh	r3, [r5, #12]
1a004e60:	2b01      	cmp	r3, #1
1a004e62:	d907      	bls.n	1a004e74 <_fwalk_reent+0x38>
1a004e64:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
1a004e68:	3301      	adds	r3, #1
1a004e6a:	d003      	beq.n	1a004e74 <_fwalk_reent+0x38>
1a004e6c:	4629      	mov	r1, r5
1a004e6e:	4640      	mov	r0, r8
1a004e70:	47c8      	blx	r9
1a004e72:	4306      	orrs	r6, r0
1a004e74:	3568      	adds	r5, #104	; 0x68
1a004e76:	e7ee      	b.n	1a004e56 <_fwalk_reent+0x1a>

1a004e78 <__libc_init_array>:
1a004e78:	b570      	push	{r4, r5, r6, lr}
1a004e7a:	4d0d      	ldr	r5, [pc, #52]	; (1a004eb0 <__libc_init_array+0x38>)
1a004e7c:	4c0d      	ldr	r4, [pc, #52]	; (1a004eb4 <__libc_init_array+0x3c>)
1a004e7e:	1b64      	subs	r4, r4, r5
1a004e80:	10a4      	asrs	r4, r4, #2
1a004e82:	2600      	movs	r6, #0
1a004e84:	42a6      	cmp	r6, r4
1a004e86:	d109      	bne.n	1a004e9c <__libc_init_array+0x24>
1a004e88:	4d0b      	ldr	r5, [pc, #44]	; (1a004eb8 <__libc_init_array+0x40>)
1a004e8a:	4c0c      	ldr	r4, [pc, #48]	; (1a004ebc <__libc_init_array+0x44>)
1a004e8c:	f7fb ff19 	bl	1a000cc2 <_init>
1a004e90:	1b64      	subs	r4, r4, r5
1a004e92:	10a4      	asrs	r4, r4, #2
1a004e94:	2600      	movs	r6, #0
1a004e96:	42a6      	cmp	r6, r4
1a004e98:	d105      	bne.n	1a004ea6 <__libc_init_array+0x2e>
1a004e9a:	bd70      	pop	{r4, r5, r6, pc}
1a004e9c:	f855 3b04 	ldr.w	r3, [r5], #4
1a004ea0:	4798      	blx	r3
1a004ea2:	3601      	adds	r6, #1
1a004ea4:	e7ee      	b.n	1a004e84 <__libc_init_array+0xc>
1a004ea6:	f855 3b04 	ldr.w	r3, [r5], #4
1a004eaa:	4798      	blx	r3
1a004eac:	3601      	adds	r6, #1
1a004eae:	e7f2      	b.n	1a004e96 <__libc_init_array+0x1e>
1a004eb0:	1a00608c 	.word	0x1a00608c
1a004eb4:	1a00608c 	.word	0x1a00608c
1a004eb8:	1a00608c 	.word	0x1a00608c
1a004ebc:	1a006090 	.word	0x1a006090

1a004ec0 <__retarget_lock_init_recursive>:
1a004ec0:	4770      	bx	lr

1a004ec2 <__retarget_lock_acquire_recursive>:
1a004ec2:	4770      	bx	lr

1a004ec4 <__retarget_lock_release_recursive>:
1a004ec4:	4770      	bx	lr

1a004ec6 <memcpy>:
1a004ec6:	440a      	add	r2, r1
1a004ec8:	4291      	cmp	r1, r2
1a004eca:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a004ece:	d100      	bne.n	1a004ed2 <memcpy+0xc>
1a004ed0:	4770      	bx	lr
1a004ed2:	b510      	push	{r4, lr}
1a004ed4:	f811 4b01 	ldrb.w	r4, [r1], #1
1a004ed8:	f803 4f01 	strb.w	r4, [r3, #1]!
1a004edc:	4291      	cmp	r1, r2
1a004ede:	d1f9      	bne.n	1a004ed4 <memcpy+0xe>
1a004ee0:	bd10      	pop	{r4, pc}

1a004ee2 <memset>:
1a004ee2:	4402      	add	r2, r0
1a004ee4:	4603      	mov	r3, r0
1a004ee6:	4293      	cmp	r3, r2
1a004ee8:	d100      	bne.n	1a004eec <memset+0xa>
1a004eea:	4770      	bx	lr
1a004eec:	f803 1b01 	strb.w	r1, [r3], #1
1a004ef0:	e7f9      	b.n	1a004ee6 <memset+0x4>
1a004ef2:	Address 0x000000001a004ef2 is out of bounds.


1a004ef4 <_free_r>:
1a004ef4:	b538      	push	{r3, r4, r5, lr}
1a004ef6:	4605      	mov	r5, r0
1a004ef8:	2900      	cmp	r1, #0
1a004efa:	d045      	beq.n	1a004f88 <_free_r+0x94>
1a004efc:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a004f00:	1f0c      	subs	r4, r1, #4
1a004f02:	2b00      	cmp	r3, #0
1a004f04:	bfb8      	it	lt
1a004f06:	18e4      	addlt	r4, r4, r3
1a004f08:	f000 fdd2 	bl	1a005ab0 <__malloc_lock>
1a004f0c:	4a1f      	ldr	r2, [pc, #124]	; (1a004f8c <_free_r+0x98>)
1a004f0e:	6813      	ldr	r3, [r2, #0]
1a004f10:	4610      	mov	r0, r2
1a004f12:	b933      	cbnz	r3, 1a004f22 <_free_r+0x2e>
1a004f14:	6063      	str	r3, [r4, #4]
1a004f16:	6014      	str	r4, [r2, #0]
1a004f18:	4628      	mov	r0, r5
1a004f1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a004f1e:	f000 bdcd 	b.w	1a005abc <__malloc_unlock>
1a004f22:	42a3      	cmp	r3, r4
1a004f24:	d90c      	bls.n	1a004f40 <_free_r+0x4c>
1a004f26:	6821      	ldr	r1, [r4, #0]
1a004f28:	1862      	adds	r2, r4, r1
1a004f2a:	4293      	cmp	r3, r2
1a004f2c:	bf04      	itt	eq
1a004f2e:	681a      	ldreq	r2, [r3, #0]
1a004f30:	685b      	ldreq	r3, [r3, #4]
1a004f32:	6063      	str	r3, [r4, #4]
1a004f34:	bf04      	itt	eq
1a004f36:	1852      	addeq	r2, r2, r1
1a004f38:	6022      	streq	r2, [r4, #0]
1a004f3a:	6004      	str	r4, [r0, #0]
1a004f3c:	e7ec      	b.n	1a004f18 <_free_r+0x24>
1a004f3e:	4613      	mov	r3, r2
1a004f40:	685a      	ldr	r2, [r3, #4]
1a004f42:	b10a      	cbz	r2, 1a004f48 <_free_r+0x54>
1a004f44:	42a2      	cmp	r2, r4
1a004f46:	d9fa      	bls.n	1a004f3e <_free_r+0x4a>
1a004f48:	6819      	ldr	r1, [r3, #0]
1a004f4a:	1858      	adds	r0, r3, r1
1a004f4c:	42a0      	cmp	r0, r4
1a004f4e:	d10b      	bne.n	1a004f68 <_free_r+0x74>
1a004f50:	6820      	ldr	r0, [r4, #0]
1a004f52:	4401      	add	r1, r0
1a004f54:	1858      	adds	r0, r3, r1
1a004f56:	4282      	cmp	r2, r0
1a004f58:	6019      	str	r1, [r3, #0]
1a004f5a:	d1dd      	bne.n	1a004f18 <_free_r+0x24>
1a004f5c:	6810      	ldr	r0, [r2, #0]
1a004f5e:	6852      	ldr	r2, [r2, #4]
1a004f60:	605a      	str	r2, [r3, #4]
1a004f62:	4401      	add	r1, r0
1a004f64:	6019      	str	r1, [r3, #0]
1a004f66:	e7d7      	b.n	1a004f18 <_free_r+0x24>
1a004f68:	d902      	bls.n	1a004f70 <_free_r+0x7c>
1a004f6a:	230c      	movs	r3, #12
1a004f6c:	602b      	str	r3, [r5, #0]
1a004f6e:	e7d3      	b.n	1a004f18 <_free_r+0x24>
1a004f70:	6820      	ldr	r0, [r4, #0]
1a004f72:	1821      	adds	r1, r4, r0
1a004f74:	428a      	cmp	r2, r1
1a004f76:	bf04      	itt	eq
1a004f78:	6811      	ldreq	r1, [r2, #0]
1a004f7a:	6852      	ldreq	r2, [r2, #4]
1a004f7c:	6062      	str	r2, [r4, #4]
1a004f7e:	bf04      	itt	eq
1a004f80:	1809      	addeq	r1, r1, r0
1a004f82:	6021      	streq	r1, [r4, #0]
1a004f84:	605c      	str	r4, [r3, #4]
1a004f86:	e7c7      	b.n	1a004f18 <_free_r+0x24>
1a004f88:	bd38      	pop	{r3, r4, r5, pc}
1a004f8a:	bf00      	nop
1a004f8c:	10002bb8 	.word	0x10002bb8

1a004f90 <_malloc_r>:
1a004f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a004f92:	1ccd      	adds	r5, r1, #3
1a004f94:	f025 0503 	bic.w	r5, r5, #3
1a004f98:	3508      	adds	r5, #8
1a004f9a:	2d0c      	cmp	r5, #12
1a004f9c:	bf38      	it	cc
1a004f9e:	250c      	movcc	r5, #12
1a004fa0:	2d00      	cmp	r5, #0
1a004fa2:	4606      	mov	r6, r0
1a004fa4:	db01      	blt.n	1a004faa <_malloc_r+0x1a>
1a004fa6:	42a9      	cmp	r1, r5
1a004fa8:	d903      	bls.n	1a004fb2 <_malloc_r+0x22>
1a004faa:	230c      	movs	r3, #12
1a004fac:	6033      	str	r3, [r6, #0]
1a004fae:	2000      	movs	r0, #0
1a004fb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a004fb2:	f000 fd7d 	bl	1a005ab0 <__malloc_lock>
1a004fb6:	4921      	ldr	r1, [pc, #132]	; (1a00503c <_malloc_r+0xac>)
1a004fb8:	680a      	ldr	r2, [r1, #0]
1a004fba:	4614      	mov	r4, r2
1a004fbc:	b99c      	cbnz	r4, 1a004fe6 <_malloc_r+0x56>
1a004fbe:	4f20      	ldr	r7, [pc, #128]	; (1a005040 <_malloc_r+0xb0>)
1a004fc0:	683b      	ldr	r3, [r7, #0]
1a004fc2:	b923      	cbnz	r3, 1a004fce <_malloc_r+0x3e>
1a004fc4:	4621      	mov	r1, r4
1a004fc6:	4630      	mov	r0, r6
1a004fc8:	f7fb fed0 	bl	1a000d6c <_sbrk_r>
1a004fcc:	6038      	str	r0, [r7, #0]
1a004fce:	4629      	mov	r1, r5
1a004fd0:	4630      	mov	r0, r6
1a004fd2:	f7fb fecb 	bl	1a000d6c <_sbrk_r>
1a004fd6:	1c43      	adds	r3, r0, #1
1a004fd8:	d123      	bne.n	1a005022 <_malloc_r+0x92>
1a004fda:	230c      	movs	r3, #12
1a004fdc:	6033      	str	r3, [r6, #0]
1a004fde:	4630      	mov	r0, r6
1a004fe0:	f000 fd6c 	bl	1a005abc <__malloc_unlock>
1a004fe4:	e7e3      	b.n	1a004fae <_malloc_r+0x1e>
1a004fe6:	6823      	ldr	r3, [r4, #0]
1a004fe8:	1b5b      	subs	r3, r3, r5
1a004fea:	d417      	bmi.n	1a00501c <_malloc_r+0x8c>
1a004fec:	2b0b      	cmp	r3, #11
1a004fee:	d903      	bls.n	1a004ff8 <_malloc_r+0x68>
1a004ff0:	6023      	str	r3, [r4, #0]
1a004ff2:	441c      	add	r4, r3
1a004ff4:	6025      	str	r5, [r4, #0]
1a004ff6:	e004      	b.n	1a005002 <_malloc_r+0x72>
1a004ff8:	6863      	ldr	r3, [r4, #4]
1a004ffa:	42a2      	cmp	r2, r4
1a004ffc:	bf0c      	ite	eq
1a004ffe:	600b      	streq	r3, [r1, #0]
1a005000:	6053      	strne	r3, [r2, #4]
1a005002:	4630      	mov	r0, r6
1a005004:	f000 fd5a 	bl	1a005abc <__malloc_unlock>
1a005008:	f104 000b 	add.w	r0, r4, #11
1a00500c:	1d23      	adds	r3, r4, #4
1a00500e:	f020 0007 	bic.w	r0, r0, #7
1a005012:	1ac2      	subs	r2, r0, r3
1a005014:	d0cc      	beq.n	1a004fb0 <_malloc_r+0x20>
1a005016:	1a1b      	subs	r3, r3, r0
1a005018:	50a3      	str	r3, [r4, r2]
1a00501a:	e7c9      	b.n	1a004fb0 <_malloc_r+0x20>
1a00501c:	4622      	mov	r2, r4
1a00501e:	6864      	ldr	r4, [r4, #4]
1a005020:	e7cc      	b.n	1a004fbc <_malloc_r+0x2c>
1a005022:	1cc4      	adds	r4, r0, #3
1a005024:	f024 0403 	bic.w	r4, r4, #3
1a005028:	42a0      	cmp	r0, r4
1a00502a:	d0e3      	beq.n	1a004ff4 <_malloc_r+0x64>
1a00502c:	1a21      	subs	r1, r4, r0
1a00502e:	4630      	mov	r0, r6
1a005030:	f7fb fe9c 	bl	1a000d6c <_sbrk_r>
1a005034:	3001      	adds	r0, #1
1a005036:	d1dd      	bne.n	1a004ff4 <_malloc_r+0x64>
1a005038:	e7cf      	b.n	1a004fda <_malloc_r+0x4a>
1a00503a:	bf00      	nop
1a00503c:	10002bb8 	.word	0x10002bb8
1a005040:	10002bbc 	.word	0x10002bbc

1a005044 <__sfputc_r>:
1a005044:	6893      	ldr	r3, [r2, #8]
1a005046:	3b01      	subs	r3, #1
1a005048:	2b00      	cmp	r3, #0
1a00504a:	b410      	push	{r4}
1a00504c:	6093      	str	r3, [r2, #8]
1a00504e:	da08      	bge.n	1a005062 <__sfputc_r+0x1e>
1a005050:	6994      	ldr	r4, [r2, #24]
1a005052:	42a3      	cmp	r3, r4
1a005054:	db01      	blt.n	1a00505a <__sfputc_r+0x16>
1a005056:	290a      	cmp	r1, #10
1a005058:	d103      	bne.n	1a005062 <__sfputc_r+0x1e>
1a00505a:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00505e:	f000 bbaf 	b.w	1a0057c0 <__swbuf_r>
1a005062:	6813      	ldr	r3, [r2, #0]
1a005064:	1c58      	adds	r0, r3, #1
1a005066:	6010      	str	r0, [r2, #0]
1a005068:	7019      	strb	r1, [r3, #0]
1a00506a:	4608      	mov	r0, r1
1a00506c:	f85d 4b04 	ldr.w	r4, [sp], #4
1a005070:	4770      	bx	lr

1a005072 <__sfputs_r>:
1a005072:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a005074:	4606      	mov	r6, r0
1a005076:	460f      	mov	r7, r1
1a005078:	4614      	mov	r4, r2
1a00507a:	18d5      	adds	r5, r2, r3
1a00507c:	42ac      	cmp	r4, r5
1a00507e:	d101      	bne.n	1a005084 <__sfputs_r+0x12>
1a005080:	2000      	movs	r0, #0
1a005082:	e007      	b.n	1a005094 <__sfputs_r+0x22>
1a005084:	463a      	mov	r2, r7
1a005086:	f814 1b01 	ldrb.w	r1, [r4], #1
1a00508a:	4630      	mov	r0, r6
1a00508c:	f7ff ffda 	bl	1a005044 <__sfputc_r>
1a005090:	1c43      	adds	r3, r0, #1
1a005092:	d1f3      	bne.n	1a00507c <__sfputs_r+0xa>
1a005094:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a005096:	Address 0x000000001a005096 is out of bounds.


1a005098 <_vfiprintf_r>:
1a005098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00509c:	460d      	mov	r5, r1
1a00509e:	b09d      	sub	sp, #116	; 0x74
1a0050a0:	4614      	mov	r4, r2
1a0050a2:	461e      	mov	r6, r3
1a0050a4:	4607      	mov	r7, r0
1a0050a6:	b118      	cbz	r0, 1a0050b0 <_vfiprintf_r+0x18>
1a0050a8:	6983      	ldr	r3, [r0, #24]
1a0050aa:	b90b      	cbnz	r3, 1a0050b0 <_vfiprintf_r+0x18>
1a0050ac:	f7ff fe48 	bl	1a004d40 <__sinit>
1a0050b0:	4b85      	ldr	r3, [pc, #532]	; (1a0052c8 <_vfiprintf_r+0x230>)
1a0050b2:	429d      	cmp	r5, r3
1a0050b4:	d11b      	bne.n	1a0050ee <_vfiprintf_r+0x56>
1a0050b6:	687d      	ldr	r5, [r7, #4]
1a0050b8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a0050ba:	07d9      	lsls	r1, r3, #31
1a0050bc:	d405      	bmi.n	1a0050ca <_vfiprintf_r+0x32>
1a0050be:	89ab      	ldrh	r3, [r5, #12]
1a0050c0:	059a      	lsls	r2, r3, #22
1a0050c2:	d402      	bmi.n	1a0050ca <_vfiprintf_r+0x32>
1a0050c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a0050c6:	f7ff fefc 	bl	1a004ec2 <__retarget_lock_acquire_recursive>
1a0050ca:	89ab      	ldrh	r3, [r5, #12]
1a0050cc:	071b      	lsls	r3, r3, #28
1a0050ce:	d501      	bpl.n	1a0050d4 <_vfiprintf_r+0x3c>
1a0050d0:	692b      	ldr	r3, [r5, #16]
1a0050d2:	b9eb      	cbnz	r3, 1a005110 <_vfiprintf_r+0x78>
1a0050d4:	4629      	mov	r1, r5
1a0050d6:	4638      	mov	r0, r7
1a0050d8:	f000 fbc4 	bl	1a005864 <__swsetup_r>
1a0050dc:	b1c0      	cbz	r0, 1a005110 <_vfiprintf_r+0x78>
1a0050de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a0050e0:	07d8      	lsls	r0, r3, #31
1a0050e2:	d50e      	bpl.n	1a005102 <_vfiprintf_r+0x6a>
1a0050e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0050e8:	b01d      	add	sp, #116	; 0x74
1a0050ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0050ee:	4b77      	ldr	r3, [pc, #476]	; (1a0052cc <_vfiprintf_r+0x234>)
1a0050f0:	429d      	cmp	r5, r3
1a0050f2:	d101      	bne.n	1a0050f8 <_vfiprintf_r+0x60>
1a0050f4:	68bd      	ldr	r5, [r7, #8]
1a0050f6:	e7df      	b.n	1a0050b8 <_vfiprintf_r+0x20>
1a0050f8:	4b75      	ldr	r3, [pc, #468]	; (1a0052d0 <_vfiprintf_r+0x238>)
1a0050fa:	429d      	cmp	r5, r3
1a0050fc:	bf08      	it	eq
1a0050fe:	68fd      	ldreq	r5, [r7, #12]
1a005100:	e7da      	b.n	1a0050b8 <_vfiprintf_r+0x20>
1a005102:	89ab      	ldrh	r3, [r5, #12]
1a005104:	0599      	lsls	r1, r3, #22
1a005106:	d4ed      	bmi.n	1a0050e4 <_vfiprintf_r+0x4c>
1a005108:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a00510a:	f7ff fedb 	bl	1a004ec4 <__retarget_lock_release_recursive>
1a00510e:	e7e9      	b.n	1a0050e4 <_vfiprintf_r+0x4c>
1a005110:	2300      	movs	r3, #0
1a005112:	9309      	str	r3, [sp, #36]	; 0x24
1a005114:	2320      	movs	r3, #32
1a005116:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
1a00511a:	f8df 91b8 	ldr.w	r9, [pc, #440]	; 1a0052d4 <_vfiprintf_r+0x23c>
1a00511e:	9603      	str	r6, [sp, #12]
1a005120:	2330      	movs	r3, #48	; 0x30
1a005122:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1a005126:	f04f 0a01 	mov.w	sl, #1
1a00512a:	4623      	mov	r3, r4
1a00512c:	461e      	mov	r6, r3
1a00512e:	f813 2b01 	ldrb.w	r2, [r3], #1
1a005132:	b10a      	cbz	r2, 1a005138 <_vfiprintf_r+0xa0>
1a005134:	2a25      	cmp	r2, #37	; 0x25
1a005136:	d1f9      	bne.n	1a00512c <_vfiprintf_r+0x94>
1a005138:	ebb6 0b04 	subs.w	fp, r6, r4
1a00513c:	d00b      	beq.n	1a005156 <_vfiprintf_r+0xbe>
1a00513e:	465b      	mov	r3, fp
1a005140:	4622      	mov	r2, r4
1a005142:	4629      	mov	r1, r5
1a005144:	4638      	mov	r0, r7
1a005146:	f7ff ff94 	bl	1a005072 <__sfputs_r>
1a00514a:	3001      	adds	r0, #1
1a00514c:	f000 80a3 	beq.w	1a005296 <_vfiprintf_r+0x1fe>
1a005150:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a005152:	445b      	add	r3, fp
1a005154:	9309      	str	r3, [sp, #36]	; 0x24
1a005156:	7833      	ldrb	r3, [r6, #0]
1a005158:	2b00      	cmp	r3, #0
1a00515a:	f000 809c 	beq.w	1a005296 <_vfiprintf_r+0x1fe>
1a00515e:	2300      	movs	r3, #0
1a005160:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a005164:	e9cd 2305 	strd	r2, r3, [sp, #20]
1a005168:	3601      	adds	r6, #1
1a00516a:	9304      	str	r3, [sp, #16]
1a00516c:	9307      	str	r3, [sp, #28]
1a00516e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1a005172:	931a      	str	r3, [sp, #104]	; 0x68
1a005174:	4634      	mov	r4, r6
1a005176:	2205      	movs	r2, #5
1a005178:	f814 1b01 	ldrb.w	r1, [r4], #1
1a00517c:	4855      	ldr	r0, [pc, #340]	; (1a0052d4 <_vfiprintf_r+0x23c>)
1a00517e:	f000 fc47 	bl	1a005a10 <memchr>
1a005182:	9b04      	ldr	r3, [sp, #16]
1a005184:	b9c0      	cbnz	r0, 1a0051b8 <_vfiprintf_r+0x120>
1a005186:	06da      	lsls	r2, r3, #27
1a005188:	bf44      	itt	mi
1a00518a:	2220      	movmi	r2, #32
1a00518c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a005190:	0718      	lsls	r0, r3, #28
1a005192:	bf44      	itt	mi
1a005194:	222b      	movmi	r2, #43	; 0x2b
1a005196:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a00519a:	7832      	ldrb	r2, [r6, #0]
1a00519c:	2a2a      	cmp	r2, #42	; 0x2a
1a00519e:	d013      	beq.n	1a0051c8 <_vfiprintf_r+0x130>
1a0051a0:	9a07      	ldr	r2, [sp, #28]
1a0051a2:	4634      	mov	r4, r6
1a0051a4:	2000      	movs	r0, #0
1a0051a6:	260a      	movs	r6, #10
1a0051a8:	4621      	mov	r1, r4
1a0051aa:	f811 3b01 	ldrb.w	r3, [r1], #1
1a0051ae:	3b30      	subs	r3, #48	; 0x30
1a0051b0:	2b09      	cmp	r3, #9
1a0051b2:	d94b      	bls.n	1a00524c <_vfiprintf_r+0x1b4>
1a0051b4:	b970      	cbnz	r0, 1a0051d4 <_vfiprintf_r+0x13c>
1a0051b6:	e014      	b.n	1a0051e2 <_vfiprintf_r+0x14a>
1a0051b8:	eba0 0009 	sub.w	r0, r0, r9
1a0051bc:	fa0a f000 	lsl.w	r0, sl, r0
1a0051c0:	4318      	orrs	r0, r3
1a0051c2:	9004      	str	r0, [sp, #16]
1a0051c4:	4626      	mov	r6, r4
1a0051c6:	e7d5      	b.n	1a005174 <_vfiprintf_r+0xdc>
1a0051c8:	9a03      	ldr	r2, [sp, #12]
1a0051ca:	1d11      	adds	r1, r2, #4
1a0051cc:	6812      	ldr	r2, [r2, #0]
1a0051ce:	9103      	str	r1, [sp, #12]
1a0051d0:	2a00      	cmp	r2, #0
1a0051d2:	db01      	blt.n	1a0051d8 <_vfiprintf_r+0x140>
1a0051d4:	9207      	str	r2, [sp, #28]
1a0051d6:	e004      	b.n	1a0051e2 <_vfiprintf_r+0x14a>
1a0051d8:	4252      	negs	r2, r2
1a0051da:	f043 0302 	orr.w	r3, r3, #2
1a0051de:	9207      	str	r2, [sp, #28]
1a0051e0:	9304      	str	r3, [sp, #16]
1a0051e2:	7823      	ldrb	r3, [r4, #0]
1a0051e4:	2b2e      	cmp	r3, #46	; 0x2e
1a0051e6:	d10c      	bne.n	1a005202 <_vfiprintf_r+0x16a>
1a0051e8:	7863      	ldrb	r3, [r4, #1]
1a0051ea:	2b2a      	cmp	r3, #42	; 0x2a
1a0051ec:	d133      	bne.n	1a005256 <_vfiprintf_r+0x1be>
1a0051ee:	9b03      	ldr	r3, [sp, #12]
1a0051f0:	1d1a      	adds	r2, r3, #4
1a0051f2:	681b      	ldr	r3, [r3, #0]
1a0051f4:	9203      	str	r2, [sp, #12]
1a0051f6:	2b00      	cmp	r3, #0
1a0051f8:	bfb8      	it	lt
1a0051fa:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
1a0051fe:	3402      	adds	r4, #2
1a005200:	9305      	str	r3, [sp, #20]
1a005202:	4e35      	ldr	r6, [pc, #212]	; (1a0052d8 <_vfiprintf_r+0x240>)
1a005204:	7821      	ldrb	r1, [r4, #0]
1a005206:	2203      	movs	r2, #3
1a005208:	4630      	mov	r0, r6
1a00520a:	f000 fc01 	bl	1a005a10 <memchr>
1a00520e:	b138      	cbz	r0, 1a005220 <_vfiprintf_r+0x188>
1a005210:	2340      	movs	r3, #64	; 0x40
1a005212:	1b80      	subs	r0, r0, r6
1a005214:	fa03 f000 	lsl.w	r0, r3, r0
1a005218:	9b04      	ldr	r3, [sp, #16]
1a00521a:	4303      	orrs	r3, r0
1a00521c:	3401      	adds	r4, #1
1a00521e:	9304      	str	r3, [sp, #16]
1a005220:	f814 1b01 	ldrb.w	r1, [r4], #1
1a005224:	482d      	ldr	r0, [pc, #180]	; (1a0052dc <_vfiprintf_r+0x244>)
1a005226:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1a00522a:	2206      	movs	r2, #6
1a00522c:	f000 fbf0 	bl	1a005a10 <memchr>
1a005230:	2800      	cmp	r0, #0
1a005232:	d03f      	beq.n	1a0052b4 <_vfiprintf_r+0x21c>
1a005234:	4b2a      	ldr	r3, [pc, #168]	; (1a0052e0 <_vfiprintf_r+0x248>)
1a005236:	bb13      	cbnz	r3, 1a00527e <_vfiprintf_r+0x1e6>
1a005238:	9b03      	ldr	r3, [sp, #12]
1a00523a:	3307      	adds	r3, #7
1a00523c:	f023 0307 	bic.w	r3, r3, #7
1a005240:	3308      	adds	r3, #8
1a005242:	9303      	str	r3, [sp, #12]
1a005244:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a005246:	4443      	add	r3, r8
1a005248:	9309      	str	r3, [sp, #36]	; 0x24
1a00524a:	e76e      	b.n	1a00512a <_vfiprintf_r+0x92>
1a00524c:	fb06 3202 	mla	r2, r6, r2, r3
1a005250:	2001      	movs	r0, #1
1a005252:	460c      	mov	r4, r1
1a005254:	e7a8      	b.n	1a0051a8 <_vfiprintf_r+0x110>
1a005256:	2300      	movs	r3, #0
1a005258:	3401      	adds	r4, #1
1a00525a:	9305      	str	r3, [sp, #20]
1a00525c:	4619      	mov	r1, r3
1a00525e:	260a      	movs	r6, #10
1a005260:	4620      	mov	r0, r4
1a005262:	f810 2b01 	ldrb.w	r2, [r0], #1
1a005266:	3a30      	subs	r2, #48	; 0x30
1a005268:	2a09      	cmp	r2, #9
1a00526a:	d903      	bls.n	1a005274 <_vfiprintf_r+0x1dc>
1a00526c:	2b00      	cmp	r3, #0
1a00526e:	d0c8      	beq.n	1a005202 <_vfiprintf_r+0x16a>
1a005270:	9105      	str	r1, [sp, #20]
1a005272:	e7c6      	b.n	1a005202 <_vfiprintf_r+0x16a>
1a005274:	fb06 2101 	mla	r1, r6, r1, r2
1a005278:	2301      	movs	r3, #1
1a00527a:	4604      	mov	r4, r0
1a00527c:	e7f0      	b.n	1a005260 <_vfiprintf_r+0x1c8>
1a00527e:	ab03      	add	r3, sp, #12
1a005280:	9300      	str	r3, [sp, #0]
1a005282:	462a      	mov	r2, r5
1a005284:	4b17      	ldr	r3, [pc, #92]	; (1a0052e4 <_vfiprintf_r+0x24c>)
1a005286:	a904      	add	r1, sp, #16
1a005288:	4638      	mov	r0, r7
1a00528a:	f3af 8000 	nop.w
1a00528e:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a005292:	4680      	mov	r8, r0
1a005294:	d1d6      	bne.n	1a005244 <_vfiprintf_r+0x1ac>
1a005296:	6e6b      	ldr	r3, [r5, #100]	; 0x64
1a005298:	07d9      	lsls	r1, r3, #31
1a00529a:	d405      	bmi.n	1a0052a8 <_vfiprintf_r+0x210>
1a00529c:	89ab      	ldrh	r3, [r5, #12]
1a00529e:	059a      	lsls	r2, r3, #22
1a0052a0:	d402      	bmi.n	1a0052a8 <_vfiprintf_r+0x210>
1a0052a2:	6da8      	ldr	r0, [r5, #88]	; 0x58
1a0052a4:	f7ff fe0e 	bl	1a004ec4 <__retarget_lock_release_recursive>
1a0052a8:	89ab      	ldrh	r3, [r5, #12]
1a0052aa:	065b      	lsls	r3, r3, #25
1a0052ac:	f53f af1a 	bmi.w	1a0050e4 <_vfiprintf_r+0x4c>
1a0052b0:	9809      	ldr	r0, [sp, #36]	; 0x24
1a0052b2:	e719      	b.n	1a0050e8 <_vfiprintf_r+0x50>
1a0052b4:	ab03      	add	r3, sp, #12
1a0052b6:	9300      	str	r3, [sp, #0]
1a0052b8:	462a      	mov	r2, r5
1a0052ba:	4b0a      	ldr	r3, [pc, #40]	; (1a0052e4 <_vfiprintf_r+0x24c>)
1a0052bc:	a904      	add	r1, sp, #16
1a0052be:	4638      	mov	r0, r7
1a0052c0:	f000 f888 	bl	1a0053d4 <_printf_i>
1a0052c4:	e7e3      	b.n	1a00528e <_vfiprintf_r+0x1f6>
1a0052c6:	bf00      	nop
1a0052c8:	1a006014 	.word	0x1a006014
1a0052cc:	1a006034 	.word	0x1a006034
1a0052d0:	1a005ff4 	.word	0x1a005ff4
1a0052d4:	1a006058 	.word	0x1a006058
1a0052d8:	1a00605e 	.word	0x1a00605e
1a0052dc:	1a006062 	.word	0x1a006062
1a0052e0:	00000000 	.word	0x00000000
1a0052e4:	1a005073 	.word	0x1a005073

1a0052e8 <_printf_common>:
1a0052e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0052ec:	4691      	mov	r9, r2
1a0052ee:	461f      	mov	r7, r3
1a0052f0:	688a      	ldr	r2, [r1, #8]
1a0052f2:	690b      	ldr	r3, [r1, #16]
1a0052f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
1a0052f8:	4293      	cmp	r3, r2
1a0052fa:	bfb8      	it	lt
1a0052fc:	4613      	movlt	r3, r2
1a0052fe:	f8c9 3000 	str.w	r3, [r9]
1a005302:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
1a005306:	4606      	mov	r6, r0
1a005308:	460c      	mov	r4, r1
1a00530a:	b112      	cbz	r2, 1a005312 <_printf_common+0x2a>
1a00530c:	3301      	adds	r3, #1
1a00530e:	f8c9 3000 	str.w	r3, [r9]
1a005312:	6823      	ldr	r3, [r4, #0]
1a005314:	0699      	lsls	r1, r3, #26
1a005316:	bf42      	ittt	mi
1a005318:	f8d9 3000 	ldrmi.w	r3, [r9]
1a00531c:	3302      	addmi	r3, #2
1a00531e:	f8c9 3000 	strmi.w	r3, [r9]
1a005322:	6825      	ldr	r5, [r4, #0]
1a005324:	f015 0506 	ands.w	r5, r5, #6
1a005328:	d107      	bne.n	1a00533a <_printf_common+0x52>
1a00532a:	f104 0a19 	add.w	sl, r4, #25
1a00532e:	68e3      	ldr	r3, [r4, #12]
1a005330:	f8d9 2000 	ldr.w	r2, [r9]
1a005334:	1a9b      	subs	r3, r3, r2
1a005336:	42ab      	cmp	r3, r5
1a005338:	dc28      	bgt.n	1a00538c <_printf_common+0xa4>
1a00533a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
1a00533e:	6822      	ldr	r2, [r4, #0]
1a005340:	3300      	adds	r3, #0
1a005342:	bf18      	it	ne
1a005344:	2301      	movne	r3, #1
1a005346:	0692      	lsls	r2, r2, #26
1a005348:	d42d      	bmi.n	1a0053a6 <_printf_common+0xbe>
1a00534a:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a00534e:	4639      	mov	r1, r7
1a005350:	4630      	mov	r0, r6
1a005352:	47c0      	blx	r8
1a005354:	3001      	adds	r0, #1
1a005356:	d020      	beq.n	1a00539a <_printf_common+0xb2>
1a005358:	6823      	ldr	r3, [r4, #0]
1a00535a:	68e5      	ldr	r5, [r4, #12]
1a00535c:	f8d9 2000 	ldr.w	r2, [r9]
1a005360:	f003 0306 	and.w	r3, r3, #6
1a005364:	2b04      	cmp	r3, #4
1a005366:	bf08      	it	eq
1a005368:	1aad      	subeq	r5, r5, r2
1a00536a:	68a3      	ldr	r3, [r4, #8]
1a00536c:	6922      	ldr	r2, [r4, #16]
1a00536e:	bf0c      	ite	eq
1a005370:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
1a005374:	2500      	movne	r5, #0
1a005376:	4293      	cmp	r3, r2
1a005378:	bfc4      	itt	gt
1a00537a:	1a9b      	subgt	r3, r3, r2
1a00537c:	18ed      	addgt	r5, r5, r3
1a00537e:	f04f 0900 	mov.w	r9, #0
1a005382:	341a      	adds	r4, #26
1a005384:	454d      	cmp	r5, r9
1a005386:	d11a      	bne.n	1a0053be <_printf_common+0xd6>
1a005388:	2000      	movs	r0, #0
1a00538a:	e008      	b.n	1a00539e <_printf_common+0xb6>
1a00538c:	2301      	movs	r3, #1
1a00538e:	4652      	mov	r2, sl
1a005390:	4639      	mov	r1, r7
1a005392:	4630      	mov	r0, r6
1a005394:	47c0      	blx	r8
1a005396:	3001      	adds	r0, #1
1a005398:	d103      	bne.n	1a0053a2 <_printf_common+0xba>
1a00539a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00539e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0053a2:	3501      	adds	r5, #1
1a0053a4:	e7c3      	b.n	1a00532e <_printf_common+0x46>
1a0053a6:	18e1      	adds	r1, r4, r3
1a0053a8:	1c5a      	adds	r2, r3, #1
1a0053aa:	2030      	movs	r0, #48	; 0x30
1a0053ac:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1a0053b0:	4422      	add	r2, r4
1a0053b2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1a0053b6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1a0053ba:	3302      	adds	r3, #2
1a0053bc:	e7c5      	b.n	1a00534a <_printf_common+0x62>
1a0053be:	2301      	movs	r3, #1
1a0053c0:	4622      	mov	r2, r4
1a0053c2:	4639      	mov	r1, r7
1a0053c4:	4630      	mov	r0, r6
1a0053c6:	47c0      	blx	r8
1a0053c8:	3001      	adds	r0, #1
1a0053ca:	d0e6      	beq.n	1a00539a <_printf_common+0xb2>
1a0053cc:	f109 0901 	add.w	r9, r9, #1
1a0053d0:	e7d8      	b.n	1a005384 <_printf_common+0x9c>
1a0053d2:	Address 0x000000001a0053d2 is out of bounds.


1a0053d4 <_printf_i>:
1a0053d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a0053d8:	4606      	mov	r6, r0
1a0053da:	460c      	mov	r4, r1
1a0053dc:	f101 0043 	add.w	r0, r1, #67	; 0x43
1a0053e0:	7e09      	ldrb	r1, [r1, #24]
1a0053e2:	b085      	sub	sp, #20
1a0053e4:	296e      	cmp	r1, #110	; 0x6e
1a0053e6:	4698      	mov	r8, r3
1a0053e8:	4617      	mov	r7, r2
1a0053ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a0053ec:	f000 80ba 	beq.w	1a005564 <_printf_i+0x190>
1a0053f0:	d824      	bhi.n	1a00543c <_printf_i+0x68>
1a0053f2:	2963      	cmp	r1, #99	; 0x63
1a0053f4:	d039      	beq.n	1a00546a <_printf_i+0x96>
1a0053f6:	d80a      	bhi.n	1a00540e <_printf_i+0x3a>
1a0053f8:	2900      	cmp	r1, #0
1a0053fa:	f000 80c3 	beq.w	1a005584 <_printf_i+0x1b0>
1a0053fe:	2958      	cmp	r1, #88	; 0x58
1a005400:	f000 8091 	beq.w	1a005526 <_printf_i+0x152>
1a005404:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a005408:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
1a00540c:	e035      	b.n	1a00547a <_printf_i+0xa6>
1a00540e:	2964      	cmp	r1, #100	; 0x64
1a005410:	d001      	beq.n	1a005416 <_printf_i+0x42>
1a005412:	2969      	cmp	r1, #105	; 0x69
1a005414:	d1f6      	bne.n	1a005404 <_printf_i+0x30>
1a005416:	6825      	ldr	r5, [r4, #0]
1a005418:	681a      	ldr	r2, [r3, #0]
1a00541a:	f015 0f80 	tst.w	r5, #128	; 0x80
1a00541e:	f102 0104 	add.w	r1, r2, #4
1a005422:	d02c      	beq.n	1a00547e <_printf_i+0xaa>
1a005424:	6812      	ldr	r2, [r2, #0]
1a005426:	6019      	str	r1, [r3, #0]
1a005428:	2a00      	cmp	r2, #0
1a00542a:	da03      	bge.n	1a005434 <_printf_i+0x60>
1a00542c:	232d      	movs	r3, #45	; 0x2d
1a00542e:	4252      	negs	r2, r2
1a005430:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a005434:	f8df c1bc 	ldr.w	ip, [pc, #444]	; 1a0055f4 <_printf_i+0x220>
1a005438:	230a      	movs	r3, #10
1a00543a:	e03f      	b.n	1a0054bc <_printf_i+0xe8>
1a00543c:	2973      	cmp	r1, #115	; 0x73
1a00543e:	f000 80a5 	beq.w	1a00558c <_printf_i+0x1b8>
1a005442:	d808      	bhi.n	1a005456 <_printf_i+0x82>
1a005444:	296f      	cmp	r1, #111	; 0x6f
1a005446:	d021      	beq.n	1a00548c <_printf_i+0xb8>
1a005448:	2970      	cmp	r1, #112	; 0x70
1a00544a:	d1db      	bne.n	1a005404 <_printf_i+0x30>
1a00544c:	6822      	ldr	r2, [r4, #0]
1a00544e:	f042 0220 	orr.w	r2, r2, #32
1a005452:	6022      	str	r2, [r4, #0]
1a005454:	e003      	b.n	1a00545e <_printf_i+0x8a>
1a005456:	2975      	cmp	r1, #117	; 0x75
1a005458:	d018      	beq.n	1a00548c <_printf_i+0xb8>
1a00545a:	2978      	cmp	r1, #120	; 0x78
1a00545c:	d1d2      	bne.n	1a005404 <_printf_i+0x30>
1a00545e:	2278      	movs	r2, #120	; 0x78
1a005460:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
1a005464:	f8df c190 	ldr.w	ip, [pc, #400]	; 1a0055f8 <_printf_i+0x224>
1a005468:	e061      	b.n	1a00552e <_printf_i+0x15a>
1a00546a:	681a      	ldr	r2, [r3, #0]
1a00546c:	1d11      	adds	r1, r2, #4
1a00546e:	6019      	str	r1, [r3, #0]
1a005470:	6813      	ldr	r3, [r2, #0]
1a005472:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a005476:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a00547a:	2301      	movs	r3, #1
1a00547c:	e093      	b.n	1a0055a6 <_printf_i+0x1d2>
1a00547e:	6812      	ldr	r2, [r2, #0]
1a005480:	6019      	str	r1, [r3, #0]
1a005482:	f015 0f40 	tst.w	r5, #64	; 0x40
1a005486:	bf18      	it	ne
1a005488:	b212      	sxthne	r2, r2
1a00548a:	e7cd      	b.n	1a005428 <_printf_i+0x54>
1a00548c:	f8d4 c000 	ldr.w	ip, [r4]
1a005490:	681a      	ldr	r2, [r3, #0]
1a005492:	f01c 0f80 	tst.w	ip, #128	; 0x80
1a005496:	f102 0504 	add.w	r5, r2, #4
1a00549a:	601d      	str	r5, [r3, #0]
1a00549c:	d001      	beq.n	1a0054a2 <_printf_i+0xce>
1a00549e:	6812      	ldr	r2, [r2, #0]
1a0054a0:	e003      	b.n	1a0054aa <_printf_i+0xd6>
1a0054a2:	f01c 0f40 	tst.w	ip, #64	; 0x40
1a0054a6:	d0fa      	beq.n	1a00549e <_printf_i+0xca>
1a0054a8:	8812      	ldrh	r2, [r2, #0]
1a0054aa:	f8df c148 	ldr.w	ip, [pc, #328]	; 1a0055f4 <_printf_i+0x220>
1a0054ae:	296f      	cmp	r1, #111	; 0x6f
1a0054b0:	bf0c      	ite	eq
1a0054b2:	2308      	moveq	r3, #8
1a0054b4:	230a      	movne	r3, #10
1a0054b6:	2100      	movs	r1, #0
1a0054b8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
1a0054bc:	6865      	ldr	r5, [r4, #4]
1a0054be:	60a5      	str	r5, [r4, #8]
1a0054c0:	2d00      	cmp	r5, #0
1a0054c2:	bfa2      	ittt	ge
1a0054c4:	6821      	ldrge	r1, [r4, #0]
1a0054c6:	f021 0104 	bicge.w	r1, r1, #4
1a0054ca:	6021      	strge	r1, [r4, #0]
1a0054cc:	b90a      	cbnz	r2, 1a0054d2 <_printf_i+0xfe>
1a0054ce:	2d00      	cmp	r5, #0
1a0054d0:	d046      	beq.n	1a005560 <_printf_i+0x18c>
1a0054d2:	4605      	mov	r5, r0
1a0054d4:	fbb2 f1f3 	udiv	r1, r2, r3
1a0054d8:	fb03 2e11 	mls	lr, r3, r1, r2
1a0054dc:	4293      	cmp	r3, r2
1a0054de:	f81c e00e 	ldrb.w	lr, [ip, lr]
1a0054e2:	f805 ed01 	strb.w	lr, [r5, #-1]!
1a0054e6:	d939      	bls.n	1a00555c <_printf_i+0x188>
1a0054e8:	2b08      	cmp	r3, #8
1a0054ea:	d10b      	bne.n	1a005504 <_printf_i+0x130>
1a0054ec:	6823      	ldr	r3, [r4, #0]
1a0054ee:	07da      	lsls	r2, r3, #31
1a0054f0:	d508      	bpl.n	1a005504 <_printf_i+0x130>
1a0054f2:	6923      	ldr	r3, [r4, #16]
1a0054f4:	6862      	ldr	r2, [r4, #4]
1a0054f6:	429a      	cmp	r2, r3
1a0054f8:	bfde      	ittt	le
1a0054fa:	2330      	movle	r3, #48	; 0x30
1a0054fc:	f805 3c01 	strble.w	r3, [r5, #-1]
1a005500:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
1a005504:	1b40      	subs	r0, r0, r5
1a005506:	6120      	str	r0, [r4, #16]
1a005508:	f8cd 8000 	str.w	r8, [sp]
1a00550c:	463b      	mov	r3, r7
1a00550e:	aa03      	add	r2, sp, #12
1a005510:	4621      	mov	r1, r4
1a005512:	4630      	mov	r0, r6
1a005514:	f7ff fee8 	bl	1a0052e8 <_printf_common>
1a005518:	3001      	adds	r0, #1
1a00551a:	d149      	bne.n	1a0055b0 <_printf_i+0x1dc>
1a00551c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a005520:	b005      	add	sp, #20
1a005522:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a005526:	f8df c0cc 	ldr.w	ip, [pc, #204]	; 1a0055f4 <_printf_i+0x220>
1a00552a:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
1a00552e:	681d      	ldr	r5, [r3, #0]
1a005530:	6821      	ldr	r1, [r4, #0]
1a005532:	f855 2b04 	ldr.w	r2, [r5], #4
1a005536:	601d      	str	r5, [r3, #0]
1a005538:	060d      	lsls	r5, r1, #24
1a00553a:	d50b      	bpl.n	1a005554 <_printf_i+0x180>
1a00553c:	07cd      	lsls	r5, r1, #31
1a00553e:	bf44      	itt	mi
1a005540:	f041 0120 	orrmi.w	r1, r1, #32
1a005544:	6021      	strmi	r1, [r4, #0]
1a005546:	b91a      	cbnz	r2, 1a005550 <_printf_i+0x17c>
1a005548:	6823      	ldr	r3, [r4, #0]
1a00554a:	f023 0320 	bic.w	r3, r3, #32
1a00554e:	6023      	str	r3, [r4, #0]
1a005550:	2310      	movs	r3, #16
1a005552:	e7b0      	b.n	1a0054b6 <_printf_i+0xe2>
1a005554:	064b      	lsls	r3, r1, #25
1a005556:	bf48      	it	mi
1a005558:	b292      	uxthmi	r2, r2
1a00555a:	e7ef      	b.n	1a00553c <_printf_i+0x168>
1a00555c:	460a      	mov	r2, r1
1a00555e:	e7b9      	b.n	1a0054d4 <_printf_i+0x100>
1a005560:	4605      	mov	r5, r0
1a005562:	e7c1      	b.n	1a0054e8 <_printf_i+0x114>
1a005564:	681a      	ldr	r2, [r3, #0]
1a005566:	f8d4 c000 	ldr.w	ip, [r4]
1a00556a:	6961      	ldr	r1, [r4, #20]
1a00556c:	1d15      	adds	r5, r2, #4
1a00556e:	601d      	str	r5, [r3, #0]
1a005570:	f01c 0f80 	tst.w	ip, #128	; 0x80
1a005574:	6813      	ldr	r3, [r2, #0]
1a005576:	d001      	beq.n	1a00557c <_printf_i+0x1a8>
1a005578:	6019      	str	r1, [r3, #0]
1a00557a:	e003      	b.n	1a005584 <_printf_i+0x1b0>
1a00557c:	f01c 0f40 	tst.w	ip, #64	; 0x40
1a005580:	d0fa      	beq.n	1a005578 <_printf_i+0x1a4>
1a005582:	8019      	strh	r1, [r3, #0]
1a005584:	2300      	movs	r3, #0
1a005586:	6123      	str	r3, [r4, #16]
1a005588:	4605      	mov	r5, r0
1a00558a:	e7bd      	b.n	1a005508 <_printf_i+0x134>
1a00558c:	681a      	ldr	r2, [r3, #0]
1a00558e:	1d11      	adds	r1, r2, #4
1a005590:	6019      	str	r1, [r3, #0]
1a005592:	6815      	ldr	r5, [r2, #0]
1a005594:	6862      	ldr	r2, [r4, #4]
1a005596:	2100      	movs	r1, #0
1a005598:	4628      	mov	r0, r5
1a00559a:	f000 fa39 	bl	1a005a10 <memchr>
1a00559e:	b108      	cbz	r0, 1a0055a4 <_printf_i+0x1d0>
1a0055a0:	1b40      	subs	r0, r0, r5
1a0055a2:	6060      	str	r0, [r4, #4]
1a0055a4:	6863      	ldr	r3, [r4, #4]
1a0055a6:	6123      	str	r3, [r4, #16]
1a0055a8:	2300      	movs	r3, #0
1a0055aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a0055ae:	e7ab      	b.n	1a005508 <_printf_i+0x134>
1a0055b0:	6923      	ldr	r3, [r4, #16]
1a0055b2:	462a      	mov	r2, r5
1a0055b4:	4639      	mov	r1, r7
1a0055b6:	4630      	mov	r0, r6
1a0055b8:	47c0      	blx	r8
1a0055ba:	3001      	adds	r0, #1
1a0055bc:	d0ae      	beq.n	1a00551c <_printf_i+0x148>
1a0055be:	6823      	ldr	r3, [r4, #0]
1a0055c0:	079b      	lsls	r3, r3, #30
1a0055c2:	d413      	bmi.n	1a0055ec <_printf_i+0x218>
1a0055c4:	68e0      	ldr	r0, [r4, #12]
1a0055c6:	9b03      	ldr	r3, [sp, #12]
1a0055c8:	4298      	cmp	r0, r3
1a0055ca:	bfb8      	it	lt
1a0055cc:	4618      	movlt	r0, r3
1a0055ce:	e7a7      	b.n	1a005520 <_printf_i+0x14c>
1a0055d0:	2301      	movs	r3, #1
1a0055d2:	464a      	mov	r2, r9
1a0055d4:	4639      	mov	r1, r7
1a0055d6:	4630      	mov	r0, r6
1a0055d8:	47c0      	blx	r8
1a0055da:	3001      	adds	r0, #1
1a0055dc:	d09e      	beq.n	1a00551c <_printf_i+0x148>
1a0055de:	3501      	adds	r5, #1
1a0055e0:	68e3      	ldr	r3, [r4, #12]
1a0055e2:	9a03      	ldr	r2, [sp, #12]
1a0055e4:	1a9b      	subs	r3, r3, r2
1a0055e6:	42ab      	cmp	r3, r5
1a0055e8:	dcf2      	bgt.n	1a0055d0 <_printf_i+0x1fc>
1a0055ea:	e7eb      	b.n	1a0055c4 <_printf_i+0x1f0>
1a0055ec:	2500      	movs	r5, #0
1a0055ee:	f104 0919 	add.w	r9, r4, #25
1a0055f2:	e7f5      	b.n	1a0055e0 <_printf_i+0x20c>
1a0055f4:	1a006069 	.word	0x1a006069
1a0055f8:	1a00607a 	.word	0x1a00607a

1a0055fc <iprintf>:
1a0055fc:	b40f      	push	{r0, r1, r2, r3}
1a0055fe:	4b0a      	ldr	r3, [pc, #40]	; (1a005628 <iprintf+0x2c>)
1a005600:	b513      	push	{r0, r1, r4, lr}
1a005602:	681c      	ldr	r4, [r3, #0]
1a005604:	b124      	cbz	r4, 1a005610 <iprintf+0x14>
1a005606:	69a3      	ldr	r3, [r4, #24]
1a005608:	b913      	cbnz	r3, 1a005610 <iprintf+0x14>
1a00560a:	4620      	mov	r0, r4
1a00560c:	f7ff fb98 	bl	1a004d40 <__sinit>
1a005610:	ab05      	add	r3, sp, #20
1a005612:	9a04      	ldr	r2, [sp, #16]
1a005614:	68a1      	ldr	r1, [r4, #8]
1a005616:	9301      	str	r3, [sp, #4]
1a005618:	4620      	mov	r0, r4
1a00561a:	f7ff fd3d 	bl	1a005098 <_vfiprintf_r>
1a00561e:	b002      	add	sp, #8
1a005620:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a005624:	b004      	add	sp, #16
1a005626:	4770      	bx	lr
1a005628:	100000d8 	.word	0x100000d8

1a00562c <_puts_r>:
1a00562c:	b570      	push	{r4, r5, r6, lr}
1a00562e:	460e      	mov	r6, r1
1a005630:	4605      	mov	r5, r0
1a005632:	b118      	cbz	r0, 1a00563c <_puts_r+0x10>
1a005634:	6983      	ldr	r3, [r0, #24]
1a005636:	b90b      	cbnz	r3, 1a00563c <_puts_r+0x10>
1a005638:	f7ff fb82 	bl	1a004d40 <__sinit>
1a00563c:	69ab      	ldr	r3, [r5, #24]
1a00563e:	68ac      	ldr	r4, [r5, #8]
1a005640:	b913      	cbnz	r3, 1a005648 <_puts_r+0x1c>
1a005642:	4628      	mov	r0, r5
1a005644:	f7ff fb7c 	bl	1a004d40 <__sinit>
1a005648:	4b2c      	ldr	r3, [pc, #176]	; (1a0056fc <_puts_r+0xd0>)
1a00564a:	429c      	cmp	r4, r3
1a00564c:	d120      	bne.n	1a005690 <_puts_r+0x64>
1a00564e:	686c      	ldr	r4, [r5, #4]
1a005650:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a005652:	07db      	lsls	r3, r3, #31
1a005654:	d405      	bmi.n	1a005662 <_puts_r+0x36>
1a005656:	89a3      	ldrh	r3, [r4, #12]
1a005658:	0598      	lsls	r0, r3, #22
1a00565a:	d402      	bmi.n	1a005662 <_puts_r+0x36>
1a00565c:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a00565e:	f7ff fc30 	bl	1a004ec2 <__retarget_lock_acquire_recursive>
1a005662:	89a3      	ldrh	r3, [r4, #12]
1a005664:	0719      	lsls	r1, r3, #28
1a005666:	d51d      	bpl.n	1a0056a4 <_puts_r+0x78>
1a005668:	6923      	ldr	r3, [r4, #16]
1a00566a:	b1db      	cbz	r3, 1a0056a4 <_puts_r+0x78>
1a00566c:	3e01      	subs	r6, #1
1a00566e:	68a3      	ldr	r3, [r4, #8]
1a005670:	f816 1f01 	ldrb.w	r1, [r6, #1]!
1a005674:	3b01      	subs	r3, #1
1a005676:	60a3      	str	r3, [r4, #8]
1a005678:	bb39      	cbnz	r1, 1a0056ca <_puts_r+0x9e>
1a00567a:	2b00      	cmp	r3, #0
1a00567c:	da38      	bge.n	1a0056f0 <_puts_r+0xc4>
1a00567e:	4622      	mov	r2, r4
1a005680:	210a      	movs	r1, #10
1a005682:	4628      	mov	r0, r5
1a005684:	f000 f89c 	bl	1a0057c0 <__swbuf_r>
1a005688:	3001      	adds	r0, #1
1a00568a:	d011      	beq.n	1a0056b0 <_puts_r+0x84>
1a00568c:	250a      	movs	r5, #10
1a00568e:	e011      	b.n	1a0056b4 <_puts_r+0x88>
1a005690:	4b1b      	ldr	r3, [pc, #108]	; (1a005700 <_puts_r+0xd4>)
1a005692:	429c      	cmp	r4, r3
1a005694:	d101      	bne.n	1a00569a <_puts_r+0x6e>
1a005696:	68ac      	ldr	r4, [r5, #8]
1a005698:	e7da      	b.n	1a005650 <_puts_r+0x24>
1a00569a:	4b1a      	ldr	r3, [pc, #104]	; (1a005704 <_puts_r+0xd8>)
1a00569c:	429c      	cmp	r4, r3
1a00569e:	bf08      	it	eq
1a0056a0:	68ec      	ldreq	r4, [r5, #12]
1a0056a2:	e7d5      	b.n	1a005650 <_puts_r+0x24>
1a0056a4:	4621      	mov	r1, r4
1a0056a6:	4628      	mov	r0, r5
1a0056a8:	f000 f8dc 	bl	1a005864 <__swsetup_r>
1a0056ac:	2800      	cmp	r0, #0
1a0056ae:	d0dd      	beq.n	1a00566c <_puts_r+0x40>
1a0056b0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
1a0056b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a0056b6:	07da      	lsls	r2, r3, #31
1a0056b8:	d405      	bmi.n	1a0056c6 <_puts_r+0x9a>
1a0056ba:	89a3      	ldrh	r3, [r4, #12]
1a0056bc:	059b      	lsls	r3, r3, #22
1a0056be:	d402      	bmi.n	1a0056c6 <_puts_r+0x9a>
1a0056c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a0056c2:	f7ff fbff 	bl	1a004ec4 <__retarget_lock_release_recursive>
1a0056c6:	4628      	mov	r0, r5
1a0056c8:	bd70      	pop	{r4, r5, r6, pc}
1a0056ca:	2b00      	cmp	r3, #0
1a0056cc:	da04      	bge.n	1a0056d8 <_puts_r+0xac>
1a0056ce:	69a2      	ldr	r2, [r4, #24]
1a0056d0:	429a      	cmp	r2, r3
1a0056d2:	dc06      	bgt.n	1a0056e2 <_puts_r+0xb6>
1a0056d4:	290a      	cmp	r1, #10
1a0056d6:	d004      	beq.n	1a0056e2 <_puts_r+0xb6>
1a0056d8:	6823      	ldr	r3, [r4, #0]
1a0056da:	1c5a      	adds	r2, r3, #1
1a0056dc:	6022      	str	r2, [r4, #0]
1a0056de:	7019      	strb	r1, [r3, #0]
1a0056e0:	e7c5      	b.n	1a00566e <_puts_r+0x42>
1a0056e2:	4622      	mov	r2, r4
1a0056e4:	4628      	mov	r0, r5
1a0056e6:	f000 f86b 	bl	1a0057c0 <__swbuf_r>
1a0056ea:	3001      	adds	r0, #1
1a0056ec:	d1bf      	bne.n	1a00566e <_puts_r+0x42>
1a0056ee:	e7df      	b.n	1a0056b0 <_puts_r+0x84>
1a0056f0:	6823      	ldr	r3, [r4, #0]
1a0056f2:	250a      	movs	r5, #10
1a0056f4:	1c5a      	adds	r2, r3, #1
1a0056f6:	6022      	str	r2, [r4, #0]
1a0056f8:	701d      	strb	r5, [r3, #0]
1a0056fa:	e7db      	b.n	1a0056b4 <_puts_r+0x88>
1a0056fc:	1a006014 	.word	0x1a006014
1a005700:	1a006034 	.word	0x1a006034
1a005704:	1a005ff4 	.word	0x1a005ff4

1a005708 <puts>:
1a005708:	4b02      	ldr	r3, [pc, #8]	; (1a005714 <puts+0xc>)
1a00570a:	4601      	mov	r1, r0
1a00570c:	6818      	ldr	r0, [r3, #0]
1a00570e:	f7ff bf8d 	b.w	1a00562c <_puts_r>
1a005712:	bf00      	nop
1a005714:	100000d8 	.word	0x100000d8

1a005718 <__sread>:
1a005718:	b510      	push	{r4, lr}
1a00571a:	460c      	mov	r4, r1
1a00571c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a005720:	f7fb fae8 	bl	1a000cf4 <_read_r>
1a005724:	2800      	cmp	r0, #0
1a005726:	bfab      	itete	ge
1a005728:	6d63      	ldrge	r3, [r4, #84]	; 0x54
1a00572a:	89a3      	ldrhlt	r3, [r4, #12]
1a00572c:	181b      	addge	r3, r3, r0
1a00572e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
1a005732:	bfac      	ite	ge
1a005734:	6563      	strge	r3, [r4, #84]	; 0x54
1a005736:	81a3      	strhlt	r3, [r4, #12]
1a005738:	bd10      	pop	{r4, pc}

1a00573a <__swrite>:
1a00573a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a00573e:	461f      	mov	r7, r3
1a005740:	898b      	ldrh	r3, [r1, #12]
1a005742:	05db      	lsls	r3, r3, #23
1a005744:	4605      	mov	r5, r0
1a005746:	460c      	mov	r4, r1
1a005748:	4616      	mov	r6, r2
1a00574a:	d505      	bpl.n	1a005758 <__swrite+0x1e>
1a00574c:	2302      	movs	r3, #2
1a00574e:	2200      	movs	r2, #0
1a005750:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a005754:	f7fb fac9 	bl	1a000cea <_lseek_r>
1a005758:	89a3      	ldrh	r3, [r4, #12]
1a00575a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a00575e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1a005762:	81a3      	strh	r3, [r4, #12]
1a005764:	4632      	mov	r2, r6
1a005766:	463b      	mov	r3, r7
1a005768:	4628      	mov	r0, r5
1a00576a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a00576e:	f7fb bae8 	b.w	1a000d42 <_write_r>

1a005772 <__sseek>:
1a005772:	b510      	push	{r4, lr}
1a005774:	460c      	mov	r4, r1
1a005776:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a00577a:	f7fb fab6 	bl	1a000cea <_lseek_r>
1a00577e:	1c43      	adds	r3, r0, #1
1a005780:	89a3      	ldrh	r3, [r4, #12]
1a005782:	bf15      	itete	ne
1a005784:	6560      	strne	r0, [r4, #84]	; 0x54
1a005786:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1a00578a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1a00578e:	81a3      	strheq	r3, [r4, #12]
1a005790:	bf18      	it	ne
1a005792:	81a3      	strhne	r3, [r4, #12]
1a005794:	bd10      	pop	{r4, pc}

1a005796 <__sclose>:
1a005796:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a00579a:	f7fb ba93 	b.w	1a000cc4 <_close_r>

1a00579e <strcat>:
1a00579e:	b510      	push	{r4, lr}
1a0057a0:	4603      	mov	r3, r0
1a0057a2:	461a      	mov	r2, r3
1a0057a4:	f812 4b01 	ldrb.w	r4, [r2], #1
1a0057a8:	b93c      	cbnz	r4, 1a0057ba <strcat+0x1c>
1a0057aa:	3b01      	subs	r3, #1
1a0057ac:	f811 2b01 	ldrb.w	r2, [r1], #1
1a0057b0:	f803 2f01 	strb.w	r2, [r3, #1]!
1a0057b4:	2a00      	cmp	r2, #0
1a0057b6:	d1f9      	bne.n	1a0057ac <strcat+0xe>
1a0057b8:	bd10      	pop	{r4, pc}
1a0057ba:	4613      	mov	r3, r2
1a0057bc:	e7f1      	b.n	1a0057a2 <strcat+0x4>
1a0057be:	Address 0x000000001a0057be is out of bounds.


1a0057c0 <__swbuf_r>:
1a0057c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0057c2:	460e      	mov	r6, r1
1a0057c4:	4614      	mov	r4, r2
1a0057c6:	4605      	mov	r5, r0
1a0057c8:	b118      	cbz	r0, 1a0057d2 <__swbuf_r+0x12>
1a0057ca:	6983      	ldr	r3, [r0, #24]
1a0057cc:	b90b      	cbnz	r3, 1a0057d2 <__swbuf_r+0x12>
1a0057ce:	f7ff fab7 	bl	1a004d40 <__sinit>
1a0057d2:	4b21      	ldr	r3, [pc, #132]	; (1a005858 <__swbuf_r+0x98>)
1a0057d4:	429c      	cmp	r4, r3
1a0057d6:	d12b      	bne.n	1a005830 <__swbuf_r+0x70>
1a0057d8:	686c      	ldr	r4, [r5, #4]
1a0057da:	69a3      	ldr	r3, [r4, #24]
1a0057dc:	60a3      	str	r3, [r4, #8]
1a0057de:	89a3      	ldrh	r3, [r4, #12]
1a0057e0:	071a      	lsls	r2, r3, #28
1a0057e2:	d52f      	bpl.n	1a005844 <__swbuf_r+0x84>
1a0057e4:	6923      	ldr	r3, [r4, #16]
1a0057e6:	b36b      	cbz	r3, 1a005844 <__swbuf_r+0x84>
1a0057e8:	6923      	ldr	r3, [r4, #16]
1a0057ea:	6820      	ldr	r0, [r4, #0]
1a0057ec:	1ac0      	subs	r0, r0, r3
1a0057ee:	6963      	ldr	r3, [r4, #20]
1a0057f0:	b2f6      	uxtb	r6, r6
1a0057f2:	4283      	cmp	r3, r0
1a0057f4:	4637      	mov	r7, r6
1a0057f6:	dc04      	bgt.n	1a005802 <__swbuf_r+0x42>
1a0057f8:	4621      	mov	r1, r4
1a0057fa:	4628      	mov	r0, r5
1a0057fc:	f7ff fa0c 	bl	1a004c18 <_fflush_r>
1a005800:	bb30      	cbnz	r0, 1a005850 <__swbuf_r+0x90>
1a005802:	68a3      	ldr	r3, [r4, #8]
1a005804:	3b01      	subs	r3, #1
1a005806:	60a3      	str	r3, [r4, #8]
1a005808:	6823      	ldr	r3, [r4, #0]
1a00580a:	1c5a      	adds	r2, r3, #1
1a00580c:	6022      	str	r2, [r4, #0]
1a00580e:	701e      	strb	r6, [r3, #0]
1a005810:	6963      	ldr	r3, [r4, #20]
1a005812:	3001      	adds	r0, #1
1a005814:	4283      	cmp	r3, r0
1a005816:	d004      	beq.n	1a005822 <__swbuf_r+0x62>
1a005818:	89a3      	ldrh	r3, [r4, #12]
1a00581a:	07db      	lsls	r3, r3, #31
1a00581c:	d506      	bpl.n	1a00582c <__swbuf_r+0x6c>
1a00581e:	2e0a      	cmp	r6, #10
1a005820:	d104      	bne.n	1a00582c <__swbuf_r+0x6c>
1a005822:	4621      	mov	r1, r4
1a005824:	4628      	mov	r0, r5
1a005826:	f7ff f9f7 	bl	1a004c18 <_fflush_r>
1a00582a:	b988      	cbnz	r0, 1a005850 <__swbuf_r+0x90>
1a00582c:	4638      	mov	r0, r7
1a00582e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a005830:	4b0a      	ldr	r3, [pc, #40]	; (1a00585c <__swbuf_r+0x9c>)
1a005832:	429c      	cmp	r4, r3
1a005834:	d101      	bne.n	1a00583a <__swbuf_r+0x7a>
1a005836:	68ac      	ldr	r4, [r5, #8]
1a005838:	e7cf      	b.n	1a0057da <__swbuf_r+0x1a>
1a00583a:	4b09      	ldr	r3, [pc, #36]	; (1a005860 <__swbuf_r+0xa0>)
1a00583c:	429c      	cmp	r4, r3
1a00583e:	bf08      	it	eq
1a005840:	68ec      	ldreq	r4, [r5, #12]
1a005842:	e7ca      	b.n	1a0057da <__swbuf_r+0x1a>
1a005844:	4621      	mov	r1, r4
1a005846:	4628      	mov	r0, r5
1a005848:	f000 f80c 	bl	1a005864 <__swsetup_r>
1a00584c:	2800      	cmp	r0, #0
1a00584e:	d0cb      	beq.n	1a0057e8 <__swbuf_r+0x28>
1a005850:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
1a005854:	e7ea      	b.n	1a00582c <__swbuf_r+0x6c>
1a005856:	bf00      	nop
1a005858:	1a006014 	.word	0x1a006014
1a00585c:	1a006034 	.word	0x1a006034
1a005860:	1a005ff4 	.word	0x1a005ff4

1a005864 <__swsetup_r>:
1a005864:	4b32      	ldr	r3, [pc, #200]	; (1a005930 <__swsetup_r+0xcc>)
1a005866:	b570      	push	{r4, r5, r6, lr}
1a005868:	681d      	ldr	r5, [r3, #0]
1a00586a:	4606      	mov	r6, r0
1a00586c:	460c      	mov	r4, r1
1a00586e:	b125      	cbz	r5, 1a00587a <__swsetup_r+0x16>
1a005870:	69ab      	ldr	r3, [r5, #24]
1a005872:	b913      	cbnz	r3, 1a00587a <__swsetup_r+0x16>
1a005874:	4628      	mov	r0, r5
1a005876:	f7ff fa63 	bl	1a004d40 <__sinit>
1a00587a:	4b2e      	ldr	r3, [pc, #184]	; (1a005934 <__swsetup_r+0xd0>)
1a00587c:	429c      	cmp	r4, r3
1a00587e:	d10f      	bne.n	1a0058a0 <__swsetup_r+0x3c>
1a005880:	686c      	ldr	r4, [r5, #4]
1a005882:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a005886:	b29a      	uxth	r2, r3
1a005888:	0715      	lsls	r5, r2, #28
1a00588a:	d42c      	bmi.n	1a0058e6 <__swsetup_r+0x82>
1a00588c:	06d0      	lsls	r0, r2, #27
1a00588e:	d411      	bmi.n	1a0058b4 <__swsetup_r+0x50>
1a005890:	2209      	movs	r2, #9
1a005892:	6032      	str	r2, [r6, #0]
1a005894:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a005898:	81a3      	strh	r3, [r4, #12]
1a00589a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00589e:	e03e      	b.n	1a00591e <__swsetup_r+0xba>
1a0058a0:	4b25      	ldr	r3, [pc, #148]	; (1a005938 <__swsetup_r+0xd4>)
1a0058a2:	429c      	cmp	r4, r3
1a0058a4:	d101      	bne.n	1a0058aa <__swsetup_r+0x46>
1a0058a6:	68ac      	ldr	r4, [r5, #8]
1a0058a8:	e7eb      	b.n	1a005882 <__swsetup_r+0x1e>
1a0058aa:	4b24      	ldr	r3, [pc, #144]	; (1a00593c <__swsetup_r+0xd8>)
1a0058ac:	429c      	cmp	r4, r3
1a0058ae:	bf08      	it	eq
1a0058b0:	68ec      	ldreq	r4, [r5, #12]
1a0058b2:	e7e6      	b.n	1a005882 <__swsetup_r+0x1e>
1a0058b4:	0751      	lsls	r1, r2, #29
1a0058b6:	d512      	bpl.n	1a0058de <__swsetup_r+0x7a>
1a0058b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a0058ba:	b141      	cbz	r1, 1a0058ce <__swsetup_r+0x6a>
1a0058bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a0058c0:	4299      	cmp	r1, r3
1a0058c2:	d002      	beq.n	1a0058ca <__swsetup_r+0x66>
1a0058c4:	4630      	mov	r0, r6
1a0058c6:	f7ff fb15 	bl	1a004ef4 <_free_r>
1a0058ca:	2300      	movs	r3, #0
1a0058cc:	6363      	str	r3, [r4, #52]	; 0x34
1a0058ce:	89a3      	ldrh	r3, [r4, #12]
1a0058d0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
1a0058d4:	81a3      	strh	r3, [r4, #12]
1a0058d6:	2300      	movs	r3, #0
1a0058d8:	6063      	str	r3, [r4, #4]
1a0058da:	6923      	ldr	r3, [r4, #16]
1a0058dc:	6023      	str	r3, [r4, #0]
1a0058de:	89a3      	ldrh	r3, [r4, #12]
1a0058e0:	f043 0308 	orr.w	r3, r3, #8
1a0058e4:	81a3      	strh	r3, [r4, #12]
1a0058e6:	6923      	ldr	r3, [r4, #16]
1a0058e8:	b94b      	cbnz	r3, 1a0058fe <__swsetup_r+0x9a>
1a0058ea:	89a3      	ldrh	r3, [r4, #12]
1a0058ec:	f403 7320 	and.w	r3, r3, #640	; 0x280
1a0058f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a0058f4:	d003      	beq.n	1a0058fe <__swsetup_r+0x9a>
1a0058f6:	4621      	mov	r1, r4
1a0058f8:	4630      	mov	r0, r6
1a0058fa:	f000 f845 	bl	1a005988 <__smakebuf_r>
1a0058fe:	89a2      	ldrh	r2, [r4, #12]
1a005900:	f012 0301 	ands.w	r3, r2, #1
1a005904:	d00c      	beq.n	1a005920 <__swsetup_r+0xbc>
1a005906:	2300      	movs	r3, #0
1a005908:	60a3      	str	r3, [r4, #8]
1a00590a:	6963      	ldr	r3, [r4, #20]
1a00590c:	425b      	negs	r3, r3
1a00590e:	61a3      	str	r3, [r4, #24]
1a005910:	6923      	ldr	r3, [r4, #16]
1a005912:	b953      	cbnz	r3, 1a00592a <__swsetup_r+0xc6>
1a005914:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a005918:	f013 0080 	ands.w	r0, r3, #128	; 0x80
1a00591c:	d1ba      	bne.n	1a005894 <__swsetup_r+0x30>
1a00591e:	bd70      	pop	{r4, r5, r6, pc}
1a005920:	0792      	lsls	r2, r2, #30
1a005922:	bf58      	it	pl
1a005924:	6963      	ldrpl	r3, [r4, #20]
1a005926:	60a3      	str	r3, [r4, #8]
1a005928:	e7f2      	b.n	1a005910 <__swsetup_r+0xac>
1a00592a:	2000      	movs	r0, #0
1a00592c:	e7f7      	b.n	1a00591e <__swsetup_r+0xba>
1a00592e:	bf00      	nop
1a005930:	100000d8 	.word	0x100000d8
1a005934:	1a006014 	.word	0x1a006014
1a005938:	1a006034 	.word	0x1a006034
1a00593c:	1a005ff4 	.word	0x1a005ff4

1a005940 <__swhatbuf_r>:
1a005940:	b570      	push	{r4, r5, r6, lr}
1a005942:	460e      	mov	r6, r1
1a005944:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a005948:	2900      	cmp	r1, #0
1a00594a:	b096      	sub	sp, #88	; 0x58
1a00594c:	4614      	mov	r4, r2
1a00594e:	461d      	mov	r5, r3
1a005950:	da07      	bge.n	1a005962 <__swhatbuf_r+0x22>
1a005952:	2300      	movs	r3, #0
1a005954:	602b      	str	r3, [r5, #0]
1a005956:	89b3      	ldrh	r3, [r6, #12]
1a005958:	061a      	lsls	r2, r3, #24
1a00595a:	d410      	bmi.n	1a00597e <__swhatbuf_r+0x3e>
1a00595c:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a005960:	e00e      	b.n	1a005980 <__swhatbuf_r+0x40>
1a005962:	466a      	mov	r2, sp
1a005964:	f7fb f9b3 	bl	1a000cce <_fstat_r>
1a005968:	2800      	cmp	r0, #0
1a00596a:	dbf2      	blt.n	1a005952 <__swhatbuf_r+0x12>
1a00596c:	9a01      	ldr	r2, [sp, #4]
1a00596e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1a005972:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
1a005976:	425a      	negs	r2, r3
1a005978:	415a      	adcs	r2, r3
1a00597a:	602a      	str	r2, [r5, #0]
1a00597c:	e7ee      	b.n	1a00595c <__swhatbuf_r+0x1c>
1a00597e:	2340      	movs	r3, #64	; 0x40
1a005980:	2000      	movs	r0, #0
1a005982:	6023      	str	r3, [r4, #0]
1a005984:	b016      	add	sp, #88	; 0x58
1a005986:	bd70      	pop	{r4, r5, r6, pc}

1a005988 <__smakebuf_r>:
1a005988:	898b      	ldrh	r3, [r1, #12]
1a00598a:	b573      	push	{r0, r1, r4, r5, r6, lr}
1a00598c:	079d      	lsls	r5, r3, #30
1a00598e:	4606      	mov	r6, r0
1a005990:	460c      	mov	r4, r1
1a005992:	d507      	bpl.n	1a0059a4 <__smakebuf_r+0x1c>
1a005994:	f104 0347 	add.w	r3, r4, #71	; 0x47
1a005998:	6023      	str	r3, [r4, #0]
1a00599a:	6123      	str	r3, [r4, #16]
1a00599c:	2301      	movs	r3, #1
1a00599e:	6163      	str	r3, [r4, #20]
1a0059a0:	b002      	add	sp, #8
1a0059a2:	bd70      	pop	{r4, r5, r6, pc}
1a0059a4:	ab01      	add	r3, sp, #4
1a0059a6:	466a      	mov	r2, sp
1a0059a8:	f7ff ffca 	bl	1a005940 <__swhatbuf_r>
1a0059ac:	9900      	ldr	r1, [sp, #0]
1a0059ae:	4605      	mov	r5, r0
1a0059b0:	4630      	mov	r0, r6
1a0059b2:	f7ff faed 	bl	1a004f90 <_malloc_r>
1a0059b6:	b948      	cbnz	r0, 1a0059cc <__smakebuf_r+0x44>
1a0059b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a0059bc:	059a      	lsls	r2, r3, #22
1a0059be:	d4ef      	bmi.n	1a0059a0 <__smakebuf_r+0x18>
1a0059c0:	f023 0303 	bic.w	r3, r3, #3
1a0059c4:	f043 0302 	orr.w	r3, r3, #2
1a0059c8:	81a3      	strh	r3, [r4, #12]
1a0059ca:	e7e3      	b.n	1a005994 <__smakebuf_r+0xc>
1a0059cc:	4b0d      	ldr	r3, [pc, #52]	; (1a005a04 <__smakebuf_r+0x7c>)
1a0059ce:	62b3      	str	r3, [r6, #40]	; 0x28
1a0059d0:	89a3      	ldrh	r3, [r4, #12]
1a0059d2:	6020      	str	r0, [r4, #0]
1a0059d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0059d8:	81a3      	strh	r3, [r4, #12]
1a0059da:	9b00      	ldr	r3, [sp, #0]
1a0059dc:	6163      	str	r3, [r4, #20]
1a0059de:	9b01      	ldr	r3, [sp, #4]
1a0059e0:	6120      	str	r0, [r4, #16]
1a0059e2:	b15b      	cbz	r3, 1a0059fc <__smakebuf_r+0x74>
1a0059e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a0059e8:	4630      	mov	r0, r6
1a0059ea:	f7fb f975 	bl	1a000cd8 <_isatty_r>
1a0059ee:	b128      	cbz	r0, 1a0059fc <__smakebuf_r+0x74>
1a0059f0:	89a3      	ldrh	r3, [r4, #12]
1a0059f2:	f023 0303 	bic.w	r3, r3, #3
1a0059f6:	f043 0301 	orr.w	r3, r3, #1
1a0059fa:	81a3      	strh	r3, [r4, #12]
1a0059fc:	89a3      	ldrh	r3, [r4, #12]
1a0059fe:	431d      	orrs	r5, r3
1a005a00:	81a5      	strh	r5, [r4, #12]
1a005a02:	e7cd      	b.n	1a0059a0 <__smakebuf_r+0x18>
1a005a04:	1a004cd9 	.word	0x1a004cd9
1a005a08:	ffffffff 	.word	0xffffffff
1a005a0c:	ffffffff 	.word	0xffffffff

1a005a10 <memchr>:
1a005a10:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a005a14:	2a10      	cmp	r2, #16
1a005a16:	db2b      	blt.n	1a005a70 <memchr+0x60>
1a005a18:	f010 0f07 	tst.w	r0, #7
1a005a1c:	d008      	beq.n	1a005a30 <memchr+0x20>
1a005a1e:	f810 3b01 	ldrb.w	r3, [r0], #1
1a005a22:	3a01      	subs	r2, #1
1a005a24:	428b      	cmp	r3, r1
1a005a26:	d02d      	beq.n	1a005a84 <memchr+0x74>
1a005a28:	f010 0f07 	tst.w	r0, #7
1a005a2c:	b342      	cbz	r2, 1a005a80 <memchr+0x70>
1a005a2e:	d1f6      	bne.n	1a005a1e <memchr+0xe>
1a005a30:	b4f0      	push	{r4, r5, r6, r7}
1a005a32:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
1a005a36:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1a005a3a:	f022 0407 	bic.w	r4, r2, #7
1a005a3e:	f07f 0700 	mvns.w	r7, #0
1a005a42:	2300      	movs	r3, #0
1a005a44:	e8f0 5602 	ldrd	r5, r6, [r0], #8
1a005a48:	3c08      	subs	r4, #8
1a005a4a:	ea85 0501 	eor.w	r5, r5, r1
1a005a4e:	ea86 0601 	eor.w	r6, r6, r1
1a005a52:	fa85 f547 	uadd8	r5, r5, r7
1a005a56:	faa3 f587 	sel	r5, r3, r7
1a005a5a:	fa86 f647 	uadd8	r6, r6, r7
1a005a5e:	faa5 f687 	sel	r6, r5, r7
1a005a62:	b98e      	cbnz	r6, 1a005a88 <memchr+0x78>
1a005a64:	d1ee      	bne.n	1a005a44 <memchr+0x34>
1a005a66:	bcf0      	pop	{r4, r5, r6, r7}
1a005a68:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a005a6c:	f002 0207 	and.w	r2, r2, #7
1a005a70:	b132      	cbz	r2, 1a005a80 <memchr+0x70>
1a005a72:	f810 3b01 	ldrb.w	r3, [r0], #1
1a005a76:	3a01      	subs	r2, #1
1a005a78:	ea83 0301 	eor.w	r3, r3, r1
1a005a7c:	b113      	cbz	r3, 1a005a84 <memchr+0x74>
1a005a7e:	d1f8      	bne.n	1a005a72 <memchr+0x62>
1a005a80:	2000      	movs	r0, #0
1a005a82:	4770      	bx	lr
1a005a84:	3801      	subs	r0, #1
1a005a86:	4770      	bx	lr
1a005a88:	2d00      	cmp	r5, #0
1a005a8a:	bf06      	itte	eq
1a005a8c:	4635      	moveq	r5, r6
1a005a8e:	3803      	subeq	r0, #3
1a005a90:	3807      	subne	r0, #7
1a005a92:	f015 0f01 	tst.w	r5, #1
1a005a96:	d107      	bne.n	1a005aa8 <memchr+0x98>
1a005a98:	3001      	adds	r0, #1
1a005a9a:	f415 7f80 	tst.w	r5, #256	; 0x100
1a005a9e:	bf02      	ittt	eq
1a005aa0:	3001      	addeq	r0, #1
1a005aa2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
1a005aa6:	3001      	addeq	r0, #1
1a005aa8:	bcf0      	pop	{r4, r5, r6, r7}
1a005aaa:	3801      	subs	r0, #1
1a005aac:	4770      	bx	lr
1a005aae:	bf00      	nop

1a005ab0 <__malloc_lock>:
1a005ab0:	4801      	ldr	r0, [pc, #4]	; (1a005ab8 <__malloc_lock+0x8>)
1a005ab2:	f7ff ba06 	b.w	1a004ec2 <__retarget_lock_acquire_recursive>
1a005ab6:	bf00      	nop
1a005ab8:	10002c50 	.word	0x10002c50

1a005abc <__malloc_unlock>:
1a005abc:	4801      	ldr	r0, [pc, #4]	; (1a005ac4 <__malloc_unlock+0x8>)
1a005abe:	f7ff ba01 	b.w	1a004ec4 <__retarget_lock_release_recursive>
1a005ac2:	bf00      	nop
1a005ac4:	10002c50 	.word	0x10002c50
1a005ac8:	74736953 	.word	0x74736953
1a005acc:	20616d65 	.word	0x20616d65
1a005ad0:	69746361 	.word	0x69746361
1a005ad4:	6f646176 	.word	0x6f646176
1a005ad8:	ffff000d 	.word	0xffff000d
1a005adc:	73206f4e 	.word	0x73206f4e
1a005ae0:	72632065 	.word	0x72632065
1a005ae4:	6f726165 	.word	0x6f726165
1a005ae8:	7571206e 	.word	0x7571206e
1a005aec:	20657565 	.word	0x20657565
1a005af0:	61726170 	.word	0x61726170
1a005af4:	63657420 	.word	0x63657420
1a005af8:	0d73616c 	.word	0x0d73616c
1a005afc:	00000000 	.word	0x00000000
1a005b00:	6c636574 	.word	0x6c636574
1a005b04:	61745f61 	.word	0x61745f61
1a005b08:	00006b73 	.word	0x00006b73
1a005b0c:	65726154 	.word	0x65726154
1a005b10:	45542061 	.word	0x45542061
1a005b14:	20642543 	.word	0x20642543
1a005b18:	65726320 	.word	0x65726320
1a005b1c:	0d616461 	.word	0x0d616461
1a005b20:	0000000a 	.word	0x0000000a
1a005b24:	5f64656c 	.word	0x5f64656c
1a005b28:	6b736174 	.word	0x6b736174
1a005b2c:	00000000 	.word	0x00000000
1a005b30:	65726154 	.word	0x65726154
1a005b34:	656c2061 	.word	0x656c2061
1a005b38:	72632064 	.word	0x72632064
1a005b3c:	61646165 	.word	0x61646165
1a005b40:	0000000d 	.word	0x0000000d
1a005b44:	74737973 	.word	0x74737973
1a005b48:	745f6d65 	.word	0x745f6d65
1a005b4c:	006b7361 	.word	0x006b7361
1a005b50:	65726154 	.word	0x65726154
1a005b54:	79732061 	.word	0x79732061
1a005b58:	6d657473 	.word	0x6d657473
1a005b5c:	65726320 	.word	0x65726320
1a005b60:	0d616461 	.word	0x0d616461
1a005b64:	00000000 	.word	0x00000000
1a005b68:	5f64636c 	.word	0x5f64636c
1a005b6c:	6b736174 	.word	0x6b736174
1a005b70:	00000000 	.word	0x00000000
1a005b74:	65726154 	.word	0x65726154
1a005b78:	636c2061 	.word	0x636c2061
1a005b7c:	72632064 	.word	0x72632064
1a005b80:	61646165 	.word	0x61646165
1a005b84:	0000000d 	.word	0x0000000d
1a005b88:	6f727245 	.word	0x6f727245
1a005b8c:	6c612072 	.word	0x6c612072
1a005b90:	65726320 	.word	0x65726320
1a005b94:	71207261 	.word	0x71207261
1a005b98:	65756575 	.word	0x65756575
1a005b9c:	44434c20 	.word	0x44434c20
1a005ba0:	0000000d 	.word	0x0000000d
1a005ba4:	6f727245 	.word	0x6f727245
1a005ba8:	6c612072 	.word	0x6c612072
1a005bac:	65726320 	.word	0x65726320
1a005bb0:	71207261 	.word	0x71207261
1a005bb4:	65756575 	.word	0x65756575
1a005bb8:	64656c20 	.word	0x64656c20
1a005bbc:	0000000d 	.word	0x0000000d
1a005bc0:	6f727245 	.word	0x6f727245
1a005bc4:	6c612072 	.word	0x6c612072
1a005bc8:	65726320 	.word	0x65726320
1a005bcc:	73207261 	.word	0x73207261
1a005bd0:	66616d65 	.word	0x66616d65
1a005bd4:	206f726f 	.word	0x206f726f
1a005bd8:	0d64656c 	.word	0x0d64656c
1a005bdc:	00000000 	.word	0x00000000
1a005be0:	6f727245 	.word	0x6f727245
1a005be4:	6c612072 	.word	0x6c612072
1a005be8:	65726320 	.word	0x65726320
1a005bec:	6d207261 	.word	0x6d207261
1a005bf0:	78657475 	.word	0x78657475
1a005bf4:	ffff000d 	.word	0xffff000d
1a005bf8:	74736953 	.word	0x74736953
1a005bfc:	20616d65 	.word	0x20616d65
1a005c00:	63696e69 	.word	0x63696e69
1a005c04:	6f646169 	.word	0x6f646169
1a005c08:	ffff000d 	.word	0xffff000d
1a005c0c:	65636361 	.word	0x65636361
1a005c10:	00206f73 	.word	0x00206f73
1a005c14:	63206c45 	.word	0x63206c45
1a005c18:	6769646f 	.word	0x6769646f
1a005c1c:	6564206f 	.word	0x6564206f
1a005c20:	63636120 	.word	0x63636120
1a005c24:	206f7365 	.word	0x206f7365
1a005c28:	25207365 	.word	0x25207365
1a005c2c:	53202e73 	.word	0x53202e73
1a005c30:	65747369 	.word	0x65747369
1a005c34:	2520616d 	.word	0x2520616d
1a005c38:	000a0d73 	.word	0x000a0d73
1a005c3c:	63206553 	.word	0x63206553
1a005c40:	75747061 	.word	0x75747061
1a005c44:	75206f72 	.word	0x75206f72
1a005c48:	7020616e 	.word	0x7020616e
1a005c4c:	61736c75 	.word	0x61736c75
1a005c50:	6e6f6963 	.word	0x6e6f6963
1a005c54:	0000000d 	.word	0x0000000d
1a005c58:	7463654c 	.word	0x7463654c
1a005c5c:	20617275 	.word	0x20617275
1a005c60:	706d6f63 	.word	0x706d6f63
1a005c64:	6174656c 	.word	0x6174656c
1a005c68:	65206164 	.word	0x65206164
1a005c6c:	616c206e 	.word	0x616c206e
1a005c70:	63657420 	.word	0x63657420
1a005c74:	2520616c 	.word	0x2520616c
1a005c78:	000a0d64 	.word	0x000a0d64
1a005c7c:	6c707041 	.word	0x6c707041
1a005c80:	74616369 	.word	0x74616369
1a005c84:	206e6f69 	.word	0x206e6f69
1a005c88:	6c6c614d 	.word	0x6c6c614d
1a005c8c:	4620636f 	.word	0x4620636f
1a005c90:	656c6961 	.word	0x656c6961
1a005c94:	6f482064 	.word	0x6f482064
1a005c98:	0d216b6f 	.word	0x0d216b6f
1a005c9c:	00000000 	.word	0x00000000
1a005ca0:	7362696c 	.word	0x7362696c
1a005ca4:	6572662f 	.word	0x6572662f
1a005ca8:	6f747265 	.word	0x6f747265
1a005cac:	6f732f73 	.word	0x6f732f73
1a005cb0:	65637275 	.word	0x65637275
1a005cb4:	6f6f682f 	.word	0x6f6f682f
1a005cb8:	632e736b 	.word	0x632e736b
1a005cbc:	ffffff00 	.word	0xffffff00
1a005cc0:	70410a0d 	.word	0x70410a0d
1a005cc4:	63696c70 	.word	0x63696c70
1a005cc8:	6f697461 	.word	0x6f697461
1a005ccc:	7453206e 	.word	0x7453206e
1a005cd0:	206b6361 	.word	0x206b6361
1a005cd4:	7265764f 	.word	0x7265764f
1a005cd8:	776f6c66 	.word	0x776f6c66
1a005cdc:	6f202121 	.word	0x6f202121
1a005ce0:	6154206e 	.word	0x6154206e
1a005ce4:	203a6b73 	.word	0x203a6b73
1a005ce8:	0a0d7325 	.word	0x0a0d7325
1a005cec:	ffffff00 	.word	0xffffff00
1a005cf0:	41760a0d 	.word	0x41760a0d
1a005cf4:	72657373 	.word	0x72657373
1a005cf8:	6c614374 	.word	0x6c614374
1a005cfc:	2864656c 	.word	0x2864656c
1a005d00:	200a0d29 	.word	0x200a0d29
1a005d04:	4c4c2020 	.word	0x4c4c2020
1a005d08:	20656e69 	.word	0x20656e69
1a005d0c:	626d754e 	.word	0x626d754e
1a005d10:	3d207265 	.word	0x3d207265
1a005d14:	0d642520 	.word	0x0d642520
1a005d18:	2020200a 	.word	0x2020200a
1a005d1c:	656c6946 	.word	0x656c6946
1a005d20:	6d614e20 	.word	0x6d614e20
1a005d24:	203d2065 	.word	0x203d2065
1a005d28:	0a0d7325 	.word	0x0a0d7325
1a005d2c:	ff000a0d 	.word	0xff000a0d
1a005d30:	454c4449 	.word	0x454c4449
1a005d34:	ffffff00 	.word	0xffffff00
1a005d38:	51726d54 	.word	0x51726d54
1a005d3c:	ffffff00 	.word	0xffffff00
1a005d40:	20726d54 	.word	0x20726d54
1a005d44:	00637653 	.word	0x00637653

1a005d48 <ExtRateIn>:
1a005d48:	00000000                                ....

1a005d4c <GpioButtons>:
1a005d4c:	08000400 09010900                       ........

1a005d54 <GpioLeds>:
1a005d54:	01050005 0e000205 0c010b01              ............

1a005d60 <GpioPorts>:
1a005d60:	03030003 0f050403 05031005 07030603     ................
1a005d70:	ffff0802                                ....

1a005d74 <OscRateIn>:
1a005d74:	00b71b00                                ....

1a005d78 <InitClkStates>:
1a005d78:	01010f01                                ....

1a005d7c <pinmuxing>:
1a005d7c:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a005d8c:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a005d9c:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a005dac:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a005dbc:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a005dcc:	00d50301 00d50401 00160107 00560207     ..............V.
1a005ddc:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a005dec:	00570206                                ..W.

1a005df0 <UART_BClock>:
1a005df0:	01a201c2 01620182                       ......b.

1a005df8 <UART_PClock>:
1a005df8:	00820081 00a200a1 08040201 0f0f0f03     ................
1a005e08:	000000ff                                ....

1a005e0c <periph_to_base>:
1a005e0c:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a005e1c:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a005e2c:	000100e0 01000100 01200003 00060120     .......... . ...
1a005e3c:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a005e4c:	01820013 00120182 01a201a2 01c20011     ................
1a005e5c:	001001c2 01e201e2 0202000f 000e0202     ................
1a005e6c:	02220222 0223000d 001c0223              "."...#.#...

1a005e78 <InitClkStates>:
1a005e78:	00010100 00010909 0001090a 01010701     ................
1a005e88:	00010902 00010906 0101090c 0001090d     ................
1a005e98:	0001090e 0001090f 00010910 00010911     ................
1a005ea8:	00010912 00010913 00011114 00011119     ................
1a005eb8:	0001111a 0001111b                       ........

1a005ec0 <lpcUarts>:
1a005ec0:	40081000 06020406 00180205 40081000     ...@...........@
1a005ed0:	09070509 00180706 40082000 00000000     ......... .@....
1a005ee0:	00190000 400c1000 07060107 001a0602     .......@........
1a005ef0:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a005f00:	02020302 001b0204                       ........

1a005f08 <gpioPinsInit>:
1a005f08:	02000104 00050701 05010d03 04080100     ................
1a005f18:	02020002 02000304 00000403 04070002     ................
1a005f28:	030c0300 09050402 05040103 04030208     ................
1a005f38:	04020305 06040504 0802000c 03000b06     ................
1a005f48:	00090607 07060503 060f0504 03030004     ................
1a005f58:	02000404 00050404 06040502 04060200     ................
1a005f68:	0c050408 05040a04 0003010e 14010a00     ................
1a005f78:	010f0000 0d000012 00001101 0010010c     ................
1a005f88:	07070300 000f0300 01000001 00000000     ................
1a005f98:	000a0600 08060603 06100504 04030005     ................
1a005fa8:	03000106 04090400 04010d05 010b0000     ................
1a005fb8:	0200000f 00000001 00010104 02010800     ................
1a005fc8:	01090000 09010006 05040002 04010200     ................
1a005fd8:	02020105 02020504 0e00000a 01000b02     ................
1a005fe8:	000c020b ffff0c01 d494c080              ............

1a005ff4 <__sf_fake_stderr>:
	...

1a006014 <__sf_fake_stdin>:
	...

1a006034 <__sf_fake_stdout>:
	...

1a006054 <_global_impure_ptr>:
1a006054:	100000dc 2b302d23 6c680020 6665004c     ....#-0+ .hlL.ef
1a006064:	47464567 32313000 36353433 41393837     gEFG.0123456789A
1a006074:	45444342 31300046 35343332 39383736     BCDEF.0123456789
1a006084:	64636261 ff006665                       abcdef..
