#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffda69a8f0 .scope module, "countertb" "countertb" 2 1;
 .timescale 0 0;
v0x7fffda6c9850_0 .var "clk", 0 0;
v0x7fffda6c9980_0 .var "en", 0 0;
v0x7fffda6c9a40_0 .net "out", 7 0, L_0x7fffda6c9b80;  1 drivers
v0x7fffda6c9ae0_0 .var "reset", 0 0;
S_0x7fffda6999d0 .scope module, "cv" "counter" 2 6, 3 1 0, S_0x7fffda69a8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /OUTPUT 8 "out"
L_0x7fffda6c9b80 .functor BUFZ 8, L_0x7fffda6ca380, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fffda6c9370_0 .net "clk", 0 0, v0x7fffda6c9850_0;  1 drivers
v0x7fffda6c9450_0 .net "en", 0 0, v0x7fffda6c9980_0;  1 drivers
v0x7fffda6c94f0_0 .net "out", 7 0, L_0x7fffda6c9b80;  alias, 1 drivers
v0x7fffda6c95e0_0 .net "reset", 0 0, v0x7fffda6c9ae0_0;  1 drivers
v0x7fffda6c96a0_0 .net "tmp", 7 0, L_0x7fffda6ca380;  1 drivers
L_0x7fffda6c9c60 .part L_0x7fffda6ca380, 0, 1;
L_0x7fffda6c9d80 .part L_0x7fffda6ca380, 1, 1;
L_0x7fffda6c9e20 .part L_0x7fffda6ca380, 2, 1;
L_0x7fffda6c9ef0 .part L_0x7fffda6ca380, 3, 1;
L_0x7fffda6c9ff0 .part L_0x7fffda6ca380, 4, 1;
L_0x7fffda6ca0c0 .part L_0x7fffda6ca380, 5, 1;
L_0x7fffda6ca1d0 .part L_0x7fffda6ca380, 6, 1;
LS_0x7fffda6ca380_0_0 .concat8 [ 1 1 1 1], v0x7fffda69e990_0, v0x7fffda69ad10_0, v0x7fffda6c6df0_0, v0x7fffda6c74d0_0;
LS_0x7fffda6ca380_0_4 .concat8 [ 1 1 1 1], v0x7fffda6c7bc0_0, v0x7fffda6c81e0_0, v0x7fffda6c8870_0, v0x7fffda6c8f50_0;
L_0x7fffda6ca380 .concat8 [ 4 4 0 0], LS_0x7fffda6ca380_0_0, LS_0x7fffda6ca380_0_4;
S_0x7fffda69f490 .scope module, "ff0" "tff" 3 10, 4 1 0, S_0x7fffda6999d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "T"
    .port_info 3 /OUTPUT 1 "Q"
v0x7fffda69e990_0 .var "Q", 0 0;
v0x7fffda69da70_0 .net "T", 0 0, v0x7fffda6c9980_0;  alias, 1 drivers
v0x7fffda69cb50_0 .net "clk", 0 0, v0x7fffda6c9850_0;  alias, 1 drivers
v0x7fffda69bc30_0 .net "reset", 0 0, v0x7fffda6c9ae0_0;  alias, 1 drivers
E_0x7fffda6a8db0 .event posedge, v0x7fffda69cb50_0;
S_0x7fffda6c66b0 .scope module, "ff1" "tff" 3 11, 4 1 0, S_0x7fffda6999d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "T"
    .port_info 3 /OUTPUT 1 "Q"
v0x7fffda69ad10_0 .var "Q", 0 0;
v0x7fffda699df0_0 .net "T", 0 0, v0x7fffda6c9980_0;  alias, 1 drivers
v0x7fffda698e80_0 .net "clk", 0 0, L_0x7fffda6c9c60;  1 drivers
v0x7fffda6c69e0_0 .net "reset", 0 0, v0x7fffda6c9ae0_0;  alias, 1 drivers
E_0x7fffda670ae0 .event posedge, v0x7fffda698e80_0;
S_0x7fffda6c6b60 .scope module, "ff2" "tff" 3 12, 4 1 0, S_0x7fffda6999d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "T"
    .port_info 3 /OUTPUT 1 "Q"
v0x7fffda6c6df0_0 .var "Q", 0 0;
v0x7fffda6c6ef0_0 .net "T", 0 0, v0x7fffda6c9980_0;  alias, 1 drivers
v0x7fffda6c7000_0 .net "clk", 0 0, L_0x7fffda6c9d80;  1 drivers
v0x7fffda6c70c0_0 .net "reset", 0 0, v0x7fffda6c9ae0_0;  alias, 1 drivers
E_0x7fffda6a5690 .event posedge, v0x7fffda6c7000_0;
S_0x7fffda6c7250 .scope module, "ff3" "tff" 3 13, 4 1 0, S_0x7fffda6999d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "T"
    .port_info 3 /OUTPUT 1 "Q"
v0x7fffda6c74d0_0 .var "Q", 0 0;
v0x7fffda6c75d0_0 .net "T", 0 0, v0x7fffda6c9980_0;  alias, 1 drivers
v0x7fffda6c7690_0 .net "clk", 0 0, L_0x7fffda6c9e20;  1 drivers
v0x7fffda6c7780_0 .net "reset", 0 0, v0x7fffda6c9ae0_0;  alias, 1 drivers
E_0x7fffda6a58d0 .event posedge, v0x7fffda6c7690_0;
S_0x7fffda6c78f0 .scope module, "ff4" "tff" 3 14, 4 1 0, S_0x7fffda6999d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "T"
    .port_info 3 /OUTPUT 1 "Q"
v0x7fffda6c7bc0_0 .var "Q", 0 0;
v0x7fffda6c7cc0_0 .net "T", 0 0, v0x7fffda6c9980_0;  alias, 1 drivers
v0x7fffda6c7d80_0 .net "clk", 0 0, L_0x7fffda6c9ef0;  1 drivers
v0x7fffda6c7e40_0 .net "reset", 0 0, v0x7fffda6c9ae0_0;  alias, 1 drivers
E_0x7fffda6a5ac0 .event posedge, v0x7fffda6c7d80_0;
S_0x7fffda6c7fb0 .scope module, "ff5" "tff" 3 15, 4 1 0, S_0x7fffda6999d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "T"
    .port_info 3 /OUTPUT 1 "Q"
v0x7fffda6c81e0_0 .var "Q", 0 0;
v0x7fffda6c82e0_0 .net "T", 0 0, v0x7fffda6c9980_0;  alias, 1 drivers
v0x7fffda6c83a0_0 .net "clk", 0 0, L_0x7fffda6c9ff0;  1 drivers
v0x7fffda6c8490_0 .net "reset", 0 0, v0x7fffda6c9ae0_0;  alias, 1 drivers
E_0x7fffda6a02a0 .event posedge, v0x7fffda6c83a0_0;
S_0x7fffda6c8600 .scope module, "ff6" "tff" 3 16, 4 1 0, S_0x7fffda6999d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "T"
    .port_info 3 /OUTPUT 1 "Q"
v0x7fffda6c8870_0 .var "Q", 0 0;
v0x7fffda6c8970_0 .net "T", 0 0, v0x7fffda6c9980_0;  alias, 1 drivers
v0x7fffda6c8a30_0 .net "clk", 0 0, L_0x7fffda6ca0c0;  1 drivers
v0x7fffda6c8b20_0 .net "reset", 0 0, v0x7fffda6c9ae0_0;  alias, 1 drivers
E_0x7fffda6c87f0 .event posedge, v0x7fffda6c8a30_0;
S_0x7fffda6c8c90 .scope module, "ff7" "tff" 3 17, 4 1 0, S_0x7fffda6999d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "T"
    .port_info 3 /OUTPUT 1 "Q"
v0x7fffda6c8f50_0 .var "Q", 0 0;
v0x7fffda6c9050_0 .net "T", 0 0, v0x7fffda6c9980_0;  alias, 1 drivers
v0x7fffda6c9110_0 .net "clk", 0 0, L_0x7fffda6ca1d0;  1 drivers
v0x7fffda6c9200_0 .net "reset", 0 0, v0x7fffda6c9ae0_0;  alias, 1 drivers
E_0x7fffda6c8ed0 .event posedge, v0x7fffda6c9110_0;
    .scope S_0x7fffda69f490;
T_0 ;
    %wait E_0x7fffda6a8db0;
    %load/vec4 v0x7fffda69bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffda69e990_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffda69da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fffda69e990_0;
    %nor/r;
    %assign/vec4 v0x7fffda69e990_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fffda69e990_0;
    %assign/vec4 v0x7fffda69e990_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffda6c66b0;
T_1 ;
    %wait E_0x7fffda670ae0;
    %load/vec4 v0x7fffda6c69e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffda69ad10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffda699df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fffda69ad10_0;
    %nor/r;
    %assign/vec4 v0x7fffda69ad10_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fffda69ad10_0;
    %assign/vec4 v0x7fffda69ad10_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffda6c6b60;
T_2 ;
    %wait E_0x7fffda6a5690;
    %load/vec4 v0x7fffda6c70c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffda6c6df0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffda6c6ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fffda6c6df0_0;
    %nor/r;
    %assign/vec4 v0x7fffda6c6df0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fffda6c6df0_0;
    %assign/vec4 v0x7fffda6c6df0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffda6c7250;
T_3 ;
    %wait E_0x7fffda6a58d0;
    %load/vec4 v0x7fffda6c7780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffda6c74d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffda6c75d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fffda6c74d0_0;
    %nor/r;
    %assign/vec4 v0x7fffda6c74d0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fffda6c74d0_0;
    %assign/vec4 v0x7fffda6c74d0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffda6c78f0;
T_4 ;
    %wait E_0x7fffda6a5ac0;
    %load/vec4 v0x7fffda6c7e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffda6c7bc0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fffda6c7cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7fffda6c7bc0_0;
    %nor/r;
    %assign/vec4 v0x7fffda6c7bc0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fffda6c7bc0_0;
    %assign/vec4 v0x7fffda6c7bc0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffda6c7fb0;
T_5 ;
    %wait E_0x7fffda6a02a0;
    %load/vec4 v0x7fffda6c8490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffda6c81e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffda6c82e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fffda6c81e0_0;
    %nor/r;
    %assign/vec4 v0x7fffda6c81e0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fffda6c81e0_0;
    %assign/vec4 v0x7fffda6c81e0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffda6c8600;
T_6 ;
    %wait E_0x7fffda6c87f0;
    %load/vec4 v0x7fffda6c8b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffda6c8870_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fffda6c8970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x7fffda6c8870_0;
    %nor/r;
    %assign/vec4 v0x7fffda6c8870_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fffda6c8870_0;
    %assign/vec4 v0x7fffda6c8870_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fffda6c8c90;
T_7 ;
    %wait E_0x7fffda6c8ed0;
    %load/vec4 v0x7fffda6c9200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffda6c8f50_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffda6c9050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x7fffda6c8f50_0;
    %nor/r;
    %assign/vec4 v0x7fffda6c8f50_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7fffda6c8f50_0;
    %assign/vec4 v0x7fffda6c8f50_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffda69a8f0;
T_8 ;
    %delay 20, 0;
    %load/vec4 v0x7fffda6c9850_0;
    %nor/r;
    %store/vec4 v0x7fffda6c9850_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffda69a8f0;
T_9 ;
    %wait E_0x7fffda6a8db0;
    %vpi_call 2 12 "$display", v0x7fffda6c9a40_0 {0 0 0};
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffda69a8f0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffda6c9850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffda6c9980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffda6c9ae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffda6c9ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffda6c9980_0, 0, 1;
    %delay 10, 0;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "countertb.v";
    "counter.v";
    "tff.v";
